
---------- Begin Simulation Statistics ----------
simSeconds                                   3.095502                       # Number of seconds simulated (Second)
simTicks                                 3095502317748                       # Number of ticks simulated (Tick)
finalTick                                27397707488380                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  50031.08                       # Real time elapsed on the host (Second)
hostTickRate                                 61871587                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9127460                       # Number of bytes of host memory used (Byte)
simInsts                                   9962116673                       # Number of instructions simulated (Count)
simOps                                    13715299126                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   199119                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     274136                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size          256                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket         2559                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples    957337086                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean     0.505161                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev     2.167507                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |   957336440    100.00%    100.00% |         549      0.00%    100.00% |          63      0.00%    100.00% |          21      0.00%    100.00% |           9      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total    957337086                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples   2453469226                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     2.145021                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.787413                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     1.591189                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |  1009740179     41.16%     41.16% |  1144205163     46.64%     87.79% |   220919329      9.00%     96.80% |    45019929      1.83%     98.63% |    15475826      0.63%     99.26% |     6715140      0.27%     99.54% |     5004943      0.20%     99.74% |     3625413      0.15%     99.89% |     2763304      0.11%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total   2453469226                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples   2463483405                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean    12.796509                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.383614                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    58.783446                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |  2463477434    100.00%    100.00% |        5595      0.00%    100.00% |         274      0.00%    100.00% |          66      0.00%    100.00% |          20      0.00%    100.00% |           8      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total   2463483405                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples   2285614000                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.027980                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.004121                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     2.687315                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |  2285612802    100.00%    100.00% |        1185      0.00%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total   2285614000                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples    177869405                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   164.021585                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean    85.133456                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   152.042478                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |   177863447    100.00%    100.00% |        5583      0.00%    100.00% |         273      0.00%    100.00% |          66      0.00%    100.00% |          20      0.00%    100.00% |           8      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total    177869405                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size          256                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket         2559                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples    283911138                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     1.087457                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     3.376863                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |   283910492    100.00%    100.00% |         549      0.00%    100.00% |          63      0.00%    100.00% |          21      0.00%    100.00% |           9      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total    283911138                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples    557531934                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.313555                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     1.413410                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |   557060903     99.92%     99.92% |      455430      0.08%    100.00% |       14478      0.00%    100.00% |         953      0.00%    100.00% |         124      0.00%    100.00% |          33      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total    557531934                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples    115894014                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.000436                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.029595                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |   115868823     99.98%     99.98% |           0      0.00%     99.98% |       25127      0.02%    100.00% |           0      0.00%    100.00% |          64      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total    115894014                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch    111904482      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data     21274013      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data    112277658      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack     22097555      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_READ       401344      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_WRITE       823552      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement     90626373      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch    111904482      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_READ       373177      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_WRITE       823542      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID.Memory_Data       373177      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID_W.Memory_Ack       823542      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data     21245838      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_READ        28165      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_WRITE           10      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement     90626373      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data    111904481      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack     21245838      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.DMA_READ            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRD.Data        28165      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRDI.Memory_Ack        28165      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWR.Data           10      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWRI.Memory_Ack           10      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest |      401342    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest::total       401342                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest |      823552    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest::total       823552                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data |      401342    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data::total       401342                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack |      823552    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack::total       823552                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest |      401342    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest::total       401342                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest |      823552    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest::total       823552                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data |      401342    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data::total       401342                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack |      823552    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack::total       823552                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |   155852292     14.67%     14.67% |   140618026     13.24%     27.91% |   142325639     13.40%     41.31% |   107579080     10.13%     51.44% |   113630011     10.70%     62.14% |   118879440     11.19%     73.34% |   146742769     13.82%     87.15% |   136460293     12.85%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total   1062087550                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |   112128183     14.84%     14.84% |   101343126     13.41%     28.25% |    98031680     12.97%     41.23% |    74955722      9.92%     51.15% |    79845284     10.57%     61.72% |    85442469     11.31%     73.03% |   105003189     13.90%     86.92% |    98801604     13.08%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total    755551257                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |    94106664     14.54%     14.54% |    91146676     14.08%     28.62% |    83856341     12.96%     41.58% |    63659277      9.83%     51.41% |    69246505     10.70%     62.11% |    71714643     11.08%     73.19% |    89970770     13.90%     87.09% |    83578407     12.91%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total    647279283                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |    16892822     14.94%     14.94% |    15365508     13.59%     28.53% |    15188911     13.43%     41.96% |    11856722     10.49%     52.44% |    12134996     10.73%     63.18% |    11819833     10.45%     73.63% |    15633789     13.83%     87.45% |    14188243     12.55%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total    113080824                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |    24589664     15.33%     15.33% |    21030112     13.11%     28.45% |    21361249     13.32%     41.77% |    15396263      9.60%     51.37% |    16856829     10.51%     61.88% |    17244072     10.75%     72.63% |    22208665     13.85%     86.48% |    21676020     13.52%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total    160362874                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |       27902     14.11%     14.11% |       28407     14.37%     28.48% |       28006     14.16%     42.64% |       18381      9.30%     51.94% |       19935     10.08%     62.02% |       20404     10.32%     72.34% |       24196     12.24%     84.58% |       30497     15.42%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total       197728                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |      431459     16.50%     16.50% |      355983     13.61%     30.11% |      355656     13.60%     43.71% |      259216      9.91%     53.62% |      264198     10.10%     63.72% |      266831     10.20%     73.92% |      338514     12.94%     86.87% |      343462     13.13%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total      2615319                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GET_INSTR |          27     18.88%     18.88% |           8      5.59%     24.48% |          14      9.79%     34.27% |          23     16.08%     50.35% |          23     16.08%     66.43% |          13      9.09%     75.52% |          22     15.38%     90.91% |          13      9.09%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GET_INSTR::total          143                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data |        4807     40.06%     40.06% |         883      7.36%     47.42% |        1266     10.55%     57.97% |         802      6.68%     64.65% |         720      6.00%     70.65% |         966      8.05%     78.70% |         748      6.23%     84.93% |        1808     15.07%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data::total        12000                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |     7032279     15.06%     15.06% |     6160562     13.19%     28.25% |     6086469     13.04%     41.29% |     4477297      9.59%     50.88% |     4928756     10.56%     61.44% |     5417985     11.60%     73.04% |     6502643     13.93%     86.97% |     6086193     13.03%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total     46692184                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |      349285     13.35%     13.35% |      533574     20.40%     33.76% |      356643     13.64%     47.39% |      277687     10.62%     58.01% |      248118      9.49%     67.50% |      239945      9.17%     76.67% |      303333     11.60%     88.27% |      306877     11.73%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total      2615462                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |    19300493     15.06%     15.06% |    17354209     13.54%     28.61% |    17089198     13.34%     41.94% |    12663361      9.88%     51.83% |    13531931     10.56%     62.39% |    13433818     10.48%     72.87% |    17469756     13.63%     86.51% |    17287144     13.49%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total    128129910                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |      126334     21.77%     21.77% |      100161     17.26%     39.02% |       72858     12.55%     51.58% |       51716      8.91%     60.49% |       50688      8.73%     69.22% |       50492      8.70%     77.92% |       56296      9.70%     87.62% |       71877     12.38%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total       580422                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |       86832     17.22%     17.22% |       94203     18.68%     35.89% |       66020     13.09%     48.98% |       46440      9.21%     58.19% |       45120      8.95%     67.13% |       44876      8.90%     76.03% |       52139     10.34%     86.37% |       68760     13.63%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total       504390                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |     6147219     15.34%     15.34% |     5570200     13.90%     29.25% |     5061761     12.64%     41.88% |     3394691      8.47%     50.36% |     4146129     10.35%     60.71% |     4718222     11.78%     72.49% |     5614954     14.02%     86.50% |     5407484     13.50%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total     40060660                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |     7031361     15.28%     15.28% |     5982618     13.00%     28.28% |     6032177     13.11%     41.39% |     4339860      9.43%     50.82% |     4810997     10.45%     61.27% |     5336094     11.59%     72.86% |     6398052     13.90%     86.77% |     6090700     13.23%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total     46021859                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |    15455353     15.43%     15.43% |    12871093     12.85%     28.29% |    13462828     13.44%     41.73% |     9794768      9.78%     51.51% |    10610287     10.60%     62.11% |    10364730     10.35%     72.46% |    13889369     13.87%     86.33% |    13687540     13.67%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total    100135968                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |     2103006     14.80%     14.80% |     2176210     15.32%     30.12% |     1866155     13.14%     43.26% |     1261692      8.88%     52.14% |     1435710     10.11%     62.25% |     1543358     10.86%     73.11% |     1921240     13.52%     86.64% |     1897834     13.36%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total     14205205                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |    11024325     15.83%     15.83% |     8922043     12.81%     28.64% |     9284242     13.33%     41.97% |     6774490      9.73%     51.70% |     7495210     10.76%     62.46% |     7147775     10.26%     72.72% |    10060076     14.44%     87.17% |     8936898     12.83%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total     69645059                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |     1000399     12.65%     12.65% |     1238971     15.67%     28.32% |     1057585     13.38%     41.70% |      954061     12.07%     53.76% |      863026     10.92%     64.68% |      849537     10.74%     75.42% |      994379     12.58%     88.00% |      948760     12.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total      7906718                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch |      849660     11.68%     11.68% |     1445786     19.87%     31.55% |      868119     11.93%     43.48% |      847989     11.65%     55.13% |      787169     10.82%     65.95% |      794367     10.92%     76.86% |      846589     11.63%     88.50% |      836838     11.50%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch::total      7276517                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store |      245844     12.99%     12.99% |      333386     17.62%     30.61% |      245132     12.95%     43.56% |      219386     11.59%     55.16% |      200801     10.61%     65.77% |      202826     10.72%     76.49% |      225851     11.94%     88.42% |      219072     11.58%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store::total      1892298                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Inv |          12     18.75%     18.75% |           6      9.38%     28.12% |          11     17.19%     45.31% |           6      9.38%     54.69% |           4      6.25%     60.94% |           8     12.50%     73.44% |           4      6.25%     79.69% |          13     20.31%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Inv::total           64                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |     3798275     14.31%     14.31% |     3451690     13.01%     27.32% |     3758335     14.16%     41.49% |     3076034     11.59%     53.08% |     2805455     10.57%     63.65% |     2842132     10.71%     74.36% |     3528125     13.30%     87.66% |     3274089     12.34%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total     26534135                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |     9450074     12.92%     12.92% |    11141582     15.24%     28.16% |    12665971     17.32%     45.48% |     9300594     12.72%     58.20% |     7222437      9.88%     68.07% |     6965882      9.53%     77.60% |     7938459     10.86%     88.46% |     8441896     11.54%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total     73126895                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |    95822908     14.78%     14.78% |    87026129     13.43%     28.21% |    83700547     12.91%     41.13% |    64312790      9.92%     51.05% |    68447654     10.56%     61.61% |    74283263     11.46%     73.07% |    90267036     13.93%     87.00% |    84277006     13.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total    648137333                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |       83266     16.54%     16.54% |       94485     18.77%     35.31% |       66334     13.18%     48.49% |       47029      9.34%     57.83% |       45935      9.13%     66.96% |       45712      9.08%     76.04% |       52391     10.41%     86.45% |       68230     13.55%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total       503382                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |     3008851     13.09%     13.09% |     3630885     15.79%     28.88% |     3081562     13.40%     42.28% |     2745449     11.94%     54.22% |     2455947     10.68%     64.90% |     2464884     10.72%     75.62% |     2847151     12.38%     88.00% |     2759212     12.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total     22993941                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |    14643202     15.62%     15.62% |    12007007     12.81%     28.42% |    12540040     13.37%     41.80% |     8924571      9.52%     51.32% |     9904386     10.56%     61.88% |     9682804     10.33%     72.21% |    13064558     13.93%     86.14% |    12993477     13.86%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total     93760045                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |    63786165     14.77%     14.77% |    55945829     12.96%     27.73% |    56902675     13.18%     40.91% |    42172246      9.77%     50.68% |    46778776     10.83%     61.51% |    50048134     11.59%     73.10% |    61086922     14.15%     87.25% |    55045830     12.75%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total    431766577                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |     1225550     15.44%     15.44% |     1032418     13.01%     28.45% |     1058017     13.33%     41.79% |      784293      9.88%     51.67% |      828021     10.43%     62.11% |      864074     10.89%     72.99% |     1086355     13.69%     86.69% |     1056580     13.31%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total      7935308                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv |     1552831     13.93%     13.93% |     1479284     13.27%     27.21% |     1530244     13.73%     40.94% |     1293384     11.61%     52.55% |     1203953     10.80%     63.35% |     1211025     10.87%     74.22% |     1520721     13.65%     87.86% |     1352532     12.14%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv::total     11143974                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |     3925895     15.37%     15.37% |     3377322     13.22%     28.59% |     3211784     12.57%     41.16% |     2188708      8.57%     49.73% |     2683700     10.51%     60.23% |     3127429     12.24%     72.47% |     3619612     14.17%     86.64% |     3412263     13.36%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total     25546713                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX |        4478     14.66%     14.66% |        4530     14.83%     29.48% |        4125     13.50%     42.99% |        2763      9.04%     52.03% |        3189     10.44%     62.47% |        2945      9.64%     72.11% |        4310     14.11%     86.21% |        4212     13.79%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX::total        30552                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |      323306     15.89%     15.89% |      266791     13.11%     29.00% |      282287     13.87%     42.87% |      208131     10.23%     53.09% |      209875     10.31%     63.41% |      212499     10.44%     73.85% |      271623     13.35%     87.20% |      260593     12.80%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total      2035105                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GET_INSTR |          27     20.93%     20.93% |           6      4.65%     25.58% |          12      9.30%     34.88% |          18     13.95%     48.84% |          18     13.95%     62.79% |          13     10.08%     72.87% |          22     17.05%     89.92% |          13     10.08%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GET_INSTR::total          129                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |    74583187     14.82%     14.82% |    66308111     13.18%     28.00% |    65666215     13.05%     41.04% |    50811755     10.10%     51.14% |    53954083     10.72%     61.86% |    55678605     11.06%     72.93% |    70323781     13.97%     86.90% |    65931938     13.10%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total    503257675                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |    90448917     14.52%     14.52% |    87510084     14.05%     28.58% |    80620612     12.95%     41.52% |    61346811      9.85%     51.37% |    66735956     10.72%     62.09% |    69058573     11.09%     73.18% |    86684851     13.92%     87.10% |    80336581     12.90%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total    622742385                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv |     1304574     14.07%     14.07% |     1330321     14.34%     28.41% |     1288427     13.89%     42.30% |     1039728     11.21%     53.51% |      976985     10.53%     64.05% |      993405     10.71%     74.76% |     1203746     12.98%     87.74% |     1137359     12.26%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv::total      9274545                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |     2221324     15.30%     15.30% |     2192878     15.11%     30.41% |     1849977     12.75%     43.16% |     1205983      8.31%     51.47% |     1462429     10.08%     61.54% |     1590793     10.96%     72.51% |     1995342     13.75%     86.25% |     1995221     13.75%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total     14513947                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |       23423     14.01%     14.01% |       23877     14.28%     28.29% |       23881     14.29%     42.58% |       15617      9.34%     51.92% |       16746     10.02%     61.94% |       17458     10.44%     72.38% |       19885     11.90%     84.28% |       26284     15.72%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total       167171                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |      108130     18.64%     18.64% |       89171     15.37%     34.01% |       73353     12.65%     46.66% |       51072      8.80%     55.46% |       54307      9.36%     64.83% |       54314      9.36%     74.19% |       66864     11.53%     85.72% |       82852     14.28%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total       580063                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv |         187      3.19%      3.19% |         971     16.57%     19.76% |        1967     33.57%     53.34% |        1556     26.56%     79.89% |         664     11.33%     91.23% |         179      3.06%     94.28% |         143      2.44%     96.72% |         192      3.28%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv::total         5859                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement |         833     11.97%     11.97% |        1036     14.89%     26.86% |         976     14.03%     40.89% |         847     12.17%     53.06% |         744     10.69%     63.75% |         794     11.41%     75.17% |         894     12.85%     88.01% |         834     11.99%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement::total         6958                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |     7032258     15.06%     15.06% |     6160546     13.19%     28.25% |     6086453     13.04%     41.29% |     4477288      9.59%     50.88% |     4928742     10.56%     61.44% |     5417969     11.60%     73.04% |     6502637     13.93%     86.97% |     6086180     13.03%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total     46692073                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |      349285     13.35%     13.35% |      533574     20.40%     33.76% |      356643     13.64%     47.39% |      277685     10.62%     58.01% |      248118      9.49%     67.50% |      239945      9.17%     76.67% |      303333     11.60%     88.27% |      306877     11.73%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total      2615460                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |    16955043     15.13%     15.13% |    14843376     13.25%     28.38% |    14975646     13.37%     41.75% |    11180149      9.98%     51.73% |    11893955     10.62%     62.35% |    11686635     10.43%     72.78% |    15322276     13.68%     86.46% |    15170589     13.54%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total    112027669                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Inv |           0      0.00%      0.00% |           3     27.27%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           2     18.18%     63.64% |           0      0.00%     63.64% |           1      9.09%     72.73% |           3     27.27%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Inv::total           11                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement |         135     12.56%     12.56% |         179     16.65%     29.21% |         137     12.74%     41.95% |         120     11.16%     53.12% |         115     10.70%     63.81% |         120     11.16%     74.98% |         133     12.37%     87.35% |         136     12.65%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement::total         1075                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data |        4807     40.06%     40.06% |         883      7.36%     47.42% |        1266     10.55%     57.97% |         802      6.68%     64.65% |         720      6.00%     70.65% |         966      8.05%     78.70% |         748      6.23%     84.93% |        1808     15.07%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data::total        12000                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |     2345284     14.57%     14.57% |     2509878     15.59%     30.16% |     2111601     13.12%     43.28% |     1481667      9.20%     52.49% |     1637326     10.17%     62.66% |     1747020     10.85%     73.51% |     2147343     13.34%     86.85% |     2116376     13.15%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total     16096495                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Ack |           1      4.00%      4.00% |           0      0.00%      4.00% |           3     12.00%     16.00% |           4     16.00%     32.00% |           2      8.00%     40.00% |           5     20.00%     60.00% |           2      8.00%     68.00% |           8     32.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Ack::total           25                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Inv |        1241     11.29%     11.29% |        1165     10.60%     21.89% |        1580     14.37%     36.26% |        1391     12.65%     48.92% |        1535     13.96%     62.88% |        1802     16.39%     79.28% |        1000      9.10%     88.37% |        1278     11.63%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Inv::total        10992                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.L1_Replacement::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |      126333     21.77%     21.77% |      100161     17.26%     39.02% |       72855     12.55%     51.58% |       51712      8.91%     60.49% |       50686      8.73%     69.22% |       50487      8.70%     77.92% |       56294      9.70%     87.62% |       71869     12.38%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total       580397                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |       86832     17.22%     17.22% |       94203     18.68%     35.89% |       66020     13.09%     48.98% |       46440      9.21%     58.19% |       45120      8.95%     67.13% |       44876      8.90%     76.03% |       52139     10.34%     86.37% |       68760     13.63%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total       504390                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_Exclusive |          21     18.92%     18.92% |          16     14.41%     33.33% |          16     14.41%     47.75% |           9      8.11%     55.86% |          14     12.61%     68.47% |          16     14.41%     82.88% |           6      5.41%     88.29% |          13     11.71%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_Exclusive::total          111                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.DataS_fromL1 |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.DataS_fromL1::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks |         166      2.89%      2.89% |         955     16.62%     19.51% |        1951     33.95%     53.46% |        1545     26.89%     80.35% |         650     11.31%     91.66% |         163      2.84%     94.50% |         137      2.38%     96.88% |         179      3.12%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks::total         5746                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load |        1105     14.13%     14.13% |         914     11.69%     25.82% |        1015     12.98%     38.80% |         563      7.20%     46.00% |         692      8.85%     54.85% |        1187     15.18%     70.03% |        1176     15.04%     85.06% |        1168     14.94%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load::total         7820                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch |         262     18.21%     18.21% |         118      8.20%     26.41% |         186     12.93%     39.33% |         175     12.16%     51.49% |         174     12.09%     63.59% |         109      7.57%     71.16% |         195     13.55%     84.71% |         220     15.29%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch::total         1439                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store |          81     11.49%     11.49% |          93     13.19%     24.68% |          91     12.91%     37.59% |          66      9.36%     46.95% |          82     11.63%     58.58% |         100     14.18%     72.77% |          82     11.63%     84.40% |         110     15.60%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store::total          705                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv |         801     12.56%     12.56% |         830     13.01%     25.57% |         877     13.75%     39.32% |         717     11.24%     50.56% |         696     10.91%     61.47% |         755     11.84%     73.30% |         947     14.85%     88.15% |         756     11.85%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv::total         6379                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETX |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETX::total            5                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETS |          23     15.23%     15.23% |          21     13.91%     29.14% |          16     10.60%     39.74% |          13      8.61%     48.34% |          16     10.60%     58.94% |          18     11.92%     70.86% |          27     17.88%     88.74% |          17     11.26%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETS::total          151                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GET_INSTR |           0      0.00%      0.00% |           2     14.29%     14.29% |           2     14.29%     28.57% |           5     35.71%     64.29% |           5     35.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GET_INSTR::total           14                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |     6146394     15.35%     15.35% |     5569347     13.90%     29.25% |     5060866     12.64%     41.88% |     3393955      8.47%     50.36% |     4145412     10.35%     60.71% |     4717448     11.78%     72.49% |     5613979     14.02%     86.50% |     5406710     13.50%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total     40054111                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Load |           1     16.67%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Load::total            6                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack |         825     12.60%     12.60% |         853     13.02%     25.62% |         895     13.67%     39.29% |         736     11.24%     50.53% |         717     10.95%     61.48% |         774     11.82%     73.29% |         975     14.89%     88.18% |         774     11.82%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total         6549                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR    107423409      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS     54076208      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX     16144291      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE       507427      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX     40054442      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX_old        12559      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement     12725085      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean     99147130      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data    111904481      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack    111900386      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data      9857470      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean      2038916      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack     29179904      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all     74027574      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock      2615462      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock     63293069      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MEM_Inv        56350      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR     60238405      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS     37312215      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX     14353862      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_PUTX_old         6191      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR     43403596      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS      3436564      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX        12036      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE       492390      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_PUTX          165      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement       192040      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean     62691560      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR         1915      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS      9913846      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX      1544869      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement     11577559      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean     16993469      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.MEM_Inv        20860      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GET_INSTR          143      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS      2615319      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX       197728      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX     40054111      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX_old            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement       955486      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement_clean     19462097      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.MEM_Inv         7315      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GET_INSTR         9542      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETS        35295      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETX        15410      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_PUTX_old          188      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack    111900386      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.MEM_Inv        20860      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.L1_GETS           10      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.L1_PUTX_old          359      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data       756637      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data_clean          107      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.Ack_all       206057      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.MEM_Inv         7315      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_GETS          235      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_GETX           17      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_PUTX_old         5816      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data      8520753      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data_clean         3427      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.Ack_all     10937917      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GET_INSTR         1378      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GETS          219      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack     28890877      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all     62691560      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.L1_GETS            9      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.L1_GETX            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack       289027      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all       192040      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GET_INSTR            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETS       533876      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETX          147      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L2_Replacement_clean            3      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data     36778338      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR      3768425      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GETS       116757      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GETX            6      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data     60772281      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETS          148      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETX         1266      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data     14353862      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS        40670      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETX         3376      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_UPGRADE        10984      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock       504426      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GET_INSTR            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETS        19748      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX        14253      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_PUTX            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L2_Replacement_clean            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock     62788643      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GET_INSTR            3      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETS        49232      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETX         1083      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_PUTX          161      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data       564002      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean      2015211      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock        36249      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data        16078      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean        20171      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_GETS         2065      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_GETX          237      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_UPGRADE         4053      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock      2579213      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples   1061575502                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean    10.543326                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.268140                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    54.649550                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |  1061573190    100.00%    100.00% |        2134      0.00%    100.00% |         126      0.00%    100.00% |          37      0.00%    100.00% |           8      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total   1061575502                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples   1007670918                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.000821                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000569                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.028652                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |  1006844647     99.92%     99.92% |      825749      0.08%    100.00% |         507      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total   1007670918                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples     53904584                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean   188.927143                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean   106.442427                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev   159.038868                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |    53902272    100.00%    100.00% |        2134      0.00%    100.00% |         126      0.00%    100.00% |          37      0.00%    100.00% |           8      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total     53904584                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples    623339922                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     5.986343                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.138871                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    39.004009                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |   623339353    100.00%    100.00% |         535      0.00%    100.00% |          23      0.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total    623339922                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples    608768522                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.053760                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.011988                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     3.418413                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |   608768041    100.00%    100.00% |         476      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total    608768522                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples     14571400                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   212.061335                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   158.367776                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   145.284576                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |    14570836    100.00%    100.00% |         531      0.00%    100.00% |          22      0.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total     14571400                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples    755042525                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean    21.382886                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.828218                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev    74.229130                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |   755039555    100.00%    100.00% |        2817      0.00%    100.00% |         119      0.00%    100.00% |          20      0.00%    100.00% |           8      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total    755042525                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples    647666533                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.001174                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   647665697    100.00%    100.00% |         817      0.00%    100.00% |          19      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total    647666533                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples    107375992                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean   144.327617                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    69.585071                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev   145.338858                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |   107373022    100.00%    100.00% |        2817      0.00%    100.00% |         119      0.00%    100.00% |          20      0.00%    100.00% |           8      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total    107375992                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples     13718507                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean    23.648255                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.742532                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    86.455257                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |    13718424    100.00%    100.00% |          78      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total     13718507                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples     12523905                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     3.371165                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.132165                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    26.955180                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |    12519043     99.96%     99.96% |        4158      0.03%     99.99% |         673      0.01%    100.00% |          25      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total     12523905                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples      1194602                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   236.228131                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   160.134052                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   169.462125                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |     1194525     99.99%     99.99% |          72      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total      1194602                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples      4903456                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    25.617308                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     2.036707                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    87.936987                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |     4903419    100.00%    100.00% |          31      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total      4903456                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples      4080629                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.171608                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.004245                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     7.361899                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |     4080535    100.00%    100.00% |          81      0.00%    100.00% |          10      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total      4080629                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples       822827                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   146.850366                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    67.899764                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   167.787830                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |      822792    100.00%    100.00% |          29      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total       822827                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples      4903493                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean     1.000000                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean     1.000000                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::stdev     0.000452                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |     4903492    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total      4903493                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples      4903493                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean     1.000000                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::stdev     0.000452                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |     4903492    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total      4903493                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.001375                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_stall_time   245.118448                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.006827                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time    77.743269                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.002737                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_stall_time    37.650777                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.002459                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_stall_time    37.648097                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_buf_msgs     0.001360                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_stall_time   226.783438                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_buf_msgs     0.000015                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_stall_time    37.632379                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_buf_msgs     0.000089                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_stall_time   225.794273                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_buf_msgs     0.000015                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_stall_time   188.162468                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles      2399612                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples     50399459                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.113050                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     0.923886                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-7     50096701     99.40%     99.40% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8-15       281617      0.56%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::16-23        17941      0.04%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::24-31         2564      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::32-39          512      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::40-47           89      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::48-55           16      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::56-63            9      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::64-71            6      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::72-79            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total     50399459                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits    239493893                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses     10463876                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses    249957769                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits     95822908                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses     16305013                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses    112127921                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.004645                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time    37.685873                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_count         2417                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.000800                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_stall_time    75.296196                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs   233.064064                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_stall_time   188.248835                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000432                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_stall_time    75.296130                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.000402                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_stall_time   210.041173                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.000119                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_stall_time    37.648097                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.fullyBusyCycles      2126730                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples     45563698                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.107876                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     0.902264                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-7     45299152     99.42%     99.42% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8-15       246381      0.54%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::16-23        15716      0.03%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::24-31         1874      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::32-39          419      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::40-47          110      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::48-55           33      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::56-63            9      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::64-71            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total     45563698                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits    221938024                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses      9825670                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses    231763694                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits     87026129                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses     14316879                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses    101343008                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.004253                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_time    37.707971                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_count         2341                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.000722                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_stall_time    75.296196                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs   250.191061                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_stall_time   188.246817                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.000392                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_stall_time    75.296084                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.000362                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_stall_time   209.285353                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.000113                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_stall_time    37.648097                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.fullyBusyCycles      2132935                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::samples     44306802                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::mean     0.113373                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::stdev     0.925835                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::0-7     44041561     99.40%     99.40% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::8-15       246434      0.56%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::16-23        15848      0.04%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::24-31         2370      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::32-39          488      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::40-47           69      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::48-55           19      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::56-63           11      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::64-71            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::total     44306802                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_hits    216913490                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_misses      9267383                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_accesses    226180873                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_hits     83700547                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_misses     14330947                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_accesses     98031494                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_buf_msgs     0.004154                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_stall_time    37.689489                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_stall_count         2406                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_buf_msgs     0.000697                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_stall_time    75.296196                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_buf_msgs   319.553678                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_stall_time   188.248641                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_buf_msgs     0.000387                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_stall_time    75.296179                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_buf_msgs     0.000349                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_stall_time   210.114201                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_buf_msgs     0.000105                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_stall_time    37.648094                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.fullyBusyCycles      1548410                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::samples     33046336                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::mean     0.106145                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::stdev     0.899955                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::0-7     32866166     99.45%     99.45% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::8-15       166000      0.50%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::16-23        11685      0.04%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::24-31         1967      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::32-39          442      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::40-47           58      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::48-55           17      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::56-63            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::total     33046336                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_hits    164415699                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_misses      6822028                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_accesses    171237727                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_hits     64312790                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_misses     10642757                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_accesses     74955547                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_buf_msgs     0.003153                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_stall_time    37.684385                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_stall_count         1772                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_buf_msgs     0.000507                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_stall_time    75.296196                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_buf_msgs   223.389851                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_stall_time   188.248371                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_buf_msgs     0.000301                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_stall_time    75.296084                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_buf_msgs     0.000254                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_stall_time   212.855489                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_buf_msgs     0.000076                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_stall_time    37.648091                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.fullyBusyCycles      1688551                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::samples     35370614                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::mean     0.109121                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::stdev     0.915249                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::0-7     35164685     99.42%     99.42% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::8-15       190535      0.54%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::16-23        12813      0.04%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::24-31         2036      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::32-39          474      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::40-47           62      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::48-55            9      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::total     35370614                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_hits    175519273                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_misses      7356469                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_accesses    182875742                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_hits     68447654                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_misses     11397456                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_accesses     79845110                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_buf_msgs     0.003367                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_stall_time    37.678138                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_stall_count         1807                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_buf_msgs     0.000557                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_stall_time    75.296196                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_buf_msgs   277.108608                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_stall_time   188.250354                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_buf_msgs     0.000308                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_stall_time    75.296084                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_buf_msgs     0.000279                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_stall_time   213.420674                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_buf_msgs     0.000083                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_stall_time    37.648091                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.fullyBusyCycles      1926326                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::samples     36013385                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::mean     0.161643                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::stdev     1.209121                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::0-7     35667194     99.04%     99.04% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::8-15       290619      0.81%     99.85% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::16-23        46962      0.13%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::24-31         6954      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::32-39         1503      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::40-47          131      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::48-55           17      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::56-63            5      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::total     36013385                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_hits    182615268                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_misses      7977527                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_accesses    190592795                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_hits     74283263                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_misses     11159097                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_accesses     85442360                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_buf_msgs     0.003539                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_stall_time    37.677837                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_stall_count         2311                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_buf_msgs     0.000580                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_stall_time    75.296196                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_buf_msgs   311.546470                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_stall_time   188.252645                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_buf_msgs     0.000301                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_stall_time    75.296084                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_buf_msgs     0.000291                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_stall_time   213.914428                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_buf_msgs     0.000091                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_stall_time    37.648091                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.fullyBusyCycles      2259186                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::samples     45996390                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::mean     0.108200                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::stdev     0.907823                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::0-7     45730647     99.42%     99.42% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::8-15       246729      0.54%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::16-23        16019      0.03%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::24-31         2463      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::32-39          461      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::40-47           59      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::48-55           10      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::56-63            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::total     45996390                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_hits    227120368                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_misses      9591913                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_accesses    236712281                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_hits     90267036                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_misses     14735958                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_accesses    105002994                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_buf_msgs     0.004378                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_stall_time    37.686781                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_stall_count         2481                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_buf_msgs     0.000728                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_stall_time    75.296196                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_buf_msgs   130.077101                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_stall_time   188.247357                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_buf_msgs     0.000397                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_stall_time    75.296144                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_buf_msgs     0.000365                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_stall_time   211.017475                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_buf_msgs     0.000109                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_stall_time    37.648097                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.fullyBusyCycles      2115796                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::samples     43792358                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::mean     0.142806                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::stdev     1.054121                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::0-7     43457553     99.24%     99.24% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::8-15       306694      0.70%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::16-23        24017      0.05%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::24-31         3376      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::32-39          600      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::40-47           90      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::48-55           18      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::56-63            8      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::64-71            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::total     43792358                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_hits    210812825                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_misses      9224596                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_accesses    220037421                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_hits     84277006                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_misses     14524378                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_accesses     98801384                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_buf_msgs     0.004083                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_stall_time    37.679901                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_stall_count         2469                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_buf_msgs     0.000709                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_stall_time    75.296196                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_buf_msgs   247.569081                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_stall_time   188.246623                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_buf_msgs     0.000362                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_stall_time    75.296084                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_buf_msgs     0.000355                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_stall_time   211.956070                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_buf_msgs     0.000104                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_stall_time    37.648097                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.fullyBusyCycles      1594852                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::samples    622848044                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::mean     0.712138                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::stdev     2.568006                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::0-255    622847398    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::256-511          549      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::512-767           63      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::768-1023           21      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1024-1279            9      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1280-1535            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1536-1791            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::total    622848044                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_buf_msgs     0.002720                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_stall_time    75.296196                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_buf_msgs     0.001053                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_stall_time    37.648089                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_buf_msgs     0.002689                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_time   248.552382                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_count       215733                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_hits     58805216                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_misses    119136731                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_accesses    177941947                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_buf_msgs     0.005991                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_stall_time    62.553416                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_buf_msgs     0.004120                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_stall_time   194.068141                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_buf_msgs     0.000801                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_stall_time   188.250093                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Control    579692858                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control   4637542864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control    231788028                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control   1854304224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data    627289708                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data  45164858976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control    825632830                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control   6605062640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data     47589742                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data   3426461424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control     55190318                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control    441522544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_buf_msgs     0.000015                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_stall_time  1384.179533                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers11.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers11.m_stall_time  1419.958021                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers111.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers111.m_stall_time  1400.446264                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers116.m_buf_msgs     0.000014                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers116.m_stall_time  1521.751683                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers121.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers121.m_stall_time  1431.320765                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers126.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers126.m_stall_time  1517.212927                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers131.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers131.m_stall_time  1557.884549                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers136.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers136.m_stall_time  1567.562440                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers141.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers141.m_stall_time  1603.640296                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers145.m_buf_msgs     0.003083                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers145.m_stall_time  1370.746886                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers146.m_buf_msgs     0.001663                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers146.m_stall_time  1340.360192                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers147.m_buf_msgs     0.000927                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers147.m_stall_time   999.003755                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers16.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers16.m_stall_time  1452.966536                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers166.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers166.m_stall_time  1415.848227                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers171.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers171.m_stall_time  1534.131524                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers176.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers176.m_stall_time  1574.233541                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers181.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers181.m_stall_time  1455.805972                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers186.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers186.m_stall_time  1596.117717                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers191.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers191.m_stall_time  1591.217257                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers196.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers196.m_stall_time  1692.633039                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers200.m_buf_msgs     0.002244                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers200.m_stall_time  1358.202539                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers201.m_buf_msgs     0.001297                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers201.m_stall_time  1340.283494                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers202.m_buf_msgs     0.000676                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers202.m_stall_time   999.002784                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers21.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers21.m_stall_time  1514.147689                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers221.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers221.m_stall_time  1485.054822                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers226.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers226.m_stall_time  1582.599545                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers231.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers231.m_stall_time  1630.657041                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers236.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers236.m_stall_time  1650.128703                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers241.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers241.m_stall_time  1387.814907                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers246.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers246.m_stall_time  1532.044014                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers251.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers251.m_stall_time  1578.360315                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers255.m_buf_msgs     0.002463                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers255.m_stall_time  1362.140751                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers256.m_buf_msgs     0.001328                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers256.m_stall_time  1342.446279                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers257.m_buf_msgs     0.000738                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers257.m_stall_time   999.003493                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_stall_time  1565.147908                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers276.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers276.m_stall_time  1563.884153                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers281.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers281.m_stall_time  1496.574166                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers286.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers286.m_stall_time  1575.951522                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers291.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers291.m_stall_time  1705.125139                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers296.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers296.m_stall_time  1716.983284                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers301.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers301.m_stall_time  1503.469873                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers306.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers306.m_stall_time  1573.590154                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers31.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers31.m_stall_time  1597.335532                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers310.m_buf_msgs     0.002562                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers310.m_stall_time  1364.601408                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers311.m_buf_msgs     0.001293                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers311.m_stall_time  1340.373704                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers312.m_buf_msgs     0.000800                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers312.m_stall_time   999.003251                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers331.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers331.m_stall_time  1520.610252                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers336.m_buf_msgs     0.000011                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers336.m_stall_time  1538.639888                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers341.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers341.m_stall_time  1599.846060                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers346.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers346.m_stall_time  1613.273803                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers35.m_buf_msgs     0.003541                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers35.m_stall_time  1376.658437                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers351.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers351.m_stall_time  1664.851620                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers356.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers356.m_stall_time  1685.025433                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers36.m_buf_msgs     0.001856                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers36.m_stall_time  1342.314596                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers361.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers361.m_stall_time  1465.592358                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers365.m_buf_msgs     0.003216                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers365.m_stall_time  1374.615955                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers366.m_buf_msgs     0.001710                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers366.m_stall_time  1344.791270                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers367.m_buf_msgs     0.000967                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers367.m_stall_time   999.004153                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers37.m_buf_msgs     0.001056                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers37.m_stall_time   999.004982                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers386.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers386.m_stall_time  1480.462665                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers391.m_buf_msgs     0.000014                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers391.m_stall_time  1511.599052                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers396.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers396.m_stall_time  1572.534520                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers401.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers401.m_stall_time  1586.946932                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers406.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers406.m_stall_time  1615.578950                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers411.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers411.m_stall_time  1725.136137                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers416.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers416.m_stall_time  1629.772341                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers420.m_buf_msgs     0.003136                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers420.m_stall_time  1370.405698                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers421.m_buf_msgs     0.001556                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers421.m_stall_time  1345.387106                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers422.m_buf_msgs     0.000923                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers422.m_stall_time   999.004195                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers441.m_buf_msgs     0.003501                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers441.m_stall_time  1183.001937                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers442.m_buf_msgs     0.001867                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers442.m_stall_time   999.014644                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers446.m_buf_msgs     0.003132                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers446.m_stall_time  1171.230996                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers447.m_buf_msgs     0.001694                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers447.m_stall_time   999.013440                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers451.m_buf_msgs     0.003042                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers451.m_stall_time  1185.913866                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers452.m_buf_msgs     0.001675                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers452.m_stall_time   999.013340                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers456.m_buf_msgs     0.002212                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers456.m_stall_time  1208.286090                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers457.m_buf_msgs     0.001305                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers457.m_stall_time   999.010485                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers461.m_buf_msgs     0.002435                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers461.m_stall_time  1215.280794                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers462.m_buf_msgs     0.001336                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers462.m_stall_time   999.010329                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers466.m_buf_msgs     0.002534                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers466.m_stall_time  1220.162833                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers467.m_buf_msgs     0.001301                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers467.m_stall_time   999.010250                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers471.m_buf_msgs     0.003181                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers471.m_stall_time  1195.861323                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers472.m_buf_msgs     0.001719                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers472.m_stall_time   999.013153                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers476.m_buf_msgs     0.003101                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers476.m_stall_time  1203.707023                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers477.m_buf_msgs     0.001566                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers477.m_stall_time   999.015050                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers480.m_buf_msgs     0.012034                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers480.m_stall_time  1496.769568                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers481.m_buf_msgs     0.012034                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers481.m_stall_time  1339.916952                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers536.m_buf_msgs     0.024070                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers536.m_stall_time  1007.801693                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers541.m_buf_msgs     0.000132                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers541.m_stall_time   999.005090                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers56.m_buf_msgs     0.000011                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers56.m_stall_time  1401.433077                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers595.m_buf_msgs     0.000132                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers595.m_stall_time         2664                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers6.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers6.m_stall_time  1391.087511                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers61.m_buf_msgs     0.000013                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers61.m_stall_time  1381.256555                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers66.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers66.m_stall_time  1427.465441                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers71.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers71.m_stall_time  1462.564907                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers76.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers76.m_stall_time  1577.869861                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers81.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers81.m_stall_time  1507.205587                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers86.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers86.m_stall_time  1659.474480                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers90.m_buf_msgs     0.003196                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers90.m_stall_time  1382.903562                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers91.m_buf_msgs     0.001676                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers91.m_stall_time  1338.676496                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers92.m_buf_msgs     0.001000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers92.m_stall_time   999.004201                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     0.161241                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0     26768889                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0    214151112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2     17352210                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2    138817680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1     27577738                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1   1985597136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1     21947832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2      9813680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1    175582656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2     78509440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0      2221324                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::1      1305375                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0    159935328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::1     93987000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0      3925895                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0     31407160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.000404                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_stall_time   172.393076                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers14.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers14.m_stall_time   122.851738                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers19.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers19.m_stall_time   126.611301                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000211                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_stall_time   150.595586                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers24.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers24.m_stall_time   133.524262                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers29.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers29.m_stall_time   139.286276                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers34.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers34.m_stall_time   142.922524                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers38.m_buf_msgs     0.000537                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers38.m_stall_time   117.989992                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers39.m_buf_msgs     0.000213                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers39.m_stall_time   114.109718                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_stall_time   118.839618                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers40.m_buf_msgs     0.000119                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers40.m_stall_time    75.296756                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_stall_time   119.619786                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization     1.419351                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2     17352210                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2    138817680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1     26686864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1   1921454208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1      6360385                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1     50883080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     0.006108                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Data::1       124432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Data::1      8959104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1        15929                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1       127432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.link_utilization     0.003359                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Data::1        68318                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Data::1      4918896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::1         9746                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::1        77968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.link_utilization     0.003147                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Data::1        63900                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Data::1      4600800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Control::1        10096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Control::1        80768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.link_utilization     0.001822                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_count.Response_Data::1        36993                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_bytes.Response_Data::1      2663496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_count.Response_Control::1         5758                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_bytes.Response_Control::1        46064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.link_utilization     0.002500                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_count.Response_Data::1        50904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_bytes.Response_Data::1      3665088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_count.Response_Control::1         6811                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_bytes.Response_Control::1        54488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.link_utilization     0.002614                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_count.Response_Data::1        53252                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_bytes.Response_Data::1      3834144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_count.Response_Control::1         6768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_bytes.Response_Control::1        54144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.link_utilization     0.003043                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_count.Response_Data::1        61589                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_bytes.Response_Data::1      4434408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_count.Response_Control::1        11464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_bytes.Response_Control::1        91712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.link_utilization     0.492953                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Control::0     26768889                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Control::0    214151112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Response_Data::1       431486                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Response_Data::1     31066992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Response_Control::1     15520875                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Response_Control::2      9813680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Response_Control::1    124167000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Response_Control::2     78509440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Writeback_Data::0      2221324                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Writeback_Data::1      1305375                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Writeback_Data::0    159935328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Writeback_Data::1     93987000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Writeback_Control::0      3925895                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Writeback_Control::0     31407160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     0.146640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0     24142549                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0    193140392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2     15749906                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2    125999248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1     24789617                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1   1784852424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1     19798921                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2      9298217                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1    158391368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2     74385736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0      2192878                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::1      1331151                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0    157887216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::1     95842872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0      3377322                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0     27018576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.000365                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_stall_time   171.637256                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers14.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers14.m_stall_time   123.699883                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers19.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers19.m_stall_time   127.644977                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.000191                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_stall_time   150.595284                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers24.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers24.m_stall_time   140.722985                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers29.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers29.m_stall_time   132.738495                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers34.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers34.m_stall_time   149.917008                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers38.m_buf_msgs     0.000491                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers38.m_stall_time   118.695602                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers39.m_buf_msgs     0.000192                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers39.m_stall_time   113.698539                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_stall_time   120.789038                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers40.m_buf_msgs     0.000113                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers40.m_stall_time    75.296668                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_stall_time   118.442472                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization     1.279778                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Request_Control::2     15749906                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Request_Control::2    125999248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1     24049228                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1   1731544416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1      5764564                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1     46116512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     0.003268                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1        63471                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1      4569912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1        36498                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1       291984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.link_utilization     0.004837                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Data::1        96738                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Data::1      6965136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::1        28633                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::1       229064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.link_utilization     0.001457                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Data::1        29350                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Data::1      2113200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Control::1         6924                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Control::1        55392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.link_utilization     0.002066                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_count.Response_Data::1        41430                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_bytes.Response_Data::1      2982960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_count.Response_Control::1        11172                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_bytes.Response_Control::1        89376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.link_utilization     0.001633                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_count.Response_Data::1        32253                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_bytes.Response_Data::1      2322216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_count.Response_Control::1        13440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_bytes.Response_Control::1       107520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.link_utilization     0.002696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_count.Response_Data::1        53987                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_bytes.Response_Data::1      3887064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_count.Response_Control::1        15931                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_bytes.Response_Control::1       127448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.link_utilization     0.003398                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_count.Response_Data::1        67169                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_bytes.Response_Data::1      4836168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_count.Response_Control::1        27297                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_bytes.Response_Control::1       218376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.link_utilization     0.460552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Control::0     24142549                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Control::0    193140392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Response_Data::1       355991                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Response_Data::1     25631352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Response_Control::1     13894462                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Response_Control::2      9298217                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Response_Control::1    111155696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Response_Control::2     74385736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Writeback_Data::0      2192878                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Writeback_Data::1      1331151                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Writeback_Data::0    157887216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Writeback_Data::1     95842872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Writeback_Control::0      3377322                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Writeback_Control::0     27018576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.percent_links_utilized     0.002537                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Response_Data::1       401342                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Response_Data::1     28896624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Writeback_Control::0      1224894                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Writeback_Control::1       823552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Writeback_Control::0      9799152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Writeback_Control::1      6588416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers1.m_buf_msgs     0.000015                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers1.m_stall_time   150.530090                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers47.m_buf_msgs     0.000015                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers47.m_stall_time   263.426652                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.link_utilization     0.023857                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_count.Response_Data::1       401342                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_bytes.Response_Data::1     28896624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_count.Writeback_Control::1       823552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_bytes.Writeback_Control::1      6588416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle08.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle10.link_utilization     0.006587                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle10.msg_count.Writeback_Control::0      1224894                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle10.msg_bytes.Writeback_Control::0      9799152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle08.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized     0.141998                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0     23598330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0    188786640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Request_Control::2     15572587                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Request_Control::2    124580696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1     24272922                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1   1747650384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1     19100246                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::2      8620733                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1    152801968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::2     68965864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::0      1849977                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::1      1289304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::0    133198344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::1     92829888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0      3211784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0     25694272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.000351                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_stall_time   172.466104                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers14.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers14.m_stall_time   124.165924                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers19.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers19.m_stall_time   133.831607                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_buf_msgs     0.000189                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_stall_time   150.595237                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers24.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers24.m_stall_time   138.397998                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers29.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers29.m_stall_time   139.528232                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers34.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers34.m_stall_time   143.634788                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers38.m_buf_msgs     0.000461                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers38.m_stall_time   117.322081                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers39.m_buf_msgs     0.000191                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers39.m_stall_time   113.888980                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_stall_time   120.707469                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers40.m_buf_msgs     0.000105                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers40.m_stall_time    75.296613                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_stall_time   134.316241                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization     1.250906                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Request_Control::2     15572587                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Request_Control::2    124580696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1     23533576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1   1694417472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1      5200639                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1     41605112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization     0.002722                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Data::1        53259                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Data::1      3834648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Control::1        26792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Control::1       214336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.link_utilization     0.005331                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Data::1       107741                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Data::1      7757352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Control::1        21444                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Control::1       171552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.link_utilization     0.002106                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Data::1        42733                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Data::1      3076776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Control::1         7036                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Control::1        56288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.link_utilization     0.002254                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Data::1        45723                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Data::1      3292056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Control::1         7481                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Control::1        59848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.link_utilization     0.001971                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_count.Response_Data::1        39955                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_bytes.Response_Data::1      2876760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_count.Response_Control::1         6874                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_bytes.Response_Control::1        54992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.link_utilization     0.002211                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_count.Response_Data::1        45122                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_bytes.Response_Data::1      3248784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_count.Response_Control::1         5224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_bytes.Response_Control::1        41792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.link_utilization     0.002420                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_count.Response_Data::1        49143                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_bytes.Response_Data::1      3538296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_count.Response_Control::1         7610                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_bytes.Response_Control::1        60880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.link_utilization     0.434061                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Control::0     23598330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Control::0    188786640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Response_Data::1       355670                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Response_Data::1     25608240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Response_Control::1     13817146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Response_Control::2      8620733                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Response_Control::1    110537168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Response_Control::2     68965864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Writeback_Data::0      1849977                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Writeback_Data::1      1289304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Writeback_Data::0    133198344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Writeback_Data::1     92829888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Writeback_Control::0      3211784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Writeback_Control::0     25694272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     0.104971                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Control::0     17464785                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Control::0    139718280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Request_Control::2     12134342                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Request_Control::2     97074736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1     17956006                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1   1292832432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::1     14309124                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::2      6283091                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::1    114472992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::2     50264728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::0      1205983                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::1      1040445                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::0     86830776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::1     74912040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0      2188708                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0     17509664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.000256                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_stall_time   175.207391                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers14.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers14.m_stall_time   140.368813                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers19.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers19.m_stall_time   126.869116                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_buf_msgs     0.000147                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_stall_time   150.594322                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers24.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers24.m_stall_time   142.717734                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers29.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers29.m_stall_time   142.164458                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers34.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers34.m_stall_time   153.689567                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers38.m_buf_msgs     0.000327                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers38.m_stall_time   115.904764                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers39.m_buf_msgs     0.000149                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers39.m_stall_time   113.880015                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_stall_time   122.467240                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers40.m_buf_msgs     0.000076                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers40.m_stall_time    75.296497                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers9.m_stall_time   135.718683                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     0.927246                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Request_Control::2     12134342                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Request_Control::2     97074736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1     17419147                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1   1254178584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::1      3492847                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::1     27942776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization     0.002808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Data::1        55512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Data::1      3996864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Control::1        22521                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Control::1       180168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.link_utilization     0.001905                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Response_Data::1        38601                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Response_Data::1      2779272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Response_Control::1         6734                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Response_Control::1        53872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.link_utilization     0.001833                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Response_Data::1        37120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Response_Data::1      2672640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Response_Control::1         6652                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Response_Control::1        53216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.link_utilization     0.001636                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_count.Response_Data::1        33175                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_bytes.Response_Data::1      2388600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_count.Response_Control::1         5671                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_bytes.Response_Control::1        45368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.link_utilization     0.002385                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Data::1        48227                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Data::1      3472344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Control::1         9454                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Control::1        75632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.link_utilization     0.001740                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_count.Response_Data::1        35381                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_bytes.Response_Data::1      2547432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_count.Response_Control::1         5114                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_bytes.Response_Control::1        40912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.link_utilization     0.001459                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_count.Response_Data::1        29604                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_bytes.Response_Data::1      2131488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_count.Response_Control::1         4809                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_bytes.Response_Control::1        38472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.link_utilization     0.318639                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Control::0     17464785                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Control::0    139718280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Response_Data::1       259239                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Response_Data::1     18665208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Response_Control::1     10755322                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Response_Control::2      6283091                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Response_Control::1     86042576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Response_Control::2     50264728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Writeback_Data::0      1205983                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Writeback_Data::1      1040445                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Writeback_Data::0     86830776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Writeback_Data::1     74912040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Writeback_Control::0      2188708                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Writeback_Control::0     17509664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized     0.112676                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Control::0     18753925                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Control::0    150031400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Request_Control::2     12419152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Request_Control::2     99353216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Data::1     19257902                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Data::1   1386568944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::1     15399252                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::2      6859320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::1    123194016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::2     54874560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Data::0      1462429                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Data::1       977681                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Data::0    105294888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Data::1     70393032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Control::0      2683700                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Control::0     21469600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_buf_msgs     0.000281                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_stall_time   175.772577                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers14.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers14.m_stall_time   146.784016                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers19.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers19.m_stall_time   148.848883                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_buf_msgs     0.000151                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_stall_time   150.594598                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers24.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers24.m_stall_time   119.249747                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers29.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers29.m_stall_time   135.545048                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers34.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers34.m_stall_time   140.752409                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers38.m_buf_msgs     0.000368                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers38.m_stall_time   116.349719                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers39.m_buf_msgs     0.000152                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers39.m_stall_time   114.124667                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_stall_time   130.296504                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers40.m_buf_msgs     0.000083                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers40.m_stall_time    75.296577                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers9.m_stall_time   141.206980                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization     0.995249                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Request_Control::2     12419152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Request_Control::2     99353216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Data::1     18709525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Data::1   1347085800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Control::1      4241937                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Control::1     33935496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization     0.001691                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Data::1        33678                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Data::1      2424816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Control::1        11275                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Control::1        90200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.link_utilization     0.003246                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_count.Response_Data::1        65893                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_bytes.Response_Data::1      4744296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_count.Response_Control::1        10419                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_bytes.Response_Control::1        83352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.link_utilization     0.002203                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Data::1        44585                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Data::1      3210120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Control::1         8288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Control::1        66304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.link_utilization     0.001474                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_count.Response_Data::1        29800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_bytes.Response_Data::1      2145600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_count.Response_Control::1         5852                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_bytes.Response_Control::1        46816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.link_utilization     0.001526                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_count.Response_Data::1        30872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_bytes.Response_Data::1      2222784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_count.Response_Control::1         5786                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_bytes.Response_Control::1        46288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.link_utilization     0.002443                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_count.Response_Data::1        49359                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_bytes.Response_Data::1      3553848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_count.Response_Control::1         9936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_bytes.Response_Control::1        79488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.link_utilization     0.001480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_count.Response_Data::1        29969                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_bytes.Response_Data::1      2157768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_count.Response_Control::1         5501                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_bytes.Response_Control::1        44008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.link_utilization     0.342799                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Control::0     18753925                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Control::0    150031400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Response_Data::1       264221                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Response_Data::1     19023912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Response_Control::1     11100258                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Response_Control::2      6859320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Response_Control::1     88802064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Response_Control::2     54874560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Writeback_Data::0      1462429                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Writeback_Data::1       977681                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Writeback_Data::0    105294888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Writeback_Data::1     70393032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Writeback_Control::0      2683700                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Writeback_Control::0     21469600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.percent_links_utilized     0.115257                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Control::0     19136624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Control::0    153092992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Request_Control::2     12107081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Request_Control::2     96856648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Data::1     19646806                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Data::1   1414570032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::1     15639263                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::2      7449826                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::1    125114104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::2     59598608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Data::0      1590793                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Data::1       994160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Data::0    114537096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Data::1     71579520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Control::0      3127429                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Control::0     25019432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_buf_msgs     0.000292                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_stall_time   176.266330                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers14.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers14.m_stall_time   140.689913                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers19.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers19.m_stall_time   155.062600                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers2.m_buf_msgs     0.000147                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers2.m_stall_time   150.594454                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers24.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers24.m_stall_time   156.410731                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers29.m_stall_time   132.317157                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers34.m_stall_time   140.213425                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers38.m_buf_msgs     0.000388                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers38.m_stall_time   116.644227                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers39.m_buf_msgs     0.000149                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers39.m_stall_time   113.890171                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_stall_time   139.143330                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers40.m_buf_msgs     0.000091                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers40.m_stall_time    75.296549                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers9.m_stall_time   131.537812                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.link_utilization     1.013771                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Request_Control::2     12107081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Request_Control::2     96856648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Data::1     19092714                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Data::1   1374675408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Control::1      4813590                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Control::1     38508720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.link_utilization     0.002553                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Response_Data::1        51654                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Response_Data::1      3719088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Response_Control::1         9911                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Response_Control::1        79288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.link_utilization     0.002960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_count.Response_Data::1        59830                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_bytes.Response_Data::1      4307760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_count.Response_Control::1        11793                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_bytes.Response_Control::1        94344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.link_utilization     0.001966                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_count.Response_Data::1        39758                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_bytes.Response_Data::1      2862576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_count.Response_Control::1         7695                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_bytes.Response_Control::1        61560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.link_utilization     0.002717                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Response_Data::1        54954                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Response_Data::1      3956688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Response_Control::1        10533                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Response_Control::1        84264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.link_utilization     0.001398                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_count.Response_Data::1        28227                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_bytes.Response_Data::1      2032344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_count.Response_Control::1         5801                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_bytes.Response_Control::1        46408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.link_utilization     0.001350                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_count.Response_Data::1        27780                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_bytes.Response_Data::1      2000160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_count.Response_Control::1         3529                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_bytes.Response_Control::1        28232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.link_utilization     0.001233                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_count.Response_Data::1        25045                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_bytes.Response_Data::1      1803240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_count.Response_Control::1         3816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_bytes.Response_Control::1        30528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.link_utilization     0.355140                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Control::0     19136624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Control::0    153092992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Response_Data::1       266844                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Response_Data::1     19212768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Response_Control::1     10772595                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Response_Control::2      7449826                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Response_Control::1     86180760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Response_Control::2     59598608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Writeback_Data::0      1590793                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Writeback_Data::1       994160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Writeback_Data::0    114537096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Writeback_Data::1     71579520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Writeback_Control::0      3127429                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Writeback_Control::0     25019432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.percent_links_utilized     0.146216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Control::0     24327871                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Control::0    194622968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Request_Control::2     15996521                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Request_Control::2    127972168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Data::1     24977748                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Data::1   1798397856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Control::1     20152485                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Control::2      9005458                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Control::1    161219880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Control::2     72043664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Data::0      1995342                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Data::1      1204693                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Data::0    143664624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Data::1     86737896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Control::0      3619612                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Control::0     28956896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_buf_msgs     0.000367                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_stall_time   173.369378                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers14.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers14.m_stall_time   143.206522                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers19.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers19.m_stall_time   144.723652                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers2.m_buf_msgs     0.000194                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers2.m_stall_time   150.595070                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers24.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers24.m_stall_time   150.550931                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers29.m_stall_time   152.830736                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers34.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers34.m_stall_time   127.974942                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers38.m_buf_msgs     0.000486                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers38.m_stall_time   117.775973                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers39.m_buf_msgs     0.000196                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers39.m_stall_time   114.389553                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_stall_time   134.254154                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers40.m_buf_msgs     0.000109                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers40.m_stall_time    75.296663                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers9.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers9.m_stall_time   136.291075                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.link_utilization     1.290176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Request_Control::2     15996521                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Request_Control::2    127972168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Response_Data::1     24276480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Response_Data::1   1747906560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Response_Control::1      5723389                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Response_Control::1     45787112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.link_utilization     0.002565                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Response_Data::1        51933                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Response_Data::1      3739176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Response_Control::1         9618                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Response_Control::1        76944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.link_utilization     0.004502                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_count.Response_Data::1        91687                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_bytes.Response_Data::1      6601464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_count.Response_Control::1        13617                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_bytes.Response_Control::1       108936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.link_utilization     0.002089                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_count.Response_Data::1        42548                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_bytes.Response_Data::1      3063456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_count.Response_Control::1         5609                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_bytes.Response_Control::1        44872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.link_utilization     0.002027                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_count.Response_Data::1        41095                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_bytes.Response_Data::1      2958840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_count.Response_Control::1         7043                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_bytes.Response_Control::1        56344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.link_utilization     0.002145                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_count.Response_Data::1        43347                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_bytes.Response_Data::1      3120984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_count.Response_Control::1         8705                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_bytes.Response_Control::1        69640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.link_utilization     0.001245                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_count.Response_Data::1        25601                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_bytes.Response_Data::1      1843272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_count.Response_Control::1         3646                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_bytes.Response_Control::1        29168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.link_utilization     0.003291                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_count.Response_Data::1        66521                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_bytes.Response_Data::1      4789512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_count.Response_Control::1        13188                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_bytes.Response_Control::1       105504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.link_utilization     0.446548                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Control::0     24327871                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Control::0    194622968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Response_Data::1       338536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Response_Data::1     24374592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Response_Control::1     14367670                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Response_Control::2      9005458                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Response_Control::1    114941360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Response_Control::2     72043664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Writeback_Data::0      1995342                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Writeback_Data::1      1204693                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Writeback_Data::0    143664624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Writeback_Data::1     86737896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Writeback_Control::0      3619612                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Writeback_Control::0     28956896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.percent_links_utilized     0.141947                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Control::0     23748974                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Control::0    189991792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Request_Control::2     14562215                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Request_Control::2    116497720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Data::1     24399469                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Data::1   1756761768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Control::1     18598249                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Control::2      8578206                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Control::1    148785992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Control::2     68625648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Data::0      1995221                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Data::1      1138115                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Data::0    143655912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Data::1     81944280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Control::0      3412263                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Control::0     27298104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers1.m_buf_msgs     0.000357                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers1.m_stall_time   174.307974                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers14.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers14.m_stall_time   140.120358                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers19.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers19.m_stall_time   141.748724                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers2.m_buf_msgs     0.000177                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers2.m_stall_time   150.595679                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers24.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers24.m_stall_time   144.933407                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers29.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers29.m_stall_time   157.428656                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers34.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers34.m_stall_time   146.556885                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers38.m_buf_msgs     0.000476                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers38.m_stall_time   117.283524                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers39.m_buf_msgs     0.000179                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers39.m_stall_time   114.456578                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers4.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers4.m_stall_time   129.718030                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers40.m_buf_msgs     0.000104                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers40.m_stall_time    75.296667                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers9.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers9.m_stall_time   133.235404                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.link_utilization     1.254539                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Request_Control::2     14562215                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Request_Control::2    116497720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Response_Data::1     23682022                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Response_Data::1   1705105584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Response_Control::1      5548121                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Response_Control::1     44384968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.link_utilization     0.003087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Response_Data::1        62164                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Response_Data::1      4475808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Response_Control::1        14526                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Response_Control::1       116208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.link_utilization     0.005515                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_count.Response_Data::1       111573                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_bytes.Response_Data::1      8033256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_count.Response_Control::1        21108                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_bytes.Response_Control::1       168864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.link_utilization     0.002448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_count.Response_Data::1        49733                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_bytes.Response_Data::1      3580776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_count.Response_Control::1         7501                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_bytes.Response_Control::1        60008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.link_utilization     0.001577                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_count.Response_Data::1        32026                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_bytes.Response_Data::1      2305872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_count.Response_Control::1         5034                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_bytes.Response_Control::1        40272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.link_utilization     0.001720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_count.Response_Data::1        34770                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_bytes.Response_Data::1      2503440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_count.Response_Control::1         6820                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_bytes.Response_Control::1        54560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.link_utilization     0.001410                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_count.Response_Data::1        28534                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_bytes.Response_Data::1      2054448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_count.Response_Control::1         5447                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_bytes.Response_Control::1        43576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.link_utilization     0.002727                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_count.Response_Data::1        55172                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_bytes.Response_Data::1      3972384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_count.Response_Control::1        10542                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_bytes.Response_Control::1        84336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.link_utilization     0.430340                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Control::0     23748974                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Control::0    189991792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Response_Data::1       343475                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Response_Data::1     24730200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Response_Control::1     12979150                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Response_Control::2      8578206                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Response_Control::1    103833200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Response_Control::2     68625648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Writeback_Data::0      1995221                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Writeback_Data::1      1138115                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Writeback_Data::0    143655912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Writeback_Data::1     81944280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Writeback_Control::0      3412263                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Writeback_Control::0     27298104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.percent_links_utilized     1.725658                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Control::0    289846429                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Control::0   2318771432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Request_Control::2    115894014                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Request_Control::2    927152112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Data::1    310430322                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Data::1  22350983184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Control::1    346315462                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Control::2     65908531                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Control::1   2770523696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Control::2    527268248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Data::0     14513947                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Data::1      9280924                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Data::0   1045004184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Data::1    668226528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Control::0     25546713                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Control::0    204373704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers0.m_buf_msgs     0.003618                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers0.m_stall_time   210.423557                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers1.m_buf_msgs     0.004780                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers1.m_stall_time   156.420044                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers10.m_buf_msgs     0.000191                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers10.m_stall_time    75.297603                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers14.m_buf_msgs     0.000371                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers14.m_stall_time    96.428547                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers15.m_buf_msgs     0.000189                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers15.m_stall_time    75.297686                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers19.m_buf_msgs     0.000269                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers19.m_stall_time    98.944289                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers2.m_buf_msgs     0.000801                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers2.m_stall_time   150.601996                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers20.m_buf_msgs     0.000147                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers20.m_stall_time    75.297269                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers24.m_buf_msgs     0.000296                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers24.m_stall_time    99.756021                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers25.m_buf_msgs     0.000151                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers25.m_stall_time    75.297251                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers29.m_buf_msgs     0.000320                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers29.m_stall_time   100.290773                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers30.m_buf_msgs     0.000147                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers30.m_stall_time    75.297242                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers34.m_buf_msgs     0.000387                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers34.m_stall_time    97.545129                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers35.m_buf_msgs     0.000194                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers35.m_stall_time    75.297631                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers39.m_buf_msgs     0.000385                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers39.m_stall_time    98.426936                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers4.m_buf_msgs     0.000427                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers4.m_stall_time    96.097464                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers40.m_buf_msgs     0.000177                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers40.m_stall_time    75.297785                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers43.m_buf_msgs     0.002029                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers43.m_stall_time   131.586102                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers44.m_buf_msgs     0.001400                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers44.m_stall_time   113.839323                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers5.m_buf_msgs     0.000211                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers5.m_stall_time    75.297784                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers9.m_buf_msgs     0.000379                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers9.m_stall_time    94.773730                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.link_utilization     9.297961                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Control::0    177941947                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Control::0   1423535576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Response_Data::1    114519943                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Response_Data::1   8245435896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Response_Control::1    215136039                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Response_Control::2     65908531                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Response_Control::1   1721088312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Response_Control::2    527268248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Writeback_Data::0     14513947                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Writeback_Data::1      9280924                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Writeback_Data::0   1045004184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Writeback_Data::1    668226528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Writeback_Control::0     25546713                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Writeback_Control::0    204373704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.link_utilization     1.400657                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Request_Control::2     17352210                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Request_Control::2    138817680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Response_Data::1     26315193                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Response_Data::1   1894693896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Response_Control::1      6229244                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Response_Control::1     49833952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.link_utilization     1.250212                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_count.Request_Control::2     15749906                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_bytes.Request_Control::2    125999248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_count.Response_Data::1     23449471                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_bytes.Response_Data::1   1688361912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_count.Response_Control::1      5663520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_bytes.Response_Control::1     45308160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.link_utilization     1.232172                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_count.Request_Control::2     15572587                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_bytes.Request_Control::2    124580696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_count.Response_Data::1     23154776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_bytes.Response_Data::1   1667143872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_count.Response_Control::1      5126515                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_bytes.Response_Control::1     41012120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.link_utilization     0.912740                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_count.Request_Control::2     12134342                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_bytes.Request_Control::2     97074736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_count.Response_Data::1     17125289                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_bytes.Response_Data::1   1233020808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_count.Response_Control::1      3440329                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_bytes.Response_Control::1     27522632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.link_utilization     0.982210                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_count.Request_Control::2     12419152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_bytes.Request_Control::2     99353216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_count.Response_Data::1     18445860                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_bytes.Response_Data::1   1328101920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_count.Response_Control::1      4190529                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_bytes.Response_Control::1     33524232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.link_utilization     1.001100                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_count.Request_Control::2     12107081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_bytes.Request_Control::2     96856648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_count.Response_Data::1     18836368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_bytes.Response_Data::1   1356218496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_count.Response_Control::1      4762132                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_bytes.Response_Control::1     38097056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.link_utilization     1.274395                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_count.Request_Control::2     15996521                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_bytes.Request_Control::2    127972168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_count.Response_Data::1     23956427                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_bytes.Response_Data::1   1724862744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_count.Response_Control::1      5666345                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_bytes.Response_Control::1     45330760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.link_utilization     1.238214                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_count.Request_Control::2     14562215                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_bytes.Request_Control::2    116497720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_count.Response_Data::1     23352982                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_bytes.Response_Data::1   1681414704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_count.Response_Control::1      5474436                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_bytes.Response_Control::1     43795488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.link_utilization     2.118232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_count.Control::0    111904482                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_bytes.Control::0    895235856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_count.Response_Data::1     21274013                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_bytes.Response_Data::1   1531728936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_count.Response_Control::1     90626373                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_bytes.Response_Control::1    725010984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.percent_links_utilized     0.680467                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Control::0    111904482                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Control::0    895235856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Response_Data::1    133579836                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Response_Data::1   9617748192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Response_Control::1    202554934                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Response_Control::1   1620439472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Writeback_Control::0      1224894                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Writeback_Control::1       823552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Writeback_Control::0      9799152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Writeback_Control::1      6588416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers0.m_buf_msgs     0.001407                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers0.m_stall_time   207.470347                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers1.m_buf_msgs     0.001360                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers1.m_stall_time   189.135458                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers43.m_buf_msgs     0.002857                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers43.m_stall_time    76.290845                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers48.m_buf_msgs     0.000015                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers48.m_stall_time    75.265332                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.link_utilization     2.124819                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Control::0    111904482                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Control::0    895235856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Response_Data::1     21274013                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Response_Data::1   1531728936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Response_Control::1     90626373                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Response_Control::1    725010984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Writeback_Control::0      1224894                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Writeback_Control::0      9799152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle08.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.link_utilization     6.016931                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_count.Response_Data::1    111904481                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_bytes.Response_Data::1   8057122632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_count.Response_Control::1    111928561                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_bytes.Response_Control::1    895428488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.link_utilization     0.023857                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_count.Response_Data::1       401342                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_bytes.Response_Data::1     28896624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_count.Writeback_Control::1       823552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_bytes.Writeback_Control::1      6588416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                  69055                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                 69055                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                196996                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp               196996                       # Transaction distribution (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port        11424                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port         3328                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total        14752                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        25058                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.com_1.pio            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port        23646                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          500                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          628                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          934                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port          346                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          434                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          354                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          850                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total        52754                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        94588                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port         1848                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port        54862                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port         2692                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          504                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port         1092                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port         1220                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port         1710                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port         2532                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total       161050                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        24684                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.pc.com_1.pio            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          550                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port         1146                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port        23646                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          456                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port          588                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          374                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          326                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          528                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::total        52304                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         8840                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          964                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port           64                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          444                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port        19854                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port          254                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          852                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          440                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          288                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::total        32002                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        17646                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.pc.com_1.pio        14490                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          358                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          186                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          490                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          300                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port        19904                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          262                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          860                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          430                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::total        54926                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        19788                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.pc.com_1.pio           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          402                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          112                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          444                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          856                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port          258                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port        17320                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          158                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          298                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::total        39646                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        27166                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          364                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          244                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          376                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          444                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port          848                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          120                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port        21628                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port         1130                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::total        52322                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        44982                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.pc.com_1.pio          140                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          868                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          220                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          532                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          276                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port          470                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          308                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port         1096                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port        23454                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::total        72346                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                    532102                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port        22848                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port         6656                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total        29504                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        14740                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port        47292                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port         1000                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port         1256                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port         1868                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port          692                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          868                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          708                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port         1700                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total        70126                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        49592                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.com_1.pio            1                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port         3696                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port       109724                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port         5384                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port         1008                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port         2184                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port         2440                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port         3420                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port         5064                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total       182513                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        14520                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.pc.com_1.pio            3                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port         1100                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port         2292                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port        47292                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          912                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port         1176                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          748                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          652                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port         1056                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::total        69751                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         5200                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.pc.com_1.pio            1                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port         1928                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          128                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          888                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port        39708                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port          508                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port         1704                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          880                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          576                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::total        51521                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        10380                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.pc.com_1.pio         7245                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          716                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          372                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          980                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          600                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port        39808                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          524                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port         1720                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          860                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::total        63205                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        11640                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.pc.com_1.pio            5                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          804                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          224                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          888                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port         1712                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port          516                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port        34640                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          316                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          596                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::total        51341                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        15980                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.pc.com_1.pio            1                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          728                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          488                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          752                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          888                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port         1696                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          240                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port        43256                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port         2260                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::total        66289                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        26460                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.pc.com_1.pio           70                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port         1736                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          440                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port         1064                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          552                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port          940                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          616                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port         2192                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port        46908                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::total        80978                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                     665228                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer15.occupancy              9874103                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer15.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer16.occupancy             23267353                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer16.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer17.occupancy             10013826                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer17.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer18.occupancy              7943475                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer18.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer19.occupancy              9366754                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer19.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer2.occupancy              72279648                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer2.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer20.occupancy              7129404                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer20.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer21.occupancy              9086738                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer21.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer22.occupancy             10210062                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer22.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer9.occupancy               3011319                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer9.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy              3792503                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer10.occupancy            18848755                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer10.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer12.occupancy            12812690                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer12.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer14.occupancy            16993842                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer14.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer16.occupancy            24007348                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer16.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy             16988398                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer4.occupancy             58095327                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer4.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer6.occupancy             16828407                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer6.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer8.occupancy              9876254                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer8.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples 133436464.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.008031299860                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds      1366713                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds      1366713                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState      195310266                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState      20777151                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs              112234764                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs              22084621                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts            112234764                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts            22084621                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ            882739                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts              182                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  2.93                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 26.18                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry               212326                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry               557680                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6        112234764                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6        22084621                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0           25834223                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1           24786827                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2           19616295                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3           14251032                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4            9784764                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5            6432851                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6            4081964                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7            2520694                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8            1522774                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9             906944                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10            533942                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11            314030                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12            184204                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13            109844                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14             66809                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15             42559                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16             27657                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17             18592                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18             13154                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19             10276                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20              8480                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21              7485                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22              6980                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23              6628                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24              6405                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25              6277                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26              6621                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27              6448                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28              6274                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29              6220                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30              6216                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31            218556                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15              5734                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16              7592                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17            587605                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18            969019                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19           1173362                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20           1281930                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21           1335948                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22           1358208                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23           1365976                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24           1368944                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25           1371918                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26           1377332                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27           1385798                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28           1393512                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29           1401266                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30           1398093                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31           1390233                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32           1385711                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33            225197                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34            116433                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35             75627                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36             55594                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37             44277                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38             37049                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39             32625                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40             30094                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41             27504                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42             25837                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43             24632                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44             23578                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45             22270                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46             21518                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47             19796                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48             18175                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49             17242                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50             16261                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51             15361                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52             14602                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53             14045                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54             14047                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55              9631                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56              7756                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57              7141                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58              7083                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59              7105                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60              7502                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61              8313                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62              9314                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63            570649                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples      1366713                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    81.474301                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    35.996502                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-127      1251208     91.55%     91.55% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::128-255       114551      8.38%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::256-383          510      0.04%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::384-511          194      0.01%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::512-639          119      0.01%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::640-767           62      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::768-895           32      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::896-1023           15      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1024-1151            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1152-1279            5      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1408-1535            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1536-1663            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1792-1919            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2048-2175           10      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total      1366713                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples      1366713                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.158788                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.089670                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     2.557476                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16-23      1360187     99.52%     99.52% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::24-31         1812      0.13%     99.66% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::32-39         1343      0.10%     99.75% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::40-47          316      0.02%     99.78% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::48-55         1029      0.08%     99.85% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::56-63          162      0.01%     99.86% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::64-71         1564      0.11%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::72-79           78      0.01%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::80-87          103      0.01%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::88-95           56      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::96-103           23      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::104-111            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::112-119            5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::120-127            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::128-135           10      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::136-143            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::144-151            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::152-159            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::160-167            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::176-183            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::192-199            4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::208-215            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::256-263            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::264-271            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::408-415            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::464-471            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::480-487            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total      1366713                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ           56495296                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys         7183024896                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys      1413415744                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         2320471496.60210943                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         456603032.04950273                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             3095502278454                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 23045.83                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers   7126529600                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers   1413403264                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 2302220728.164274215698                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers 456599000.393661737442                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers    112234764                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers     22084621                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers 5917889792742                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers 77910506401564                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     52727.78                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers   3527817.23                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers   7183024960                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total   7183024960                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers   1413415744                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total   1413415744                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers    112234765                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total    112234765                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers     22084621                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total     22084621                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers   2320471517                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   2320471517                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers    456603032                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total    456603032                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers   2777074549                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   2777074549                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts       111352025                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts       22084426                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0      6801187                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1      5810961                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2      7024024                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3      7696545                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4      8300248                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5      7148533                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6      8824331                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7      7887918                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8      7918631                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9      6138049                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10      5959136                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11      5784526                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12      7262049                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13      7034161                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14      6141830                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15      5619896                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0      1320083                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1      1232049                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2      2009824                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3      1809426                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4      1134332                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5      1319518                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6      1250489                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7      1248698                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8      1372503                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9      1420843                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10      1306720                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11      1160209                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12      1308405                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13      1422849                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14      1489158                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15      1279320                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat       3830039323992                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat     556760125000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat  5917889792742                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           34395.78                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      53145.78                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits       55301255                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits       9274560                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        49.66                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        42.00                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples     68860635                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   124.017626                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean    95.248103                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   132.042675                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127     44398670     64.48%     64.48% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255     16722289     24.28%     88.76% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383      4202331      6.10%     94.86% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511      1586555      2.30%     97.17% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639       765608      1.11%     98.28% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767       399923      0.58%     98.86% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895       228241      0.33%     99.19% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023       141116      0.20%     99.40% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151       415902      0.60%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total     68860635                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesRead       7126529600                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.bytesWritten    1413403264                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        2302.220728                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW         456.599000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              21.55                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead          17.99                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          3.57                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          48.39                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy 264899590620                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy 140797448715                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy 424785424980                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy  59113514160                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 244356278400.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 1290947725470                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy 101559329280                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 2526459311625                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   816.171029                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 253098299239                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF 103365600000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT 2739039234638                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy 226765500360                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy 120528710445                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy 370268204880                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy  56167273080                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 244356278400.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 1289540170890                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy 102744638400                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 2410370776455                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   778.668704                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 256120063993                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF 103365600000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT 2736017469884                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages         6155                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes     25210880                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs         6155                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages        12865                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes     52695040                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs        12865                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores0.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores0.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores0.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores0.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores0.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores0.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores0.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores0.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores0.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::OFF 3097512260127                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores1.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores1.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores1.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores1.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores1.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores1.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores1.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores1.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores1.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::OFF 3097512260127                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores10.core.numCycles     2730578461                       # Number of cpu cycles simulated (Cycle)
board.processor.cores10.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores10.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores10.core.instsAdded    1322559685                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores10.core.nonSpecInstsAdded      5057244                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores10.core.instsIssued   1252278664                       # Number of instructions issued (Count)
board.processor.cores10.core.squashedInstsIssued      3080655                       # Number of squashed instructions issued (Count)
board.processor.cores10.core.squashedInstsExamined    306939173                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores10.core.squashedOperandsExamined    327777501                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores10.core.squashedNonSpecRemoved      1583996                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores10.core.numIssuedDist::samples   1499868187                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::mean     0.834926                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::stdev     1.737353                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::0   1121553209     74.78%     74.78% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::1     83972588      5.60%     80.38% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::2     74670302      4.98%     85.35% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::3     57899296      3.86%     89.21% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::4     63320690      4.22%     93.44% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::5     37464629      2.50%     95.93% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::6     32317162      2.15%     98.09% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::7     18603781      1.24%     99.33% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::8     10066530      0.67%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::total   1499868187                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntAlu     14294772     49.87%     49.87% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntMult           11      0.00%     49.87% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntDiv            0      0.00%     49.87% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatAdd            0      0.00%     49.87% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatCmp            0      0.00%     49.87% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatCvt           34      0.00%     49.87% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMult            0      0.00%     49.87% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMultAcc            0      0.00%     49.87% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatDiv            0      0.00%     49.87% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMisc            0      0.00%     49.87% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatSqrt            0      0.00%     49.87% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAdd         6647      0.02%     49.90% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAddAcc            0      0.00%     49.90% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAlu      4736395     16.53%     66.42% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdCmp          603      0.00%     66.43% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdCvt        56521      0.20%     66.62% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMisc      1292037      4.51%     71.13% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMult            0      0.00%     71.13% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShift       319582      1.12%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShiftAcc            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdDiv            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSqrt            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatAdd         1076      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatAlu            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatCmp            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatCvt            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatDiv            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMisc            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMult           56      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMultAcc            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatSqrt            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceAdd            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceAlu            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceCmp            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAes            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAesMix            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha1Hash            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha1Hash2            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha256Hash            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha256Hash2            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShaSigma2            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShaSigma3            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdPredAlu            0      0.00%     72.25% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MemRead      2255029      7.87%     80.12% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MemWrite      2585452      9.02%     89.14% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMemRead      2410511      8.41%     97.55% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMemWrite       702741      2.45%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statIssuedInstType_0::No_OpClass      9776885      0.78%      0.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntAlu    928700169     74.16%     74.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntMult      2045323      0.16%     75.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntDiv       910264      0.07%     75.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatAdd       462324      0.04%     75.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatCvt        56593      0.00%     75.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMult            1      0.00%     75.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAdd       386925      0.03%     75.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAlu     23230274      1.86%     77.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdCmp        96292      0.01%     77.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdCvt      1473825      0.12%     77.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMisc      4086803      0.33%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMult            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShift       919922      0.07%     77.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatAdd       145559      0.01%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatCmp         5718      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatCvt       213251      0.02%     77.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatDiv        11630      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMult        82623      0.01%     77.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatSqrt          265      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAes            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MemRead    159339542     12.72%     90.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MemWrite     96768451      7.73%     98.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMemRead     12966839      1.04%     99.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMemWrite     10599186      0.85%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::total   1252278664                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.issueRate       0.458613                       # Inst issue rate ((Count/Cycle))
board.processor.cores10.core.fuBusy          28661467                       # FU busy when requested (Count)
board.processor.cores10.core.fuBusyRate      0.022887                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores10.core.intInstQueueReads   3900478330                       # Number of integer instruction queue reads (Count)
board.processor.cores10.core.intInstQueueWrites   1550037454                       # Number of integer instruction queue writes (Count)
board.processor.cores10.core.intInstQueueWakeupAccesses   1158344471                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores10.core.fpInstQueueReads    135689307                       # Number of floating instruction queue reads (Count)
board.processor.cores10.core.fpInstQueueWrites     84976264                       # Number of floating instruction queue writes (Count)
board.processor.cores10.core.fpInstQueueWakeupAccesses     61523989                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores10.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores10.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores10.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores10.core.intAluAccesses   1198640762                       # Number of integer alu accesses (Count)
board.processor.cores10.core.fpAluAccesses     72522484                       # Number of floating point alu accesses (Count)
board.processor.cores10.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores10.core.numInsts      1234466404                       # Number of executed instructions (Count)
board.processor.cores10.core.numLoadInsts    165922996                       # Number of load instructions executed (Count)
board.processor.cores10.core.numSquashedInsts     13075576                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores10.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores10.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores10.core.numRefs        270138650                       # Number of memory reference insts executed (Count)
board.processor.cores10.core.numBranches    124026180                       # Number of branches executed (Count)
board.processor.cores10.core.numStoreInsts    104215654                       # Number of stores executed (Count)
board.processor.cores10.core.numRate         0.452090                       # Inst execution rate ((Count/Cycle))
board.processor.cores10.core.timesIdled       7795757                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores10.core.idleCycles    1230710274                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores10.core.quiesceCycles   6563326284                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores10.core.committedInsts    522623095                       # Number of Instructions Simulated (Count)
board.processor.cores10.core.committedOps   1020677756                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores10.core.cpi             5.224757                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores10.core.totalCpi        5.224757                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores10.core.ipc             0.191396                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores10.core.totalIpc        0.191396                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores10.core.intRegfileReads   1823437686                       # Number of integer regfile reads (Count)
board.processor.cores10.core.intRegfileWrites    936355011                       # Number of integer regfile writes (Count)
board.processor.cores10.core.fpRegfileReads     92583060                       # Number of floating regfile reads (Count)
board.processor.cores10.core.fpRegfileWrites     50463970                       # Number of floating regfile writes (Count)
board.processor.cores10.core.ccRegfileReads    556002285                       # number of cc regfile reads (Count)
board.processor.cores10.core.ccRegfileWrites    361852600                       # number of cc regfile writes (Count)
board.processor.cores10.core.miscRegfileReads    522941583                       # number of misc regfile reads (Count)
board.processor.cores10.core.miscRegfileWrites       898409                       # number of misc regfile writes (Count)
board.processor.cores10.core.MemDepUnit__0.insertedLoads    179865850                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__0.insertedStores    116348244                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__0.conflictingLoads     17452869                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__0.conflictingStores     21926872                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.branchPred.lookups    164611057                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.condPredicted    104783630                       # Number of conditional branches predicted (Count)
board.processor.cores10.core.branchPred.condIncorrect     14375753                       # Number of conditional branches incorrect (Count)
board.processor.cores10.core.branchPred.BTBLookups     94210191                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.BTBHits     77100020                       # Number of BTB hits (Count)
board.processor.cores10.core.branchPred.BTBHitRatio     0.818383                       # BTB Hit Ratio (Ratio)
board.processor.cores10.core.branchPred.RASUsed     16738808                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores10.core.branchPred.RASIncorrect       592223                       # Number of incorrect RAS predictions. (Count)
board.processor.cores10.core.branchPred.indirectLookups      6333586                       # Number of indirect predictor lookups. (Count)
board.processor.cores10.core.branchPred.indirectHits      2006064                       # Number of indirect target hits. (Count)
board.processor.cores10.core.branchPred.indirectMisses      4327522                       # Number of indirect misses. (Count)
board.processor.cores10.core.branchPred.indirectMispredicted      1498120                       # Number of mispredicted indirect branches. (Count)
board.processor.cores10.core.commit.commitSquashedInsts    298170889                       # The number of squashed insts skipped by commit (Count)
board.processor.cores10.core.commit.commitNonSpecStalls      3473248                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores10.core.commit.branchMispredicts     12010474                       # The number of times a branch was mispredicted (Count)
board.processor.cores10.core.commit.numCommittedDist::samples   1451345134                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::mean     0.703263                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::stdev     1.812647                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::0   1171718124     80.73%     80.73% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::1     70787814      4.88%     85.61% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::2     46228895      3.19%     88.80% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::3     47359987      3.26%     92.06% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::4     36187490      2.49%     94.55% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::5     12825703      0.88%     95.44% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::6      8529749      0.59%     96.02% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::7      6363754      0.44%     96.46% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::8     51343618      3.54%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::total   1451345134                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.instsCommitted    522623095                       # Number of instructions committed (Count)
board.processor.cores10.core.commit.opsCommitted   1020677756                       # Number of ops (including micro ops) committed (Count)
board.processor.cores10.core.commit.memRefs    213594683                       # Number of memory references committed (Count)
board.processor.cores10.core.commit.loads    132633638                       # Number of loads committed (Count)
board.processor.cores10.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores10.core.commit.membars      1745311                       # Number of memory barriers committed (Count)
board.processor.cores10.core.commit.branches    107994023                       # Number of branches committed (Count)
board.processor.cores10.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores10.core.commit.floating     46652238                       # Number of committed floating point instructions. (Count)
board.processor.cores10.core.commit.integer    969539336                       # Number of committed integer instructions. (Count)
board.processor.cores10.core.commit.functionCalls     11780933                       # Number of function calls committed. (Count)
board.processor.cores10.core.commit.committedInstType_0::No_OpClass       822673      0.08%      0.08% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntAlu    773135672     75.75%     75.83% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntMult      1993625      0.20%     76.02% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntDiv       840011      0.08%     76.11% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatAdd       313228      0.03%     76.14% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatCvt        53824      0.01%     76.14% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMult            0      0.00%     76.14% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAdd       348522      0.03%     76.18% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.18% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAlu     22902794      2.24%     78.42% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdCmp        89562      0.01%     78.43% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdCvt      1338790      0.13%     78.56% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMisc      3967533      0.39%     78.95% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMult            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShift       878291      0.09%     79.03% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatAdd       129010      0.01%     79.05% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.05% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatCmp         5610      0.00%     79.05% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatCvt       183133      0.02%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatDiv         9562      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMult        71063      0.01%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatSqrt          170      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MemRead    127658292     12.51%     91.58% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MemWrite     77740683      7.62%     99.20% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMemRead      4975346      0.49%     99.68% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMemWrite      3220362      0.32%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::total   1020677756                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.commitEligibleSamples     51343618                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores10.core.decode.idleCycles    554374686                       # Number of cycles decode is idle (Cycle)
board.processor.cores10.core.decode.blockedCycles    708663860                       # Number of cycles decode is blocked (Cycle)
board.processor.cores10.core.decode.runCycles    194793305                       # Number of cycles decode is running (Cycle)
board.processor.cores10.core.decode.unblockCycles     29088721                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores10.core.decode.squashCycles     12947615                       # Number of cycles decode is squashing (Cycle)
board.processor.cores10.core.decode.branchResolved     74581236                       # Number of times decode resolved a branch (Count)
board.processor.cores10.core.decode.branchMispred      5605298                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores10.core.decode.decodedInsts   1399144834                       # Number of instructions handled by decode (Count)
board.processor.cores10.core.decode.squashedInsts     28019978                       # Number of squashed instructions handled by decode (Count)
board.processor.cores10.core.fetch.icacheStallCycles    523140297                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores10.core.fetch.insts    776220246                       # Number of instructions fetch has processed (Count)
board.processor.cores10.core.fetch.branches    164611057                       # Number of branches that fetch encountered (Count)
board.processor.cores10.core.fetch.predictedBranches     95844892                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores10.core.fetch.cycles    865470040                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores10.core.fetch.squashCycles     36975120                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores10.core.fetch.tlbCycles     63347765                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores10.core.fetch.miscStallCycles      2589969                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores10.core.fetch.pendingTrapStallCycles     25482572                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores10.core.fetch.pendingQuiesceStallCycles       188969                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores10.core.fetch.icacheWaitRetryStallCycles      1161015                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores10.core.fetch.cacheLines     99994779                       # Number of cache lines fetched (Count)
board.processor.cores10.core.fetch.icacheSquashes      6656002                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores10.core.fetch.tlbSquashes       390556                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores10.core.fetch.nisnDist::samples   1499868187                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::mean     1.029139                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::stdev     2.481635                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::0   1245274440     83.03%     83.03% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::1     16376763      1.09%     84.12% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::2     13584139      0.91%     85.02% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::3     17076545      1.14%     86.16% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::4     29694261      1.98%     88.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::5     18521806      1.23%     89.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::6     12411890      0.83%     90.20% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::7     12485877      0.83%     91.04% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::8    134442466      8.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::total   1499868187                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.branchRate     0.060284                       # Number of branch fetches per cycle (Ratio)
board.processor.cores10.core.fetch.rate      0.284270                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores10.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores10.core.iew.squashCycles     12947615                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores10.core.iew.blockCycles    181435950                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores10.core.iew.unblockCycles     65837831                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores10.core.iew.dispatchedInsts   1327616929                       # Number of instructions dispatched to IQ (Count)
board.processor.cores10.core.iew.dispSquashedInsts      1269519                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores10.core.iew.dispLoadInsts    179865850                       # Number of dispatched load instructions (Count)
board.processor.cores10.core.iew.dispStoreInsts    116348244                       # Number of dispatched store instructions (Count)
board.processor.cores10.core.iew.dispNonSpecInsts      2337492                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores10.core.iew.iqFullEvents       912738                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores10.core.iew.lsqFullEvents     64159880                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores10.core.iew.memOrderViolationEvents       481114                       # Number of memory order violations (Count)
board.processor.cores10.core.iew.predictedTakenIncorrect      2476749                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores10.core.iew.predictedNotTakenIncorrect     10672455                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores10.core.iew.branchMispredicts     13149204                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores10.core.iew.instsToCommit   1229775975                       # Cumulative count of insts sent to commit (Count)
board.processor.cores10.core.iew.writebackCount   1219868460                       # Cumulative count of insts written-back (Count)
board.processor.cores10.core.iew.producerInst    852915091                       # Number of instructions producing a value (Count)
board.processor.cores10.core.iew.consumerInst   1444400583                       # Number of instructions consuming a value (Count)
board.processor.cores10.core.iew.wbRate      0.446744                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores10.core.iew.wbFanout     0.590498                       # Average fanout of values written-back ((Count/Count))
board.processor.cores10.core.lsq0.forwLoads     22942934                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores10.core.lsq0.squashedLoads     47232212                       # Number of loads squashed (Count)
board.processor.cores10.core.lsq0.ignoredResponses       133345                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores10.core.lsq0.memOrderViolation       481114                       # Number of memory ordering violations (Count)
board.processor.cores10.core.lsq0.squashedStores     35387199                       # Number of stores squashed (Count)
board.processor.cores10.core.lsq0.rescheduledLoads       138570                       # Number of loads that were rescheduled (Count)
board.processor.cores10.core.lsq0.blockedByCache       191287                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores10.core.lsq0.loadToUse::samples    132394562                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::mean    16.218556                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::stdev    70.327683                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::0-9    123847370     93.54%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::10-19      1420363      1.07%     94.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::20-29       618393      0.47%     95.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::30-39       127212      0.10%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::40-49        86068      0.07%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::50-59       120605      0.09%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::60-69        50367      0.04%     95.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::70-79        24230      0.02%     95.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::80-89        27496      0.02%     95.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::90-99        31539      0.02%     95.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::100-109        38506      0.03%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::110-119        38961      0.03%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::120-129        47990      0.04%     95.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::130-139       124892      0.09%     95.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::140-149       615945      0.47%     96.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::150-159       231058      0.17%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::160-169       169800      0.13%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::170-179        97310      0.07%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::180-189       210733      0.16%     96.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::190-199       145799      0.11%     96.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::200-209       127981      0.10%     96.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::210-219       142966      0.11%     96.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::220-229       649474      0.49%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::230-239       563604      0.43%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::240-249       358930      0.27%     98.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::250-259       235323      0.18%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::260-269       176479      0.13%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::270-279       146294      0.11%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::280-289       136031      0.10%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::290-299       127896      0.10%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::overflows      1654947      1.25%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::max_value         9841                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::total    132394562                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.mmu.dtb.rdAccesses    169496524                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrAccesses    105523810                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.dtb.rdMisses      3435411                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrMisses      1331353                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrAccesses    105161560                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrMisses      3638122                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.power_state.numTransitions         9240                       # Number of power state transitions (Count)
board.processor.cores10.core.power_state.ticksClkGated::samples         4621                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::mean 473141101.799178                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::stdev 409072828.177750                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::1000-5e+10         4621    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::min_value       135531                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::max_value    999223443                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::total         4621                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.pwrStateResidencyTicks::ON 909281868921                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.power_state.pwrStateResidencyTicks::CLK_GATED 2186385031414                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.rename.squashCycles     12947615                       # Number of cycles rename is squashing (Cycle)
board.processor.cores10.core.rename.idleCycles    571555236                       # Number of cycles rename is idle (Cycle)
board.processor.cores10.core.rename.blockCycles    367388110                       # Number of cycles rename is blocking (Cycle)
board.processor.cores10.core.rename.serializeStallCycles    124461072                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores10.core.rename.runCycles    204704746                       # Number of cycles rename is running (Cycle)
board.processor.cores10.core.rename.unblockCycles    218811408                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores10.core.rename.renamedInsts   1366370156                       # Number of instructions processed by rename (Count)
board.processor.cores10.core.rename.ROBFullEvents      6316697                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores10.core.rename.IQFullEvents     44999792                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores10.core.rename.LQFullEvents     20320687                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores10.core.rename.SQFullEvents    148412604                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores10.core.rename.fullRegistersEvents          764                       # Number of times there has been no free registers (Count)
board.processor.cores10.core.rename.renamedOperands   1498029202                       # Number of destination operands rename has renamed (Count)
board.processor.cores10.core.rename.lookups   3392011111                       # Number of register rename lookups that rename has made (Count)
board.processor.cores10.core.rename.intLookups   2059223436                       # Number of integer rename lookups (Count)
board.processor.cores10.core.rename.fpLookups     97881808                       # Number of floating rename lookups (Count)
board.processor.cores10.core.rename.committedMaps   1151767025                       # Number of HB maps that are committed (Count)
board.processor.cores10.core.rename.undoneMaps    346262177                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores10.core.rename.serializing      1476338                       # count of serializing insts renamed (Count)
board.processor.cores10.core.rename.tempSerializing      1471916                       # count of temporary serializing insts renamed (Count)
board.processor.cores10.core.rename.skidInsts    152077430                       # count of insts added to the skid buffer (Count)
board.processor.cores10.core.rob.reads     2713293714                       # The number of ROB reads (Count)
board.processor.cores10.core.rob.writes    2686475646                       # The number of ROB writes (Count)
board.processor.cores10.core.thread_0.numInsts    522623095                       # Number of Instructions committed (Count)
board.processor.cores10.core.thread_0.numOps   1020677756                       # Number of Ops committed (Count)
board.processor.cores10.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores11.core.numCycles     2039866090                       # Number of cpu cycles simulated (Cycle)
board.processor.cores11.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores11.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores11.core.instsAdded     997572860                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores11.core.nonSpecInstsAdded      2896637                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores11.core.instsIssued    941002366                       # Number of instructions issued (Count)
board.processor.cores11.core.squashedInstsIssued      2376048                       # Number of squashed instructions issued (Count)
board.processor.cores11.core.squashedInstsExamined    228965121                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores11.core.squashedOperandsExamined    256630298                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores11.core.squashedNonSpecRemoved      1068318                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores11.core.numIssuedDist::samples   1118823534                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::mean     0.841064                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::stdev     1.752868                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::0    838091991     74.91%     74.91% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::1     60060904      5.37%     80.28% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::2     55377576      4.95%     85.23% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::3     45178117      4.04%     89.26% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::4     43652035      3.90%     93.17% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::5     28934589      2.59%     95.75% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::6     25065416      2.24%     97.99% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::7     14724870      1.32%     99.31% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::8      7738036      0.69%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::total   1118823534                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntAlu     10938318     53.02%     53.02% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntMult            4      0.00%     53.02% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntDiv            0      0.00%     53.02% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatAdd            0      0.00%     53.02% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatCmp            0      0.00%     53.02% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatCvt           19      0.00%     53.02% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMult            0      0.00%     53.02% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMultAcc            0      0.00%     53.02% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatDiv            0      0.00%     53.02% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMisc            0      0.00%     53.02% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatSqrt            0      0.00%     53.02% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAdd         7507      0.04%     53.06% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAddAcc            0      0.00%     53.06% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAlu      3792214     18.38%     71.44% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdCmp          565      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdCvt        47322      0.23%     71.67% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMisc      1031014      5.00%     76.67% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMult            0      0.00%     76.67% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMultAcc            0      0.00%     76.67% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShift       256920      1.25%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShiftAcc            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdDiv            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSqrt            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatAdd          909      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatAlu            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatCmp            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatCvt            2      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatDiv            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMisc            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMult           65      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMultAcc            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatSqrt            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceAdd            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceAlu            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceCmp            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAes            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAesMix            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha1Hash            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha1Hash2            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha256Hash            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha256Hash2            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShaSigma2            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShaSigma3            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdPredAlu            0      0.00%     77.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MemRead      1576090      7.64%     85.56% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MemWrite      1474806      7.15%     92.71% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMemRead      1171354      5.68%     98.39% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMemWrite       332309      1.61%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statIssuedInstType_0::No_OpClass      6378832      0.68%      0.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntAlu    697477944     74.12%     74.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntMult      2379280      0.25%     75.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntDiv       711888      0.08%     75.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatAdd       386603      0.04%     75.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatCvt        37219      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMult            1      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAdd       310033      0.03%     75.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAlu     18862396      2.00%     77.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdCmp        78179      0.01%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdCvt      1145666      0.12%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMisc      3361045      0.36%     77.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMult            0      0.00%     77.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShift       740527      0.08%     77.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatAdd       122832      0.01%     77.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatCmp         4911      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatCvt       184595      0.02%     77.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatDiv         9409      0.00%     77.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMult        67565      0.01%     77.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatSqrt          265      0.00%     77.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAes            0      0.00%     77.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MemRead    122096231     12.98%     90.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MemWrite     72960351      7.75%     98.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMemRead      7907796      0.84%     99.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMemWrite      5778798      0.61%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::total    941002366                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.issueRate       0.461306                       # Inst issue rate ((Count/Cycle))
board.processor.cores11.core.fuBusy          20629418                       # FU busy when requested (Count)
board.processor.cores11.core.fuBusyRate      0.021923                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores11.core.intInstQueueReads   2925407617                       # Number of integer instruction queue reads (Count)
board.processor.cores11.core.intInstQueueWrites   1171570050                       # Number of integer instruction queue writes (Count)
board.processor.cores11.core.intInstQueueWakeupAccesses    872666880                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores11.core.fpInstQueueReads     98426115                       # Number of floating instruction queue reads (Count)
board.processor.cores11.core.fpInstQueueWrites     58212123                       # Number of floating instruction queue writes (Count)
board.processor.cores11.core.fpInstQueueWakeupAccesses     44753170                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores11.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores11.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores11.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores11.core.intAluAccesses    902782395                       # Number of integer alu accesses (Count)
board.processor.cores11.core.fpAluAccesses     52470557                       # Number of floating point alu accesses (Count)
board.processor.cores11.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores11.core.numInsts       927444913                       # Number of executed instructions (Count)
board.processor.cores11.core.numLoadInsts    125171255                       # Number of load instructions executed (Count)
board.processor.cores11.core.numSquashedInsts     10095685                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores11.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores11.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores11.core.numRefs        201586524                       # Number of memory reference insts executed (Count)
board.processor.cores11.core.numBranches     89393278                       # Number of branches executed (Count)
board.processor.cores11.core.numStoreInsts     76415269                       # Number of stores executed (Count)
board.processor.cores11.core.numRate         0.454660                       # Inst execution rate ((Count/Cycle))
board.processor.cores11.core.timesIdled       5721386                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores11.core.idleCycles     921042556                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores11.core.quiesceCycles   7254042212                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores11.core.committedInsts    397653159                       # Number of Instructions Simulated (Count)
board.processor.cores11.core.committedOps    771504376                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores11.core.cpi             5.129762                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores11.core.totalCpi        5.129762                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores11.core.ipc             0.194941                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores11.core.totalIpc        0.194941                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores11.core.intRegfileReads   1385289254                       # Number of integer regfile reads (Count)
board.processor.cores11.core.intRegfileWrites    711250836                       # Number of integer regfile writes (Count)
board.processor.cores11.core.fpRegfileReads     72613007                       # Number of floating regfile reads (Count)
board.processor.cores11.core.fpRegfileWrites     38571686                       # Number of floating regfile writes (Count)
board.processor.cores11.core.ccRegfileReads    393467071                       # number of cc regfile reads (Count)
board.processor.cores11.core.ccRegfileWrites    272065495                       # number of cc regfile writes (Count)
board.processor.cores11.core.miscRegfileReads    384070317                       # number of misc regfile reads (Count)
board.processor.cores11.core.miscRegfileWrites       609813                       # number of misc regfile writes (Count)
board.processor.cores11.core.MemDepUnit__0.insertedLoads    136201230                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__0.insertedStores     85621310                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__0.conflictingLoads     12764070                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__0.conflictingStores     16228848                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.branchPred.lookups    120231461                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.condPredicted     75237889                       # Number of conditional branches predicted (Count)
board.processor.cores11.core.branchPred.condIncorrect     10682152                       # Number of conditional branches incorrect (Count)
board.processor.cores11.core.branchPred.BTBLookups     64931073                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.BTBHits     52566576                       # Number of BTB hits (Count)
board.processor.cores11.core.branchPred.BTBHitRatio     0.809575                       # BTB Hit Ratio (Ratio)
board.processor.cores11.core.branchPred.RASUsed     12689229                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores11.core.branchPred.RASIncorrect       434418                       # Number of incorrect RAS predictions. (Count)
board.processor.cores11.core.branchPred.indirectLookups      5059527                       # Number of indirect predictor lookups. (Count)
board.processor.cores11.core.branchPred.indirectHits      1652505                       # Number of indirect target hits. (Count)
board.processor.cores11.core.branchPred.indirectMisses      3407022                       # Number of indirect misses. (Count)
board.processor.cores11.core.branchPred.indirectMispredicted      1193556                       # Number of mispredicted indirect branches. (Count)
board.processor.cores11.core.commit.commitSquashedInsts    224201875                       # The number of squashed insts skipped by commit (Count)
board.processor.cores11.core.commit.commitNonSpecStalls      1828319                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores11.core.commit.branchMispredicts      9168550                       # The number of times a branch was mispredicted (Count)
board.processor.cores11.core.commit.numCommittedDist::samples   1082169044                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::mean     0.712924                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::stdev     1.843569                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::0    874102869     80.77%     80.77% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::1     52481943      4.85%     85.62% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::2     34648900      3.20%     88.82% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::3     36480267      3.37%     92.20% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::4     21668536      2.00%     94.20% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::5     10114637      0.93%     95.13% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::6      6579012      0.61%     95.74% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::7      5180609      0.48%     96.22% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::8     40912271      3.78%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::total   1082169044                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.instsCommitted    397653159                       # Number of instructions committed (Count)
board.processor.cores11.core.commit.opsCommitted    771504376                       # Number of ops (including micro ops) committed (Count)
board.processor.cores11.core.commit.memRefs    163842252                       # Number of memory references committed (Count)
board.processor.cores11.core.commit.loads    101929315                       # Number of loads committed (Count)
board.processor.cores11.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores11.core.commit.membars       830585                       # Number of memory barriers committed (Count)
board.processor.cores11.core.commit.branches     77354090                       # Number of branches committed (Count)
board.processor.cores11.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores11.core.commit.floating     37570627                       # Number of committed floating point instructions. (Count)
board.processor.cores11.core.commit.integer    731544945                       # Number of committed integer instructions. (Count)
board.processor.cores11.core.commit.functionCalls      8900523                       # Number of function calls committed. (Count)
board.processor.cores11.core.commit.committedInstType_0::No_OpClass       653367      0.08%      0.08% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntAlu    579402350     75.10%     75.19% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntMult      2341722      0.30%     75.49% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntDiv       655271      0.08%     75.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatAdd       264218      0.03%     75.61% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.61% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatCvt        34688      0.00%     75.61% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMult            0      0.00%     75.61% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.61% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.61% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.61% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.61% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAdd       282196      0.04%     75.65% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.65% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAlu     18597917      2.41%     78.06% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdCmp        72810      0.01%     78.07% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdCvt      1046134      0.14%     78.20% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMisc      3262391      0.42%     78.63% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMult            0      0.00%     78.63% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.63% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShift       712156      0.09%     78.72% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.72% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.72% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.72% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatAdd       109059      0.01%     78.73% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.73% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatCmp         4791      0.00%     78.73% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatCvt       157357      0.02%     78.75% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatDiv         7734      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMult        57768      0.01%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatSqrt          195      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAes            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MemRead     98037210     12.71%     91.47% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MemWrite     59598508      7.72%     99.20% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMemRead      3892105      0.50%     99.70% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMemWrite      2314429      0.30%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::total    771504376                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.commitEligibleSamples     40912271                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores11.core.decode.idleCycles    419259273                       # Number of cycles decode is idle (Cycle)
board.processor.cores11.core.decode.blockedCycles    523785268                       # Number of cycles decode is blocked (Cycle)
board.processor.cores11.core.decode.runCycles    143820925                       # Number of cycles decode is running (Cycle)
board.processor.cores11.core.decode.unblockCycles     22194972                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores11.core.decode.squashCycles      9763096                       # Number of cycles decode is squashing (Cycle)
board.processor.cores11.core.decode.branchResolved     50728590                       # Number of times decode resolved a branch (Count)
board.processor.cores11.core.decode.branchMispred      4014979                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores11.core.decode.decodedInsts   1054720478                       # Number of instructions handled by decode (Count)
board.processor.cores11.core.decode.squashedInsts     20073526                       # Number of squashed instructions handled by decode (Count)
board.processor.cores11.core.fetch.icacheStallCycles    391896542                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores11.core.fetch.insts    587636951                       # Number of instructions fetch has processed (Count)
board.processor.cores11.core.fetch.branches    120231461                       # Number of branches that fetch encountered (Count)
board.processor.cores11.core.fetch.predictedBranches     66908310                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores11.core.fetch.cycles    639294213                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores11.core.fetch.squashCycles     27462064                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores11.core.fetch.tlbCycles     51496118                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores11.core.fetch.miscStallCycles      2227168                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores11.core.fetch.pendingTrapStallCycles     19394486                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores11.core.fetch.pendingQuiesceStallCycles       173631                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores11.core.fetch.icacheWaitRetryStallCycles       610344                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores11.core.fetch.cacheLines     76361569                       # Number of cache lines fetched (Count)
board.processor.cores11.core.fetch.icacheSquashes      4885885                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores11.core.fetch.tlbSquashes       302839                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores11.core.fetch.nisnDist::samples   1118823534                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::mean     1.035977                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::stdev     2.503314                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::0    930204340     83.14%     83.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::1     12402549      1.11%     84.25% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::2     10362141      0.93%     85.18% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::3     12628773      1.13%     86.30% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::4     16741085      1.50%     87.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::5     14014387      1.25%     89.05% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::6      9595364      0.86%     89.91% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::7      9545459      0.85%     90.76% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::8    103329436      9.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::total   1118823534                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.branchRate     0.058941                       # Number of branch fetches per cycle (Ratio)
board.processor.cores11.core.fetch.rate      0.288076                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores11.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores11.core.iew.squashCycles      9763096                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores11.core.iew.blockCycles    132864277                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores11.core.iew.unblockCycles     42383894                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores11.core.iew.dispatchedInsts   1000469497                       # Number of instructions dispatched to IQ (Count)
board.processor.cores11.core.iew.dispSquashedInsts       960003                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores11.core.iew.dispLoadInsts    136201230                       # Number of dispatched load instructions (Count)
board.processor.cores11.core.iew.dispStoreInsts     85621310                       # Number of dispatched store instructions (Count)
board.processor.cores11.core.iew.dispNonSpecInsts      1405983                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores11.core.iew.iqFullEvents       697877                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores11.core.iew.lsqFullEvents     41288080                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores11.core.iew.memOrderViolationEvents       364777                       # Number of memory order violations (Count)
board.processor.cores11.core.iew.predictedTakenIncorrect      1928502                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores11.core.iew.predictedNotTakenIncorrect      8113738                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores11.core.iew.branchMispredicts     10042240                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores11.core.iew.instsToCommit    923878095                       # Cumulative count of insts sent to commit (Count)
board.processor.cores11.core.iew.writebackCount    917420050                       # Cumulative count of insts written-back (Count)
board.processor.cores11.core.iew.producerInst    647636049                       # Number of instructions producing a value (Count)
board.processor.cores11.core.iew.consumerInst   1092895544                       # Number of instructions consuming a value (Count)
board.processor.cores11.core.iew.wbRate      0.449745                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores11.core.iew.wbFanout     0.592587                       # Average fanout of values written-back ((Count/Count))
board.processor.cores11.core.lsq0.forwLoads     18250812                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores11.core.lsq0.squashedLoads     34271915                       # Number of loads squashed (Count)
board.processor.cores11.core.lsq0.ignoredResponses       103735                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores11.core.lsq0.memOrderViolation       364777                       # Number of memory ordering violations (Count)
board.processor.cores11.core.lsq0.squashedStores     23708373                       # Number of stores squashed (Count)
board.processor.cores11.core.lsq0.rescheduledLoads       125686                       # Number of loads that were rescheduled (Count)
board.processor.cores11.core.lsq0.blockedByCache       100880                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores11.core.lsq0.loadToUse::samples    101799643                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::mean    15.697672                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::stdev    70.035813                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::0-9     95721160     94.03%     94.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::10-19       976674      0.96%     94.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::20-29       455016      0.45%     95.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::30-39        89271      0.09%     95.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::40-49        56916      0.06%     95.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::50-59        95025      0.09%     95.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::60-69        37072      0.04%     95.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::70-79        17742      0.02%     95.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::80-89        19821      0.02%     95.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::90-99        19728      0.02%     95.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::100-109        23816      0.02%     95.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::110-119        24572      0.02%     95.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::120-129        31311      0.03%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::130-139        52658      0.05%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::140-149       341663      0.34%     96.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::150-159       134503      0.13%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::160-169       103187      0.10%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::170-179        67410      0.07%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::180-189       145880      0.14%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::190-199       104318      0.10%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::200-209        92631      0.09%     96.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::210-219       105436      0.10%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::220-229       482263      0.47%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::230-239       413831      0.41%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::240-249       270482      0.27%     98.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::250-259       180753      0.18%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::260-269       139553      0.14%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::270-279       115813      0.11%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::280-289       105774      0.10%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::290-299        97807      0.10%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::overflows      1277557      1.25%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::max_value         8401                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::total    101799643                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.mmu.dtb.rdAccesses    127662452                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrAccesses     77348845                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.dtb.rdMisses      2546111                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrMisses       937355                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrAccesses     80339220                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrMisses      2841599                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.power_state.numTransitions         8212                       # Number of power state transitions (Count)
board.processor.cores11.core.power_state.ticksClkGated::samples         4107                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::mean 588359463.721938                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::stdev 399187322.457828                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::1000-5e+10         4107    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::min_value       178822                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::max_value    999232434                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::total         4107                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.pwrStateResidencyTicks::ON 679274582496                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.power_state.pwrStateResidencyTicks::CLK_GATED 2416392317506                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.rename.squashCycles      9763096                       # Number of cycles rename is squashing (Cycle)
board.processor.cores11.core.rename.idleCycles    432153438                       # Number of cycles rename is idle (Cycle)
board.processor.cores11.core.rename.blockCycles    272867157                       # Number of cycles rename is blocking (Cycle)
board.processor.cores11.core.rename.serializeStallCycles     92392949                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores11.core.rename.runCycles    151760517                       # Number of cycles rename is running (Cycle)
board.processor.cores11.core.rename.unblockCycles    159886377                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores11.core.rename.renamedInsts   1030759199                       # Number of instructions processed by rename (Count)
board.processor.cores11.core.rename.ROBFullEvents      5517983                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores11.core.rename.IQFullEvents     31550288                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores11.core.rename.LQFullEvents     17270394                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores11.core.rename.SQFullEvents    106909520                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores11.core.rename.fullRegistersEvents          443                       # Number of times there has been no free registers (Count)
board.processor.cores11.core.rename.renamedOperands   1139531467                       # Number of destination operands rename has renamed (Count)
board.processor.cores11.core.rename.lookups   2546959073                       # Number of register rename lookups that rename has made (Count)
board.processor.cores11.core.rename.intLookups   1570969978                       # Number of integer rename lookups (Count)
board.processor.cores11.core.rename.fpLookups     76586776                       # Number of floating rename lookups (Count)
board.processor.cores11.core.rename.committedMaps    875616765                       # Number of HB maps that are committed (Count)
board.processor.cores11.core.rename.undoneMaps    263914702                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores11.core.rename.serializing      1002573                       # count of serializing insts renamed (Count)
board.processor.cores11.core.rename.tempSerializing       998384                       # count of temporary serializing insts renamed (Count)
board.processor.cores11.core.rename.skidInsts    111294845                       # count of insts added to the skid buffer (Count)
board.processor.cores11.core.rob.reads     2034127799                       # The number of ROB reads (Count)
board.processor.cores11.core.rob.writes    2028266313                       # The number of ROB writes (Count)
board.processor.cores11.core.thread_0.numInsts    397653159                       # Number of Instructions committed (Count)
board.processor.cores11.core.thread_0.numOps    771504376                       # Number of Ops committed (Count)
board.processor.cores11.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores12.core.numCycles     2168050516                       # Number of cpu cycles simulated (Cycle)
board.processor.cores12.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores12.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores12.core.instsAdded    1062250384                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores12.core.nonSpecInstsAdded      3248804                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores12.core.instsIssued   1001408562                       # Number of instructions issued (Count)
board.processor.cores12.core.squashedInstsIssued      2686182                       # Number of squashed instructions issued (Count)
board.processor.cores12.core.squashedInstsExamined    250652145                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores12.core.squashedOperandsExamined    277364975                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores12.core.squashedNonSpecRemoved      1241526                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores12.core.numIssuedDist::samples   1185384514                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::mean     0.844796                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::stdev     1.751651                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::0    885975794     74.74%     74.74% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::1     63552447      5.36%     80.10% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::2     59167989      4.99%     85.09% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::3     47440903      4.00%     89.10% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::4     50975729      4.30%     93.40% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::5     29117877      2.46%     95.85% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::6     24680948      2.08%     97.94% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::7     16163177      1.36%     99.30% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::8      8309650      0.70%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::total   1185384514                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntAlu     10195184     50.54%     50.54% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntMult            1      0.00%     50.54% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntDiv            0      0.00%     50.54% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatAdd            0      0.00%     50.54% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatCmp            0      0.00%     50.54% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatCvt           33      0.00%     50.54% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMult            0      0.00%     50.54% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMultAcc            0      0.00%     50.54% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatDiv            0      0.00%     50.54% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMisc            0      0.00%     50.54% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatSqrt            0      0.00%     50.54% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAdd         5758      0.03%     50.57% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAddAcc            0      0.00%     50.57% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAlu      3439920     17.05%     67.62% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdCmp          524      0.00%     67.63% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdCvt        48061      0.24%     67.86% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMisc       932709      4.62%     72.49% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMult            0      0.00%     72.49% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMultAcc            0      0.00%     72.49% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShift       231496      1.15%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShiftAcc            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdDiv            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSqrt            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatAdd          972      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatAlu            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatCmp            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatCvt            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatDiv            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMisc            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMult           68      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMultAcc            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatSqrt            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceAdd            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceAlu            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceCmp            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAes            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAesMix            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha1Hash            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha1Hash2            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha256Hash            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha256Hash2            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShaSigma2            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShaSigma3            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdPredAlu            0      0.00%     73.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MemRead      1680145      8.33%     81.97% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MemWrite      1732812      8.59%     90.56% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMemRead      1481161      7.34%     97.90% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMemWrite       423127      2.10%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statIssuedInstType_0::No_OpClass      7253587      0.72%      0.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntAlu    741654789     74.06%     74.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntMult      2920818      0.29%     75.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntDiv       730735      0.07%     75.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatAdd       413081      0.04%     75.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatCvt        39340      0.00%     75.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMult            1      0.00%     75.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAdd       382562      0.04%     75.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAlu     17739299      1.77%     77.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdCmp        74141      0.01%     77.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdCvt      1340152      0.13%     77.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMisc      3288624      0.33%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMult            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShift       696301      0.07%     77.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatAdd       129072      0.01%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatCmp         5175      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatCvt       170809      0.02%     77.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatDiv        10710      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMult        76083      0.01%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatSqrt          213      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAes            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MemRead    128208037     12.80%     90.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MemWrite     80122948      8.00%     98.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMemRead      9426702      0.94%     99.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMemWrite      6725383      0.67%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::total   1001408562                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.issueRate       0.461894                       # Inst issue rate ((Count/Cycle))
board.processor.cores12.core.fuBusy          20171971                       # FU busy when requested (Count)
board.processor.cores12.core.fuBusyRate      0.020144                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores12.core.intInstQueueReads   3110841790                       # Number of integer instruction queue reads (Count)
board.processor.cores12.core.intInstQueueWrites   1255072490                       # Number of integer instruction queue writes (Count)
board.processor.cores12.core.intInstQueueWakeupAccesses    929786837                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores12.core.fpInstQueueReads    100218001                       # Number of floating instruction queue reads (Count)
board.processor.cores12.core.fpInstQueueWrites     61437502                       # Number of floating instruction queue writes (Count)
board.processor.cores12.core.fpInstQueueWakeupAccesses     45564003                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores12.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores12.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores12.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores12.core.intAluAccesses    961003234                       # Number of integer alu accesses (Count)
board.processor.cores12.core.fpAluAccesses     53323712                       # Number of floating point alu accesses (Count)
board.processor.cores12.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores12.core.numInsts       986443151                       # Number of executed instructions (Count)
board.processor.cores12.core.numLoadInsts    132260026                       # Number of load instructions executed (Count)
board.processor.cores12.core.numSquashedInsts     11091622                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores12.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores12.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores12.core.numRefs        216492238                       # Number of memory reference insts executed (Count)
board.processor.cores12.core.numBranches     95998090                       # Number of branches executed (Count)
board.processor.cores12.core.numStoreInsts     84232212                       # Number of stores executed (Count)
board.processor.cores12.core.numRate         0.454991                       # Inst execution rate ((Count/Cycle))
board.processor.cores12.core.timesIdled       6246408                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores12.core.idleCycles     982666002                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores12.core.quiesceCycles   7125961563                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores12.core.committedInsts    418426876                       # Number of Instructions Simulated (Count)
board.processor.cores12.core.committedOps    814847043                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores12.core.cpi             5.181432                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores12.core.totalCpi        5.181432                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores12.core.ipc             0.192997                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores12.core.totalIpc        0.192997                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores12.core.intRegfileReads   1476389234                       # Number of integer regfile reads (Count)
board.processor.cores12.core.intRegfileWrites    756470532                       # Number of integer regfile writes (Count)
board.processor.cores12.core.fpRegfileReads     70347532                       # Number of floating regfile reads (Count)
board.processor.cores12.core.fpRegfileWrites     38318584                       # Number of floating regfile writes (Count)
board.processor.cores12.core.ccRegfileReads    434265420                       # number of cc regfile reads (Count)
board.processor.cores12.core.ccRegfileWrites    291651348                       # number of cc regfile writes (Count)
board.processor.cores12.core.miscRegfileReads    410081415                       # number of misc regfile reads (Count)
board.processor.cores12.core.miscRegfileWrites       723230                       # number of misc regfile writes (Count)
board.processor.cores12.core.MemDepUnit__0.insertedLoads    144120982                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__0.insertedStores     94243263                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__0.conflictingLoads     13500666                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__0.conflictingStores     17537210                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.branchPred.lookups    130099966                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.condPredicted     83156230                       # Number of conditional branches predicted (Count)
board.processor.cores12.core.branchPred.condIncorrect     12075307                       # Number of conditional branches incorrect (Count)
board.processor.cores12.core.branchPred.BTBLookups     73634937                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.BTBHits     59276605                       # Number of BTB hits (Count)
board.processor.cores12.core.branchPred.BTBHitRatio     0.805007                       # BTB Hit Ratio (Ratio)
board.processor.cores12.core.branchPred.RASUsed     13557194                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores12.core.branchPred.RASIncorrect       481335                       # Number of incorrect RAS predictions. (Count)
board.processor.cores12.core.branchPred.indirectLookups      5539129                       # Number of indirect predictor lookups. (Count)
board.processor.cores12.core.branchPred.indirectHits      1700693                       # Number of indirect target hits. (Count)
board.processor.cores12.core.branchPred.indirectMisses      3838436                       # Number of indirect misses. (Count)
board.processor.cores12.core.branchPred.indirectMispredicted      1351649                       # Number of mispredicted indirect branches. (Count)
board.processor.cores12.core.commit.commitSquashedInsts    245527762                       # The number of squashed insts skipped by commit (Count)
board.processor.cores12.core.commit.commitNonSpecStalls      2007278                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores12.core.commit.branchMispredicts     10058534                       # The number of times a branch was mispredicted (Count)
board.processor.cores12.core.commit.numCommittedDist::samples   1145357427                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::mean     0.711435                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::stdev     1.825523                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::0    923765912     80.65%     80.65% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::1     55071431      4.81%     85.46% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::2     37039972      3.23%     88.70% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::3     37316856      3.26%     91.95% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::4     27827045      2.43%     94.38% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::5     10705560      0.93%     95.32% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::6      7189429      0.63%     95.95% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::7      5757230      0.50%     96.45% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::8     40683992      3.55%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::total   1145357427                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.instsCommitted    418426876                       # Number of instructions committed (Count)
board.processor.cores12.core.commit.opsCommitted    814847043                       # Number of ops (including micro ops) committed (Count)
board.processor.cores12.core.commit.memRefs    173726926                       # Number of memory references committed (Count)
board.processor.cores12.core.commit.loads    106312354                       # Number of loads committed (Count)
board.processor.cores12.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores12.core.commit.membars       878571                       # Number of memory barriers committed (Count)
board.processor.cores12.core.commit.branches     82878955                       # Number of branches committed (Count)
board.processor.cores12.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores12.core.commit.floating     36482392                       # Number of committed floating point instructions. (Count)
board.processor.cores12.core.commit.integer    776981405                       # Number of committed integer instructions. (Count)
board.processor.cores12.core.commit.functionCalls      9385171                       # Number of function calls committed. (Count)
board.processor.cores12.core.commit.committedInstType_0::No_OpClass       722061      0.09%      0.09% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntAlu    613306352     75.27%     75.36% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntMult      2878556      0.35%     75.71% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntDiv       671251      0.08%     75.79% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatAdd       279585      0.03%     75.83% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.83% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatCvt        37408      0.00%     75.83% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMult            0      0.00%     75.83% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.83% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.83% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.83% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.83% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAdd       343136      0.04%     75.87% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.87% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAlu     17435767      2.14%     78.01% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdCmp        67584      0.01%     78.02% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdCvt      1208202      0.15%     78.17% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMisc      3177248      0.39%     78.56% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMult            0      0.00%     78.56% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.56% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShift       654087      0.08%     78.64% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.64% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.64% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.64% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatAdd       114368      0.01%     78.65% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.65% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatCmp         5115      0.00%     78.65% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatCvt       145007      0.02%     78.67% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatDiv         8792      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMult        65461      0.01%     78.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatSqrt          137      0.00%     78.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAes            0      0.00%     78.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MemRead    101914545     12.51%     91.19% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MemWrite     65032140      7.98%     99.17% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMemRead      4397809      0.54%     99.71% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMemWrite      2382432      0.29%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::total    814847043                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.commitEligibleSamples     40683992                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores12.core.decode.idleCycles    444319030                       # Number of cycles decode is idle (Cycle)
board.processor.cores12.core.decode.blockedCycles    551650085                       # Number of cycles decode is blocked (Cycle)
board.processor.cores12.core.decode.runCycles    155126444                       # Number of cycles decode is running (Cycle)
board.processor.cores12.core.decode.unblockCycles     23565851                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores12.core.decode.squashCycles     10723104                       # Number of cycles decode is squashing (Cycle)
board.processor.cores12.core.decode.branchResolved     57262941                       # Number of times decode resolved a branch (Count)
board.processor.cores12.core.decode.branchMispred      4658999                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores12.core.decode.decodedInsts   1125539655                       # Number of instructions handled by decode (Count)
board.processor.cores12.core.decode.squashedInsts     23425294                       # Number of squashed instructions handled by decode (Count)
board.processor.cores12.core.fetch.icacheStallCycles    418095941                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores12.core.fetch.insts    627379890                       # Number of instructions fetch has processed (Count)
board.processor.cores12.core.fetch.branches    130099966                       # Number of branches that fetch encountered (Count)
board.processor.cores12.core.fetch.predictedBranches     74534492                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores12.core.fetch.cycles    677336821                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores12.core.fetch.squashCycles     30655070                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores12.core.fetch.tlbCycles     50891452                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores12.core.fetch.miscStallCycles      2219244                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores12.core.fetch.pendingTrapStallCycles     20476502                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores12.core.fetch.pendingQuiesceStallCycles       173686                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores12.core.fetch.icacheWaitRetryStallCycles       863333                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores12.core.fetch.cacheLines     81445815                       # Number of cache lines fetched (Count)
board.processor.cores12.core.fetch.icacheSquashes      5507733                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores12.core.fetch.tlbSquashes       343174                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores12.core.fetch.nisnDist::samples   1185384514                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::mean     1.049680                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::stdev     2.511615                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::0    982007340     82.84%     82.84% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::1     13675962      1.15%     84.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::2     11019850      0.93%     84.93% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::3     11181704      0.94%     85.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::4     22520573      1.90%     87.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::5     14968854      1.26%     89.03% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::6     10032976      0.85%     89.88% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::7      9928415      0.84%     90.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::8    110048840      9.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::total   1185384514                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.branchRate     0.060008                       # Number of branch fetches per cycle (Ratio)
board.processor.cores12.core.fetch.rate      0.289375                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores12.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores12.core.iew.squashCycles     10723104                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores12.core.iew.blockCycles    137917677                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores12.core.iew.unblockCycles     48540184                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores12.core.iew.dispatchedInsts   1065499188                       # Number of instructions dispatched to IQ (Count)
board.processor.cores12.core.iew.dispSquashedInsts      1078681                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores12.core.iew.dispLoadInsts    144120982                       # Number of dispatched load instructions (Count)
board.processor.cores12.core.iew.dispStoreInsts     94243263                       # Number of dispatched store instructions (Count)
board.processor.cores12.core.iew.dispNonSpecInsts      1616256                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores12.core.iew.iqFullEvents       708624                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores12.core.iew.lsqFullEvents     47439576                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores12.core.iew.memOrderViolationEvents       377563                       # Number of memory order violations (Count)
board.processor.cores12.core.iew.predictedTakenIncorrect      2106140                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores12.core.iew.predictedNotTakenIncorrect      8930579                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores12.core.iew.branchMispredicts     11036719                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores12.core.iew.instsToCommit    982583488                       # Cumulative count of insts sent to commit (Count)
board.processor.cores12.core.iew.writebackCount    975350840                       # Cumulative count of insts written-back (Count)
board.processor.cores12.core.iew.producerInst    684581508                       # Number of instructions producing a value (Count)
board.processor.cores12.core.iew.consumerInst   1159618493                       # Number of instructions consuming a value (Count)
board.processor.cores12.core.iew.wbRate      0.449875                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores12.core.iew.wbFanout     0.590351                       # Average fanout of values written-back ((Count/Count))
board.processor.cores12.core.lsq0.forwLoads     19695502                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores12.core.lsq0.squashedLoads     37808628                       # Number of loads squashed (Count)
board.processor.cores12.core.lsq0.ignoredResponses       115880                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores12.core.lsq0.memOrderViolation       377563                       # Number of memory ordering violations (Count)
board.processor.cores12.core.lsq0.squashedStores     26828691                       # Number of stores squashed (Count)
board.processor.cores12.core.lsq0.rescheduledLoads       108623                       # Number of loads that were rescheduled (Count)
board.processor.cores12.core.lsq0.blockedByCache       136750                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores12.core.lsq0.loadToUse::samples    106168761                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::mean    15.796117                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::stdev    69.292937                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::0-9     99556981     93.77%     93.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::10-19      1130005      1.06%     94.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::20-29       452991      0.43%     95.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::30-39        94873      0.09%     95.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::40-49        63492      0.06%     95.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::50-59        94979      0.09%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::60-69        37515      0.04%     95.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::70-79        17827      0.02%     95.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::80-89        20727      0.02%     95.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::90-99        22458      0.02%     95.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::100-109        26321      0.02%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::110-119        27350      0.03%     95.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::120-129        31800      0.03%     95.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::130-139        71936      0.07%     95.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::140-149       467653      0.44%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::150-159       184568      0.17%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::160-169       142220      0.13%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::170-179        75823      0.07%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::180-189       167023      0.16%     96.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::190-199       111845      0.11%     96.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::200-209        96012      0.09%     96.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::210-219       106332      0.10%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::220-229       506672      0.48%     97.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::230-239       446448      0.42%     97.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::240-249       280775      0.26%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::250-259       185409      0.17%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::260-269       138559      0.13%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::270-279       115275      0.11%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::280-289       103673      0.10%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::290-299        96995      0.09%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::overflows      1294224      1.22%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::max_value        11269                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::total    106168761                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.mmu.dtb.rdAccesses    135024953                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrAccesses     85270850                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.dtb.rdMisses      2835935                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrMisses      1063918                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrAccesses     85721188                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrMisses      3070641                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.power_state.numTransitions         8108                       # Number of power state transitions (Count)
board.processor.cores12.core.power_state.ticksClkGated::samples         4055                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::mean 585374398.939827                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::stdev 425755936.206549                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::1000-5e+10         4055    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::min_value       102565                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::max_value    999233433                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::total         4055                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.pwrStateResidencyTicks::ON 721960009351                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.power_state.pwrStateResidencyTicks::CLK_GATED 2373693187701                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.rename.squashCycles     10723104                       # Number of cycles rename is squashing (Cycle)
board.processor.cores12.core.rename.idleCycles    458320861                       # Number of cycles rename is idle (Cycle)
board.processor.cores12.core.rename.blockCycles    282385069                       # Number of cycles rename is blocking (Cycle)
board.processor.cores12.core.rename.serializeStallCycles    101685988                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores12.core.rename.runCycles    163248773                       # Number of cycles rename is running (Cycle)
board.processor.cores12.core.rename.unblockCycles    169020719                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores12.core.rename.renamedInsts   1098615709                       # Number of instructions processed by rename (Count)
board.processor.cores12.core.rename.ROBFullEvents      5573897                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores12.core.rename.IQFullEvents     31831637                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores12.core.rename.LQFullEvents     17291511                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores12.core.rename.SQFullEvents    115583146                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores12.core.rename.fullRegistersEvents          654                       # Number of times there has been no free registers (Count)
board.processor.cores12.core.rename.renamedOperands   1213506482                       # Number of destination operands rename has renamed (Count)
board.processor.cores12.core.rename.lookups   2728711731                       # Number of register rename lookups that rename has made (Count)
board.processor.cores12.core.rename.intLookups   1677198648                       # Number of integer rename lookups (Count)
board.processor.cores12.core.rename.fpLookups     74686930                       # Number of floating rename lookups (Count)
board.processor.cores12.core.rename.committedMaps    926472817                       # Number of HB maps that are committed (Count)
board.processor.cores12.core.rename.undoneMaps    287033665                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores12.core.rename.serializing      1191981                       # count of serializing insts renamed (Count)
board.processor.cores12.core.rename.tempSerializing      1186111                       # count of temporary serializing insts renamed (Count)
board.processor.cores12.core.rename.skidInsts    117650396                       # count of insts added to the skid buffer (Count)
board.processor.cores12.core.rob.reads     2161731980                       # The number of ROB reads (Count)
board.processor.cores12.core.rob.writes    2161003272                       # The number of ROB writes (Count)
board.processor.cores12.core.thread_0.numInsts    418426876                       # Number of Instructions committed (Count)
board.processor.cores12.core.thread_0.numOps    814847043                       # Number of Ops committed (Count)
board.processor.cores12.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores13.core.numCycles     2180343878                       # Number of cpu cycles simulated (Cycle)
board.processor.cores13.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores13.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores13.core.instsAdded    1109907721                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores13.core.nonSpecInstsAdded      4058749                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores13.core.instsIssued   1047724904                       # Number of instructions issued (Count)
board.processor.cores13.core.squashedInstsIssued      2648642                       # Number of squashed instructions issued (Count)
board.processor.cores13.core.squashedInstsExamined    260243352                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores13.core.squashedOperandsExamined    287247391                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores13.core.squashedNonSpecRemoved      1294870                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores13.core.numIssuedDist::samples   1232951461                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::mean     0.849770                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::stdev     1.754479                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::0    917879946     74.45%     74.45% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::1     68834204      5.58%     80.03% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::2     62219648      5.05%     85.08% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::3     49126872      3.98%     89.06% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::4     53557217      4.34%     93.40% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::5     29886183      2.42%     95.83% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::6     25779037      2.09%     97.92% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::7     16610049      1.35%     99.27% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::8      9058305      0.73%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::total   1232951461                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntAlu     10290349     48.71%     48.71% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntMult            0      0.00%     48.71% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntDiv            0      0.00%     48.71% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatAdd            0      0.00%     48.71% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatCmp            0      0.00%     48.71% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatCvt           35      0.00%     48.71% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMult            0      0.00%     48.71% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMultAcc            0      0.00%     48.71% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatDiv            0      0.00%     48.71% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMisc            0      0.00%     48.71% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatSqrt            0      0.00%     48.71% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAdd         5682      0.03%     48.74% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAddAcc            0      0.00%     48.74% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAlu      3222857     15.26%     63.99% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdCmp          349      0.00%     63.99% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdCvt        51940      0.25%     64.24% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMisc       873755      4.14%     68.38% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMult            0      0.00%     68.38% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMultAcc            0      0.00%     68.38% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShift       231282      1.09%     69.47% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShiftAcc            0      0.00%     69.47% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdDiv            0      0.00%     69.47% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSqrt            0      0.00%     69.47% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatAdd          942      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatAlu            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatCmp            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatCvt            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatDiv            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMisc            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMult           75      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMultAcc            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatSqrt            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceAdd            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceAlu            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceCmp            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAes            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAesMix            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha1Hash            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha1Hash2            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha256Hash            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha256Hash2            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShaSigma2            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShaSigma3            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdPredAlu            0      0.00%     69.48% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MemRead      2115569     10.01%     79.49% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MemWrite      2154592     10.20%     89.69% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMemRead      1681267      7.96%     97.65% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMemWrite       497077      2.35%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statIssuedInstType_0::No_OpClass      7921342      0.76%      0.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntAlu    777020197     74.16%     74.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntMult      2008954      0.19%     75.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntDiv      1193485      0.11%     75.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatAdd       425046      0.04%     75.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatCvt        39649      0.00%     75.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMult            0      0.00%     75.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAdd       749700      0.07%     75.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAlu     16898131      1.61%     76.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdCmp        65516      0.01%     76.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdCvt      2082764      0.20%     77.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMisc      3551610      0.34%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMult            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShift       816966      0.08%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatAdd       123138      0.01%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatCmp         4841      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatCvt       167564      0.02%     77.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatDiv        10165      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMult        72232      0.01%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatSqrt          196      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAes            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MemRead    134232770     12.81%     90.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MemWrite     82324030      7.86%     98.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMemRead     10531350      1.01%     99.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMemWrite      7485258      0.71%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::total   1047724904                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.issueRate       0.480532                       # Inst issue rate ((Count/Cycle))
board.processor.cores13.core.fuBusy          21125771                       # FU busy when requested (Count)
board.processor.cores13.core.fuBusyRate      0.020163                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores13.core.intInstQueueReads   3247193341                       # Number of integer instruction queue reads (Count)
board.processor.cores13.core.intInstQueueWrites   1308373850                       # Number of integer instruction queue writes (Count)
board.processor.cores13.core.intInstQueueWakeupAccesses    973021748                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores13.core.fpInstQueueReads    104982341                       # Number of floating instruction queue reads (Count)
board.processor.cores13.core.fpInstQueueWrites     66236554                       # Number of floating instruction queue writes (Count)
board.processor.cores13.core.fpInstQueueWakeupAccesses     47917368                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores13.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores13.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores13.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores13.core.intAluAccesses   1005227052                       # Number of integer alu accesses (Count)
board.processor.cores13.core.fpAluAccesses     55702281                       # Number of floating point alu accesses (Count)
board.processor.cores13.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores13.core.numInsts      1032432793                       # Number of executed instructions (Count)
board.processor.cores13.core.numLoadInsts    139101120                       # Number of load instructions executed (Count)
board.processor.cores13.core.numSquashedInsts     11130696                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores13.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores13.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores13.core.numRefs        226331731                       # Number of memory reference insts executed (Count)
board.processor.cores13.core.numBranches    102739484                       # Number of branches executed (Count)
board.processor.cores13.core.numStoreInsts     87230611                       # Number of stores executed (Count)
board.processor.cores13.core.numRate         0.473518                       # Inst execution rate ((Count/Cycle))
board.processor.cores13.core.timesIdled       5940315                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores13.core.idleCycles     947392417                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores13.core.quiesceCycles   7113070991                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores13.core.committedInsts    435746311                       # Number of Instructions Simulated (Count)
board.processor.cores13.core.committedOps    853723208                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores13.core.cpi             5.003700                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores13.core.totalCpi        5.003700                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores13.core.ipc             0.199852                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores13.core.totalIpc        0.199852                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores13.core.intRegfileReads   1545407695                       # Number of integer regfile reads (Count)
board.processor.cores13.core.intRegfileWrites    791073196                       # Number of integer regfile writes (Count)
board.processor.cores13.core.fpRegfileReads     72762287                       # Number of floating regfile reads (Count)
board.processor.cores13.core.fpRegfileWrites     39575789                       # Number of floating regfile writes (Count)
board.processor.cores13.core.ccRegfileReads    478121890                       # number of cc regfile reads (Count)
board.processor.cores13.core.ccRegfileWrites    303804625                       # number of cc regfile writes (Count)
board.processor.cores13.core.miscRegfileReads    432507640                       # number of misc regfile reads (Count)
board.processor.cores13.core.miscRegfileWrites       703770                       # number of misc regfile writes (Count)
board.processor.cores13.core.MemDepUnit__0.insertedLoads    151148909                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__0.insertedStores     97228451                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__0.conflictingLoads     15356584                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__0.conflictingStores     18178256                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.branchPred.lookups    137183251                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.condPredicted     89068845                       # Number of conditional branches predicted (Count)
board.processor.cores13.core.branchPred.condIncorrect     11857129                       # Number of conditional branches incorrect (Count)
board.processor.cores13.core.branchPred.BTBLookups     77361291                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.BTBHits     63415147                       # Number of BTB hits (Count)
board.processor.cores13.core.branchPred.BTBHitRatio     0.819727                       # BTB Hit Ratio (Ratio)
board.processor.cores13.core.branchPred.RASUsed     14574389                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores13.core.branchPred.RASIncorrect       460273                       # Number of incorrect RAS predictions. (Count)
board.processor.cores13.core.branchPred.indirectLookups      5474472                       # Number of indirect predictor lookups. (Count)
board.processor.cores13.core.branchPred.indirectHits      1736280                       # Number of indirect target hits. (Count)
board.processor.cores13.core.branchPred.indirectMisses      3738192                       # Number of indirect misses. (Count)
board.processor.cores13.core.branchPred.indirectMispredicted      1313194                       # Number of mispredicted indirect branches. (Count)
board.processor.cores13.core.commit.commitSquashedInsts    254584392                       # The number of squashed insts skipped by commit (Count)
board.processor.cores13.core.commit.commitNonSpecStalls      2763880                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores13.core.commit.branchMispredicts      9915489                       # The number of times a branch was mispredicted (Count)
board.processor.cores13.core.commit.numCommittedDist::samples   1191805840                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::mean     0.716327                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::stdev     1.840513                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::0    961213877     80.65%     80.65% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::1     58324837      4.89%     85.55% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::2     37539084      3.15%     88.70% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::3     37233569      3.12%     91.82% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::4     29675515      2.49%     94.31% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::5     10821280      0.91%     95.22% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::6      7276318      0.61%     95.83% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::7      5617752      0.47%     96.30% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::8     44103608      3.70%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::total   1191805840                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.instsCommitted    435746311                       # Number of instructions committed (Count)
board.processor.cores13.core.commit.opsCommitted    853723208                       # Number of ops (including micro ops) committed (Count)
board.processor.cores13.core.commit.memRefs    181025586                       # Number of memory references committed (Count)
board.processor.cores13.core.commit.loads    111784056                       # Number of loads committed (Count)
board.processor.cores13.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores13.core.commit.membars      1397010                       # Number of memory barriers committed (Count)
board.processor.cores13.core.commit.branches     89241423                       # Number of branches committed (Count)
board.processor.cores13.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores13.core.commit.floating     36967710                       # Number of committed floating point instructions. (Count)
board.processor.cores13.core.commit.integer    815747846                       # Number of committed integer instructions. (Count)
board.processor.cores13.core.commit.functionCalls     10329183                       # Number of function calls committed. (Count)
board.processor.cores13.core.commit.committedInstType_0::No_OpClass      1051756      0.12%      0.12% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntAlu    644732838     75.52%     75.64% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntMult      1965398      0.23%     75.87% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntDiv      1109702      0.13%     76.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatAdd       284253      0.03%     76.04% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.04% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatCvt        37328      0.00%     76.04% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMult            0      0.00%     76.04% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.04% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.04% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.04% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.04% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAdd       664374      0.08%     76.12% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.12% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAlu     16497361      1.93%     78.05% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdCmp        61020      0.01%     78.06% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdCvt      1839222      0.22%     78.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMisc      3403677      0.40%     78.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMult            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShift       726215      0.09%     78.76% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatAdd       108669      0.01%     78.77% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.77% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatCmp         4791      0.00%     78.77% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatCvt       140545      0.02%     78.79% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatDiv         8321      0.00%     78.79% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.79% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMult        62026      0.01%     78.80% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatSqrt          126      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAes            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MemRead    107099921     12.55%     91.34% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MemWrite     66818569      7.83%     99.17% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMemRead      4684135      0.55%     99.72% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMemWrite      2422961      0.28%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::total    853723208                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.commitEligibleSamples     44103608                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores13.core.decode.idleCycles    436889517                       # Number of cycles decode is idle (Cycle)
board.processor.cores13.core.decode.blockedCycles    598941846                       # Number of cycles decode is blocked (Cycle)
board.processor.cores13.core.decode.runCycles    161819220                       # Number of cycles decode is running (Cycle)
board.processor.cores13.core.decode.unblockCycles     24665831                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores13.core.decode.squashCycles     10635047                       # Number of cycles decode is squashing (Cycle)
board.processor.cores13.core.decode.branchResolved     61334067                       # Number of times decode resolved a branch (Count)
board.processor.cores13.core.decode.branchMispred      4536043                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores13.core.decode.decodedInsts   1174611330                       # Number of instructions handled by decode (Count)
board.processor.cores13.core.decode.squashedInsts     22769128                       # Number of squashed instructions handled by decode (Count)
board.processor.cores13.core.fetch.icacheStallCycles    413338293                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores13.core.fetch.insts    649621871                       # Number of instructions fetch has processed (Count)
board.processor.cores13.core.fetch.branches    137183251                       # Number of branches that fetch encountered (Count)
board.processor.cores13.core.fetch.predictedBranches     79725816                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores13.core.fetch.cycles    730999495                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores13.core.fetch.squashCycles     30235380                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores13.core.fetch.tlbCycles     49900690                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores13.core.fetch.miscStallCycles      2226636                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores13.core.fetch.pendingTrapStallCycles     20038738                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores13.core.fetch.pendingQuiesceStallCycles       172277                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores13.core.fetch.icacheWaitRetryStallCycles      1157642                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores13.core.fetch.cacheLines     86728655                       # Number of cache lines fetched (Count)
board.processor.cores13.core.fetch.icacheSquashes      5374882                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores13.core.fetch.tlbSquashes       328109                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores13.core.fetch.nisnDist::samples   1232951461                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::mean     1.049517                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::stdev     2.504848                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::0   1020207380     82.75%     82.75% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::1     14241369      1.16%     83.90% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::2     11715463      0.95%     84.85% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::3     11799024      0.96%     85.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::4     24509821      1.99%     87.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::5     15941994      1.29%     89.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::6     11106424      0.90%     89.99% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::7     10893990      0.88%     90.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::8    112535996      9.13%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::total   1232951461                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.branchRate     0.062918                       # Number of branch fetches per cycle (Ratio)
board.processor.cores13.core.fetch.rate      0.297945                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores13.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores13.core.iew.squashCycles     10635047                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores13.core.iew.blockCycles    156039671                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores13.core.iew.unblockCycles     59017587                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores13.core.iew.dispatchedInsts   1113966470                       # Number of instructions dispatched to IQ (Count)
board.processor.cores13.core.iew.dispSquashedInsts      1060517                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores13.core.iew.dispLoadInsts    151148909                       # Number of dispatched load instructions (Count)
board.processor.cores13.core.iew.dispStoreInsts     97228451                       # Number of dispatched store instructions (Count)
board.processor.cores13.core.iew.dispNonSpecInsts      1868617                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores13.core.iew.iqFullEvents       886002                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores13.core.iew.lsqFullEvents     57497052                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores13.core.iew.memOrderViolationEvents       419394                       # Number of memory order violations (Count)
board.processor.cores13.core.iew.predictedTakenIncorrect      2107678                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores13.core.iew.predictedNotTakenIncorrect      8781812                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores13.core.iew.branchMispredicts     10889490                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores13.core.iew.instsToCommit   1028537465                       # Cumulative count of insts sent to commit (Count)
board.processor.cores13.core.iew.writebackCount   1020939116                       # Cumulative count of insts written-back (Count)
board.processor.cores13.core.iew.producerInst    716020582                       # Number of instructions producing a value (Count)
board.processor.cores13.core.iew.consumerInst   1228395683                       # Number of instructions consuming a value (Count)
board.processor.cores13.core.iew.wbRate      0.468247                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores13.core.iew.wbFanout     0.582891                       # Average fanout of values written-back ((Count/Count))
board.processor.cores13.core.lsq0.forwLoads     20252651                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores13.core.lsq0.squashedLoads     39364866                       # Number of loads squashed (Count)
board.processor.cores13.core.lsq0.ignoredResponses       113701                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores13.core.lsq0.memOrderViolation       419394                       # Number of memory ordering violations (Count)
board.processor.cores13.core.lsq0.squashedStores     27986929                       # Number of stores squashed (Count)
board.processor.cores13.core.lsq0.rescheduledLoads       105354                       # Number of loads that were rescheduled (Count)
board.processor.cores13.core.lsq0.blockedByCache       157436                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores13.core.lsq0.loadToUse::samples    111598015                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::mean    16.096093                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::stdev    69.478212                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::0-9    103775507     92.99%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::10-19      1594392      1.43%     94.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::20-29       655883      0.59%     95.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::30-39       164157      0.15%     95.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::40-49       107265      0.10%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::50-59       117095      0.10%     95.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::60-69        51350      0.05%     95.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::70-79        24769      0.02%     95.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::80-89        23190      0.02%     95.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::90-99        27225      0.02%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::100-109        33922      0.03%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::110-119        39013      0.03%     95.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::120-129        47496      0.04%     95.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::130-139       113141      0.10%     95.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::140-149       524897      0.47%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::150-159       206930      0.19%     96.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::160-169       165114      0.15%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::170-179        89423      0.08%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::180-189       179604      0.16%     96.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::190-199       125036      0.11%     96.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::200-209       108557      0.10%     96.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::210-219       116605      0.10%     97.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::220-229       516153      0.46%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::230-239       460818      0.41%     97.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::240-249       292358      0.26%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::250-259       197129      0.18%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::260-269       147534      0.13%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::270-279       124303      0.11%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::280-289       114395      0.10%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::290-299       104692      0.09%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::overflows      1350062      1.21%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::max_value        13711                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::total    111598015                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.mmu.dtb.rdAccesses    142228190                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrAccesses     88253213                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.dtb.rdMisses      3138733                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrMisses      1048688                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrAccesses     90877678                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrMisses      2958289                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.power_state.numTransitions         7963                       # Number of power state transitions (Count)
board.processor.cores13.core.power_state.ticksClkGated::samples         3982                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::mean 595039834.200151                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::stdev 433287037.962087                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::1000-5e+10         3982    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::min_value        82918                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::max_value    999223443                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::total         3982                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.pwrStateResidencyTicks::ON 726266643471                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.power_state.pwrStateResidencyTicks::CLK_GATED 2369448619785                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.rename.squashCycles     10635047                       # Number of cycles rename is squashing (Cycle)
board.processor.cores13.core.rename.idleCycles    451262223                       # Number of cycles rename is idle (Cycle)
board.processor.cores13.core.rename.blockCycles    320504532                       # Number of cycles rename is blocking (Cycle)
board.processor.cores13.core.rename.serializeStallCycles     98307659                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores13.core.rename.runCycles    170422680                       # Number of cycles rename is running (Cycle)
board.processor.cores13.core.rename.unblockCycles    181819320                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores13.core.rename.renamedInsts   1147415096                       # Number of instructions processed by rename (Count)
board.processor.cores13.core.rename.ROBFullEvents      5753867                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores13.core.rename.IQFullEvents     35753010                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores13.core.rename.LQFullEvents     16972876                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores13.core.rename.SQFullEvents    124187918                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores13.core.rename.fullRegistersEvents          954                       # Number of times there has been no free registers (Count)
board.processor.cores13.core.rename.renamedOperands   1266208160                       # Number of destination operands rename has renamed (Count)
board.processor.cores13.core.rename.lookups   2876346577                       # Number of register rename lookups that rename has made (Count)
board.processor.cores13.core.rename.intLookups   1751317829                       # Number of integer rename lookups (Count)
board.processor.cores13.core.rename.fpLookups     77785680                       # Number of floating rename lookups (Count)
board.processor.cores13.core.rename.committedMaps    967621176                       # Number of HB maps that are committed (Count)
board.processor.cores13.core.rename.undoneMaps    298587070                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores13.core.rename.serializing      1146763                       # count of serializing insts renamed (Count)
board.processor.cores13.core.rename.tempSerializing      1142633                       # count of temporary serializing insts renamed (Count)
board.processor.cores13.core.rename.skidInsts    126765816                       # count of insts added to the skid buffer (Count)
board.processor.cores13.core.rob.reads     2252250904                       # The number of ROB reads (Count)
board.processor.cores13.core.rob.writes    2257984774                       # The number of ROB writes (Count)
board.processor.cores13.core.thread_0.numInsts    435746311                       # Number of Instructions committed (Count)
board.processor.cores13.core.thread_0.numOps    853723208                       # Number of Ops committed (Count)
board.processor.cores13.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores14.core.numCycles     2800367809                       # Number of cpu cycles simulated (Cycle)
board.processor.cores14.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores14.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores14.core.instsAdded    1373847156                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores14.core.nonSpecInstsAdded      3983247                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores14.core.instsIssued   1292751736                       # Number of instructions issued (Count)
board.processor.cores14.core.squashedInstsIssued      3526183                       # Number of squashed instructions issued (Count)
board.processor.cores14.core.squashedInstsExamined    336378534                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores14.core.squashedOperandsExamined    367733828                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores14.core.squashedNonSpecRemoved      1551247                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores14.core.numIssuedDist::samples   1530007410                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::mean     0.844932                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::stdev     1.750339                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::0   1142821985     74.69%     74.69% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::1     82654316      5.40%     80.10% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::2     76192299      4.98%     85.08% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::3     60848573      3.98%     89.05% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::4     67748765      4.43%     93.48% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::5     36856756      2.41%     95.89% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::6     31254328      2.04%     97.93% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::7     20680809      1.35%     99.28% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::8     10949579      0.72%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::total   1530007410                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntAlu     12352782     48.21%     48.21% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntMult            3      0.00%     48.21% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntDiv            0      0.00%     48.21% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatAdd            1      0.00%     48.21% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatCmp            0      0.00%     48.21% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatCvt           41      0.00%     48.21% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMult            0      0.00%     48.21% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMultAcc            0      0.00%     48.21% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatDiv            0      0.00%     48.21% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMisc            0      0.00%     48.21% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatSqrt            0      0.00%     48.21% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAdd         5879      0.02%     48.23% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAddAcc            0      0.00%     48.23% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAlu      4390561     17.14%     65.37% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdCmp          602      0.00%     65.37% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdCvt        60747      0.24%     65.61% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMisc      1192671      4.65%     70.26% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMult            0      0.00%     70.26% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMultAcc            0      0.00%     70.26% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShift       299313      1.17%     71.43% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShiftAcc            0      0.00%     71.43% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdDiv            0      0.00%     71.43% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSqrt            0      0.00%     71.43% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatAdd         1355      0.01%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatAlu            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatCmp            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatCvt            1      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatDiv            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMisc            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMult          115      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMultAcc            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatSqrt            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceAdd            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceAlu            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceCmp            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAes            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAesMix            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha1Hash            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha1Hash2            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha256Hash            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha256Hash2            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShaSigma2            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShaSigma3            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdPredAlu            0      0.00%     71.44% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MemRead      2162818      8.44%     79.88% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MemWrite      2374118      9.27%     89.14% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMemRead      2183499      8.52%     97.66% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMemWrite       598468      2.34%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statIssuedInstType_0::No_OpClass     10044350      0.78%      0.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntAlu    956551335     73.99%     74.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntMult      2048475      0.16%     74.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntDiv       861964      0.07%     75.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatAdd       557559      0.04%     75.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatCvt        52847      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMult            1      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAdd       470110      0.04%     75.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAlu     21887152      1.69%     76.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdCmp       100415      0.01%     76.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdCvt      1707686      0.13%     76.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMisc      4058836      0.31%     77.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMult            0      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShift       885139      0.07%     77.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatAdd       179589      0.01%     77.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatCmp         7142      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatCvt       240057      0.02%     77.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatDiv        14764      0.00%     77.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMult       104578      0.01%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatSqrt          286      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAes            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MemRead    165830275     12.83%     90.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MemWrite    104883575      8.11%     98.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMemRead     12581250      0.97%     99.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMemWrite      9684351      0.75%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::total   1292751736                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.issueRate       0.461636                       # Inst issue rate ((Count/Cycle))
board.processor.cores14.core.fuBusy          25622974                       # FU busy when requested (Count)
board.processor.cores14.core.fuBusyRate      0.019820                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores14.core.intInstQueueReads   4015274571                       # Number of integer instruction queue reads (Count)
board.processor.cores14.core.intInstQueueWrites   1633302248                       # Number of integer instruction queue writes (Count)
board.processor.cores14.core.intInstQueueWakeupAccesses   1199014293                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores14.core.fpInstQueueReads    129385468                       # Number of floating instruction queue reads (Count)
board.processor.cores14.core.fpInstQueueWrites     81394741                       # Number of floating instruction queue writes (Count)
board.processor.cores14.core.fpInstQueueWakeupAccesses     58629063                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores14.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores14.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores14.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores14.core.intAluAccesses   1239365150                       # Number of integer alu accesses (Count)
board.processor.cores14.core.fpAluAccesses     68965210                       # Number of floating point alu accesses (Count)
board.processor.cores14.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores14.core.numInsts      1272849369                       # Number of executed instructions (Count)
board.processor.cores14.core.numLoadInsts    171328010                       # Number of load instructions executed (Count)
board.processor.cores14.core.numSquashedInsts     14881933                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores14.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores14.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores14.core.numRefs        282436636                       # Number of memory reference insts executed (Count)
board.processor.cores14.core.numBranches    125775269                       # Number of branches executed (Count)
board.processor.cores14.core.numStoreInsts    111108626                       # Number of stores executed (Count)
board.processor.cores14.core.numRate         0.454529                       # Inst execution rate ((Count/Cycle))
board.processor.cores14.core.timesIdled       8141488                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores14.core.idleCycles    1270360399                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores14.core.quiesceCycles   6493957445                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores14.core.committedInsts    533115822                       # Number of Instructions Simulated (Count)
board.processor.cores14.core.committedOps   1041451869                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores14.core.cpi             5.252832                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores14.core.totalCpi        5.252832                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores14.core.ipc             0.190374                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores14.core.totalIpc        0.190374                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores14.core.intRegfileReads   1902851975                       # Number of integer regfile reads (Count)
board.processor.cores14.core.intRegfileWrites    971619293                       # Number of integer regfile writes (Count)
board.processor.cores14.core.fpRegfileReads     88531931                       # Number of floating regfile reads (Count)
board.processor.cores14.core.fpRegfileWrites     48315390                       # Number of floating regfile writes (Count)
board.processor.cores14.core.ccRegfileReads    570050843                       # number of cc regfile reads (Count)
board.processor.cores14.core.ccRegfileWrites    369689287                       # number of cc regfile writes (Count)
board.processor.cores14.core.miscRegfileReads    535751122                       # number of misc regfile reads (Count)
board.processor.cores14.core.miscRegfileWrites       832169                       # number of misc regfile writes (Count)
board.processor.cores14.core.MemDepUnit__0.insertedLoads    187130026                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__0.insertedStores    124351769                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__0.conflictingLoads     17406080                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__0.conflictingStores     23283452                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.branchPred.lookups    170520973                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.condPredicted    110270670                       # Number of conditional branches predicted (Count)
board.processor.cores14.core.branchPred.condIncorrect     16065574                       # Number of conditional branches incorrect (Count)
board.processor.cores14.core.branchPred.BTBLookups     97173000                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.BTBHits     77971711                       # Number of BTB hits (Count)
board.processor.cores14.core.branchPred.BTBHitRatio     0.802401                       # BTB Hit Ratio (Ratio)
board.processor.cores14.core.branchPred.RASUsed     17897466                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores14.core.branchPred.RASIncorrect       614486                       # Number of incorrect RAS predictions. (Count)
board.processor.cores14.core.branchPred.indirectLookups      7386117                       # Number of indirect predictor lookups. (Count)
board.processor.cores14.core.branchPred.indirectHits      2225759                       # Number of indirect target hits. (Count)
board.processor.cores14.core.branchPred.indirectMisses      5160358                       # Number of indirect misses. (Count)
board.processor.cores14.core.branchPred.indirectMispredicted      1828960                       # Number of mispredicted indirect branches. (Count)
board.processor.cores14.core.commit.commitSquashedInsts    329147695                       # The number of squashed insts skipped by commit (Count)
board.processor.cores14.core.commit.commitNonSpecStalls      2432000                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores14.core.commit.branchMispredicts     13342599                       # The number of times a branch was mispredicted (Count)
board.processor.cores14.core.commit.numCommittedDist::samples   1476384769                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::mean     0.705407                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::stdev     1.814115                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::0   1192003336     80.74%     80.74% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::1     71404370      4.84%     85.57% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::2     46518121      3.15%     88.73% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::3     47118045      3.19%     91.92% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::4     38343740      2.60%     94.51% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::5     13678639      0.93%     95.44% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::6      8972833      0.61%     96.05% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::7      6713511      0.45%     96.50% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::8     51632174      3.50%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::total   1476384769                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.instsCommitted    533115822                       # Number of instructions committed (Count)
board.processor.cores14.core.commit.opsCommitted   1041451869                       # Number of ops (including micro ops) committed (Count)
board.processor.cores14.core.commit.memRefs    223352574                       # Number of memory references committed (Count)
board.processor.cores14.core.commit.loads    135862634                       # Number of loads committed (Count)
board.processor.cores14.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores14.core.commit.membars      1090365                       # Number of memory barriers committed (Count)
board.processor.cores14.core.commit.branches    108328524                       # Number of branches committed (Count)
board.processor.cores14.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores14.core.commit.floating     44946803                       # Number of committed floating point instructions. (Count)
board.processor.cores14.core.commit.integer    995607215                       # Number of committed integer instructions. (Count)
board.processor.cores14.core.commit.functionCalls     12354202                       # Number of function calls committed. (Count)
board.processor.cores14.core.commit.committedInstType_0::No_OpClass       940477      0.09%      0.09% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntAlu    785211965     75.40%     75.49% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntMult      1994443      0.19%     75.68% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntDiv       787438      0.08%     75.75% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatAdd       375980      0.04%     75.79% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.79% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatCvt        49376      0.00%     75.79% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMult            0      0.00%     75.79% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.79% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.79% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.79% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.79% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAdd       418114      0.04%     75.83% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.83% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAlu     21476973      2.06%     77.90% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdCmp        92574      0.01%     77.91% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdCvt      1533940      0.15%     78.05% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMisc      3915510      0.38%     78.43% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMult            0      0.00%     78.43% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.43% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShift       830769      0.08%     78.51% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.51% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.51% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.51% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatAdd       159043      0.02%     78.52% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.52% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatCmp         7075      0.00%     78.52% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatCvt       203334      0.02%     78.54% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatDiv        12125      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMult        89961      0.01%     78.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatSqrt          198      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAes            0      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MemRead    130773537     12.56%     91.11% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MemWrite     84391160      8.10%     99.21% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMemRead      5089097      0.49%     99.70% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMemWrite      3098780      0.30%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::total   1041451869                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.commitEligibleSamples     51632174                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores14.core.decode.idleCycles    576640078                       # Number of cycles decode is idle (Cycle)
board.processor.cores14.core.decode.blockedCycles    706649061                       # Number of cycles decode is blocked (Cycle)
board.processor.cores14.core.decode.runCycles    203371005                       # Number of cycles decode is running (Cycle)
board.processor.cores14.core.decode.unblockCycles     29105454                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores14.core.decode.squashCycles     14241812                       # Number of cycles decode is squashing (Cycle)
board.processor.cores14.core.decode.branchResolved     75781528                       # Number of times decode resolved a branch (Count)
board.processor.cores14.core.decode.branchMispred      6212580                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores14.core.decode.decodedInsts   1457951697                       # Number of instructions handled by decode (Count)
board.processor.cores14.core.decode.squashedInsts     31303590                       # Number of squashed instructions handled by decode (Count)
board.processor.cores14.core.fetch.icacheStallCycles    542596675                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores14.core.fetch.insts    812212471                       # Number of instructions fetch has processed (Count)
board.processor.cores14.core.fetch.branches    170520973                       # Number of branches that fetch encountered (Count)
board.processor.cores14.core.fetch.predictedBranches     98094936                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores14.core.fetch.cycles    871216058                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores14.core.fetch.squashCycles     40760998                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores14.core.fetch.tlbCycles     65325430                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores14.core.fetch.miscStallCycles      2644355                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores14.core.fetch.pendingTrapStallCycles     26567433                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores14.core.fetch.pendingQuiesceStallCycles       164738                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores14.core.fetch.icacheWaitRetryStallCycles      1112222                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores14.core.fetch.cacheLines    106976890                       # Number of cache lines fetched (Count)
board.processor.cores14.core.fetch.icacheSquashes      7327648                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores14.core.fetch.tlbSquashes       455406                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores14.core.fetch.nisnDist::samples   1530007410                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::mean     1.055597                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::stdev     2.514659                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::0   1265769744     82.73%     82.73% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::1     17236408      1.13%     83.86% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::2     14277328      0.93%     84.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::3     13931399      0.91%     85.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::4     31698631      2.07%     87.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::5     18966169      1.24%     89.01% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::6     13037593      0.85%     89.86% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::7     13086794      0.86%     90.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::8    142003344      9.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::total   1530007410                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.branchRate     0.060892                       # Number of branch fetches per cycle (Ratio)
board.processor.cores14.core.fetch.rate      0.290038                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores14.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores14.core.iew.squashCycles     14241812                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores14.core.iew.blockCycles    179260732                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores14.core.iew.unblockCycles     62627663                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores14.core.iew.dispatchedInsts   1377830403                       # Number of instructions dispatched to IQ (Count)
board.processor.cores14.core.iew.dispSquashedInsts      1444737                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores14.core.iew.dispLoadInsts    187130026                       # Number of dispatched load instructions (Count)
board.processor.cores14.core.iew.dispStoreInsts    124351769                       # Number of dispatched store instructions (Count)
board.processor.cores14.core.iew.dispNonSpecInsts      1949552                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores14.core.iew.iqFullEvents       928009                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores14.core.iew.lsqFullEvents     61181897                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores14.core.iew.memOrderViolationEvents       512538                       # Number of memory order violations (Count)
board.processor.cores14.core.iew.predictedTakenIncorrect      2764000                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores14.core.iew.predictedNotTakenIncorrect     11883869                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores14.core.iew.branchMispredicts     14647869                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores14.core.iew.instsToCommit   1267715722                       # Cumulative count of insts sent to commit (Count)
board.processor.cores14.core.iew.writebackCount   1257643356                       # Cumulative count of insts written-back (Count)
board.processor.cores14.core.iew.producerInst    877564485                       # Number of instructions producing a value (Count)
board.processor.cores14.core.iew.consumerInst   1490731534                       # Number of instructions consuming a value (Count)
board.processor.cores14.core.iew.wbRate      0.449099                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores14.core.iew.wbFanout     0.588680                       # Average fanout of values written-back ((Count/Count))
board.processor.cores14.core.lsq0.forwLoads     25966754                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores14.core.lsq0.squashedLoads     51267392                       # Number of loads squashed (Count)
board.processor.cores14.core.lsq0.ignoredResponses       152900                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores14.core.lsq0.memOrderViolation       512538                       # Number of memory ordering violations (Count)
board.processor.cores14.core.lsq0.squashedStores     36861829                       # Number of stores squashed (Count)
board.processor.cores14.core.lsq0.rescheduledLoads       146339                       # Number of loads that were rescheduled (Count)
board.processor.cores14.core.lsq0.blockedByCache       194156                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores14.core.lsq0.loadToUse::samples    135652070                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::mean    15.854061                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::stdev    68.910727                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::0-9    127103367     93.70%     93.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::10-19      1438719      1.06%     94.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::20-29       556769      0.41%     95.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::30-39       117215      0.09%     95.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::40-49        81061      0.06%     95.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::50-59       119440      0.09%     95.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::60-69        47835      0.04%     95.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::70-79        22880      0.02%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::80-89        26472      0.02%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::90-99        30052      0.02%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::100-109        35813      0.03%     95.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::110-119        41758      0.03%     95.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::120-129        48378      0.04%     95.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::130-139       103735      0.08%     95.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::140-149       654721      0.48%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::150-159       244826      0.18%     96.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::160-169       179358      0.13%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::170-179       102721      0.08%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::180-189       225921      0.17%     96.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::190-199       153313      0.11%     96.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::200-209       128678      0.09%     96.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::210-219       143220      0.11%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::220-229       666816      0.49%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::230-239       590595      0.44%     97.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::240-249       361487      0.27%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::250-259       236737      0.17%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::260-269       177532      0.13%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::270-279       148556      0.11%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::280-289       133164      0.10%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::290-299       121807      0.09%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::overflows      1609124      1.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::max_value        11344                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::total    135652070                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.mmu.dtb.rdAccesses    174993742                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrAccesses    112453315                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.dtb.rdMisses      3675309                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrMisses      1380469                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrAccesses    112588868                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrMisses      4045655                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.power_state.numTransitions         8570                       # Number of power state transitions (Count)
board.processor.cores14.core.power_state.ticksClkGated::samples         4286                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::mean 504673201.402707                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::stdev 428458624.013600                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::1000-5e+10         4286    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::min_value       171496                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::max_value    999233433                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::total         4286                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.pwrStateResidencyTicks::ON 932521743388                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.power_state.pwrStateResidencyTicks::CLK_GATED 2163029341212                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.rename.squashCycles     14241812                       # Number of cycles rename is squashing (Cycle)
board.processor.cores14.core.rename.idleCycles    594644192                       # Number of cycles rename is idle (Cycle)
board.processor.cores14.core.rename.blockCycles    368750730                       # Number of cycles rename is blocking (Cycle)
board.processor.cores14.core.rename.serializeStallCycles    119998900                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores14.core.rename.runCycles    212512887                       # Number of cycles rename is running (Cycle)
board.processor.cores14.core.rename.unblockCycles    219858889                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores14.core.rename.renamedInsts   1422169808                       # Number of instructions processed by rename (Count)
board.processor.cores14.core.rename.ROBFullEvents      7344147                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores14.core.rename.IQFullEvents     40955095                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores14.core.rename.LQFullEvents     21355807                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores14.core.rename.SQFullEvents    152458686                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores14.core.rename.fullRegistersEvents          927                       # Number of times there has been no free registers (Count)
board.processor.cores14.core.rename.renamedOperands   1558574368                       # Number of destination operands rename has renamed (Count)
board.processor.cores14.core.rename.lookups   3546021803                       # Number of register rename lookups that rename has made (Count)
board.processor.cores14.core.rename.intLookups   2170353912                       # Number of integer rename lookups (Count)
board.processor.cores14.core.rename.fpLookups     94323621                       # Number of floating rename lookups (Count)
board.processor.cores14.core.rename.committedMaps   1174464610                       # Number of HB maps that are committed (Count)
board.processor.cores14.core.rename.undoneMaps    384109758                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores14.core.rename.serializing      1405108                       # count of serializing insts renamed (Count)
board.processor.cores14.core.rename.tempSerializing      1399060                       # count of temporary serializing insts renamed (Count)
board.processor.cores14.core.rename.skidInsts    149044975                       # count of insts added to the skid buffer (Count)
board.processor.cores14.core.rob.reads     2790549283                       # The number of ROB reads (Count)
board.processor.cores14.core.rob.writes    2795132489                       # The number of ROB writes (Count)
board.processor.cores14.core.thread_0.numInsts    533115822                       # Number of Instructions committed (Count)
board.processor.cores14.core.thread_0.numOps   1041451869                       # Number of Ops committed (Count)
board.processor.cores14.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores15.core.numCycles     2582033865                       # Number of cpu cycles simulated (Cycle)
board.processor.cores15.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores15.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores15.core.instsAdded    1320851945                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores15.core.nonSpecInstsAdded      4485226                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores15.core.instsIssued   1248564431                       # Number of instructions issued (Count)
board.processor.cores15.core.squashedInstsIssued      3023861                       # Number of squashed instructions issued (Count)
board.processor.cores15.core.squashedInstsExamined    305993082                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores15.core.squashedOperandsExamined    331978896                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores15.core.squashedNonSpecRemoved      1637134                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores15.core.numIssuedDist::samples   1452766955                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::mean     0.859439                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::stdev     1.744351                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::0   1074913264     73.99%     73.99% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::1     81425240      5.60%     79.60% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::2     73034224      5.03%     84.62% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::3     57436729      3.95%     88.58% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::4     75167280      5.17%     93.75% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::5     34424414      2.37%     96.12% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::6     28325647      1.95%     98.07% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::7     18305772      1.26%     99.33% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::8      9734385      0.67%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::total   1452766955                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntAlu     10726107     44.19%     44.19% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntMult            7      0.00%     44.19% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntDiv            0      0.00%     44.19% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatAdd            1      0.00%     44.19% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatCmp            0      0.00%     44.19% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatCvt           38      0.00%     44.19% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMult            0      0.00%     44.19% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMultAcc            0      0.00%     44.19% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatDiv            0      0.00%     44.19% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMisc            0      0.00%     44.19% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatSqrt            0      0.00%     44.19% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAdd         3972      0.02%     44.21% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAddAcc            0      0.00%     44.21% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAlu      4183893     17.24%     61.45% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdCmp          671      0.00%     61.45% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdCvt        53185      0.22%     61.67% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMisc      1142867      4.71%     66.38% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMult            0      0.00%     66.38% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMultAcc            0      0.00%     66.38% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShift       284298      1.17%     67.55% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShiftAcc            0      0.00%     67.55% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdDiv            0      0.00%     67.55% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSqrt            0      0.00%     67.55% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatAdd         1058      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatAlu            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatCmp            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatCvt            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatDiv            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMisc            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMult           90      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMultAcc            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatSqrt            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceAdd            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceAlu            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceCmp            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAes            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAesMix            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha1Hash            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha1Hash2            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha256Hash            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha256Hash2            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShaSigma2            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShaSigma3            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdPredAlu            0      0.00%     67.56% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MemRead      2375361      9.79%     77.34% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MemWrite      2647135     10.91%     88.25% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMemRead      2213055      9.12%     97.37% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMemWrite       638372      2.63%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statIssuedInstType_0::No_OpClass      9251669      0.74%      0.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntAlu    935766578     74.95%     75.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntMult      1986403      0.16%     75.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntDiv       855770      0.07%     75.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatAdd       435592      0.03%     75.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatCvt        58721      0.00%     75.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMult            4      0.00%     75.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAdd       361554      0.03%     75.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAlu     20643971      1.65%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdCmp        87795      0.01%     77.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdCvt      1388185      0.11%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMisc      3741298      0.30%     78.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMult            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShift       826160      0.07%     78.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatAdd       139445      0.01%     78.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatCmp         5456      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatCvt       192925      0.02%     78.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatDiv        11300      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMult        80130      0.01%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatSqrt          129      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAes            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MemRead    154112079     12.34%     90.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MemWrite     97007553      7.77%     98.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMemRead     11931620      0.96%     99.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMemWrite      9680094      0.78%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::total   1248564431                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.issueRate       0.483559                       # Inst issue rate ((Count/Cycle))
board.processor.cores15.core.fuBusy          24270110                       # FU busy when requested (Count)
board.processor.cores15.core.fuBusyRate      0.019438                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores15.core.intInstQueueReads   3854418503                       # Number of integer instruction queue reads (Count)
board.processor.cores15.core.intInstQueueWrites   1554514649                       # Number of integer instruction queue writes (Count)
board.processor.cores15.core.intInstQueueWakeupAccesses   1161056571                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores15.core.fpInstQueueReads    122771285                       # Number of floating instruction queue reads (Count)
board.processor.cores15.core.fpInstQueueWrites     77288506                       # Number of floating instruction queue writes (Count)
board.processor.cores15.core.fpInstQueueWakeupAccesses     55685209                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores15.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores15.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores15.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores15.core.intAluAccesses   1198013578                       # Number of integer alu accesses (Count)
board.processor.cores15.core.fpAluAccesses     65569294                       # Number of floating point alu accesses (Count)
board.processor.cores15.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores15.core.numInsts      1230798583                       # Number of executed instructions (Count)
board.processor.cores15.core.numLoadInsts    159727358                       # Number of load instructions executed (Count)
board.processor.cores15.core.numSquashedInsts     13067907                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores15.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores15.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores15.core.numRefs        263261213                       # Number of memory reference insts executed (Count)
board.processor.cores15.core.numBranches    129832808                       # Number of branches executed (Count)
board.processor.cores15.core.numStoreInsts    103533855                       # Number of stores executed (Count)
board.processor.cores15.core.numRate         0.476678                       # Inst execution rate ((Count/Cycle))
board.processor.cores15.core.timesIdled       7400681                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores15.core.idleCycles    1129266910                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores15.core.quiesceCycles   6711872770                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores15.core.committedInsts    522589275                       # Number of Instructions Simulated (Count)
board.processor.cores15.core.committedOps   1019344089                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores15.core.cpi             4.940847                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores15.core.totalCpi        4.940847                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores15.core.ipc             0.202394                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores15.core.totalIpc        0.202394                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores15.core.intRegfileReads   1804124308                       # Number of integer regfile reads (Count)
board.processor.cores15.core.intRegfileWrites    936735630                       # Number of integer regfile writes (Count)
board.processor.cores15.core.fpRegfileReads     83361897                       # Number of floating regfile reads (Count)
board.processor.cores15.core.fpRegfileWrites     45539686                       # Number of floating regfile writes (Count)
board.processor.cores15.core.ccRegfileReads    606736542                       # number of cc regfile reads (Count)
board.processor.cores15.core.ccRegfileWrites    369196495                       # number of cc regfile writes (Count)
board.processor.cores15.core.miscRegfileReads    523895565                       # number of misc regfile reads (Count)
board.processor.cores15.core.miscRegfileWrites       906665                       # number of misc regfile writes (Count)
board.processor.cores15.core.MemDepUnit__0.insertedLoads    173700172                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__0.insertedStores    115523046                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__0.conflictingLoads     17236976                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__0.conflictingStores     21488049                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.branchPred.lookups    171084841                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.condPredicted    113746651                       # Number of conditional branches predicted (Count)
board.processor.cores15.core.branchPred.condIncorrect     14563325                       # Number of conditional branches incorrect (Count)
board.processor.cores15.core.branchPred.BTBLookups    104374411                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.BTBHits     86999918                       # Number of BTB hits (Count)
board.processor.cores15.core.branchPred.BTBHitRatio     0.833537                       # BTB Hit Ratio (Ratio)
board.processor.cores15.core.branchPred.RASUsed     17078894                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores15.core.branchPred.RASIncorrect       606987                       # Number of incorrect RAS predictions. (Count)
board.processor.cores15.core.branchPred.indirectLookups      6093743                       # Number of indirect predictor lookups. (Count)
board.processor.cores15.core.branchPred.indirectHits      1961844                       # Number of indirect target hits. (Count)
board.processor.cores15.core.branchPred.indirectMisses      4131899                       # Number of indirect misses. (Count)
board.processor.cores15.core.branchPred.indirectMispredicted      1450183                       # Number of mispredicted indirect branches. (Count)
board.processor.cores15.core.commit.commitSquashedInsts    298508775                       # The number of squashed insts skipped by commit (Count)
board.processor.cores15.core.commit.commitNonSpecStalls      2848092                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores15.core.commit.branchMispredicts     11895548                       # The number of times a branch was mispredicted (Count)
board.processor.cores15.core.commit.numCommittedDist::samples   1404443358                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::mean     0.725799                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::stdev     1.815485                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::0   1123313501     79.98%     79.98% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::1     69926319      4.98%     84.96% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::2     44510060      3.17%     88.13% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::3     44267147      3.15%     91.28% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::4     47638455      3.39%     94.67% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::5     12613850      0.90%     95.57% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::6      8539049      0.61%     96.18% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::7      6340971      0.45%     96.63% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::8     47294006      3.37%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::total   1404443358                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.instsCommitted    522589275                       # Number of instructions committed (Count)
board.processor.cores15.core.commit.opsCommitted   1019344089                       # Number of ops (including micro ops) committed (Count)
board.processor.cores15.core.commit.memRefs    208228423                       # Number of memory references committed (Count)
board.processor.cores15.core.commit.loads    127094909                       # Number of loads committed (Count)
board.processor.cores15.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores15.core.commit.membars      1330577                       # Number of memory barriers committed (Count)
board.processor.cores15.core.commit.branches    113883595                       # Number of branches committed (Count)
board.processor.cores15.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores15.core.commit.floating     41999252                       # Number of committed floating point instructions. (Count)
board.processor.cores15.core.commit.integer    975950281                       # Number of committed integer instructions. (Count)
board.processor.cores15.core.commit.functionCalls     12066670                       # Number of function calls committed. (Count)
board.processor.cores15.core.commit.committedInstType_0::No_OpClass       826103      0.08%      0.08% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntAlu    780436377     76.56%     76.64% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntMult      1934001      0.19%     76.83% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntDiv       789177      0.08%     76.91% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatAdd       295326      0.03%     76.94% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.94% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatCvt        55216      0.01%     76.95% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMult            0      0.00%     76.95% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.95% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.95% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.95% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.95% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAdd       324046      0.03%     76.98% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.98% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAlu     20334146      1.99%     78.97% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdCmp        81098      0.01%     78.98% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdCvt      1256886      0.12%     79.10% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMisc      3628366      0.36%     79.46% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMult            0      0.00%     79.46% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.46% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShift       783707      0.08%     79.54% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.54% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdDiv            0      0.00%     79.54% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSqrt            0      0.00%     79.54% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatAdd       123707      0.01%     79.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatCmp         5335      0.00%     79.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatCvt       163750      0.02%     79.56% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatDiv         9301      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMult        69040      0.01%     79.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatSqrt           84      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAes            0      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAesMix            0      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MemRead    122526643     12.02%     91.59% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MemWrite     78208115      7.67%     99.26% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMemRead      4568266      0.45%     99.71% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMemWrite      2925399      0.29%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::total   1019344089                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.commitEligibleSamples     47294006                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores15.core.decode.idleCycles    531559146                       # Number of cycles decode is idle (Cycle)
board.processor.cores15.core.decode.blockedCycles    680487454                       # Number of cycles decode is blocked (Cycle)
board.processor.cores15.core.decode.runCycles    200231814                       # Number of cycles decode is running (Cycle)
board.processor.cores15.core.decode.unblockCycles     27691581                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores15.core.decode.squashCycles     12796960                       # Number of cycles decode is squashing (Cycle)
board.processor.cores15.core.decode.branchResolved     84244447                       # Number of times decode resolved a branch (Count)
board.processor.cores15.core.decode.branchMispred      5741226                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores15.core.decode.decodedInsts   1396997349                       # Number of instructions handled by decode (Count)
board.processor.cores15.core.decode.squashedInsts     28648421                       # Number of squashed instructions handled by decode (Count)
board.processor.cores15.core.fetch.icacheStallCycles    504002433                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores15.core.fetch.insts    777497500                       # Number of instructions fetch has processed (Count)
board.processor.cores15.core.fetch.branches    171084841                       # Number of branches that fetch encountered (Count)
board.processor.cores15.core.fetch.predictedBranches    106040656                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores15.core.fetch.cycles    843572557                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores15.core.fetch.squashCycles     36944570                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores15.core.fetch.tlbCycles     58261605                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores15.core.fetch.miscStallCycles      2594519                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores15.core.fetch.pendingTrapStallCycles     24282554                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores15.core.fetch.pendingQuiesceStallCycles       180454                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores15.core.fetch.icacheWaitRetryStallCycles      1400548                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores15.core.fetch.cacheLines    100752610                       # Number of cache lines fetched (Count)
board.processor.cores15.core.fetch.icacheSquashes      6732728                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores15.core.fetch.tlbSquashes       374610                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores15.core.fetch.nisnDist::samples   1452766955                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::mean     1.062199                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::stdev     2.492798                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::0   1194067427     82.19%     82.19% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::1     16357010      1.13%     83.32% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::2     13500090      0.93%     84.25% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::3     13618143      0.94%     85.19% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::4     41785488      2.88%     88.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::5     19326392      1.33%     89.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::6     12588928      0.87%     90.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::7     12579190      0.87%     91.12% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::8    128944287      8.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::total   1452766955                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.branchRate     0.066260                       # Number of branch fetches per cycle (Ratio)
board.processor.cores15.core.fetch.rate      0.301118                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores15.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores15.core.iew.squashCycles     12796960                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores15.core.iew.blockCycles    167570639                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores15.core.iew.unblockCycles     68214086                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores15.core.iew.dispatchedInsts   1325337171                       # Number of instructions dispatched to IQ (Count)
board.processor.cores15.core.iew.dispSquashedInsts      1271724                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores15.core.iew.dispLoadInsts    173700172                       # Number of dispatched load instructions (Count)
board.processor.cores15.core.iew.dispStoreInsts    115523046                       # Number of dispatched store instructions (Count)
board.processor.cores15.core.iew.dispNonSpecInsts      2141936                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores15.core.iew.iqFullEvents       912337                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores15.core.iew.lsqFullEvents     66794242                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores15.core.iew.memOrderViolationEvents       496948                       # Number of memory order violations (Count)
board.processor.cores15.core.iew.predictedTakenIncorrect      2519804                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores15.core.iew.predictedNotTakenIncorrect     10512010                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores15.core.iew.branchMispredicts     13031814                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores15.core.iew.instsToCommit   1226138003                       # Cumulative count of insts sent to commit (Count)
board.processor.cores15.core.iew.writebackCount   1216741780                       # Cumulative count of insts written-back (Count)
board.processor.cores15.core.iew.producerInst    849026772                       # Number of instructions producing a value (Count)
board.processor.cores15.core.iew.consumerInst   1453082360                       # Number of instructions consuming a value (Count)
board.processor.cores15.core.iew.wbRate      0.471234                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores15.core.iew.wbFanout     0.584294                       # Average fanout of values written-back ((Count/Count))
board.processor.cores15.core.lsq0.forwLoads     22634921                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores15.core.lsq0.squashedLoads     46605263                       # Number of loads squashed (Count)
board.processor.cores15.core.lsq0.ignoredResponses       131734                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores15.core.lsq0.memOrderViolation       496948                       # Number of memory ordering violations (Count)
board.processor.cores15.core.lsq0.squashedStores     34389532                       # Number of stores squashed (Count)
board.processor.cores15.core.lsq0.rescheduledLoads       137416                       # Number of loads that were rescheduled (Count)
board.processor.cores15.core.lsq0.blockedByCache       261978                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores15.core.lsq0.loadToUse::samples    126866724                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::mean    16.152673                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::stdev    68.886241                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::0-9    118219641     93.18%     93.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::10-19      1542155      1.22%     94.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::20-29       614293      0.48%     94.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::30-39       135586      0.11%     94.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::40-49       100161      0.08%     95.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::50-59       118750      0.09%     95.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::60-69        50392      0.04%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::70-79        25102      0.02%     95.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::80-89        28470      0.02%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::90-99        32564      0.03%     95.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::100-109        42950      0.03%     95.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::110-119        46638      0.04%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::120-129        54301      0.04%     95.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::130-139       166047      0.13%     95.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::140-149       822664      0.65%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::150-159       260554      0.21%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::160-169       152908      0.12%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::170-179        95664      0.08%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::180-189       221172      0.17%     96.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::190-199       144298      0.11%     96.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::200-209       124253      0.10%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::210-219       136070      0.11%     97.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::220-229       624825      0.49%     97.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::230-239       547161      0.43%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::240-249       333573      0.26%     98.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::250-259       222407      0.18%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::260-269       164423      0.13%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::270-279       136021      0.11%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::280-289       120007      0.09%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::290-299       109233      0.09%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::overflows      1474441      1.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::max_value         9258                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::total    126866724                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.mmu.dtb.rdAccesses    163073447                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrAccesses    104831150                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.dtb.rdMisses      3385464                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrMisses      1341847                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrAccesses    105680819                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrMisses      3452018                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.power_state.numTransitions         9848                       # Number of power state transitions (Count)
board.processor.cores15.core.power_state.ticksClkGated::samples         4925                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::mean 453979774.448528                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::stdev 423085191.529060                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::1000-5e+10         4925    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::min_value         1999                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::max_value    999233433                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::total         4925                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.pwrStateResidencyTicks::ON 859816511509                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.power_state.pwrStateResidencyTicks::CLK_GATED 2235850389159                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.rename.squashCycles     12796960                       # Number of cycles rename is squashing (Cycle)
board.processor.cores15.core.rename.idleCycles    548418036                       # Number of cycles rename is idle (Cycle)
board.processor.cores15.core.rename.blockCycles    347153789                       # Number of cycles rename is blocking (Cycle)
board.processor.cores15.core.rename.serializeStallCycles    122762572                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores15.core.rename.runCycles    209210452                       # Number of cycles rename is running (Cycle)
board.processor.cores15.core.rename.unblockCycles    212425146                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores15.core.rename.renamedInsts   1364170467                       # Number of instructions processed by rename (Count)
board.processor.cores15.core.rename.ROBFullEvents      6321832                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores15.core.rename.IQFullEvents     39727607                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores15.core.rename.LQFullEvents     19501300                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores15.core.rename.SQFullEvents    148105980                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores15.core.rename.fullRegistersEvents          542                       # Number of times there has been no free registers (Count)
board.processor.cores15.core.rename.renamedOperands   1503657586                       # Number of destination operands rename has renamed (Count)
board.processor.cores15.core.rename.lookups   3420067086                       # Number of register rename lookups that rename has made (Count)
board.processor.cores15.core.rename.intLookups   2043336395                       # Number of integer rename lookups (Count)
board.processor.cores15.core.rename.fpLookups     88282851                       # Number of floating rename lookups (Count)
board.processor.cores15.core.rename.committedMaps   1156019724                       # Number of HB maps that are committed (Count)
board.processor.cores15.core.rename.undoneMaps    347637862                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores15.core.rename.serializing      1519871                       # count of serializing insts renamed (Count)
board.processor.cores15.core.rename.tempSerializing      1517265                       # count of temporary serializing insts renamed (Count)
board.processor.cores15.core.rename.skidInsts    143387275                       # count of insts added to the skid buffer (Count)
board.processor.cores15.core.rob.reads     2670017896                       # The number of ROB reads (Count)
board.processor.cores15.core.rob.writes    2684284078                       # The number of ROB writes (Count)
board.processor.cores15.core.thread_0.numInsts    522589275                       # Number of Instructions committed (Count)
board.processor.cores15.core.thread_0.numOps   1019344089                       # Number of Ops committed (Count)
board.processor.cores15.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores2.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores2.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores2.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores2.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores2.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores2.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores2.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores2.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores2.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::OFF 3097512260127                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores3.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores3.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores3.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores3.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores3.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores3.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores3.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores3.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores3.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::OFF 3097512260127                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores4.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores4.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores4.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores4.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores4.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores4.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores4.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores4.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores4.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::OFF 3097512260127                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores5.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores5.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores5.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores5.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores5.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores5.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores5.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores5.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores5.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::OFF 3097512260127                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores6.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores6.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores6.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores6.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores6.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores6.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores6.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores6.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores6.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::OFF 3097512260127                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores7.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores7.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores7.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores7.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores7.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores7.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores7.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores7.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores7.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::OFF 3097512260127                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores8.core.numCycles      3055210848                       # Number of cpu cycles simulated (Cycle)
board.processor.cores8.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores8.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores8.core.instsAdded     1448448290                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores8.core.nonSpecInstsAdded      4533677                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores8.core.instsIssued    1362151052                       # Number of instructions issued (Count)
board.processor.cores8.core.squashedInstsIssued      3675868                       # Number of squashed instructions issued (Count)
board.processor.cores8.core.squashedInstsExamined    357293314                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores8.core.squashedOperandsExamined    392167882                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores8.core.squashedNonSpecRemoved      1696455                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores8.core.numIssuedDist::samples   1647150549                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::mean     0.826974                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::stdev     1.726590                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::0   1232952509     74.85%     74.85% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::1     92215080      5.60%     80.45% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::2     82636311      5.02%     85.47% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::3     65477968      3.98%     89.44% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::4     70050220      4.25%     93.70% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::5     38651103      2.35%     96.04% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::6     32719548      1.99%     98.03% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::7     21126717      1.28%     99.31% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::8     11321093      0.69%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::total   1647150549                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntAlu     12501377     44.71%     44.71% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntMult            7      0.00%     44.71% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntDiv            0      0.00%     44.71% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatAdd            0      0.00%     44.71% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCmp            0      0.00%     44.71% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCvt           54      0.00%     44.71% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMult            0      0.00%     44.71% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMultAcc            0      0.00%     44.71% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatDiv            0      0.00%     44.71% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMisc            0      0.00%     44.71% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatSqrt            0      0.00%     44.71% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAdd         9702      0.03%     44.75% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAddAcc            0      0.00%     44.75% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAlu      5550777     19.85%     64.60% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCmp          654      0.00%     64.61% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCvt        74592      0.27%     64.87% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMisc      1513620      5.41%     70.29% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMult            0      0.00%     70.29% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMultAcc            0      0.00%     70.29% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShift       383726      1.37%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShiftAcc            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdDiv            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSqrt            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAdd         1374      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAlu            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCmp            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCvt            1      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatDiv            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMisc            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMult           84      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMultAcc            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatSqrt            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAdd            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAlu            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceCmp            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAes            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAesMix            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash2            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash2            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma2            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma3            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdPredAlu            0      0.00%     71.66% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemRead      2416195      8.64%     80.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemWrite      2598981      9.30%     89.60% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemRead      2256202      8.07%     97.67% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemWrite       650995      2.33%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statIssuedInstType_0::No_OpClass     10785919      0.79%      0.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntAlu   1004649970     73.75%     74.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntMult       932127      0.07%     74.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntDiv      1036541      0.08%     74.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatAdd       565018      0.04%     74.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCmp            0      0.00%     74.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCvt        61484      0.00%     74.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMult            8      0.00%     74.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatDiv            0      0.00%     74.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMisc            0      0.00%     74.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatSqrt            0      0.00%     74.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAdd       463922      0.03%     74.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAlu     26754959      1.96%     76.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCmp       114119      0.01%     76.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCvt      1784700      0.13%     76.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMisc      4824090      0.35%     77.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMult            0      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShift      1099186      0.08%     77.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAdd       177967      0.01%     77.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCmp         6832      0.00%     77.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCvt       259162      0.02%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatDiv        14375      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMult       102535      0.01%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatSqrt          177      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAes            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemRead    175749422     12.90%     90.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemWrite    109429869      8.03%     98.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemRead     12931057      0.95%     99.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemWrite     10407613      0.76%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::total   1362151052                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.issueRate        0.445845                       # Inst issue rate ((Count/Cycle))
board.processor.cores8.core.fuBusy           27958341                       # FU busy when requested (Count)
board.processor.cores8.core.fuBusyRate       0.020525                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores8.core.intInstQueueReads   4253701915                       # Number of integer instruction queue reads (Count)
board.processor.cores8.core.intInstQueueWrites   1719132684                       # Number of integer instruction queue writes (Count)
board.processor.cores8.core.intInstQueueWakeupAccesses   1257078925                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores8.core.fpInstQueueReads    149384947                       # Number of floating instruction queue reads (Count)
board.processor.cores8.core.fpInstQueueWrites     91672065                       # Number of floating instruction queue writes (Count)
board.processor.cores8.core.fpInstQueueWakeupAccesses     67665901                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores8.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores8.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores8.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores8.core.intAluAccesses   1299506391                       # Number of integer alu accesses (Count)
board.processor.cores8.core.fpAluAccesses     79817083                       # Number of floating point alu accesses (Count)
board.processor.cores8.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores8.core.numInsts       1341045796                       # Number of executed instructions (Count)
board.processor.cores8.core.numLoadInsts    181182717                       # Number of load instructions executed (Count)
board.processor.cores8.core.numSquashedInsts     15734414                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores8.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores8.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores8.core.numRefs         297388219                       # Number of memory reference insts executed (Count)
board.processor.cores8.core.numBranches     132069600                       # Number of branches executed (Count)
board.processor.cores8.core.numStoreInsts    116205502                       # Number of stores executed (Count)
board.processor.cores8.core.numRate          0.438937                       # Inst execution rate ((Count/Cycle))
board.processor.cores8.core.timesIdled        9087582                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores8.core.idleCycles     1408060299                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores8.core.quiesceCycles   6240930638                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores8.core.committedInsts    559421860                       # Number of Instructions Simulated (Count)
board.processor.cores8.core.committedOps   1095688653                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores8.core.cpi              5.461372                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores8.core.totalCpi         5.461372                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores8.core.ipc              0.183104                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores8.core.totalIpc         0.183104                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores8.core.intRegfileReads   2002194744                       # Number of integer regfile reads (Count)
board.processor.cores8.core.intRegfileWrites   1018051140                       # Number of integer regfile writes (Count)
board.processor.cores8.core.fpRegfileReads    106198141                       # Number of floating regfile reads (Count)
board.processor.cores8.core.fpRegfileWrites     56673827                       # Number of floating regfile writes (Count)
board.processor.cores8.core.ccRegfileReads    599055302                       # number of cc regfile reads (Count)
board.processor.cores8.core.ccRegfileWrites    387985271                       # number of cc regfile writes (Count)
board.processor.cores8.core.miscRegfileReads    562429908                       # number of misc regfile reads (Count)
board.processor.cores8.core.miscRegfileWrites       927637                       # number of misc regfile writes (Count)
board.processor.cores8.core.MemDepUnit__0.insertedLoads    198048879                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.insertedStores    130491122                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingLoads     19170288                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingStores     24657894                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.branchPred.lookups    179988634                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.condPredicted    115247433                       # Number of conditional branches predicted (Count)
board.processor.cores8.core.branchPred.condIncorrect     17210584                       # Number of conditional branches incorrect (Count)
board.processor.cores8.core.branchPred.BTBLookups    102257477                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.BTBHits     81720116                       # Number of BTB hits (Count)
board.processor.cores8.core.branchPred.BTBHitRatio     0.799160                       # BTB Hit Ratio (Ratio)
board.processor.cores8.core.branchPred.RASUsed     19245560                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores8.core.branchPred.RASIncorrect       677953                       # Number of incorrect RAS predictions. (Count)
board.processor.cores8.core.branchPred.indirectLookups      7888037                       # Number of indirect predictor lookups. (Count)
board.processor.cores8.core.branchPred.indirectHits      2322526                       # Number of indirect target hits. (Count)
board.processor.cores8.core.branchPred.indirectMisses      5565511                       # Number of indirect misses. (Count)
board.processor.cores8.core.branchPred.indirectMispredicted      1896299                       # Number of mispredicted indirect branches. (Count)
board.processor.cores8.core.commit.commitSquashedInsts    349387211                       # The number of squashed insts skipped by commit (Count)
board.processor.cores8.core.commit.commitNonSpecStalls      2837222                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores8.core.commit.branchMispredicts     14373011                       # The number of times a branch was mispredicted (Count)
board.processor.cores8.core.commit.numCommittedDist::samples   1590053080                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::mean     0.689089                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::stdev     1.791588                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::0   1286998196     80.94%     80.94% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::1     79032113      4.97%     85.91% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::2     50175403      3.16%     89.07% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::3     49668768      3.12%     92.19% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::4     39185044      2.46%     94.65% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::5     14514500      0.91%     95.57% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::6      9603827      0.60%     96.17% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::7      6638040      0.42%     96.59% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::8     54237189      3.41%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::total   1590053080                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.instsCommitted    559421860                       # Number of instructions committed (Count)
board.processor.cores8.core.commit.opsCommitted   1095688653                       # Number of ops (including micro ops) committed (Count)
board.processor.cores8.core.commit.memRefs    235245285                       # Number of memory references committed (Count)
board.processor.cores8.core.commit.loads    143825086                       # Number of loads committed (Count)
board.processor.cores8.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores8.core.commit.membars      1298921                       # Number of memory barriers committed (Count)
board.processor.cores8.core.commit.branches    113375224                       # Number of branches committed (Count)
board.processor.cores8.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores8.core.commit.floating     53454611                       # Number of committed floating point instructions. (Count)
board.processor.cores8.core.commit.integer   1040968806                       # Number of committed integer instructions. (Count)
board.processor.cores8.core.commit.functionCalls     13403410                       # Number of function calls committed. (Count)
board.processor.cores8.core.commit.committedInstType_0::No_OpClass       989732      0.09%      0.09% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntAlu    822506887     75.07%     75.16% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntMult       871298      0.08%     75.24% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntDiv       949144      0.09%     75.32% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatAdd       379416      0.03%     75.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCvt        57296      0.01%     75.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMult            0      0.00%     75.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAdd       414508      0.04%     75.40% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.40% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAlu     26350502      2.40%     77.81% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCmp       106584      0.01%     77.82% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCvt      1614868      0.15%     77.96% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMisc      4678114      0.43%     78.39% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMult            0      0.00%     78.39% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.39% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShift      1042345      0.10%     78.49% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.49% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.49% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.49% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAdd       157354      0.01%     78.50% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.50% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCmp         6740      0.00%     78.50% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCvt       218239      0.02%     78.52% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatDiv        11834      0.00%     78.52% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.52% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMult        88396      0.01%     78.53% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatSqrt          111      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAes            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemRead    138687977     12.66%     91.19% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemWrite     87923893      8.02%     99.21% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemRead      5137109      0.47%     99.68% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemWrite      3496306      0.32%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::total   1095688653                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.commitEligibleSamples     54237189                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores8.core.decode.idleCycles    632323079                       # Number of cycles decode is idle (Cycle)
board.processor.cores8.core.decode.blockedCycles    754521561                       # Number of cycles decode is blocked (Cycle)
board.processor.cores8.core.decode.runCycles    213955474                       # Number of cycles decode is running (Cycle)
board.processor.cores8.core.decode.unblockCycles     31007846                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores8.core.decode.squashCycles     15342589                       # Number of cycles decode is squashing (Cycle)
board.processor.cores8.core.decode.branchResolved     79183694                       # Number of times decode resolved a branch (Count)
board.processor.cores8.core.decode.branchMispred      6674101                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores8.core.decode.decodedInsts   1537760416                       # Number of instructions handled by decode (Count)
board.processor.cores8.core.decode.squashedInsts     33583360                       # Number of squashed instructions handled by decode (Count)
board.processor.cores8.core.fetch.icacheStallCycles    596598241                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores8.core.fetch.insts     855488398                       # Number of instructions fetch has processed (Count)
board.processor.cores8.core.fetch.branches    179988634                       # Number of branches that fetch encountered (Count)
board.processor.cores8.core.fetch.predictedBranches    103288202                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores8.core.fetch.cycles    925774236                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores8.core.fetch.squashCycles     43874226                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores8.core.fetch.tlbCycles     69652717                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores8.core.fetch.miscStallCycles      2614665                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores8.core.fetch.pendingTrapStallCycles     29275728                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores8.core.fetch.pendingQuiesceStallCycles       167820                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores8.core.fetch.icacheWaitRetryStallCycles      1130029                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores8.core.fetch.cacheLines    114492364                       # Number of cache lines fetched (Count)
board.processor.cores8.core.fetch.icacheSquashes      7915895                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores8.core.fetch.tlbSquashes       470653                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores8.core.fetch.nisnDist::samples   1647150549                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::mean     1.035202                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::stdev     2.495330                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::0   1368411479     83.08%     83.08% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::1     18031639      1.09%     84.17% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::2     15488715      0.94%     85.11% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::3     15105514      0.92%     86.03% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::4     31481788      1.91%     87.94% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::5     20634586      1.25%     89.19% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::6     14053646      0.85%     90.05% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::7     14158863      0.86%     90.91% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::8    149784319      9.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::total   1647150549                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.branchRate     0.058912                       # Number of branch fetches per cycle (Ratio)
board.processor.cores8.core.fetch.rate       0.280010                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores8.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores8.core.iew.squashCycles     15342589                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores8.core.iew.blockCycles    196325379                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores8.core.iew.unblockCycles     64026519                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores8.core.iew.dispatchedInsts   1452981967                       # Number of instructions dispatched to IQ (Count)
board.processor.cores8.core.iew.dispSquashedInsts      1554151                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores8.core.iew.dispLoadInsts    198048879                       # Number of dispatched load instructions (Count)
board.processor.cores8.core.iew.dispStoreInsts    130491122                       # Number of dispatched store instructions (Count)
board.processor.cores8.core.iew.dispNonSpecInsts      2194894                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores8.core.iew.iqFullEvents      1031418                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.lsqFullEvents     62407199                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.memOrderViolationEvents       554026                       # Number of memory order violations (Count)
board.processor.cores8.core.iew.predictedTakenIncorrect      2937693                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores8.core.iew.predictedNotTakenIncorrect     12836978                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores8.core.iew.branchMispredicts     15774671                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores8.core.iew.instsToCommit   1335539583                       # Cumulative count of insts sent to commit (Count)
board.processor.cores8.core.iew.writebackCount   1324744826                       # Cumulative count of insts written-back (Count)
board.processor.cores8.core.iew.producerInst    923816742                       # Number of instructions producing a value (Count)
board.processor.cores8.core.iew.consumerInst   1578140506                       # Number of instructions consuming a value (Count)
board.processor.cores8.core.iew.wbRate       0.433602                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores8.core.iew.wbFanout     0.585383                       # Average fanout of values written-back ((Count/Count))
board.processor.cores8.core.lsq0.forwLoads     26509082                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores8.core.lsq0.squashedLoads     54223793                       # Number of loads squashed (Count)
board.processor.cores8.core.lsq0.ignoredResponses       155088                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores8.core.lsq0.memOrderViolation       554026                       # Number of memory ordering violations (Count)
board.processor.cores8.core.lsq0.squashedStores     39070923                       # Number of stores squashed (Count)
board.processor.cores8.core.lsq0.rescheduledLoads       176340                       # Number of loads that were rescheduled (Count)
board.processor.cores8.core.lsq0.blockedByCache       199698                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores8.core.lsq0.loadToUse::samples    143586341                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::mean    16.131827                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::stdev    69.197068                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::0-9    134184426     93.45%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::10-19      1598533      1.11%     94.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::20-29       646838      0.45%     95.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::30-39       134908      0.09%     95.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::40-49        93181      0.06%     95.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::50-59       123211      0.09%     95.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::60-69        52071      0.04%     95.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::70-79        26281      0.02%     95.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::80-89        30850      0.02%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::90-99        34047      0.02%     95.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::100-109        44713      0.03%     95.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::110-119        47008      0.03%     95.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::120-129        59694      0.04%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::130-139       117415      0.08%     95.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::140-149       735449      0.51%     96.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::150-159       276035      0.19%     96.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::160-169       198664      0.14%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::170-179       111598      0.08%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::180-189       256123      0.18%     96.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::190-199       169264      0.12%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::200-209       141901      0.10%     96.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::210-219       155067      0.11%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::220-229       736171      0.51%     97.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::230-239       654569      0.46%     97.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::240-249       393739      0.27%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::250-259       254216      0.18%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::260-269       189161      0.13%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::270-279       152737      0.11%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::280-289       138130      0.10%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::290-299       125221      0.09%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::overflows      1705120      1.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::max_value         7183                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::total    143586341                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.mmu.dtb.rdAccesses    185117240                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrAccesses    117627569                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.dtb.rdMisses      3954463                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrMisses      1453196                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrAccesses    120598346                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrMisses      4364957                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.power_state.numTransitions         8600                       # Number of power state transitions (Count)
board.processor.cores8.core.power_state.ticksClkGated::samples         4301                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::mean 483209116.492909                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::stdev 413202547.596501                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::1000-5e+10         4301    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::min_value       179155                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::max_value    998969364                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::total         4301                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.pwrStateResidencyTicks::ON 1017384490632                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.power_state.pwrStateResidencyTicks::CLK_GATED 2078282410036                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.rename.squashCycles     15342589                       # Number of cycles rename is squashing (Cycle)
board.processor.cores8.core.rename.idleCycles    651809641                       # Number of cycles rename is idle (Cycle)
board.processor.cores8.core.rename.blockCycles    391231925                       # Number of cycles rename is blocking (Cycle)
board.processor.cores8.core.rename.serializeStallCycles    133769417                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores8.core.rename.runCycles    223362334                       # Number of cycles rename is running (Cycle)
board.processor.cores8.core.rename.unblockCycles    231634643                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores8.core.rename.renamedInsts   1499809089                       # Number of instructions processed by rename (Count)
board.processor.cores8.core.rename.ROBFullEvents      7315591                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores8.core.rename.IQFullEvents     45730418                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores8.core.rename.LQFullEvents     21391774                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores8.core.rename.SQFullEvents    158667170                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores8.core.rename.fullRegistersEvents         1065                       # Number of times there has been no free registers (Count)
board.processor.cores8.core.rename.renamedOperands   1642551921                       # Number of destination operands rename has renamed (Count)
board.processor.cores8.core.rename.lookups   3747181145                       # Number of register rename lookups that rename has made (Count)
board.processor.cores8.core.rename.intLookups   2286845410                       # Number of integer rename lookups (Count)
board.processor.cores8.core.rename.fpLookups    112384774                       # Number of floating rename lookups (Count)
board.processor.cores8.core.rename.committedMaps   1234448315                       # Number of HB maps that are committed (Count)
board.processor.cores8.core.rename.undoneMaps    408103606                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores8.core.rename.serializing      1559592                       # count of serializing insts renamed (Count)
board.processor.cores8.core.rename.tempSerializing      1552975                       # count of temporary serializing insts renamed (Count)
board.processor.cores8.core.rename.skidInsts    162114181                       # count of insts added to the skid buffer (Count)
board.processor.cores8.core.rob.reads      2975762388                       # The number of ROB reads (Count)
board.processor.cores8.core.rob.writes     2947567024                       # The number of ROB writes (Count)
board.processor.cores8.core.thread_0.numInsts    559421860                       # Number of Instructions committed (Count)
board.processor.cores8.core.thread_0.numOps   1095688653                       # Number of Ops committed (Count)
board.processor.cores8.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores9.core.numCycles      2828970283                       # Number of cpu cycles simulated (Cycle)
board.processor.cores9.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores9.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores9.core.instsAdded     1347111931                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores9.core.nonSpecInstsAdded      4845823                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores9.core.instsIssued    1274278079                       # Number of instructions issued (Count)
board.processor.cores9.core.squashedInstsIssued      3262043                       # Number of squashed instructions issued (Count)
board.processor.cores9.core.squashedInstsExamined    307635868                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores9.core.squashedOperandsExamined    336111568                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores9.core.squashedNonSpecRemoved      1647731                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores9.core.numIssuedDist::samples   1578668086                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::mean     0.807186                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::stdev     1.719559                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::0   1198082017     75.89%     75.89% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::1     81219949      5.14%     81.04% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::2     73355238      4.65%     85.68% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::3     60500840      3.83%     89.52% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::4     64788212      4.10%     93.62% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::5     38344308      2.43%     96.05% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::6     32864336      2.08%     98.13% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::7     19320758      1.22%     99.35% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::8     10192428      0.65%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::total   1578668086                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntAlu     14800209     56.06%     56.06% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntMult            4      0.00%     56.06% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntDiv            0      0.00%     56.06% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatAdd            0      0.00%     56.06% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatCmp            0      0.00%     56.06% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatCvt           25      0.00%     56.06% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMult            0      0.00%     56.06% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMultAcc            0      0.00%     56.06% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatDiv            0      0.00%     56.06% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMisc            0      0.00%     56.06% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatSqrt            0      0.00%     56.06% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAdd         5431      0.02%     56.08% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAddAcc            0      0.00%     56.08% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAlu      3056537     11.58%     67.66% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdCmp          592      0.00%     67.66% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdCvt        45127      0.17%     67.84% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMisc       827097      3.13%     70.97% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMult            0      0.00%     70.97% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMultAcc            0      0.00%     70.97% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShift       198609      0.75%     71.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShiftAcc            0      0.00%     71.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdDiv            0      0.00%     71.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSqrt            0      0.00%     71.72% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatAdd         1244      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatAlu            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatCmp            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatCvt            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatDiv            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMisc            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMult           91      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMultAcc            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatSqrt            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceAdd            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceAlu            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceCmp            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAes            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAesMix            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha1Hash            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha1Hash2            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha256Hash            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha256Hash2            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShaSigma2            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShaSigma3            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdPredAlu            0      0.00%     71.73% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MemRead      2348925      8.90%     80.62% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MemWrite      2582531      9.78%     90.41% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMemRead      1996962      7.56%     97.97% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMemWrite       535746      2.03%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statIssuedInstType_0::No_OpClass      8885603      0.70%      0.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntAlu    953451931     74.82%     75.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntMult      2055895      0.16%     75.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntDiv       797156      0.06%     75.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatAdd       493268      0.04%     75.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatCvt        40799      0.00%     75.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMult            0      0.00%     75.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAdd       412659      0.03%     75.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAlu     15774793      1.24%     77.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdCmp        81164      0.01%     77.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdCvt      1453096      0.11%     77.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMisc      3145602      0.25%     77.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMult            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShift       643919      0.05%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatAdd       163137      0.01%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatCmp         6815      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatCvt       194210      0.02%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatDiv        13391      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMult        95348      0.01%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatSqrt          271      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAes            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MemRead    161855771     12.70%     90.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MemWrite    104803184      8.22%     98.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMemRead     11255108      0.88%     99.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMemWrite      8654959      0.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::total   1274278079                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.issueRate        0.450439                       # Inst issue rate ((Count/Cycle))
board.processor.cores9.core.fuBusy           26399130                       # FU busy when requested (Count)
board.processor.cores9.core.fuBusyRate       0.020717                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores9.core.intInstQueueReads   4053840752                       # Number of integer instruction queue reads (Count)
board.processor.cores9.core.intInstQueueWrites   1592937625                       # Number of integer instruction queue writes (Count)
board.processor.cores9.core.intInstQueueWakeupAccesses   1195853900                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores9.core.fpInstQueueReads    103044665                       # Number of floating instruction queue reads (Count)
board.processor.cores9.core.fpInstQueueWrites     67159565                       # Number of floating instruction queue writes (Count)
board.processor.cores9.core.fpInstQueueWakeupAccesses     46668205                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores9.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores9.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores9.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores9.core.intAluAccesses   1237021427                       # Number of integer alu accesses (Count)
board.processor.cores9.core.fpAluAccesses     54770179                       # Number of floating point alu accesses (Count)
board.processor.cores9.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores9.core.numInsts       1256066244                       # Number of executed instructions (Count)
board.processor.cores9.core.numLoadInsts    166589252                       # Number of load instructions executed (Count)
board.processor.cores9.core.numSquashedInsts     13539576                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores9.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores9.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores9.core.numRefs         276852773                       # Number of memory reference insts executed (Count)
board.processor.cores9.core.numBranches     131762052                       # Number of branches executed (Count)
board.processor.cores9.core.numStoreInsts    110263521                       # Number of stores executed (Count)
board.processor.cores9.core.numRate          0.444001                       # Inst execution rate ((Count/Cycle))
board.processor.cores9.core.timesIdled        8075123                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores9.core.idleCycles     1250302197                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores9.core.quiesceCycles   6467326571                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores9.core.committedInsts    521206008                       # Number of Instructions Simulated (Count)
board.processor.cores9.core.committedOps   1044321887                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores9.core.cpi              5.427739                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores9.core.totalCpi         5.427739                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores9.core.ipc              0.184239                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores9.core.totalIpc         0.184239                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores9.core.intRegfileReads   1864019699                       # Number of integer regfile reads (Count)
board.processor.cores9.core.intRegfileWrites    958422577                       # Number of integer regfile writes (Count)
board.processor.cores9.core.fpRegfileReads     67150689                       # Number of floating regfile reads (Count)
board.processor.cores9.core.fpRegfileWrites     37461462                       # Number of floating regfile writes (Count)
board.processor.cores9.core.ccRegfileReads    580551173                       # number of cc regfile reads (Count)
board.processor.cores9.core.ccRegfileWrites    352807441                       # number of cc regfile writes (Count)
board.processor.cores9.core.miscRegfileReads    538192144                       # number of misc regfile reads (Count)
board.processor.cores9.core.miscRegfileWrites       999328                       # number of misc regfile writes (Count)
board.processor.cores9.core.MemDepUnit__0.insertedLoads    180930504                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__0.insertedStores    122313024                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__0.conflictingLoads     18441674                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__0.conflictingStores     22854780                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.branchPred.lookups    174174016                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.condPredicted    110739465                       # Number of conditional branches predicted (Count)
board.processor.cores9.core.branchPred.condIncorrect     14942647                       # Number of conditional branches incorrect (Count)
board.processor.cores9.core.branchPred.BTBLookups    101090981                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.BTBHits     83287868                       # Number of BTB hits (Count)
board.processor.cores9.core.branchPred.BTBHitRatio     0.823890                       # BTB Hit Ratio (Ratio)
board.processor.cores9.core.branchPred.RASUsed     18328765                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores9.core.branchPred.RASIncorrect       664675                       # Number of incorrect RAS predictions. (Count)
board.processor.cores9.core.branchPred.indirectLookups      6458010                       # Number of indirect predictor lookups. (Count)
board.processor.cores9.core.branchPred.indirectHits      2011810                       # Number of indirect target hits. (Count)
board.processor.cores9.core.branchPred.indirectMisses      4446200                       # Number of indirect misses. (Count)
board.processor.cores9.core.branchPred.indirectMispredicted      1620703                       # Number of mispredicted indirect branches. (Count)
board.processor.cores9.core.commit.commitSquashedInsts    300742431                       # The number of squashed insts skipped by commit (Count)
board.processor.cores9.core.commit.commitNonSpecStalls      3198092                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores9.core.commit.branchMispredicts     12036482                       # The number of times a branch was mispredicted (Count)
board.processor.cores9.core.commit.numCommittedDist::samples   1529850444                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::mean     0.682630                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::stdev     1.799002                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::0   1248451753     81.61%     81.61% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::1     68681740      4.49%     86.10% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::2     45172402      2.95%     89.05% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::3     48823592      3.19%     92.24% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::4     37347469      2.44%     94.68% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::5     12663944      0.83%     95.51% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::6      8588230      0.56%     96.07% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::7      6384921      0.42%     96.49% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::8     53736393      3.51%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::total   1529850444                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.instsCommitted    521206008                       # Number of instructions committed (Count)
board.processor.cores9.core.commit.opsCommitted   1044321887                       # Number of ops (including micro ops) committed (Count)
board.processor.cores9.core.commit.memRefs    222859483                       # Number of memory references committed (Count)
board.processor.cores9.core.commit.loads    134219510                       # Number of loads committed (Count)
board.processor.cores9.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores9.core.commit.membars      1513999                       # Number of memory barriers committed (Count)
board.processor.cores9.core.commit.branches    115668916                       # Number of branches committed (Count)
board.processor.cores9.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores9.core.commit.floating     34221247                       # Number of committed floating point instructions. (Count)
board.processor.cores9.core.commit.integer   1002029953                       # Number of committed integer instructions. (Count)
board.processor.cores9.core.commit.functionCalls     13015328                       # Number of function calls committed. (Count)
board.processor.cores9.core.commit.committedInstType_0::No_OpClass       888223      0.09%      0.09% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntAlu    796281297     76.25%     76.33% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntMult      1999210      0.19%     76.53% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntDiv       737608      0.07%     76.60% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatAdd       333270      0.03%     76.63% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.63% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatCvt        38400      0.00%     76.63% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMult            0      0.00%     76.63% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.63% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.63% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.63% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.63% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAdd       368172      0.04%     76.67% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.67% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAlu     15415822      1.48%     78.14% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdCmp        74322      0.01%     78.15% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdCvt      1300158      0.12%     78.27% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMisc      3020251      0.29%     78.56% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMult            0      0.00%     78.56% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.56% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShift       595837      0.06%     78.62% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatAdd       144177      0.01%     78.63% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.63% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatCmp         6711      0.00%     78.64% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatCvt       166085      0.02%     78.65% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatDiv        10977      0.00%     78.65% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.65% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMult        81696      0.01%     78.66% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatSqrt          188      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAes            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MemRead    129793115     12.43%     91.09% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MemWrite     85978062      8.23%     99.32% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMemRead      4426395      0.42%     99.75% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMemWrite      2661911      0.25%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::total   1044321887                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.commitEligibleSamples     53736393                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores9.core.decode.idleCycles    553756986                       # Number of cycles decode is idle (Cycle)
board.processor.cores9.core.decode.blockedCycles    783061627                       # Number of cycles decode is blocked (Cycle)
board.processor.cores9.core.decode.runCycles    201127877                       # Number of cycles decode is running (Cycle)
board.processor.cores9.core.decode.unblockCycles     27793640                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores9.core.decode.squashCycles     12927956                       # Number of cycles decode is squashing (Cycle)
board.processor.cores9.core.decode.branchResolved     80268363                       # Number of times decode resolved a branch (Count)
board.processor.cores9.core.decode.branchMispred      5845791                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores9.core.decode.decodedInsts   1426138690                       # Number of instructions handled by decode (Count)
board.processor.cores9.core.decode.squashedInsts     29515467                       # Number of squashed instructions handled by decode (Count)
board.processor.cores9.core.fetch.icacheStallCycles    531388610                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores9.core.fetch.insts     780403824                       # Number of instructions fetch has processed (Count)
board.processor.cores9.core.fetch.branches    174174016                       # Number of branches that fetch encountered (Count)
board.processor.cores9.core.fetch.predictedBranches    103628443                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores9.core.fetch.cycles    944195750                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores9.core.fetch.squashCycles     37415694                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores9.core.fetch.tlbCycles     56746767                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores9.core.fetch.miscStallCycles      3738107                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores9.core.fetch.pendingTrapStallCycles     22411045                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores9.core.fetch.pendingQuiesceStallCycles       302431                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores9.core.fetch.icacheWaitRetryStallCycles      1177529                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores9.core.fetch.cacheLines    103347507                       # Number of cache lines fetched (Count)
board.processor.cores9.core.fetch.icacheSquashes      6778536                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores9.core.fetch.tlbSquashes       412841                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores9.core.fetch.nisnDist::samples   1578668086                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::mean     0.999416                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::stdev     2.451449                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::0   1318448419     83.52%     83.52% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::1     16848314      1.07%     84.58% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::2     13858387      0.88%     85.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::3     17133381      1.09%     86.55% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::4     30177949      1.91%     88.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::5     19434878      1.23%     89.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::6     12657303      0.80%     90.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::7     12924957      0.82%     91.31% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::8    137184498      8.69%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::total   1578668086                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.branchRate     0.061568                       # Number of branch fetches per cycle (Ratio)
board.processor.cores9.core.fetch.rate       0.275861                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores9.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores9.core.iew.squashCycles     12927956                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores9.core.iew.blockCycles    167531397                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores9.core.iew.unblockCycles     90159159                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores9.core.iew.dispatchedInsts   1351957754                       # Number of instructions dispatched to IQ (Count)
board.processor.cores9.core.iew.dispSquashedInsts      1303260                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores9.core.iew.dispLoadInsts    180930504                       # Number of dispatched load instructions (Count)
board.processor.cores9.core.iew.dispStoreInsts    122313024                       # Number of dispatched store instructions (Count)
board.processor.cores9.core.iew.dispNonSpecInsts      2291417                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores9.core.iew.iqFullEvents       940091                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores9.core.iew.lsqFullEvents     88702476                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores9.core.iew.memOrderViolationEvents       526811                       # Number of memory order violations (Count)
board.processor.cores9.core.iew.predictedTakenIncorrect      2638999                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores9.core.iew.predictedNotTakenIncorrect     10568700                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores9.core.iew.branchMispredicts     13207699                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores9.core.iew.instsToCommit   1251437844                       # Cumulative count of insts sent to commit (Count)
board.processor.cores9.core.iew.writebackCount   1242522105                       # Cumulative count of insts written-back (Count)
board.processor.cores9.core.iew.producerInst    856217149                       # Number of instructions producing a value (Count)
board.processor.cores9.core.iew.consumerInst   1438117152                       # Number of instructions consuming a value (Count)
board.processor.cores9.core.iew.wbRate       0.439214                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores9.core.iew.wbFanout     0.595374                       # Average fanout of values written-back ((Count/Count))
board.processor.cores9.core.lsq0.forwLoads     25911322                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores9.core.lsq0.squashedLoads     46710994                       # Number of loads squashed (Count)
board.processor.cores9.core.lsq0.ignoredResponses       143717                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores9.core.lsq0.memOrderViolation       526811                       # Number of memory ordering violations (Count)
board.processor.cores9.core.lsq0.squashedStores     33673051                       # Number of stores squashed (Count)
board.processor.cores9.core.lsq0.rescheduledLoads       112503                       # Number of loads that were rescheduled (Count)
board.processor.cores9.core.lsq0.blockedByCache       182687                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores9.core.lsq0.loadToUse::samples    134026155                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::mean    15.791577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::stdev    68.633229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::0-9    125260678     93.46%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::10-19      1482422      1.11%     94.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::20-29       837433      0.62%     95.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::30-39       122725      0.09%     95.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::40-49        83996      0.06%     95.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::50-59       125301      0.09%     95.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::60-69        49051      0.04%     95.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::70-79        23127      0.02%     95.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::80-89        25633      0.02%     95.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::90-99        53429      0.04%     95.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::100-109        36368      0.03%     95.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::110-119        36627      0.03%     95.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::120-129        42165      0.03%     95.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::130-139       117296      0.09%     95.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::140-149       613809      0.46%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::150-159       233669      0.17%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::160-169       178910      0.13%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::170-179        95140      0.07%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::180-189       219958      0.16%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::190-199       143818      0.11%     96.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::200-209       123846      0.09%     96.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::210-219       137510      0.10%     97.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::220-229       683152      0.51%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::230-239       567503      0.42%     97.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::240-249       356441      0.27%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::250-259       228441      0.17%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::260-269       172035      0.13%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::270-279       143949      0.11%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::280-289       129978      0.10%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::290-299       119600      0.09%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::overflows      1582145      1.18%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::max_value        12606                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::total    134026155                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.mmu.dtb.rdAccesses    170014309                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrAccesses    111502742                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.dtb.rdMisses      3409837                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrMisses      1294272                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrAccesses    108190824                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrMisses      3481051                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27397707488380                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.power_state.numTransitions        14949                       # Number of power state transitions (Count)
board.processor.cores9.core.power_state.ticksClkGated::samples         7475                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::mean 288109765.734716                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::stdev 302936699.884749                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::1000-5e+10         7475    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::min_value        97236                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::max_value    999232434                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::total         7475                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.pwrStateResidencyTicks::ON 942046401468                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.power_state.pwrStateResidencyTicks::CLK_GATED 2153620498867                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.rename.squashCycles     12927956                       # Number of cycles rename is squashing (Cycle)
board.processor.cores9.core.rename.idleCycles    570907117                       # Number of cycles rename is idle (Cycle)
board.processor.cores9.core.rename.blockCycles    377789897                       # Number of cycles rename is blocking (Cycle)
board.processor.cores9.core.rename.serializeStallCycles    139931248                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores9.core.rename.runCycles    209905557                       # Number of cycles rename is running (Cycle)
board.processor.cores9.core.rename.unblockCycles    267206311                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores9.core.rename.renamedInsts   1392291622                       # Number of instructions processed by rename (Count)
board.processor.cores9.core.rename.ROBFullEvents      6634411                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores9.core.rename.IQFullEvents     35628584                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores9.core.rename.LQFullEvents     19793870                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores9.core.rename.SQFullEvents    206548549                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores9.core.rename.fullRegistersEvents          624                       # Number of times there has been no free registers (Count)
board.processor.cores9.core.rename.renamedOperands   1502909376                       # Number of destination operands rename has renamed (Count)
board.processor.cores9.core.rename.lookups   3459939151                       # Number of register rename lookups that rename has made (Count)
board.processor.cores9.core.rename.intLookups   2107740107                       # Number of integer rename lookups (Count)
board.processor.cores9.core.rename.fpLookups     72281287                       # Number of floating rename lookups (Count)
board.processor.cores9.core.rename.committedMaps   1152467282                       # Number of HB maps that are committed (Count)
board.processor.cores9.core.rename.undoneMaps    350442094                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores9.core.rename.serializing      1646005                       # count of serializing insts renamed (Count)
board.processor.cores9.core.rename.tempSerializing      1633292                       # count of temporary serializing insts renamed (Count)
board.processor.cores9.core.rename.skidInsts    141980806                       # count of insts added to the skid buffer (Count)
board.processor.cores9.core.rob.reads      2816651735                       # The number of ROB reads (Count)
board.processor.cores9.core.rob.writes     2739221525                       # The number of ROB writes (Count)
board.processor.cores9.core.thread_0.numInsts    521206008                       # Number of Instructions committed (Count)
board.processor.cores9.core.thread_0.numOps   1044321887                       # Number of Ops committed (Count)
board.processor.cores9.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
