Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(265): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 265
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at DE0_CV_QSYS_sdram_test_component.v(234): extended using "x" or "z" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v Line: 234
Warning (10273): Verilog HDL warning at DE0_CV_QSYS_sdram_test_component.v(235): extended using "x" or "z" File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v Line: 235
Warning (10037): Verilog HDL or VHDL warning at DE0_CV_QSYS_nios2_qsys.v(2120): conditional expression evaluates to a constant File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 2120
Warning (10037): Verilog HDL or VHDL warning at DE0_CV_QSYS_nios2_qsys.v(2122): conditional expression evaluates to a constant File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 2122
Warning (10037): Verilog HDL or VHDL warning at DE0_CV_QSYS_nios2_qsys.v(2278): conditional expression evaluates to a constant File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 2278
Warning (10037): Verilog HDL or VHDL warning at DE0_CV_QSYS_nios2_qsys.v(3102): conditional expression evaluates to a constant File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 3102
Warning (10037): Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(316): conditional expression evaluates to a constant File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v Line: 316
Warning (10037): Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(326): conditional expression evaluates to a constant File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v Line: 326
Warning (10037): Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(336): conditional expression evaluates to a constant File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v Line: 336
Warning (10037): Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(680): conditional expression evaluates to a constant File: C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v Line: 680
