#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul 17 17:31:40 2025
# Process ID: 23632
# Current directory: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7124 E:\Experiment Files\CPU_desigin\LAB2\proj_miniRV_minisys\proj_pipeline\proj_pipeline.xpr
# Log file: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/vivado.log
# Journal file: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.xpr}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/if_stop.v}}] -no_script -reset -force -quiet
remove_files  {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/if_stop.v}}
file delete -force {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/if_stop.v}
update_compile_order -fileset sources_1
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Data_Hazard_Detection.v} w ]
add_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Data_Hazard_Detection.v}}
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Control_Hazard_Detection.v} w ]
add_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Control_Hazard_Detection.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name cpu_clk -dir {e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {cpu_clk} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {203.457} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_ips cpu_clk]
generate_target {instantiation_template} [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}]
catch { config_ip_cache -export [get_ips -all cpu_clk] }
export_ip_user_files -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}]
launch_runs -jobs 12 cpu_clk_synth_1
export_simulation -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}] -directory {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files} -ipstatic_source_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sim_1/new/cpuclk_sim.v} w ]
add_files -fileset sim_1 {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sim_1/new/cpuclk_sim.v}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cpuclk_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}] -no_script -reset -force -quiet
remove_files  -fileset cpu_clk {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}
file delete -force {e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk}
remove_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name cpu_clk -dir {e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {cpu_clk} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {203.457} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_ips cpu_clk]
generate_target {instantiation_template} [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}]
generate_target all [get_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}]
catch { config_ip_cache -export [get_ips -all cpu_clk] }
export_ip_user_files -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}]
export_simulation -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}] -directory {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files} -ipstatic_source_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
export_ip_user_files -of_objects  [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}] -no_script -reset -force -quiet
remove_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}
file delete -force {e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk}
remove_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name cpuclk -dir {e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {cpuclk} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {203.457} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_ips cpuclk]
generate_target {instantiation_template} [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci}}]
generate_target all [get_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci}}]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci}}]
export_simulation -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci}}] -directory {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files} -ipstatic_source_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
source cpuclk_sim.tcl
run 10 us
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name IROM -dir {e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip}
set_property -dict [list CONFIG.depth {16384} CONFIG.data_width {32} CONFIG.Component_Name {IROM} CONFIG.memory_type {rom} CONFIG.coefficient_file {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/program.coe}] [get_ips IROM]
generate_target {instantiation_template} [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci}}]
generate_target all [get_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci}}]
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci}}]
launch_runs -jobs 12 IROM_synth_1
export_simulation -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci}}] -directory {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files} -ipstatic_source_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DRAM -dir {e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip}
set_property -dict [list CONFIG.depth {16384} CONFIG.data_width {32} CONFIG.Component_Name {DRAM}] [get_ips DRAM]
generate_target {instantiation_template} [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci}}]
generate_target all [get_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci}}]
catch { config_ip_cache -export [get_ips -all DRAM] }
export_ip_user_files -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci}}]
launch_runs -jobs 12 DRAM_synth_1
export_simulation -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci}}] -directory {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files} -ipstatic_source_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
set_property -dict [list CONFIG.PRIM_SOURCE {Global_buffer}] [get_ips cpuclk]
generate_target all [get_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci}}]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci}}]
launch_runs -jobs 12 cpuclk_synth_1
export_simulation -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci}}] -directory {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files} -ipstatic_source_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property -dict [list CONFIG.coefficient_file {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/CPU.coe}] [get_ips IROM]
generate_target all [get_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci}}]
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci}}] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs -jobs 12 IROM_synth_1
export_simulation -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci}}] -directory {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files} -ipstatic_source_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
