Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3.1 (win64) Build 2035080 Fri Oct 20 14:20:01 MDT 2017
| Date         : Mon Dec 18 13:27:35 2017
| Host         : DESKTOP-P040SPN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            5 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+---------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal    |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+---------------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG | seg_data[4]_i_1_n_0 |                     |                1 |              1 |
|  clk_IBUF_BUFG | seg_data[4]_i_1_n_0 | seg_data[6]_i_1_n_0 |                1 |              6 |
|  clk_IBUF_BUFG |                     | clear               |                5 |             18 |
|  clk_IBUF_BUFG |                     |                     |               24 |             39 |
+----------------+---------------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 6      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


