<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: /home/developer/mtrain-firmware/external/STM32F7xx_HAL_Drivers/Inc/stm32f7xx_ll_usart.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">mTrain device firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f7xx__ll__usart_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f7xx_ll_usart.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__ll__usart_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F7xx_LL_USART_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F7xx_LL_USART_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx_8h.html">stm32f7xx.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#if defined (USART1) || defined (USART2) || defined (USART3) || defined (USART6) || defined (UART4) || defined (UART5) || defined (UART7) || defined (UART8)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;{</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  uint32_t BaudRate;                  </div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  uint32_t DataWidth;                 </div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  uint32_t StopBits;                  </div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  uint32_t Parity;                    </div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  uint32_t TransferDirection;         </div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  uint32_t HardwareFlowControl;       </div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  uint32_t OverSampling;              </div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;} LL_USART_InitTypeDef;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;{</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  uint32_t ClockOutput;               </div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  uint32_t ClockPolarity;             </div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  uint32_t ClockPhase;                </div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  uint32_t LastBitClockPulse;         </div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;} LL_USART_ClockInitTypeDef;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define LL_USART_ICR_PECF                       USART_ICR_PECF                </span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define LL_USART_ICR_FECF                       USART_ICR_FECF                </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define LL_USART_ICR_NCF                        USART_ICR_NCF                 </span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define LL_USART_ICR_ORECF                      USART_ICR_ORECF               </span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define LL_USART_ICR_IDLECF                     USART_ICR_IDLECF              </span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define LL_USART_ICR_TCCF                       USART_ICR_TCCF                </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#if defined(USART_TCBGT_SUPPORT)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define LL_USART_ICR_TCBGTCF                    USART_ICR_TCBGTCF             </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define LL_USART_ICR_LBDCF                      USART_ICR_LBDCF               </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define LL_USART_ICR_CTSCF                      USART_ICR_CTSCF               </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define LL_USART_ICR_RTOCF                      USART_ICR_RTOCF               </span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define LL_USART_ICR_EOBCF                      USART_ICR_EOBCF               </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define LL_USART_ICR_CMCF                       USART_ICR_CMCF                </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define LL_USART_ISR_PE                         USART_ISR_PE                  </span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define LL_USART_ISR_FE                         USART_ISR_FE                  </span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define LL_USART_ISR_NE                         USART_ISR_NE                  </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define LL_USART_ISR_ORE                        USART_ISR_ORE                 </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define LL_USART_ISR_IDLE                       USART_ISR_IDLE                </span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define LL_USART_ISR_RXNE                       USART_ISR_RXNE                </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define LL_USART_ISR_TC                         USART_ISR_TC                  </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define LL_USART_ISR_TXE                        USART_ISR_TXE                 </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define LL_USART_ISR_LBDF                       USART_ISR_LBDF                </span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define LL_USART_ISR_CTSIF                      USART_ISR_CTSIF               </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define LL_USART_ISR_CTS                        USART_ISR_CTS                 </span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define LL_USART_ISR_RTOF                       USART_ISR_RTOF                </span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define LL_USART_ISR_EOBF                       USART_ISR_EOBF                </span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define LL_USART_ISR_ABRE                       USART_ISR_ABRE                </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define LL_USART_ISR_ABRF                       USART_ISR_ABRF                </span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define LL_USART_ISR_BUSY                       USART_ISR_BUSY                </span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define LL_USART_ISR_CMF                        USART_ISR_CMF                 </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define LL_USART_ISR_SBKF                       USART_ISR_SBKF                </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define LL_USART_ISR_RWU                        USART_ISR_RWU                 </span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define LL_USART_ISR_TEACK                      USART_ISR_TEACK               </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#if defined(USART_TCBGT_SUPPORT)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define LL_USART_ISR_TCBGT                      USART_ISR_TCBGT               </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define LL_USART_CR1_IDLEIE                     USART_CR1_IDLEIE              </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define LL_USART_CR1_RXNEIE                     USART_CR1_RXNEIE              </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define LL_USART_CR1_TCIE                       USART_CR1_TCIE                </span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define LL_USART_CR1_TXEIE                      USART_CR1_TXEIE               </span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define LL_USART_CR1_PEIE                       USART_CR1_PEIE                </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define LL_USART_CR1_CMIE                       USART_CR1_CMIE                </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define LL_USART_CR1_RTOIE                      USART_CR1_RTOIE               </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define LL_USART_CR1_EOBIE                      USART_CR1_EOBIE               </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define LL_USART_CR2_LBDIE                      USART_CR2_LBDIE               </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define LL_USART_CR3_EIE                        USART_CR3_EIE                 </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define LL_USART_CR3_CTSIE                      USART_CR3_CTSIE               </span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#if defined(USART_TCBGT_SUPPORT)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define LL_USART_CR3_TCBGTIE                    USART_CR3_TCBGTIE             </span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define LL_USART_DIRECTION_NONE                 0x00000000U                        </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define LL_USART_DIRECTION_RX                   USART_CR1_RE                       </span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define LL_USART_DIRECTION_TX                   USART_CR1_TE                       </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define LL_USART_DIRECTION_TX_RX                (USART_CR1_TE |USART_CR1_RE)       </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define LL_USART_PARITY_NONE                    0x00000000U                          </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define LL_USART_PARITY_EVEN                    USART_CR1_PCE                        </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define LL_USART_PARITY_ODD                     (USART_CR1_PCE | USART_CR1_PS)       </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define LL_USART_WAKEUP_IDLELINE                0x00000000U           </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define LL_USART_WAKEUP_ADDRESSMARK             USART_CR1_WAKE        </span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define LL_USART_DATAWIDTH_7B                   USART_CR1_M1            </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define LL_USART_DATAWIDTH_8B                   0x00000000U             </span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define LL_USART_DATAWIDTH_9B                   USART_CR1_M0            </span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define LL_USART_OVERSAMPLING_16                0x00000000U            </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define LL_USART_OVERSAMPLING_8                 USART_CR1_OVER8        </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define LL_USART_CLOCK_DISABLE                  0x00000000U            </span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define LL_USART_CLOCK_ENABLE                   USART_CR2_CLKEN        </span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define LL_USART_LASTCLKPULSE_NO_OUTPUT         0x00000000U           </span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define LL_USART_LASTCLKPULSE_OUTPUT            USART_CR2_LBCL        </span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define LL_USART_PHASE_1EDGE                    0x00000000U           </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define LL_USART_PHASE_2EDGE                    USART_CR2_CPHA        </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define LL_USART_POLARITY_LOW                   0x00000000U           </span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define LL_USART_POLARITY_HIGH                  USART_CR2_CPOL        </span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define LL_USART_STOPBITS_0_5                   USART_CR2_STOP_0                           </span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define LL_USART_STOPBITS_1                     0x00000000U                                </span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define LL_USART_STOPBITS_1_5                   (USART_CR2_STOP_0 | USART_CR2_STOP_1)      </span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define LL_USART_STOPBITS_2                     USART_CR2_STOP_1                           </span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define LL_USART_TXRX_STANDARD                  0x00000000U           </span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define LL_USART_TXRX_SWAPPED                   (USART_CR2_SWAP)      </span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define LL_USART_RXPIN_LEVEL_STANDARD           0x00000000U           </span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define LL_USART_RXPIN_LEVEL_INVERTED           (USART_CR2_RXINV)     </span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define LL_USART_TXPIN_LEVEL_STANDARD           0x00000000U           </span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define LL_USART_TXPIN_LEVEL_INVERTED           (USART_CR2_TXINV)     </span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define LL_USART_BINARY_LOGIC_POSITIVE          0x00000000U           </span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define LL_USART_BINARY_LOGIC_NEGATIVE          USART_CR2_DATAINV     </span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define LL_USART_BITORDER_LSBFIRST              0x00000000U           </span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define LL_USART_BITORDER_MSBFIRST              USART_CR2_MSBFIRST    </span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define LL_USART_AUTOBAUD_DETECT_ON_STARTBIT    0x00000000U                                 </span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE USART_CR2_ABRMODE_0                         </span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME    USART_CR2_ABRMODE_1                         </span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define LL_USART_AUTOBAUD_DETECT_ON_55_FRAME    (USART_CR2_ABRMODE_1 | USART_CR2_ABRMODE_0) </span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define LL_USART_ADDRESS_DETECT_4B              0x00000000U           </span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define LL_USART_ADDRESS_DETECT_7B              USART_CR2_ADDM7       </span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define LL_USART_HWCONTROL_NONE                 0x00000000U                          </span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define LL_USART_HWCONTROL_RTS                  USART_CR3_RTSE                       </span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define LL_USART_HWCONTROL_CTS                  USART_CR3_CTSE                       </span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define LL_USART_HWCONTROL_RTS_CTS              (USART_CR3_RTSE | USART_CR3_CTSE)    </span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define LL_USART_IRDA_POWER_NORMAL              0x00000000U           </span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define LL_USART_IRDA_POWER_LOW                 USART_CR3_IRLP        </span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define LL_USART_LINBREAK_DETECT_10B            0x00000000U           </span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define LL_USART_LINBREAK_DETECT_11B            USART_CR2_LBDL        </span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define LL_USART_DE_POLARITY_HIGH               0x00000000U           </span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define LL_USART_DE_POLARITY_LOW                USART_CR3_DEP         </span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define LL_USART_DMA_REG_DATA_TRANSMIT          0x00000000U          </span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define LL_USART_DMA_REG_DATA_RECEIVE           0x00000001U          </span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define LL_USART_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define LL_USART_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define __LL_USART_DIV_SAMPLING8(__PERIPHCLK__, __BAUDRATE__) ((((__PERIPHCLK__)*2) + ((__BAUDRATE__)/2))/(__BAUDRATE__))</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define __LL_USART_DIV_SAMPLING16(__PERIPHCLK__, __BAUDRATE__) (((__PERIPHCLK__) + ((__BAUDRATE__)/2))/(__BAUDRATE__))</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_Enable(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;{</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;}</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_Disable(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;{</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;}</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabled(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;{</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>));</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;}</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableDirectionRx(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;{</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;}</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableDirectionRx(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;{</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>);</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;}</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableDirectionTx(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;{</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>);</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;}</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableDirectionTx(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;{</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>);</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;}</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetTransferDirection(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t TransferDirection)</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;{</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>, TransferDirection);</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;}</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetTransferDirection(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;{</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>));</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;}</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetParity(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t Parity)</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;{</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>, Parity);</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;}</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetParity(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;{</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>));</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;}</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetWakeUpMethod(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t Method)</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;{</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>, Method);</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;}</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetWakeUpMethod(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;{</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>));</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;}</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetDataWidth(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t DataWidth)</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;{</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>, DataWidth);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;}</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetDataWidth(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;{</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>));</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;}</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableMuteMode(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;{</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d">USART_CR1_MME</a>);</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;}</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableMuteMode(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;{</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d">USART_CR1_MME</a>);</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;}</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledMuteMode(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;{</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d">USART_CR1_MME</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d">USART_CR1_MME</a>));</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;}</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetOverSampling(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t OverSampling)</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;{</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>, OverSampling);</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;}</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetOverSampling(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;{</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>));</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;}</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetLastClkPulseOutput(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t LastBitClockPulse)</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;{</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>, LastBitClockPulse);</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;}</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetLastClkPulseOutput(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;{</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>));</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;}</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetClockPhase(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t ClockPhase)</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;{</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>, ClockPhase);</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;}</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetClockPhase(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;{</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>));</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;}</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetClockPolarity(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t ClockPolarity)</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;{</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>, ClockPolarity);</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;}</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetClockPolarity(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;{</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>));</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;}</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ConfigClock(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t Phase, uint32_t Polarity, uint32_t LBCPOutput)</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;{</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>, Phase | Polarity | LBCPOutput);</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;}</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableSCLKOutput(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;{</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>);</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;}</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableSCLKOutput(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;{</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>);</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;}</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledSCLKOutput(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;{</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>));</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;}</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetStopBitsLength(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t StopBits)</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;{</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>, StopBits);</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;}</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetStopBitsLength(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;{</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>));</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;}</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ConfigCharacter(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t DataWidth, uint32_t Parity,</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;                                              uint32_t StopBits)</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;{</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>, Parity | DataWidth);</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>, StopBits);</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;}</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetTXRXSwap(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t SwapConfig)</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;{</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad">USART_CR2_SWAP</a>, SwapConfig);</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;}</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetTXRXSwap(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;{</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad">USART_CR2_SWAP</a>));</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;}</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetRXPinLevel(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t PinInvMethod)</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;{</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5">USART_CR2_RXINV</a>, PinInvMethod);</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;}</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetRXPinLevel(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;{</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5">USART_CR2_RXINV</a>));</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;}</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetTXPinLevel(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t PinInvMethod)</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;{</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211">USART_CR2_TXINV</a>, PinInvMethod);</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;}</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetTXPinLevel(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;{</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211">USART_CR2_TXINV</a>));</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;}</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetBinaryDataLogic(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t DataLogic)</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;{</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe">USART_CR2_DATAINV</a>, DataLogic);</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;}</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetBinaryDataLogic(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;{</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe">USART_CR2_DATAINV</a>));</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;}</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetTransferBitOrder(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t BitOrder)</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;{</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812">USART_CR2_MSBFIRST</a>, BitOrder);</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;}</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetTransferBitOrder(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;{</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812">USART_CR2_MSBFIRST</a>));</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;}</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableAutoBaudRate(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;{</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a">USART_CR2_ABREN</a>);</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;}</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableAutoBaudRate(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;{</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a">USART_CR2_ABREN</a>);</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;}</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledAutoBaud(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;{</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a">USART_CR2_ABREN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a">USART_CR2_ABREN</a>));</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;}</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetAutoBaudRateMode(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t AutoBaudRateMode)</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;{</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be">USART_CR2_ABRMODE</a>, AutoBaudRateMode);</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;}</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetAutoBaudRateMode(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;{</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be">USART_CR2_ABRMODE</a>));</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;}</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableRxTimeout(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;{</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca">USART_CR2_RTOEN</a>);</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;}</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableRxTimeout(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;{</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca">USART_CR2_RTOEN</a>);</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;}</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledRxTimeout(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;{</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca">USART_CR2_RTOEN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca">USART_CR2_RTOEN</a>));</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;}</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ConfigNodeAddress(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t AddressLen, uint32_t NodeAddress)</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;{</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823">USART_CR2_ADDM7</a>,</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;             (uint32_t)(AddressLen | (NodeAddress &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga2d1320f17e2f61e21a867e538c737ac3">USART_CR2_ADD_Pos</a>)));</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;}</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetNodeAddress(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;{</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga2d1320f17e2f61e21a867e538c737ac3">USART_CR2_ADD_Pos</a>);</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;}</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetNodeAddressLen(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;{</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823">USART_CR2_ADDM7</a>));</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;}</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableRTSHWFlowCtrl(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;{</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>);</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;}</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableRTSHWFlowCtrl(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;{</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>);</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;}</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableCTSHWFlowCtrl(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;{</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>);</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;}</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableCTSHWFlowCtrl(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;{</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>);</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;}</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetHWFlowCtrl(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t HardwareFlowControl)</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;{</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>, HardwareFlowControl);</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;}</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetHWFlowCtrl(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;{</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>));</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;}</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableOneBitSamp(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;{</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>);</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;}</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableOneBitSamp(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;{</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>);</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;}</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledOneBitSamp(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;{</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>));</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;}</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableOverrunDetect(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;{</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a">USART_CR3_OVRDIS</a>);</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;}</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableOverrunDetect(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;{</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a">USART_CR3_OVRDIS</a>);</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;}</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledOverrunDetect(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;{</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a">USART_CR3_OVRDIS</a>) != <a class="code" href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a">USART_CR3_OVRDIS</a>);</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;}</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetBaudRate(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t PeriphClk, uint32_t OverSampling,</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;                                          uint32_t BaudRate)</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;{</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  uint32_t usartdiv = 0x0U;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;  uint32_t brrtemp = 0x0U;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  <span class="keywordflow">if</span> (OverSampling == LL_USART_OVERSAMPLING_8)</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;  {</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;    brrtemp = usartdiv &amp; 0xFFF0U;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;    brrtemp |= (uint16_t)((usartdiv &amp; (uint16_t)0x000FU) &gt;&gt; 1U);</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;    USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6ef06ba9d8dc2dc2a0855766369fa7c9">BRR</a> = brrtemp;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  }</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  {</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6ef06ba9d8dc2dc2a0855766369fa7c9">BRR</a> = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  }</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;}</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetBaudRate(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t PeriphClk, uint32_t OverSampling)</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;{</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;  uint32_t usartdiv = 0x0U;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;  uint32_t brrresult = 0x0U;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  usartdiv = USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6ef06ba9d8dc2dc2a0855766369fa7c9">BRR</a>;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  <span class="keywordflow">if</span> (OverSampling == LL_USART_OVERSAMPLING_8)</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  {</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    <span class="keywordflow">if</span> ((usartdiv &amp; 0xFFF7U) != 0U)</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;    {</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;      usartdiv = (uint16_t)((usartdiv &amp; 0xFFF0U) | ((usartdiv &amp; 0x0007U) &lt;&lt; 1U)) ;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;      brrresult = (PeriphClk * 2U) / usartdiv;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;    }</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  }</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;  {</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    <span class="keywordflow">if</span> ((usartdiv &amp; 0xFFFFU) != 0U)</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    {</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;      brrresult = PeriphClk / usartdiv;</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;    }</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;  }</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;  <span class="keywordflow">return</span> (brrresult);</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;}</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetRxTimeout(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t Timeout)</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;{</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a5732c379e1ce532552e80392db4eabf8">RTOR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e">USART_RTOR_RTO</a>, Timeout);</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;}</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetRxTimeout(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;{</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a5732c379e1ce532552e80392db4eabf8">RTOR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e">USART_RTOR_RTO</a>));</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;}</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetBlockLength(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t BlockLength)</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;{</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a5732c379e1ce532552e80392db4eabf8">RTOR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d">USART_RTOR_BLEN</a>, BlockLength &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#gadb201e32d29f6b998571d687448139e6">USART_RTOR_BLEN_Pos</a>);</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;}</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetBlockLength(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;{</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a5732c379e1ce532552e80392db4eabf8">RTOR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d">USART_RTOR_BLEN</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#gadb201e32d29f6b998571d687448139e6">USART_RTOR_BLEN_Pos</a>);</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;}</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableIrda(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;{</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>);</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;}</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableIrda(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;{</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>);</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;}</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledIrda(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;{</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>));</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;}</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetIrdaPowerMode(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t PowerMode)</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;{</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a>, PowerMode);</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;}</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetIrdaPowerMode(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;{</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a>));</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;}</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetIrdaPrescaler(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t PrescalerValue)</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;{</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#ae23acff49b4ff96fd29093e80fc7d72e">GTPR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>, PrescalerValue);</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;}</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetIrdaPrescaler(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;{</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#ae23acff49b4ff96fd29093e80fc7d72e">GTPR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>));</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;}</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableSmartcardNACK(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;{</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>);</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;}</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableSmartcardNACK(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;{</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>);</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;}</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcardNACK(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;{</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>));</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;}</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableSmartcard(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;{</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>);</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;}</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableSmartcard(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;{</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>);</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;}</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcard(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;{</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>));</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;}</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetSmartcardAutoRetryCount(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t AutoRetryCount)</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;{</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gac63401e737dd8c4ac061a67e092fbece">USART_CR3_SCARCNT</a>, AutoRetryCount &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga4008eaf6e81fd47fdde1570d040a9383">USART_CR3_SCARCNT_Pos</a>);</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;}</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetSmartcardAutoRetryCount(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;{</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gac63401e737dd8c4ac061a67e092fbece">USART_CR3_SCARCNT</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga4008eaf6e81fd47fdde1570d040a9383">USART_CR3_SCARCNT_Pos</a>);</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;}</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetSmartcardPrescaler(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t PrescalerValue)</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;{</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#ae23acff49b4ff96fd29093e80fc7d72e">GTPR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>, PrescalerValue);</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;}</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetSmartcardPrescaler(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;{</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#ae23acff49b4ff96fd29093e80fc7d72e">GTPR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>));</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;}</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetSmartcardGuardTime(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t GuardTime)</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;{</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#ae23acff49b4ff96fd29093e80fc7d72e">GTPR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</a>, GuardTime &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga219c2c6c797f288ff792f0b6c792070b">USART_GTPR_GT_Pos</a>);</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;}</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetSmartcardGuardTime(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;{</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#ae23acff49b4ff96fd29093e80fc7d72e">GTPR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga219c2c6c797f288ff792f0b6c792070b">USART_GTPR_GT_Pos</a>);</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;}</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableHalfDuplex(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;{</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>);</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;}</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableHalfDuplex(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;{</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>);</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;}</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledHalfDuplex(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;{</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>));</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;}</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetLINBrkDetectionLen(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t LINBDLength)</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;{</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a>, LINBDLength);</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;}</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetLINBrkDetectionLen(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;{</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a>));</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;}</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableLIN(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;{</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>);</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;}</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableLIN(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;{</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>);</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;}</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledLIN(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;{</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>));</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;}</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetDEDeassertionTime(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t Time)</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;{</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38">USART_CR1_DEDT</a>, Time &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9">USART_CR1_DEDT_Pos</a>);</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;}</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetDEDeassertionTime(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;{</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38">USART_CR1_DEDT</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9">USART_CR1_DEDT_Pos</a>);</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;}</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetDEAssertionTime(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t Time)</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;{</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28">USART_CR1_DEAT</a>, Time &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda">USART_CR1_DEAT_Pos</a>);</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;}</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetDEAssertionTime(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;{</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28">USART_CR1_DEAT</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda">USART_CR1_DEAT_Pos</a>);</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;}</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableDEMode(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;{</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441">USART_CR3_DEM</a>);</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;}</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableDEMode(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;{</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441">USART_CR3_DEM</a>);</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;}</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledDEMode(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;{</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441">USART_CR3_DEM</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441">USART_CR3_DEM</a>));</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;}</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_SetDESignalPolarity(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t Polarity)</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;{</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64">USART_CR3_DEP</a>, Polarity);</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;}</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;__STATIC_INLINE uint32_t LL_USART_GetDESignalPolarity(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;{</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64">USART_CR3_DEP</a>));</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;}</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ConfigAsyncMode(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;{</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;  <span class="comment">/* In Asynchronous mode, the following bits must be kept cleared:</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="comment">  - LINEN, CLKEN bits in the USART_CR2 register,</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment">  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>));</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>));</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;}</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ConfigSyncMode(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;{</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;  <span class="comment">/* In Synchronous mode, the following bits must be kept cleared:</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment">  - LINEN bit in the USART_CR2 register,</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment">  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>));</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>));</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;  <span class="comment">/* set the UART/USART in Synchronous mode */</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>);</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;}</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ConfigLINMode(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;{</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;  <span class="comment">/* In LIN mode, the following bits must be kept cleared:</span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="comment">  - STOP and CLKEN bits in the USART_CR2 register,</span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="comment">  - IREN, SCEN and HDSEL bits in the USART_CR3 register.*/</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>));</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>));</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;  <span class="comment">/* Set the UART/USART in LIN mode */</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>);</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;}</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ConfigHalfDuplexMode(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;{</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;  <span class="comment">/* In Half Duplex mode, the following bits must be kept cleared:</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="comment">  - LINEN and CLKEN bits in the USART_CR2 register,</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="comment">  - SCEN and IREN bits in the USART_CR3 register.*/</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>));</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>));</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;  <span class="comment">/* set the UART/USART in Half Duplex mode */</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>);</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;}</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ConfigSmartcardMode(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;{</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;  <span class="comment">/* In Smartcard mode, the following bits must be kept cleared:</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="comment">  - LINEN bit in the USART_CR2 register,</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment">  - IREN and HDSEL bits in the USART_CR3 register.*/</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>));</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>));</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;  <span class="comment">/* Configure Stop bits to 1.5 bits */</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;  <span class="comment">/* Synchronous mode is activated by default */</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>));</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;  <span class="comment">/* set the UART/USART in Smartcard mode */</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>);</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;}</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ConfigIrdaMode(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;{</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;  <span class="comment">/* In IRDA mode, the following bits must be kept cleared:</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="comment">  - LINEN, STOP and CLKEN bits in the USART_CR2 register,</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="comment">  - SCEN and HDSEL bits in the USART_CR3 register.*/</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>));</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>));</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;  <span class="comment">/* set the UART/USART in IRDA mode */</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>);</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;}</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ConfigMultiProcessMode(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;{</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;  <span class="comment">/* In Multi Processor mode, the following bits must be kept cleared:</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="comment">  - LINEN and CLKEN bits in the USART_CR2 register,</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment">  - IREN, SCEN and HDSEL bits in the USART_CR3 register.*/</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>));</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>));</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;}</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_PE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;{</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6">USART_ISR_PE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6">USART_ISR_PE</a>));</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;}</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;{</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b">USART_ISR_FE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b">USART_ISR_FE</a>));</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;}</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;{</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8">USART_ISR_NE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8">USART_ISR_NE</a>));</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;}</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;{</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542">USART_ISR_ORE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542">USART_ISR_ORE</a>));</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;}</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;{</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627">USART_ISR_IDLE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627">USART_ISR_IDLE</a>));</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;}</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;{</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03">USART_ISR_RXNE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03">USART_ISR_RXNE</a>));</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;}</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;{</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb">USART_ISR_TC</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb">USART_ISR_TC</a>));</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;}</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;{</div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab">USART_ISR_TXE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab">USART_ISR_TXE</a>));</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;}</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_LBD(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;{</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf00a820cca1d3bb31f9f4f602f070c44">USART_ISR_LBDF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaf00a820cca1d3bb31f9f4f602f070c44">USART_ISR_LBDF</a>));</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;}</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_nCTS(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;{</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1">USART_ISR_CTSIF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1">USART_ISR_CTSIF</a>));</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;}</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CTS(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;{</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c">USART_ISR_CTS</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c">USART_ISR_CTS</a>));</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;}</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RTO(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;{</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8">USART_ISR_RTOF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8">USART_ISR_RTOF</a>));</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;}</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_EOB(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;{</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga32ba49f7fad9ab499c6f2a1a1780c904">USART_ISR_EOBF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga32ba49f7fad9ab499c6f2a1a1780c904">USART_ISR_EOBF</a>));</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;}</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABRE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;{</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10">USART_ISR_ABRE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10">USART_ISR_ABRE</a>));</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;}</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABR(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;{</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2">USART_ISR_ABRF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2">USART_ISR_ABRF</a>));</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;}</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_BUSY(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;{</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc">USART_ISR_BUSY</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc">USART_ISR_BUSY</a>));</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;}</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CM(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;{</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9">USART_ISR_CMF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9">USART_ISR_CMF</a>));</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;}</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;</div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_SBK(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;{</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1">USART_ISR_SBKF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1">USART_ISR_SBKF</a>));</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;}</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RWU(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;{</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3">USART_ISR_RWU</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3">USART_ISR_RWU</a>));</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;}</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;{</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81">USART_ISR_TEACK</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81">USART_ISR_TEACK</a>));</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;}</div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">#if defined(USART_TCBGT_SUPPORT)</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="comment">/* Function available only on devices supporting Transmit Complete before Guard Time feature */</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TCBGT(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;{</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>, USART_ISR_TCBGT) == (USART_ISR_TCBGT));</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;}</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ClearFlag_PE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;{</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#ab6d6dd2af5463e9e3df458557e09f6cf">ICR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga404185136eb68f679e82e0187d66e411">USART_ICR_PECF</a>);</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;}</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ClearFlag_FE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;{</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#ab6d6dd2af5463e9e3df458557e09f6cf">ICR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga8400b4500c41800e5f18fc7291a64c9f">USART_ICR_FECF</a>);</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;}</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ClearFlag_NE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;{</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#ab6d6dd2af5463e9e3df458557e09f6cf">ICR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gad50b0d2460df1cbddd9576c2f4637312">USART_ICR_NCF</a>);</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;}</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ClearFlag_ORE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;{</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#ab6d6dd2af5463e9e3df458557e09f6cf">ICR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga375f76b0670ffeb5d2691592d9e7c422">USART_ICR_ORECF</a>);</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;}</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ClearFlag_IDLE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;{</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#ab6d6dd2af5463e9e3df458557e09f6cf">ICR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9d4d7675c0d36ce4347c3509d27c0760">USART_ICR_IDLECF</a>);</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;}</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ClearFlag_TC(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;{</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#ab6d6dd2af5463e9e3df458557e09f6cf">ICR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gacf92ea54425a962dde662b10b61d0250">USART_ICR_TCCF</a>);</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;}</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="preprocessor">#if defined(USART_TCBGT_SUPPORT)</span></div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="comment">/* Function available only on devices supporting Transmit Complete before Guard Time feature */</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ClearFlag_TCBGT(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;{</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#ab6d6dd2af5463e9e3df458557e09f6cf">ICR</a>, USART_ICR_TCBGTCF);</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;}</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ClearFlag_LBD(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;{</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#ab6d6dd2af5463e9e3df458557e09f6cf">ICR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaae7d1bc407d9e4168d7059043fe8e50f">USART_ICR_LBDCF</a>);</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;}</div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;</div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ClearFlag_nCTS(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;{</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#ab6d6dd2af5463e9e3df458557e09f6cf">ICR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f">USART_ICR_CTSCF</a>);</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;}</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ClearFlag_RTO(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;{</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#ab6d6dd2af5463e9e3df458557e09f6cf">ICR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3">USART_ICR_RTOCF</a>);</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;}</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ClearFlag_EOB(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;{</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#ab6d6dd2af5463e9e3df458557e09f6cf">ICR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga42bb71b7141c9fe56a06377a0071b616">USART_ICR_EOBCF</a>);</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;}</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_ClearFlag_CM(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;{</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#ab6d6dd2af5463e9e3df458557e09f6cf">ICR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5478360c2639166c4d645b64cbf371be">USART_ICR_CMCF</a>);</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;}</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableIT_IDLE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;{</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>);</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;}</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableIT_RXNE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;{</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>);</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;}</div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableIT_TC(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;{</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>);</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;}</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableIT_TXE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;{</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>);</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;}</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableIT_PE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;{</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>);</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;}</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableIT_CM(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;{</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa">USART_CR1_CMIE</a>);</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;}</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableIT_RTO(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;{</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d">USART_CR1_RTOIE</a>);</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;}</div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableIT_EOB(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;{</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3">USART_CR1_EOBIE</a>);</div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;}</div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableIT_LBD(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;{</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>);</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;}</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableIT_ERROR(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;{</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>);</div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;}</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableIT_CTS(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;{</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>);</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;}</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;</div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor">#if defined(USART_TCBGT_SUPPORT)</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="comment">/* Function available only on devices supporting Transmit Complete before Guard Time feature */</span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableIT_TCBGT(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;{</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, USART_CR3_TCBGTIE);</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;}</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableIT_IDLE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;{</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>);</div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;}</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableIT_RXNE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;{</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>);</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;}</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableIT_TC(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;{</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>);</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;}</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableIT_TXE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;{</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>);</div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;}</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableIT_PE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;{</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>);</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;}</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;</div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableIT_CM(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;{</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa">USART_CR1_CMIE</a>);</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;}</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableIT_RTO(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;{</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d">USART_CR1_RTOIE</a>);</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;}</div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableIT_EOB(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;{</div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3">USART_CR1_EOBIE</a>);</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;}</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableIT_LBD(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;{</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>);</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;}</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableIT_ERROR(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;{</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>);</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;}</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableIT_CTS(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;{</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>);</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;}</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor">#if defined(USART_TCBGT_SUPPORT)</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="comment">/* Function available only on devices supporting Transmit Complete before Guard Time feature */</span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableIT_TCBGT(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;{</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, USART_CR3_TCBGTIE);</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;}</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_IDLE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;{</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>));</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;}</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;{</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>));</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;}</div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TC(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;{</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>));</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;}</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;{</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>));</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;}</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_PE(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;{</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>));</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;}</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_CM(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;{</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa">USART_CR1_CMIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa">USART_CR1_CMIE</a>));</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;}</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RTO(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;{</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d">USART_CR1_RTOIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d">USART_CR1_RTOIE</a>));</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;}</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_EOB(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;{</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3">USART_CR1_EOBIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3">USART_CR1_EOBIE</a>));</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;}</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_LBD(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;{</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>));</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;}</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;{</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>));</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;}</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_CTS(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;{</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>));</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;}</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="preprocessor">#if defined(USART_TCBGT_SUPPORT)</span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="comment">/* Function available only on devices supporting Transmit Complete before Guard Time feature */</span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TCBGT(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;{</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, USART_CR3_TCBGTIE) == (USART_CR3_TCBGTIE));</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;}</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableDMAReq_RX(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;{</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>);</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;}</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableDMAReq_RX(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;{</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>);</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;}</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledDMAReq_RX(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;{</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>));</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;}</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableDMAReq_TX(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;{</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>);</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;}</div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableDMAReq_TX(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;{</div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>);</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;}</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledDMAReq_TX(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;{</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>));</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;}</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;</div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_EnableDMADeactOnRxErr(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;{</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753">USART_CR3_DDRE</a>);</div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;}</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_DisableDMADeactOnRxErr(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;{</div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753">USART_CR3_DDRE</a>);</div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;}</div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;__STATIC_INLINE uint32_t LL_USART_IsEnabledDMADeactOnRxErr(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;{</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753">USART_CR3_DDRE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753">USART_CR3_DDRE</a>));</div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;}</div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;</div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t Direction)</div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;{</div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;  uint32_t data_reg_addr = 0U;</div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;</div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;  <span class="keywordflow">if</span> (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;  {</div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;    <span class="comment">/* return address of TDR register */</span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;    data_reg_addr = (uint32_t) &amp;(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a315ab2fb3869668e7c5c12e8204efe10">TDR</a>);</div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;  }</div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;  {</div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;    <span class="comment">/* return address of RDR register */</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;    data_reg_addr = (uint32_t) &amp;(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a8d538b7390289142b70428c5b0af0a18">RDR</a>);</div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;  }</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;</div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;  <span class="keywordflow">return</span> data_reg_addr;</div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;}</div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;__STATIC_INLINE uint8_t LL_USART_ReceiveData8(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;{</div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;  <span class="keywordflow">return</span> (uint8_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a8d538b7390289142b70428c5b0af0a18">RDR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184">USART_RDR_RDR</a>));</div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;}</div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;</div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;__STATIC_INLINE uint16_t LL_USART_ReceiveData9(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;{</div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;  <span class="keywordflow">return</span> (uint16_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a8d538b7390289142b70428c5b0af0a18">RDR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184">USART_RDR_RDR</a>));</div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;}</div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;</div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_TransmitData8(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint8_t Value)</div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;{</div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;  USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a315ab2fb3869668e7c5c12e8204efe10">TDR</a> = Value;</div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;}</div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_TransmitData9(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint16_t Value)</div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;{</div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;  USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#a315ab2fb3869668e7c5c12e8204efe10">TDR</a> = Value &amp; 0x1FFU;</div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;}</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_RequestAutoBaudRate(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;{</div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#add7a9e13a3281f6bea133b3693ce68f8">RQR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gad261e1474dfb5329b5520e22790b026b">USART_RQR_ABRRQ</a>);</div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;}</div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;</div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_RequestBreakSending(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;{</div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#add7a9e13a3281f6bea133b3693ce68f8">RQR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1">USART_RQR_SBKRQ</a>);</div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;}</div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;</div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_RequestEnterMuteMode(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;{</div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#add7a9e13a3281f6bea133b3693ce68f8">RQR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a">USART_RQR_MMRQ</a>);</div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;}</div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;</div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_RequestRxDataFlush(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;{</div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#add7a9e13a3281f6bea133b3693ce68f8">RQR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7b148ee7c697bbcf836648063613612a">USART_RQR_RXFRQ</a>);</div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;}</div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;</div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_USART_RequestTxDataFlush(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;{</div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(USARTx-&gt;<a class="code" href="struct_u_s_a_r_t___type_def.html#add7a9e13a3281f6bea133b3693ce68f8">RQR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa40d2e52b5955b30c9399eb3dec769e8">USART_RQR_TXFRQ</a>);</div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;}</div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_USART_DeInit(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx);</div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_USART_Init(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, LL_USART_InitTypeDef *USART_InitStruct);</div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="keywordtype">void</span>        LL_USART_StructInit(LL_USART_InitTypeDef *USART_InitStruct);</div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_USART_ClockInit(<a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, LL_USART_ClockInitTypeDef *USART_ClockInitStruct);</div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="keywordtype">void</span>        LL_USART_ClockStructInit(LL_USART_ClockInitTypeDef *USART_ClockInitStruct);</div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;</div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USART1 || USART2 || USART3 || USART6 || UART4 || UART5 || UART7 || UART8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;</div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;}</div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;</div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F7xx_LL_USART_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;</div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___peripheral___registers___bits___definition_html_gae762a0bed3b7ecde26377eccd40d1e10"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10">USART_ISR_ABRE</a></div><div class="ttdeci">#define USART_ISR_ABRE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15171</div></div>
<div class="ttc" id="group___exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:204</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaec1e63e26cd15479d01a5f13991e1184"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184">USART_RDR_RDR</a></div><div class="ttdeci">#define USART_RDR_RDR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15229</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2000c42015289291da1c58fe27800d64"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64">USART_CR3_DEP</a></div><div class="ttdeci">#define USART_CR3_DEP</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15079</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga219c2c6c797f288ff792f0b6c792070b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga219c2c6c797f288ff792f0b6c792070b">USART_GTPR_GT_Pos</a></div><div class="ttdeci">#define USART_GTPR_GT_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15099</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a79ce09e9fbedb2d169b3a584ed003b02"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">USART_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1033</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaee6ee01c6e5325b378b2209ef20d0a61"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a></div><div class="ttdeci">#define USART_CR2_STOP_0</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14996</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga404185136eb68f679e82e0187d66e411"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga404185136eb68f679e82e0187d66e411">USART_ICR_PECF</a></div><div class="ttdeci">#define USART_ICR_PECF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15194</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7c5d6fcd84a4728cda578a0339b4cac2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a></div><div class="ttdeci">#define USART_CR3_RTSE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15058</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2d8588feb26d8b36054a060d6b691823"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823">USART_CR2_ADDM7</a></div><div class="ttdeci">#define USART_CR2_ADDM7</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14974</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga27405d413b6d355ccdb076d52fef6875"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a></div><div class="ttdeci">#define USART_CR1_PEIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14920</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga60f8fcf084f9a8514efafb617c70b074"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a></div><div class="ttdeci">#define USART_CR1_PCE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14926</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa17130690a1ca95b972429eb64d4254e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a></div><div class="ttdeci">#define USART_CR1_TCIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14914</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2b24d14f0e5d1c76c878b08aad44d02b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a></div><div class="ttdeci">#define USART_CR2_STOP_1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14997</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7f9bc41700717fd93548e0e95b6072ed"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a></div><div class="ttdeci">#define USART_CR2_LBDL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14977</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga362976ce813e58310399d113d2cf09cb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a></div><div class="ttdeci">#define USART_CR2_CPHA</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14986</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7b0a61926b32b1bbe136944c4133d2be"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be">USART_CR2_ABRMODE</a></div><div class="ttdeci">#define USART_CR2_ABRMODE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15021</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8f743bbd3df209bd1d434b17e08a78fe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe">USART_CR2_DATAINV</a></div><div class="ttdeci">#define USART_CR2_DATAINV</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15012</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga42a396cde02ffa0c4d3fd9817b6af853"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a></div><div class="ttdeci">#define USART_CR2_CLKEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14992</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga375f76b0670ffeb5d2691592d9e7c422"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga375f76b0670ffeb5d2691592d9e7c422">USART_ICR_ORECF</a></div><div class="ttdeci">#define USART_ICR_ORECF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15203</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9d4d7675c0d36ce4347c3509d27c0760"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9d4d7675c0d36ce4347c3509d27c0760">USART_ICR_IDLECF</a></div><div class="ttdeci">#define USART_ICR_IDLECF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15206</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac63401e737dd8c4ac061a67e092fbece"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac63401e737dd8c4ac061a67e092fbece">USART_CR3_SCARCNT</a></div><div class="ttdeci">#define USART_CR3_SCARCNT</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15082</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9fb259765d41183dc3c5fd36831358d1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1">USART_ISR_CTSIF</a></div><div class="ttdeci">#define USART_ISR_CTSIF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15159</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_ab6d6dd2af5463e9e3df458557e09f6cf"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#ab6d6dd2af5463e9e3df458557e09f6cf">USART_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1034</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5f6cdc5aefbbb5959a978588c1a6047e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e">USART_RTOR_RTO</a></div><div class="ttdeci">#define USART_RTOR_RTO</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15107</div></div>
<div class="ttc" id="group___exported__macro_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:200</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae527749fded038f642974711b1d53ba3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3">USART_CR1_EOBIE</a></div><div class="ttdeci">#define USART_CR1_EOBIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14964</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7b148ee7c697bbcf836648063613612a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7b148ee7c697bbcf836648063613612a">USART_RQR_RXFRQ</a></div><div class="ttdeci">#define USART_RQR_RXFRQ</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15124</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaac6e25c121fc78142f8866809bc98aaa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa">USART_CR1_CMIE</a></div><div class="ttdeci">#define USART_CR1_CMIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14939</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_aa7ede2de6204c3fc4bd9fb328801c99a"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">USART_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1027</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga33d63c7953788124179cd18a8890a91a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a">USART_CR3_OVRDIS</a></div><div class="ttdeci">#define USART_CR3_OVRDIS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15070</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga14f65309076ce671d0efac5265eb276d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d">USART_RTOR_BLEN</a></div><div class="ttdeci">#define USART_RTOR_BLEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15110</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga74aecf8406973a8fd5c02615d8a7b2d1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1">USART_ISR_SBKF</a></div><div class="ttdeci">#define USART_ISR_SBKF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15183</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga70422871d15f974b464365e7fe1877e9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a></div><div class="ttdeci">#define USART_CR1_TXEIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14917</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafbb4336ac93d94d4e78f9fb7b3a0dc68"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a></div><div class="ttdeci">#define USART_CR2_CPOL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14989</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac71129810fab0b46d91161a39e3f8d01"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a></div><div class="ttdeci">#define USART_CR3_HDSEL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15043</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa41e8667b30453a6b966aded9f5e8cbb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb">USART_ISR_TC</a></div><div class="ttdeci">#define USART_ISR_TC</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15150</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8a630d4a5e4ce10ad6fdb9da47126f4f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f">USART_ICR_CTSCF</a></div><div class="ttdeci">#define USART_ICR_CTSCF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15215</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafb7fb858e7f0dec99740570ecfb922cc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc">USART_ISR_BUSY</a></div><div class="ttdeci">#define USART_ISR_BUSY</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15177</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacf92ea54425a962dde662b10b61d0250"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacf92ea54425a962dde662b10b61d0250">USART_ICR_TCCF</a></div><div class="ttdeci">#define USART_ICR_TCCF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15209</div></div>
<div class="ttc" id="group___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:179</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf1433ae77d20ec6da645117cde536f81"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81">USART_ISR_TEACK</a></div><div class="ttdeci">#define USART_ISR_TEACK</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15189</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga42bb71b7141c9fe56a06377a0071b616"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga42bb71b7141c9fe56a06377a0071b616">USART_ICR_EOBCF</a></div><div class="ttdeci">#define USART_ICR_EOBCF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15221</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2aae0f4fb0a74822ce212ea7d9b8463a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a">USART_RQR_MMRQ</a></div><div class="ttdeci">#define USART_RQR_MMRQ</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15121</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gade7f090b04fd78b755b43357ecaa9622"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a></div><div class="ttdeci">#define USART_CR1_TE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14905</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad50b0d2460df1cbddd9576c2f4637312"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad50b0d2460df1cbddd9576c2f4637312">USART_ICR_NCF</a></div><div class="ttdeci">#define USART_ICR_NCF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15200</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga27cc4dfb6d5e817a69c80471b87deb4b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b">USART_ISR_FE</a></div><div class="ttdeci">#define USART_ISR_FE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15135</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga91118f867adfdb2e805beea86666de04"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a></div><div class="ttdeci">#define USART_CR1_RXNEIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14911</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga22af8d399f1adda62e31186f0309af80"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a></div><div class="ttdeci">#define USART_CR3_IRLP</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15040</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga32ba49f7fad9ab499c6f2a1a1780c904"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga32ba49f7fad9ab499c6f2a1a1780c904">USART_ISR_EOBF</a></div><div class="ttdeci">#define USART_ISR_EOBF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15168</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8400b4500c41800e5f18fc7291a64c9f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8400b4500c41800e5f18fc7291a64c9f">USART_ICR_FECF</a></div><div class="ttdeci">#define USART_ICR_FECF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15197</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaed6caeb0cb48f1a7b34090f31a92a8e2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a></div><div class="ttdeci">#define USART_CR1_OVER8</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14942</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadb201e32d29f6b998571d687448139e6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb201e32d29f6b998571d687448139e6">USART_RTOR_BLEN_Pos</a></div><div class="ttdeci">#define USART_RTOR_BLEN_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15108</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacee745b19e0a6073280d234fdc96e627"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627">USART_ISR_IDLE</a></div><div class="ttdeci">#define USART_ISR_IDLE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15144</div></div>
<div class="ttc" id="group___exported__macro_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:192</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a5732c379e1ce532552e80392db4eabf8"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a5732c379e1ce532552e80392db4eabf8">USART_TypeDef::RTOR</a></div><div class="ttdeci">__IO uint32_t RTOR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1031</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4aecba5721df1c1adb6d0264625accad"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad">USART_CR2_SWAP</a></div><div class="ttdeci">#define USART_CR2_SWAP</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15003</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5221d09eebd12445a20f221bf98066f8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a></div><div class="ttdeci">#define USART_CR1_IDLEIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14908</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf993e483318ebcecffd18649de766dc6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a></div><div class="ttdeci">#define USART_CR2_STOP</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14995</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3f3b70b2ee9ff0b59e952fd7ab04373c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a></div><div class="ttdeci">#define USART_CR3_NACK</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15046</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5478360c2639166c4d645b64cbf371be"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5478360c2639166c4d645b64cbf371be">USART_ICR_CMCF</a></div><div class="ttdeci">#define USART_ICR_CMCF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15224</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa40d2e52b5955b30c9399eb3dec769e8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa40d2e52b5955b30c9399eb3dec769e8">USART_RQR_TXFRQ</a></div><div class="ttdeci">#define USART_RQR_TXFRQ</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15127</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa10e69d231b67d698ab59db3d338baa6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6">USART_ISR_PE</a></div><div class="ttdeci">#define USART_ISR_PE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15132</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab89524eda63950f55bc47208a66b7dca"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca">USART_CR2_RTOEN</a></div><div class="ttdeci">#define USART_CR2_RTOEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15026</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7342ab16574cebf157aa885a79986812"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812">USART_CR2_MSBFIRST</a></div><div class="ttdeci">#define USART_CR2_MSBFIRST</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15015</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter. </div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1024</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaaa290a89959d43fecf43f89d66123a0a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a">USART_CR2_ABREN</a></div><div class="ttdeci">#define USART_CR2_ABREN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15018</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2d1320f17e2f61e21a867e538c737ac3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2d1320f17e2f61e21a867e538c737ac3">USART_CR2_ADD_Pos</a></div><div class="ttdeci">#define USART_CR2_ADD_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15027</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga39da7549976e5a5c91deff40e6044f03"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03">USART_ISR_RXNE</a></div><div class="ttdeci">#define USART_ISR_RXNE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15147</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga95f0288b9c6aaeca7cb6550a2e6833e2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a></div><div class="ttdeci">#define USART_CR1_M</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14932</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7640a539139354f68939dd6c4213eeda"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda">USART_CR1_DEAT_Pos</a></div><div class="ttdeci">#define USART_CR1_DEAT_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14951</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadc2ad93cdc6d8f138f455a2fb671a211"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211">USART_CR2_TXINV</a></div><div class="ttdeci">#define USART_CR2_TXINV</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15009</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab59be9f02a6e304a82da3e298c6a72ab"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab">USART_ISR_TXE</a></div><div class="ttdeci">#define USART_ISR_TXE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15153</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaae7d1bc407d9e4168d7059043fe8e50f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaae7d1bc407d9e4168d7059043fe8e50f">USART_ICR_LBDCF</a></div><div class="ttdeci">#define USART_ICR_LBDCF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15212</div></div>
<div class="ttc" id="stm32f7xx_8h_html"><div class="ttname"><a href="stm32f7xx_8h.html">stm32f7xx.h</a></div><div class="ttdoc">CMSIS STM32F7xx Device Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_ae23acff49b4ff96fd29093e80fc7d72e"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#ae23acff49b4ff96fd29093e80fc7d72e">USART_TypeDef::GTPR</a></div><div class="ttdeci">__IO uint32_t GTPR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1030</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0df19201dd47f3bd43954621c88ef4a3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3">USART_ISR_RWU</a></div><div class="ttdeci">#define USART_ISR_RWU</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15186</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5bb515d3814d448f84e2c98bf44f3993"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a></div><div class="ttdeci">#define USART_CR3_DMAT</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15055</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa0b423f0f4baf7d510ea70477e5c9203"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a></div><div class="ttdeci">#define USART_GTPR_PSC</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15098</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9a96fb1a7beab602cbc8cb0393593826"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a></div><div class="ttdeci">#define USART_CR3_ONEBIT</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15067</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2d1a36c6b492c425b4e5cc94d983ecf1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1">USART_RQR_SBKRQ</a></div><div class="ttdeci">#define USART_RQR_SBKRQ</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15118</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa02ef5d22553f028ea48e5d9f08192b4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a></div><div class="ttdeci">#define USART_CR2_LBDIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14980</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3d2a589246fecc7a05607c22ea7e7ee3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3">USART_ICR_RTOCF</a></div><div class="ttdeci">#define USART_ICR_RTOCF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15218</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga89131b07184422c83fda07ca20d4ce4c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c">USART_ISR_CTS</a></div><div class="ttdeci">#define USART_ISR_CTS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15162</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4ae32b0c22f90fa8295d2ed96c2fd54d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d">USART_CR1_MME</a></div><div class="ttdeci">#define USART_CR1_MME</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14936</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacd65f9fd10ee8e99db1118828deb0441"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441">USART_CR3_DEM</a></div><div class="ttdeci">#define USART_CR3_DEM</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15076</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a6ef06ba9d8dc2dc2a0855766369fa7c9"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a6ef06ba9d8dc2dc2a0855766369fa7c9">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1029</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4a62e93ae7864e89622bdd92508b615e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a></div><div class="ttdeci">#define USART_CR2_LBCL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14983</div></div>
<div class="ttc" id="group___exported__macro_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:196</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a315ab2fb3869668e7c5c12e8204efe10"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a315ab2fb3869668e7c5c12e8204efe10">USART_TypeDef::TDR</a></div><div class="ttdeci">__IO uint32_t TDR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1036</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9e5b4a08e3655bed8ec3022947cfc542"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542">USART_ISR_ORE</a></div><div class="ttdeci">#define USART_ISR_ORE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15141</div></div>
<div class="ttc" id="group___exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:194</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2e159d36ab2c93a2c1942df60e9eebbe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a></div><div class="ttdeci">#define USART_CR1_PS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14923</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8e927fad0bfa430f54007e158e01f43b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</a></div><div class="ttdeci">#define USART_GTPR_GT</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15101</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4008eaf6e81fd47fdde1570d040a9383"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4008eaf6e81fd47fdde1570d040a9383">USART_CR3_SCARCNT_Pos</a></div><div class="ttdeci">#define USART_CR3_SCARCNT_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15080</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafff10115e1adb07c00f42627cedf01e5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5">USART_CR2_RXINV</a></div><div class="ttdeci">#define USART_CR2_RXINV</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15006</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a8d538b7390289142b70428c5b0af0a18"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a8d538b7390289142b70428c5b0af0a18">USART_TypeDef::RDR</a></div><div class="ttdeci">__IO uint32_t RDR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1035</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_af2991da9a4e1539530cd6b7b327199cc"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1028</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a6d7dcd3972a162627bc3470cbf992ec4"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">USART_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1026</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad261e1474dfb5329b5520e22790b026b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad261e1474dfb5329b5520e22790b026b">USART_RQR_ABRRQ</a></div><div class="ttdeci">#define USART_RQR_ABRRQ</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15115</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga09f8a368294fb6a5c47de1193484f3b8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8">USART_ISR_RTOF</a></div><div class="ttdeci">#define USART_ISR_RTOF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15165</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga636d5ec2e9556949fc68d13ad45a1e90"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a></div><div class="ttdeci">#define USART_CR3_CTSIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15064</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad831dfc169fcf14b7284984dbecf322d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a></div><div class="ttdeci">#define USART_CR1_WAKE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14929</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gada0d5d407a22264de847bc1b40a17aeb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a></div><div class="ttdeci">#define USART_CR1_RE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14902</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga31c66373bfbae7724c836ac63b8411dd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a></div><div class="ttdeci">#define USART_CR3_IREN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15037</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa125f026b1ca2d76eab48b191baed265"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a></div><div class="ttdeci">#define USART_CR3_CTSE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15061</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafbbfac6c1ba908d265572184b02daed2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2">USART_ISR_ABRF</a></div><div class="ttdeci">#define USART_ISR_ABRF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15174</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3ee77fac25142271ad56d49685e518b3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a></div><div class="ttdeci">#define USART_CR2_ADD</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15029</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab2d95af966e08146e1172c4b828bda38"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38">USART_CR1_DEDT</a></div><div class="ttdeci">#define USART_CR1_DEDT</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14945</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_add7a9e13a3281f6bea133b3693ce68f8"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#add7a9e13a3281f6bea133b3693ce68f8">USART_TypeDef::RQR</a></div><div class="ttdeci">__IO uint32_t RQR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1032</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadf30bbaacca54d128b14fc80293a3fb9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9">USART_CR1_DEDT_Pos</a></div><div class="ttdeci">#define USART_CR1_DEDT_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14943</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf00a820cca1d3bb31f9f4f602f070c44"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf00a820cca1d3bb31f9f4f602f070c44">USART_ISR_LBDF</a></div><div class="ttdeci">#define USART_ISR_LBDF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15156</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2bb650676aaae4a5203f372d497d5947"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a></div><div class="ttdeci">#define USART_CR1_UE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14899</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaaed1a39c551b1641128f81893ff558d0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a></div><div class="ttdeci">#define USART_CR3_EIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15034</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9180b9249a26988f71d4bb2b0c3eec27"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a></div><div class="ttdeci">#define USART_CR3_SCEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15049</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae1f1b53b09336e82958755747853a753"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753">USART_CR3_DDRE</a></div><div class="ttdeci">#define USART_CR3_DDRE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15073</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6bdc2e80e4545996ecb5901915d13e28"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28">USART_CR1_DEAT</a></div><div class="ttdeci">#define USART_CR1_DEAT</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14953</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga09c7d19477a091689f50bd0ef5b6a3d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8">USART_ISR_NE</a></div><div class="ttdeci">#define USART_ISR_NE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15138</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gabfe55005a97f8ea7ca8e630e6c08912d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d">USART_CR1_RTOIE</a></div><div class="ttdeci">#define USART_CR1_RTOIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:14961</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8199e4dab14311318c87b77ef758c2f9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9">USART_ISR_CMF</a></div><div class="ttdeci">#define USART_ISR_CMF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15180</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac8931efa62c29d92f5c0ec5a05f907ef"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a></div><div class="ttdeci">#define USART_CR2_LINEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15000</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaff130f15493c765353ec2fd605667c5a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a></div><div class="ttdeci">#define USART_CR3_DMAR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:15052</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_397d9aeee4af8edecac90968d93b57df.html">external</a></li><li class="navelem"><a class="el" href="dir_d44dc8085d5faa6a792c35ee8daf1893.html">STM32F7xx_HAL_Drivers</a></li><li class="navelem"><a class="el" href="dir_ad8ec080499984a8e3c23a7affdafd94.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__ll__usart_8h.html">stm32f7xx_ll_usart.h</a></li>
    <li class="footer">Generated on Thu Jun 10 2021 20:18:01 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
