

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s'
================================================================
* Date:           Mon Oct 21 14:06:19 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.429 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1571|     1571|  7.855 us|  7.855 us|  1571|  1571|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     1569|     1569|        10|          8|          1|   196|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer12_out, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%br_ln24 = br void" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 15 'br' 'br_ln24' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %codeRepl, i8 %add_ln24, void %.split3" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.91ns)   --->   "%add_ln24 = add i8 %indvar_flatten, i8 1" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 17 'add' 'add_ln24' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.55ns)   --->   "%icmp_ln24 = icmp_eq  i8 %indvar_flatten, i8 196" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 18 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.split3, void %_ZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj2EEES6_8config12EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tE.exit" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 19 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 20 [1/1] (2.18ns)   --->   "%layer11_out_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'layer11_out_read' <Predicate = (!icmp_ln24)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %layer11_out_read" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %layer11_out_read, i32 16, i32 31" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'trunc_ln145_s' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 23 [9/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>, i32 %layer12_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_16, i16 %kernel_data_V_5_17, i16 %kernel_data_V_5_15, i16 %line_buffer_Array_5_0_0, i16 %line_buffer_Array_5_1_0, i16 %line_buffer_Array_5_0_1, i16 %line_buffer_Array_5_1_1, i32 %sX_5, i32 %sY_5, i32 %pY_5, i32 %pX_5" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 23 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [8/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>, i32 %layer12_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_16, i16 %kernel_data_V_5_17, i16 %kernel_data_V_5_15, i16 %line_buffer_Array_5_0_0, i16 %line_buffer_Array_5_1_0, i16 %line_buffer_Array_5_0_1, i16 %line_buffer_Array_5_1_1, i32 %sX_5, i32 %sY_5, i32 %pY_5, i32 %pX_5" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 24 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 25 [7/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>, i32 %layer12_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_16, i16 %kernel_data_V_5_17, i16 %kernel_data_V_5_15, i16 %line_buffer_Array_5_0_0, i16 %line_buffer_Array_5_1_0, i16 %line_buffer_Array_5_0_1, i16 %line_buffer_Array_5_1_1, i32 %sX_5, i32 %sY_5, i32 %pY_5, i32 %pX_5" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 25 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 26 [6/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>, i32 %layer12_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_16, i16 %kernel_data_V_5_17, i16 %kernel_data_V_5_15, i16 %line_buffer_Array_5_0_0, i16 %line_buffer_Array_5_1_0, i16 %line_buffer_Array_5_0_1, i16 %line_buffer_Array_5_1_1, i32 %sX_5, i32 %sY_5, i32 %pY_5, i32 %pX_5" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 26 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 27 [5/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>, i32 %layer12_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_16, i16 %kernel_data_V_5_17, i16 %kernel_data_V_5_15, i16 %line_buffer_Array_5_0_0, i16 %line_buffer_Array_5_1_0, i16 %line_buffer_Array_5_0_1, i16 %line_buffer_Array_5_1_1, i32 %sX_5, i32 %sY_5, i32 %pY_5, i32 %pX_5" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 27 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 28 [4/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>, i32 %layer12_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_16, i16 %kernel_data_V_5_17, i16 %kernel_data_V_5_15, i16 %line_buffer_Array_5_0_0, i16 %line_buffer_Array_5_1_0, i16 %line_buffer_Array_5_0_1, i16 %line_buffer_Array_5_1_1, i32 %sX_5, i32 %sY_5, i32 %pY_5, i32 %pX_5" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 28 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 29 [3/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>, i32 %layer12_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_16, i16 %kernel_data_V_5_17, i16 %kernel_data_V_5_15, i16 %line_buffer_Array_5_0_0, i16 %line_buffer_Array_5_1_0, i16 %line_buffer_Array_5_0_1, i16 %line_buffer_Array_5_1_1, i32 %sX_5, i32 %sY_5, i32 %pY_5, i32 %pX_5" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 29 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 30 [2/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>, i32 %layer12_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_16, i16 %kernel_data_V_5_17, i16 %kernel_data_V_5_15, i16 %line_buffer_Array_5_0_0, i16 %line_buffer_Array_5_1_0, i16 %line_buffer_Array_5_0_1, i16 %line_buffer_Array_5_1_1, i32 %sX_5, i32 %sY_5, i32 %pY_5, i32 %pX_5" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 30 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 31 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln144 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 33 'specpipeline' 'specpipeline_ln144' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 34 'specloopname' 'specloopname_ln144' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 35 [1/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>, i32 %layer12_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_16, i16 %kernel_data_V_5_17, i16 %kernel_data_V_5_15, i16 %line_buffer_Array_5_0_0, i16 %line_buffer_Array_5_1_0, i16 %line_buffer_Array_5_0_1, i16 %line_buffer_Array_5_1_1, i32 %sX_5, i32 %sY_5, i32 %pY_5, i32 %pX_5" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 35 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [firmware/nnet_utils/nnet_conv2d_stream.h:79]   --->   Operation 37 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', firmware/nnet_utils/nnet_conv2d_stream.h:24) with incoming values : ('add_ln24', firmware/nnet_utils/nnet_conv2d_stream.h:24) [34]  (1.59 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', firmware/nnet_utils/nnet_conv2d_stream.h:24) with incoming values : ('add_ln24', firmware/nnet_utils/nnet_conv2d_stream.h:24) [34]  (0 ns)
	'add' operation ('add_ln24', firmware/nnet_utils/nnet_conv2d_stream.h:24) [35]  (1.92 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	fifo read on port 'layer11_out' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [43]  (2.19 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
