
Command Line : 
-------------
map D:\2013\svn\ndup1000x_fpga\par\mainboard_top\smartxplorer_results\run2\mainboard_top.ngd -ol high -xe n -logic_opt on -t 2 -w -p xc7k70t-fbg676-2 -o mainboard_top_map.ncd D:\2013\svn\ndup1000x_fpga\par\mainboard_top\smartxplorer_results\run2\mainboard_top.pcf

Release 14.7 - Map P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "7k70tfbg676-2".
WARNING:LIT:701 - PAD symbol "mgt_rxp<7>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "mgt_rxp<7>" is not constrained (LOC) to a specific
   location.
Mapping design into LUTs...
Writing file mainboard_top_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 46 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c2140276) REAL time: 53 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:c2140276) REAL time: 54 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c2140276) REAL time: 54 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:df739825) REAL time: 1 mins 4 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:df739825) REAL time: 1 mins 4 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:df739825) REAL time: 1 mins 4 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:df739825) REAL time: 1 mins 4 secs 

Phase 8.8  Global Placement
.......................
....................
.............................................
..................................................................
Phase 8.8  Global Placement (Checksum:dece15c1) REAL time: 2 mins 10 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:dece15c1) REAL time: 2 mins 11 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:9d10f5a3) REAL time: 2 mins 46 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:9d10f5a3) REAL time: 2 mins 46 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:9d10f5a3) REAL time: 2 mins 46 secs 

Total REAL time to Placer completion: 2 mins 47 secs 
Total CPU  time to Placer completion: 2 mins 47 secs 
Running physical synthesis...
......
Physical synthesis completed.
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    2
Slice Logic Utilization:
  Number of Slice Registers:                13,122 out of  82,000   16%
    Number used as Flip Flops:              13,122
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     10,659 out of  41,000   25%
    Number used as logic:                    9,355 out of  41,000   22%
      Number using O6 output only:           6,489
      Number using O5 output only:             448
      Number using O5 and O6:                2,418
      Number used as ROM:                        0
    Number used as Memory:                     536 out of  13,400    4%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           536
        Number using O6 output only:           536
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    768
      Number with same-slice register load:    726
      Number with same-slice carry load:        42
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 5,207 out of  10,250   50%
  Number of LUT Flip Flop pairs used:       14,292
    Number with an unused Flip Flop:         3,570 out of  14,292   24%
    Number with an unused LUT:               3,633 out of  14,292   25%
    Number of fully used LUT-FF pairs:       7,089 out of  14,292   49%
    Number of unique control sets:           1,120
    Number of slice register sites lost
      to control set restrictions:           4,758 out of  82,000    5%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     300   11%
    Number of LOCed IOBs:                       34 out of      34  100%
    Number of bonded IPADs:                     18
      Number of LOCed IPADs:                     2 out of      18   11%
    Number of bonded OPADs:                     16

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 96 out of     135   71%
    Number using RAMB36E1 only:                 96
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 64 out of     270   23%
    Number using RAMB18E1 only:                 64
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     12 out of      32   37%
    Number used as BUFGs:                       12
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     300    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     100    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     300    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      96    0%
  Number of BUFRs:                               0 out of      24    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     240    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      8 out of       8  100%
    Number of LOCed GTXE2_CHANNELs:              8 out of       8  100%
  Number of GTXE2_COMMONs:                       2 out of       2  100%
  Number of IBUFDS_GTE2s:                        1 out of       4   25%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       6    0%
  Number of IN_FIFOs:                            0 out of      24    0%
  Number of MMCME2_ADVs:                         0 out of       6    0%
  Number of OUT_FIFOs:                           0 out of      24    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       6    0%
  Number of PHY_CONTROLs:                        0 out of       6    0%
  Number of PLLE2_ADVs:                          1 out of       6   16%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.45

Peak Memory Usage:  804 MB
Total REAL time to MAP completion:  3 mins 4 secs 
Total CPU time to MAP completion:   3 mins 3 secs 

Mapping completed.
See MAP report file "mainboard_top_map.mrp" for details.

Command Line : 
-------------
par D:\2013\svn\ndup1000x_fpga\par\mainboard_top\smartxplorer_results\run2\mainboard_top.ngd -ol high -xe n -w mainboard_top.ncd D:\2013\svn\ndup1000x_fpga\par\mainboard_top\smartxplorer_results\run2\mainboard_top.pcf

Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: D:\2013\svn\ndup1000x_fpga\par\mainboard_top\smartxplorer_results\run2\mainboard_top.pcf.
Loading device for application Rf_Device from file '7k70t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "mainboard_top" is an NCD, version 3.2, device xc7k70t, package fbg676, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.970 Volts. (default - Range: 0.970 to 1.030 Volts)


Device speed data version:  "PRODUCTION 1.10 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                13,122 out of  82,000   16%
    Number used as Flip Flops:              13,122
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     10,659 out of  41,000   25%
    Number used as logic:                    9,355 out of  41,000   22%
      Number using O6 output only:           6,489
      Number using O5 output only:             448
      Number using O5 and O6:                2,418
      Number used as ROM:                        0
    Number used as Memory:                     536 out of  13,400    4%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           536
        Number using O6 output only:           536
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    768
      Number with same-slice register load:    726
      Number with same-slice carry load:        42
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 5,207 out of  10,250   50%
  Number of LUT Flip Flop pairs used:       14,292
    Number with an unused Flip Flop:         3,570 out of  14,292   24%
    Number with an unused LUT:               3,633 out of  14,292   25%
    Number of fully used LUT-FF pairs:       7,089 out of  14,292   49%
    Number of slice register sites lost
      to control set restrictions:               0 out of  82,000    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     300   11%
    Number of LOCed IOBs:                       34 out of      34  100%
    Number of bonded IPADs:                     18
      Number of LOCed IPADs:                     2 out of      18   11%
    Number of bonded OPADs:                     16

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 96 out of     135   71%
    Number using RAMB36E1 only:                 96
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 64 out of     270   23%
    Number using RAMB18E1 only:                 64
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     12 out of      32   37%
    Number used as BUFGs:                       12
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     300    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     100    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     300    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      96    0%
  Number of BUFRs:                               0 out of      24    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     240    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      8 out of       8  100%
    Number of LOCed GTXE2_CHANNELs:              8 out of       8  100%
  Number of GTXE2_COMMONs:                       2 out of       2  100%
  Number of IBUFDS_GTE2s:                        1 out of       4   25%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       6    0%
  Number of IN_FIFOs:                            0 out of      24    0%
  Number of MMCME2_ADVs:                         0 out of       6    0%
  Number of OUT_FIFOs:                           0 out of      24    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       6    0%
  Number of PHY_CONTROLs:                        0 out of       6    0%
  Number of PLLE2_ADVs:                          1 out of       6   16%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 24 secs 
Finished initial Timing Analysis.  REAL time: 24 secs 

Starting Router


Phase  1  : 88518 unrouted;      REAL time: 26 secs 

Phase  2  : 61042 unrouted;      REAL time: 29 secs 

Phase  3  : 14600 unrouted;      REAL time: 1 mins 4 secs 

Phase  4  : 14618 unrouted; (Setup:294, Hold:185110, Component Switching Limit:0)     REAL time: 1 mins 13 secs 

Updating file: mainboard_top.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:285, Hold:172528, Component Switching Limit:0)     REAL time: 1 mins 36 secs 

Phase  6  : 0 unrouted; (Setup:209, Hold:172528, Component Switching Limit:0)     REAL time: 1 mins 39 secs 

Phase  7  : 0 unrouted; (Setup:209, Hold:172528, Component Switching Limit:0)     REAL time: 1 mins 39 secs 

Phase  8  : 0 unrouted; (Setup:209, Hold:172528, Component Switching Limit:0)     REAL time: 1 mins 39 secs 

Phase  9  : 0 unrouted; (Setup:62, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 48 secs 
Total REAL time to Router completion: 1 mins 48 secs 
Total CPU time to Router completion: 1 mins 53 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         clk_156m<0> |BUFGCTRL_X0Y26| No   |  381 |  0.350     |  1.540      |
+---------------------+--------------+------+------+------------+-------------+
|         clk_156m<3> |BUFGCTRL_X0Y29| No   |  391 |  0.319     |  1.533      |
+---------------------+--------------+------+------+------------+-------------+
|         clk_156m<5> |BUFGCTRL_X0Y28| No   |  374 |  0.260     |  1.450      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_200m | BUFGCTRL_X0Y3| No   | 2008 |  0.270     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|         clk_156m<6> |BUFGCTRL_X0Y27| No   |  382 |  0.275     |  1.462      |
+---------------------+--------------+------+------+------------+-------------+
|         clk_156m<4> |BUFGCTRL_X0Y31| No   |  388 |  0.263     |  1.450      |
+---------------------+--------------+------+------+------------+-------------+
|         clk_156m<7> |BUFGCTRL_X0Y30| No   |  368 |  0.277     |  1.465      |
+---------------------+--------------+------+------+------------+-------------+
|         clk_156m<2> |BUFGCTRL_X0Y24| No   |  395 |  0.346     |  1.540      |
+---------------------+--------------+------+------+------------+-------------+
|         clk_156m<1> |BUFGCTRL_X0Y25| No   |  387 |  0.327     |  1.532      |
+---------------------+--------------+------+------+------------+-------------+
|u0_aurora_8b10b_gtx1 |              |      |      |            |             |
|   _exdes/init_clk_i | BUFGCTRL_X0Y1| No   |  111 |  0.194     |  1.386      |
+---------------------+--------------+------+------+------------+-------------+
|         clk27m_bufg | BUFGCTRL_X0Y0| No   |    9 |  0.273     |  1.550      |
+---------------------+--------------+------+------+------------+-------------+
|u0_pll_27m/clkfbout_ |              |      |      |            |             |
|                 buf | BUFGCTRL_X0Y2| No   |    1 |  0.000     |  1.550      |
+---------------------+--------------+------+------+------------+-------------+
|gt0_gtrefclk0_common |              |      |      |            |             |
|                     |         Local|      |   10 |  0.000     |  0.001      |
+---------------------+--------------+------+------+------------+-------------+
|   gt0_qpllclk_quad2 |         Local|      |    4 |  0.000     |  0.000      |
+---------------------+--------------+------+------+------------+-------------+
|gt0_qpllrefclk_quad2 |              |      |      |            |             |
|                     |         Local|      |    4 |  0.000     |  0.000      |
+---------------------+--------------+------+------+------------+-------------+
|   gt1_qpllclk_quad2 |         Local|      |    4 |  0.000     |  0.000      |
+---------------------+--------------+------+------+------------+-------------+
|gt1_qpllrefclk_quad2 |              |      |      |            |             |
|                     |         Local|      |    4 |  0.000     |  0.000      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 62 (Setup: 62, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_u0_pll_27m_clkout1 = PERIOD TIMEGRP "u | SETUP       |    -0.034ns|     3.120ns|       3|          62
  0_pll_27m_clkout1" TS_clk_27m / 12        | HOLD        |     0.000ns|            |       0|           0
    HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_OUT_CLK_GTX4 = PERIOD TIMEGRP "TX_O | SETUP       |     0.013ns|     6.387ns|       0|           0
  UT_CLK_GTX4" 156.25 MHz HIGH 50%          | HOLD        |     0.007ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_TX_OUT_CLK_GTX7 = PERIOD TIMEGRP "TX_O | SETUP       |     0.021ns|     6.379ns|       0|           0
  UT_CLK_GTX7" 156.25 MHz HIGH 50%          | HOLD        |     0.000ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_TX_OUT_CLK_GTX8 = PERIOD TIMEGRP "TX_O | SETUP       |     0.087ns|     6.313ns|       0|           0
  UT_CLK_GTX8" 156.25 MHz HIGH 50%          | HOLD        |     0.008ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_TX_OUT_CLK_GTX3 = PERIOD TIMEGRP "TX_O | SETUP       |     0.441ns|     5.959ns|       0|           0
  UT_CLK_GTX3" 156.25 MHz HIGH 50%          | HOLD        |     0.010ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_TX_OUT_CLK_GTX5 = PERIOD TIMEGRP "TX_O | SETUP       |     0.446ns|     5.954ns|       0|           0
  UT_CLK_GTX5" 156.25 MHz HIGH 50%          | HOLD        |     0.000ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_TX_OUT_CLK_GTX6 = PERIOD TIMEGRP "TX_O | SETUP       |     0.585ns|     5.815ns|       0|           0
  UT_CLK_GTX6" 156.25 MHz HIGH 50%          | HOLD        |     0.000ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_TX_OUT_CLK_GTX2 = PERIOD TIMEGRP "TX_O | SETUP       |     0.713ns|     5.687ns|       0|           0
  UT_CLK_GTX2" 156.25 MHz HIGH 50%          | HOLD        |     0.003ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_TX_OUT_CLK_GTX1 = PERIOD TIMEGRP "TX_O | SETUP       |     0.738ns|     5.662ns|       0|           0
  UT_CLK_GTX1" 156.25 MHz HIGH 50%          | HOLD        |     0.006ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_27m = PERIOD TIMEGRP "clk_27m" 37. | SETUP       |    34.603ns|     2.434ns|       0|           0
  037 ns HIGH 50%                           | HOLD        |     0.121ns|            |       0|           0
                                            | MINLOWPULSE |    27.036ns|    10.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_u0_pll_27m_clkout0 = PERIOD TIMEGRP "u | SETUP       |     4.638ns|     3.386ns|       0|           0
  0_pll_27m_clkout0" TS_clk_27m /         4 | HOLD        |     0.086ns|            |       0|           0
  .61538462 HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTXQ0_LEFT_I = PERIOD TIMEGRP "GT_REFC | MINPERIOD   |     6.462ns|     1.538ns|       0|           0
  LK" 125 MHz HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk_27m
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_27m                     |     37.037ns|     10.000ns|     37.440ns|            0|            3|         1508|        60772|
| TS_u0_pll_27m_clkout0         |      8.025ns|      3.386ns|          N/A|            0|            0|        12546|            0|
| TS_u0_pll_27m_clkout1         |      3.086ns|      3.120ns|          N/A|            3|            0|        48226|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 52 secs 
Total CPU time to PAR completion: 1 mins 57 secs 

Peak Memory Usage:  937 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 3 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 0

Writing design to file mainboard_top.ncd



PAR done!

Command Line : 
-------------
trce D:\2013\svn\ndup1000x_fpga\par\mainboard_top\smartxplorer_results\run2\mainboard_top.ngd D:\2013\svn\ndup1000x_fpga\par\mainboard_top\smartxplorer_results\run2\mainboard_top.pcf -xml D:\2013\svn\ndup1000x_fpga\par\mainboard_top\smartxplorer_results\run2\mainboard_top.twx -v 3 -s 2 -n 3 -fastpaths -o D:\2013\svn\ndup1000x_fpga\par\mainboard_top\smartxplorer_results\run2\mainboard_top.twr

Release 14.7 - Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '7k70t.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
   "mainboard_top" is an NCD, version 3.2, device xc7k70t, package fbg676, speed
-2
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe
D:\2013\svn\ndup1000x_fpga\par\mainboard_top\smartxplorer_results\run2\mainboard
_top.ncd
D:\2013\svn\ndup1000x_fpga\par\mainboard_top\smartxplorer_results\run2\mainboard
_top.pcf
-xml
D:\2013\svn\ndup1000x_fpga\par\mainboard_top\smartxplorer_results\run2\mainboard
_top.twx
-v 3 -s 2 -n 3 -fastpaths -o
D:\2013\svn\ndup1000x_fpga\par\mainboard_top\smartxplorer_results\run2\mainboard
_top.twr


Design file:              mainboard_top.ncd
Physical constraint file: mainboard_top.pcf
Device,speed:             xc7k70t,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 3  Score: 62 (Setup/Max: 62, Hold: 0)

Constraints cover 155742 paths, 0 nets, and 63434 connections

Design statistics:
   Minimum period:  10.000ns (Maximum frequency: 100.000MHz)


Analysis completed Thu Dec 24 15:55:34 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 27 secs 
