--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/a/d/adhikara/Documents/6.111things/6.111 project/bobateam/sound_module/sound_module.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.625(F)|    1.174(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button0       |    0.093(R)|    0.179(R)|clock_27mhz_IBUFG |   0.000|
button1       |   -0.043(R)|    0.315(R)|clock_27mhz_IBUFG |   0.000|
button2       |    0.034(R)|    0.238(R)|clock_27mhz_IBUFG |   0.000|
button3       |   -0.597(R)|    0.869(R)|clock_27mhz_IBUFG |   0.000|
button_down   |    0.038(R)|    0.234(R)|clock_27mhz_IBUFG |   0.000|
button_enter  |    0.213(R)|    0.059(R)|clock_27mhz_IBUFG |   0.000|
button_left   |   -0.138(R)|    0.410(R)|clock_27mhz_IBUFG |   0.000|
button_right  |    0.067(R)|    0.205(R)|clock_27mhz_IBUFG |   0.000|
button_up     |    0.111(R)|    0.161(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0> |    1.186(R)|    1.609(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1> |    2.225(R)|    0.992(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2> |    1.698(R)|    0.896(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3> |    1.349(R)|    0.909(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4> |    2.022(R)|    0.960(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5> |    1.438(R)|    0.820(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6> |    2.611(R)|    0.392(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7> |    2.737(R)|    0.738(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8> |   -1.328(R)|    1.600(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9> |   -0.548(R)|    0.820(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>|   -1.102(R)|    1.374(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>|   -1.113(R)|    1.385(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>|   -1.098(R)|    1.370(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>|   -1.002(R)|    1.274(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>|   -1.299(R)|    1.571(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>|   -0.279(R)|    0.551(R)|clock_27mhz_IBUFG |   0.000|
flash_sts     |    2.131(R)|   -0.100(R)|clock_27mhz_IBUFG |   0.000|
switch<2>     |    1.351(R)|    0.300(R)|clock_27mhz_IBUFG |   0.000|
switch<3>     |    7.023(R)|   -0.290(R)|clock_27mhz_IBUFG |   0.000|
switch<4>     |    6.658(R)|   -1.360(R)|clock_27mhz_IBUFG |   0.000|
switch<5>     |    6.482(R)|    0.476(R)|clock_27mhz_IBUFG |   0.000|
switch<6>     |    6.171(R)|   -1.078(R)|clock_27mhz_IBUFG |   0.000|
switch<7>     |    3.876(R)|   -1.328(R)|clock_27mhz_IBUFG |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.628(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.634(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   19.299(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.089(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.594(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   15.567(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   14.871(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   14.842(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   14.800(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   16.501(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   15.018(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   15.685(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   14.004(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_clock  |   18.469(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<0>|   13.499(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<1>|   13.704(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<2>|   13.791(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<3>|   13.256(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<4>|   14.005(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<5>|   14.170(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<6>|   15.740(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<7>|   13.305(R)|clock_27mhz_IBUFG |   0.000|
audio_reset_b    |   12.651(R)|clock_27mhz_IBUFG |   0.000|
disp_ce_b        |    9.590(R)|clock_27mhz_IBUFG |   0.000|
disp_clock       |   11.313(R)|clock_27mhz_IBUFG |   0.000|
disp_data_out    |   11.463(R)|clock_27mhz_IBUFG |   0.000|
disp_reset_b     |    9.537(R)|clock_27mhz_IBUFG |   0.000|
disp_rs          |    9.681(R)|clock_27mhz_IBUFG |   0.000|
flash_address<1> |   11.773(R)|clock_27mhz_IBUFG |   0.000|
flash_address<2> |   10.435(R)|clock_27mhz_IBUFG |   0.000|
flash_address<3> |   10.212(R)|clock_27mhz_IBUFG |   0.000|
flash_address<4> |    9.830(R)|clock_27mhz_IBUFG |   0.000|
flash_address<5> |   10.824(R)|clock_27mhz_IBUFG |   0.000|
flash_address<6> |   10.525(R)|clock_27mhz_IBUFG |   0.000|
flash_address<7> |   10.498(R)|clock_27mhz_IBUFG |   0.000|
flash_address<8> |   10.260(R)|clock_27mhz_IBUFG |   0.000|
flash_address<9> |   10.662(R)|clock_27mhz_IBUFG |   0.000|
flash_address<10>|   10.512(R)|clock_27mhz_IBUFG |   0.000|
flash_address<11>|   11.094(R)|clock_27mhz_IBUFG |   0.000|
flash_address<12>|   10.222(R)|clock_27mhz_IBUFG |   0.000|
flash_address<13>|    9.877(R)|clock_27mhz_IBUFG |   0.000|
flash_address<14>|   10.188(R)|clock_27mhz_IBUFG |   0.000|
flash_address<15>|   10.201(R)|clock_27mhz_IBUFG |   0.000|
flash_address<16>|   10.853(R)|clock_27mhz_IBUFG |   0.000|
flash_address<17>|    9.959(R)|clock_27mhz_IBUFG |   0.000|
flash_address<18>|   11.324(R)|clock_27mhz_IBUFG |   0.000|
flash_address<19>|   12.559(R)|clock_27mhz_IBUFG |   0.000|
flash_address<20>|   11.698(R)|clock_27mhz_IBUFG |   0.000|
flash_address<21>|   12.515(R)|clock_27mhz_IBUFG |   0.000|
flash_address<22>|   11.734(R)|clock_27mhz_IBUFG |   0.000|
flash_address<23>|   10.568(R)|clock_27mhz_IBUFG |   0.000|
flash_ce_b       |   11.398(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0>    |    9.773(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1>    |   10.169(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2>    |   10.815(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3>    |   10.819(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4>    |    9.794(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5>    |   10.112(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6>    |   10.124(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7>    |   10.125(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8>    |    9.769(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9>    |   11.331(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>   |   10.494(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>   |   10.500(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>   |    9.785(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>   |    9.791(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>   |    9.793(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>   |   11.357(R)|clock_27mhz_IBUFG |   0.000|
flash_oe_b       |    8.808(R)|clock_27mhz_IBUFG |   0.000|
flash_we_b       |    9.203(R)|clock_27mhz_IBUFG |   0.000|
led<0>           |    8.624(R)|clock_27mhz_IBUFG |   0.000|
led<1>           |    8.555(R)|clock_27mhz_IBUFG |   0.000|
led<2>           |    8.500(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b  |   16.911(R)|clock_65mhz       |   0.000|
vga_out_blue<4>  |   19.700(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.001(R)|clock_65mhz       |   0.000|
vga_out_blue<5>  |   20.071(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.353(R)|clock_65mhz       |   0.000|
vga_out_blue<6>  |   19.778(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.824(R)|clock_65mhz       |   0.000|
vga_out_blue<7>  |   18.733(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.622(R)|clock_65mhz       |   0.000|
vga_out_green<4> |   22.288(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.353(R)|clock_65mhz       |   0.000|
vga_out_green<5> |   21.450(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.827(R)|clock_65mhz       |   0.000|
vga_out_green<6> |   22.005(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.065(R)|clock_65mhz       |   0.000|
vga_out_green<7> |   21.328(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.844(R)|clock_65mhz       |   0.000|
vga_out_hsync    |   15.431(R)|clock_65mhz       |   0.000|
vga_out_red<4>   |   22.245(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.954(R)|clock_65mhz       |   0.000|
vga_out_red<5>   |   21.173(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.157(R)|clock_65mhz       |   0.000|
vga_out_red<6>   |   21.694(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.476(R)|clock_65mhz       |   0.000|
vga_out_red<7>   |   21.600(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.741(R)|clock_65mhz       |   0.000|
vga_out_vsync    |   14.380(R)|clock_65mhz       |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    9.764|         |   10.905|    3.283|
clock_27mhz    |    3.183|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    2.896|         |         |         |
clock_27mhz    |   21.706|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
ac97_bit_clock |analyzer1_clock    |   17.015|
ac97_sdata_in  |analyzer1_data<2>  |   14.662|
clock_27mhz    |vga_out_pixel_clock|   11.452|
---------------+-------------------+---------+


Analysis completed Wed Dec  6 16:50:24 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



