
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 2.02

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 4.02 fmax = 249.04

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.34 source latency GPR[0][6]$_DFFE_PP_/CLK ^
  -0.35 target latency GPR[3][12]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.17    0.34 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.06    0.00    0.34 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.08    0.34    0.68 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         count[0] (net)
                  0.08    0.00    0.68 ^ _1725_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.05    0.73 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0162_ (net)
                  0.03    0.00    0.73 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.17    0.34 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.06    0.00    0.34 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[2][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.21    1.21 ^ input external delay
     1    0.00    0.00    0.00    1.21 ^ sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    1.21 ^ input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
    20    0.07    0.70    0.92    2.13 ^ input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.70    0.00    2.13 ^ _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.19    0.23    2.36 v _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.19    0.00    2.36 v _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.09    0.15    2.51 ^ _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.09    0.00    2.51 ^ _0973_/B (sky130_fd_sc_hd__nor2_1)
     4    0.01    0.07    0.09    2.59 v _0973_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0286_ (net)
                  0.07    0.00    2.59 v _1131_/A (sky130_fd_sc_hd__nand2_1)
    10    0.04    0.37    0.30    2.89 ^ _1131_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0423_ (net)
                  0.37    0.00    2.89 ^ _1140_/A (sky130_fd_sc_hd__inv_1)
     7    0.03    0.17    0.23    3.12 v _1140_/Y (sky130_fd_sc_hd__inv_1)
                                         _0429_ (net)
                  0.17    0.00    3.12 v _1229_/A1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.01    0.53    0.53    3.65 ^ _1229_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _0514_ (net)
                  0.53    0.00    3.65 ^ _1230_/B1 (sky130_fd_sc_hd__o21ai_0)
     4    0.02    0.28    0.36    4.02 v _1230_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _0010_ (net)
                  0.28    0.00    4.02 v GPR[2][4]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  4.02   data arrival time

                          6.04    6.04   clock core_clock (rise edge)
                          0.00    6.04   clock source latency
     1    0.03    0.00    0.00    6.04 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    6.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    6.21 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.17    6.38 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    6.38 ^ GPR[2][4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    6.38   clock reconvergence pessimism
                         -0.34    6.04   library setup time
                                  6.04   data required time
-----------------------------------------------------------------------------
                                  6.04   data required time
                                 -4.02   data arrival time
-----------------------------------------------------------------------------
                                  2.02   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[2][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.21    1.21 ^ input external delay
     1    0.00    0.00    0.00    1.21 ^ sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    1.21 ^ input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
    20    0.07    0.70    0.92    2.13 ^ input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.70    0.00    2.13 ^ _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.19    0.23    2.36 v _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.19    0.00    2.36 v _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.09    0.15    2.51 ^ _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.09    0.00    2.51 ^ _0973_/B (sky130_fd_sc_hd__nor2_1)
     4    0.01    0.07    0.09    2.59 v _0973_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0286_ (net)
                  0.07    0.00    2.59 v _1131_/A (sky130_fd_sc_hd__nand2_1)
    10    0.04    0.37    0.30    2.89 ^ _1131_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0423_ (net)
                  0.37    0.00    2.89 ^ _1140_/A (sky130_fd_sc_hd__inv_1)
     7    0.03    0.17    0.23    3.12 v _1140_/Y (sky130_fd_sc_hd__inv_1)
                                         _0429_ (net)
                  0.17    0.00    3.12 v _1229_/A1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.01    0.53    0.53    3.65 ^ _1229_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _0514_ (net)
                  0.53    0.00    3.65 ^ _1230_/B1 (sky130_fd_sc_hd__o21ai_0)
     4    0.02    0.28    0.36    4.02 v _1230_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _0010_ (net)
                  0.28    0.00    4.02 v GPR[2][4]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  4.02   data arrival time

                          6.04    6.04   clock core_clock (rise edge)
                          0.00    6.04   clock source latency
     1    0.03    0.00    0.00    6.04 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    6.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    6.21 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.17    6.38 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    6.38 ^ GPR[2][4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    6.38   clock reconvergence pessimism
                         -0.34    6.04   library setup time
                                  6.04   data required time
-----------------------------------------------------------------------------
                                  6.04   data required time
                                 -4.02   data arrival time
-----------------------------------------------------------------------------
                                  2.02   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.7914358377456665

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4953149557113647

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5293

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.015222934074699879

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7226

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: IR[18]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: GPR[2][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.34 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.34 ^ IR[18]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.30    0.64 v IR[18]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.21    0.86 v place49/X (sky130_fd_sc_hd__buf_4)
   0.37    1.23 ^ _1003_/Y (sky130_fd_sc_hd__inv_2)
   0.08    1.31 v _1114_/Y (sky130_fd_sc_hd__a21oi_1)
   0.35    1.66 ^ _1116_/Y (sky130_fd_sc_hd__a32oi_1)
   0.21    1.87 v _1132_/Y (sky130_fd_sc_hd__inv_1)
   0.27    2.14 v _1818_/COUT (sky130_fd_sc_hd__ha_1)
   0.39    2.52 v _1815_/COUT (sky130_fd_sc_hd__fa_1)
   0.06    2.59 ^ _1154_/Y (sky130_fd_sc_hd__inv_1)
   0.09    2.68 v _1155_/Y (sky130_fd_sc_hd__nand2_1)
   0.18    2.86 ^ _1223_/Y (sky130_fd_sc_hd__nand3_1)
   0.07    2.92 v _1226_/Y (sky130_fd_sc_hd__nand2_1)
   0.09    3.01 ^ _1227_/Y (sky130_fd_sc_hd__nand2_1)
   0.04    3.05 v _1228_/Y (sky130_fd_sc_hd__nor2_1)
   0.42    3.46 ^ _1229_/Y (sky130_fd_sc_hd__a2111oi_0)
   0.36    3.83 v _1230_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    3.83 v GPR[2][4]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
           3.83   data arrival time

   6.04    6.04   clock core_clock (rise edge)
   0.00    6.04   clock source latency
   0.00    6.04 ^ clk (in)
   0.17    6.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    6.38 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    6.38 ^ GPR[2][4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    6.38   clock reconvergence pessimism
  -0.34    6.04   library setup time
           6.04   data required time
---------------------------------------------------------
           6.04   data required time
          -3.83   data arrival time
---------------------------------------------------------
           2.21   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.34 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.34 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.34    0.68 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.05    0.73 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.73 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
           0.73   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.34 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.34 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.34   clock reconvergence pessimism
  -0.04    0.30   library hold time
           0.30   data required time
---------------------------------------------------------
           0.30   data required time
          -0.73   data arrival time
---------------------------------------------------------
           0.43   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3396

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3432

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.0170

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2.0229

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
50.358476

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.58e-04   1.35e-05   7.45e-10   6.71e-04  48.1%
Combinational          6.01e-05   1.26e-04   2.57e-09   1.86e-04  13.3%
Clock                  3.06e-04   2.33e-04   1.38e-10   5.39e-04  38.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.02e-03   3.73e-04   3.46e-09   1.40e-03 100.0%
                          73.3%      26.7%       0.0%
