# Digital Clock (HH:MM:SS) in Verilog

## üéØ Objective
Design a digital clock that counts **Hours:Minutes:Seconds** using clock division and sequential logic.

## üìö Key Learnings
- Clock division from fast clock to 1 Hz
- Modular counters (seconds, minutes, hours)
- Sequential logic design
- Testbench simulation

## üõ† Files
- `txt file` ‚Üí Digital clock design and Testbench

## ‚ñ∂Ô∏è How to Run (EDA Playground / Icarus Verilog)
1. Add both files.
2. Run simulation.
3. Observe console or waveform.

## üñ• Console Output (Sample Run)

| Sim Time | Hours | Minutes | Seconds |
|----------|-------|---------|---------|
| 0        | 0     | 0       | 0       |
| 65000    | 0     | 0       | 1       |
| 165000   | 0     | 0       | 2       |
| 265000   | 0     | 0       | 3       |
| 365000   | 0     | 0       | 4       |
| 465000   | 0     | 0       | 5       |
| 565000   | 0     | 0       | 6       |
| 665000   | 0     | 0       | 7       |
| 765000   | 0     | 0       | 8       |
| 865000   | 0     | 0       | 9       |
| 965000   | 0     | 0       | 10      |
| 1065000  | 0     | 0       | 11      |
| 1165000  | 0     | 0       | 12      |
| 1265000  | 0     | 0       | 13      |
| 1365000  | 0     | 0       | 14      |
| 1465000  | 0     | 0       | 15      |
| 1565000  | 0     | 0       | 16      |
| 1665000  | 0     | 0       | 17      |
| 1765000  | 0     | 0       | 18      |
| 1865000  | 0     | 0       | 19      |
| 1965000  | 0     | 0       | 20      |



