{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758921538178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758921538179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 26 18:18:58 2025 " "Processing started: Fri Sep 26 18:18:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758921538179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921538179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AlgoritmosRedimensionamento -c AlgoritmosRedimensionamento " "Command: quartus_map --read_settings_files=on --write_settings_files=off AlgoritmosRedimensionamento -c AlgoritmosRedimensionamento" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921538179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758921539441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758921539441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921557025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921557025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921557031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921557031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_d.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_d " "Found entity 1: flipflop_d" {  } { { "flipflop_d.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/flipflop_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921557036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921557036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriarom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaROM " "Found entity 1: MemoriaROM" {  } { { "MemoriaROM.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MemoriaROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921557043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921557043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaimgred.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaimgred.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaImgRED " "Found entity 1: MemoriaImgRED" {  } { { "MemoriaImgRED.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MemoriaImgRED.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921557050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921557050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimacao.v 1 1 " "Found 1 design units, including 1 entities, in source file decimacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decimacao " "Found entity 1: Decimacao" {  } { { "Decimacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921557055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921557055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921557067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921557067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "replicacao.v 1 1 " "Found 1 design units, including 1 entities, in source file replicacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 Replicacao " "Found entity 1: Replicacao" {  } { { "Replicacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921557074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921557074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vizinhomaisproximo.v 1 1 " "Found 1 design units, including 1 entities, in source file vizinhomaisproximo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VizinhoMaisProximo " "Found entity 1: VizinhoMaisProximo" {  } { { "VizinhoMaisProximo.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921557081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921557081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mediadeblocos.v 1 1 " "Found 1 design units, including 1 entities, in source file mediadeblocos.v" { { "Info" "ISGN_ENTITY_NAME" "1 MediaDeBlocos " "Found entity 1: MediaDeBlocos" {  } { { "MediaDeBlocos.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921557088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921557088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_100.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_100 " "Found entity 1: clock_100" {  } { { "clock_100.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/clock_100.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921557096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921557096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_100/clock_100_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_100/clock_100_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_100_0002 " "Found entity 1: clock_100_0002" {  } { { "clock_100/clock_100_0002.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/clock_100/clock_100_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921557100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921557100 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D divisor_clock.v(7) " "Verilog HDL Implicit Net warning at divisor_clock.v(7): created implicit net for \"D\"" {  } { { "divisor_clock.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/divisor_clock.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921557101 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor_clock.v(7) " "Verilog HDL Instantiation warning at divisor_clock.v(7): instance has no name" {  } { { "divisor_clock.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/divisor_clock.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1758921557103 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "UnidadeControle.v(127) " "Verilog HDL Instantiation warning at UnidadeControle.v(127): instance has no name" {  } { { "UnidadeControle.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 127 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1758921557106 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "UnidadeControle.v(193) " "Verilog HDL Instantiation warning at UnidadeControle.v(193): instance has no name" {  } { { "UnidadeControle.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 193 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1758921557108 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UnidadeControle " "Elaborating entity \"UnidadeControle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758921557194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UnidadeControle.v(236) " "Verilog HDL assignment warning at UnidadeControle.v(236): truncated value with size 32 to match size of target (10)" {  } { { "UnidadeControle.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921557204 "|UnidadeControle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UnidadeControle.v(237) " "Verilog HDL assignment warning at UnidadeControle.v(237): truncated value with size 32 to match size of target (10)" {  } { { "UnidadeControle.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921557204 "|UnidadeControle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UnidadeControle.v(243) " "Verilog HDL assignment warning at UnidadeControle.v(243): truncated value with size 32 to match size of target (10)" {  } { { "UnidadeControle.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921557204 "|UnidadeControle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UnidadeControle.v(244) " "Verilog HDL assignment warning at UnidadeControle.v(244): truncated value with size 32 to match size of target (10)" {  } { { "UnidadeControle.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921557205 "|UnidadeControle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UnidadeControle.v(248) " "Verilog HDL assignment warning at UnidadeControle.v(248): truncated value with size 32 to match size of target (10)" {  } { { "UnidadeControle.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921557205 "|UnidadeControle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UnidadeControle.v(249) " "Verilog HDL assignment warning at UnidadeControle.v(249): truncated value with size 32 to match size of target (10)" {  } { { "UnidadeControle.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921557205 "|UnidadeControle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UnidadeControle.v(252) " "Verilog HDL assignment warning at UnidadeControle.v(252): truncated value with size 32 to match size of target (10)" {  } { { "UnidadeControle.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921557206 "|UnidadeControle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UnidadeControle.v(253) " "Verilog HDL assignment warning at UnidadeControle.v(253): truncated value with size 32 to match size of target (10)" {  } { { "UnidadeControle.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921557206 "|UnidadeControle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 UnidadeControle.v(285) " "Verilog HDL assignment warning at UnidadeControle.v(285): truncated value with size 32 to match size of target (15)" {  } { { "UnidadeControle.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921557208 "|UnidadeControle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock divisor_clock:divisor_inst " "Elaborating entity \"divisor_clock\" for hierarchy \"divisor_clock:divisor_inst\"" {  } { { "UnidadeControle.v" "divisor_inst" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921557245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop_d divisor_clock:divisor_inst\|flipflop_d:comb_3 " "Elaborating entity \"flipflop_d\" for hierarchy \"divisor_clock:divisor_inst\|flipflop_d:comb_3\"" {  } { { "divisor_clock.v" "comb_3" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/divisor_clock.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921557252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_100_0002 clock_100_0002:clock_100_inst " "Elaborating entity \"clock_100_0002\" for hierarchy \"clock_100_0002:clock_100_inst\"" {  } { { "UnidadeControle.v" "clock_100_inst" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921557261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clock_100_0002:clock_100_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clock_100_0002:clock_100_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_100/clock_100_0002.v" "altera_pll_i" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/clock_100/clock_100_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921557331 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1758921557349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_100_0002:clock_100_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clock_100_0002:clock_100_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_100/clock_100_0002.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/clock_100/clock_100_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921557364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_100_0002:clock_100_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clock_100_0002:clock_100_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557364 ""}  } { { "clock_100/clock_100_0002.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/clock_100/clock_100_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758921557364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaROM MemoriaROM:rom_inst " "Elaborating entity \"MemoriaROM\" for hierarchy \"MemoriaROM:rom_inst\"" {  } { { "UnidadeControle.v" "rom_inst" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921557374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoriaROM:rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoriaROM:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "MemoriaROM.v" "altsyncram_component" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MemoriaROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921557667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoriaROM:rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoriaROM:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "MemoriaROM.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MemoriaROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921557683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoriaROM:rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoriaROM:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Imagem_convertida.mif " "Parameter \"init_file\" = \"Imagem_convertida.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921557683 ""}  } { { "MemoriaROM.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MemoriaROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758921557683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ki1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ki1 " "Found entity 1: altsyncram_0ki1" {  } { { "db/altsyncram_0ki1.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/altsyncram_0ki1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921557776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921557776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ki1 MemoriaROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_0ki1:auto_generated " "Elaborating entity \"altsyncram_0ki1\" for hierarchy \"MemoriaROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_0ki1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921557777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921558159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921558159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a MemoriaROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_0ki1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"MemoriaROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_0ki1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_0ki1.tdf" "rden_decode" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/altsyncram_0ki1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921558159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nfb " "Found entity 1: mux_nfb" {  } { { "db/mux_nfb.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/mux_nfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921558281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921558281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nfb MemoriaROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_0ki1:auto_generated\|mux_nfb:mux2 " "Elaborating entity \"mux_nfb\" for hierarchy \"MemoriaROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_0ki1:auto_generated\|mux_nfb:mux2\"" {  } { { "db/altsyncram_0ki1.tdf" "mux2" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/altsyncram_0ki1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921558282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaImgRED MemoriaImgRED:ram_inst " "Elaborating entity \"MemoriaImgRED\" for hierarchy \"MemoriaImgRED:ram_inst\"" {  } { { "UnidadeControle.v" "ram_inst" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921558305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoriaImgRED:ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoriaImgRED:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "MemoriaImgRED.v" "altsyncram_component" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MemoriaImgRED.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921558889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoriaImgRED:ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoriaImgRED:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "MemoriaImgRED.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MemoriaImgRED.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921558914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoriaImgRED:ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoriaImgRED:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921558914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921558914 ""}  } { { "MemoriaImgRED.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MemoriaImgRED.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758921558914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8on1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8on1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8on1 " "Found entity 1: altsyncram_8on1" {  } { { "db/altsyncram_8on1.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/altsyncram_8on1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921559053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921559053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8on1 MemoriaImgRED:ram_inst\|altsyncram:altsyncram_component\|altsyncram_8on1:auto_generated " "Elaborating entity \"altsyncram_8on1\" for hierarchy \"MemoriaImgRED:ram_inst\|altsyncram:altsyncram_component\|altsyncram_8on1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921559054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921559275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921559275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na MemoriaImgRED:ram_inst\|altsyncram:altsyncram_component\|altsyncram_8on1:auto_generated\|decode_3na:decode3 " "Elaborating entity \"decode_3na\" for hierarchy \"MemoriaImgRED:ram_inst\|altsyncram:altsyncram_component\|altsyncram_8on1:auto_generated\|decode_3na:decode3\"" {  } { { "db/altsyncram_8on1.tdf" "decode3" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/altsyncram_8on1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921559275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921559355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921559355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a MemoriaImgRED:ram_inst\|altsyncram:altsyncram_component\|altsyncram_8on1:auto_generated\|decode_s2a:rden_decode " "Elaborating entity \"decode_s2a\" for hierarchy \"MemoriaImgRED:ram_inst\|altsyncram:altsyncram_component\|altsyncram_8on1:auto_generated\|decode_s2a:rden_decode\"" {  } { { "db/altsyncram_8on1.tdf" "rden_decode" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/altsyncram_8on1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921559356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921559447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921559447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb MemoriaImgRED:ram_inst\|altsyncram:altsyncram_component\|altsyncram_8on1:auto_generated\|mux_jhb:mux2 " "Elaborating entity \"mux_jhb\" for hierarchy \"MemoriaImgRED:ram_inst\|altsyncram:altsyncram_component\|altsyncram_8on1:auto_generated\|mux_jhb:mux2\"" {  } { { "db/altsyncram_8on1.tdf" "mux2" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/altsyncram_8on1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921559448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VizinhoMaisProximo VizinhoMaisProximo:comb_17 " "Elaborating entity \"VizinhoMaisProximo\" for hierarchy \"VizinhoMaisProximo:comb_17\"" {  } { { "UnidadeControle.v" "comb_17" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921559479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VizinhoMaisProximo.v(44) " "Verilog HDL assignment warning at VizinhoMaisProximo.v(44): truncated value with size 32 to match size of target (3)" {  } { { "VizinhoMaisProximo.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559480 "|UnidadeControle|VizinhoMaisProximo:comb_17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VizinhoMaisProximo.v(53) " "Verilog HDL assignment warning at VizinhoMaisProximo.v(53): truncated value with size 32 to match size of target (10)" {  } { { "VizinhoMaisProximo.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559480 "|UnidadeControle|VizinhoMaisProximo:comb_17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VizinhoMaisProximo.v(54) " "Verilog HDL assignment warning at VizinhoMaisProximo.v(54): truncated value with size 32 to match size of target (10)" {  } { { "VizinhoMaisProximo.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559480 "|UnidadeControle|VizinhoMaisProximo:comb_17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VizinhoMaisProximo.v(100) " "Verilog HDL assignment warning at VizinhoMaisProximo.v(100): truncated value with size 32 to match size of target (10)" {  } { { "VizinhoMaisProximo.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559481 "|UnidadeControle|VizinhoMaisProximo:comb_17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VizinhoMaisProximo.v(103) " "Verilog HDL assignment warning at VizinhoMaisProximo.v(103): truncated value with size 32 to match size of target (10)" {  } { { "VizinhoMaisProximo.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559481 "|UnidadeControle|VizinhoMaisProximo:comb_17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 VizinhoMaisProximo.v(126) " "Verilog HDL assignment warning at VizinhoMaisProximo.v(126): truncated value with size 32 to match size of target (15)" {  } { { "VizinhoMaisProximo.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559482 "|UnidadeControle|VizinhoMaisProximo:comb_17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Replicacao Replicacao:vmp_inst " "Elaborating entity \"Replicacao\" for hierarchy \"Replicacao:vmp_inst\"" {  } { { "UnidadeControle.v" "vmp_inst" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921559503 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_hold Replicacao.v(33) " "Verilog HDL or VHDL warning at Replicacao.v(33): object \"pixel_hold\" assigned a value but never read" {  } { { "Replicacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758921559504 "|UnidadeControle|Replicacao:vmp_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALTURA_SAIDA Replicacao.v(57) " "Verilog HDL or VHDL warning at Replicacao.v(57): object \"ALTURA_SAIDA\" assigned a value but never read" {  } { { "Replicacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758921559504 "|UnidadeControle|Replicacao:vmp_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Replicacao.v(45) " "Verilog HDL Case Statement information at Replicacao.v(45): all case item expressions in this case statement are onehot" {  } { { "Replicacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v" 45 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1758921559504 "|UnidadeControle|Replicacao:vmp_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Replicacao.v(56) " "Verilog HDL assignment warning at Replicacao.v(56): truncated value with size 32 to match size of target (10)" {  } { { "Replicacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559505 "|UnidadeControle|Replicacao:vmp_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Replicacao.v(57) " "Verilog HDL assignment warning at Replicacao.v(57): truncated value with size 32 to match size of target (10)" {  } { { "Replicacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559505 "|UnidadeControle|Replicacao:vmp_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Replicacao.v(125) " "Verilog HDL assignment warning at Replicacao.v(125): truncated value with size 32 to match size of target (10)" {  } { { "Replicacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559507 "|UnidadeControle|Replicacao:vmp_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Replicacao.v(128) " "Verilog HDL assignment warning at Replicacao.v(128): truncated value with size 32 to match size of target (10)" {  } { { "Replicacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559507 "|UnidadeControle|Replicacao:vmp_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Replicacao.v(133) " "Verilog HDL assignment warning at Replicacao.v(133): truncated value with size 32 to match size of target (10)" {  } { { "Replicacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559508 "|UnidadeControle|Replicacao:vmp_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Replicacao.v(136) " "Verilog HDL assignment warning at Replicacao.v(136): truncated value with size 32 to match size of target (10)" {  } { { "Replicacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559508 "|UnidadeControle|Replicacao:vmp_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Replicacao.v(156) " "Verilog HDL assignment warning at Replicacao.v(156): truncated value with size 32 to match size of target (15)" {  } { { "Replicacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559509 "|UnidadeControle|Replicacao:vmp_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decimacao Decimacao:dcm_inst " "Elaborating entity \"Decimacao\" for hierarchy \"Decimacao:dcm_inst\"" {  } { { "UnidadeControle.v" "dcm_inst" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921559534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Decimacao.v(72) " "Verilog HDL assignment warning at Decimacao.v(72): truncated value with size 32 to match size of target (3)" {  } { { "Decimacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559535 "|UnidadeControle|Decimacao:dcm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Decimacao.v(92) " "Verilog HDL assignment warning at Decimacao.v(92): truncated value with size 32 to match size of target (10)" {  } { { "Decimacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559536 "|UnidadeControle|Decimacao:dcm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Decimacao.v(94) " "Verilog HDL assignment warning at Decimacao.v(94): truncated value with size 32 to match size of target (10)" {  } { { "Decimacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559536 "|UnidadeControle|Decimacao:dcm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Decimacao.v(104) " "Verilog HDL assignment warning at Decimacao.v(104): truncated value with size 32 to match size of target (10)" {  } { { "Decimacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559536 "|UnidadeControle|Decimacao:dcm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Decimacao.v(107) " "Verilog HDL assignment warning at Decimacao.v(107): truncated value with size 32 to match size of target (10)" {  } { { "Decimacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559537 "|UnidadeControle|Decimacao:dcm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Decimacao.v(122) " "Verilog HDL assignment warning at Decimacao.v(122): truncated value with size 32 to match size of target (15)" {  } { { "Decimacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559538 "|UnidadeControle|Decimacao:dcm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Decimacao.v(125) " "Verilog HDL assignment warning at Decimacao.v(125): truncated value with size 32 to match size of target (19)" {  } { { "Decimacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559538 "|UnidadeControle|Decimacao:dcm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MediaDeBlocos MediaDeBlocos:comb_30 " "Elaborating entity \"MediaDeBlocos\" for hierarchy \"MediaDeBlocos:comb_30\"" {  } { { "UnidadeControle.v" "comb_30" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921559557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MediaDeBlocos.v(46) " "Verilog HDL assignment warning at MediaDeBlocos.v(46): truncated value with size 32 to match size of target (10)" {  } { { "MediaDeBlocos.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559558 "|UnidadeControle|MediaDeBlocos:comb_30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MediaDeBlocos.v(47) " "Verilog HDL assignment warning at MediaDeBlocos.v(47): truncated value with size 32 to match size of target (10)" {  } { { "MediaDeBlocos.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559559 "|UnidadeControle|MediaDeBlocos:comb_30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 15 MediaDeBlocos.v(68) " "Verilog HDL assignment warning at MediaDeBlocos.v(68): truncated value with size 19 to match size of target (15)" {  } { { "MediaDeBlocos.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559559 "|UnidadeControle|MediaDeBlocos:comb_30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 MediaDeBlocos.v(117) " "Verilog HDL assignment warning at MediaDeBlocos.v(117): truncated value with size 32 to match size of target (19)" {  } { { "MediaDeBlocos.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559561 "|UnidadeControle|MediaDeBlocos:comb_30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 8 MediaDeBlocos.v(125) " "Verilog HDL assignment warning at MediaDeBlocos.v(125): truncated value with size 19 to match size of target (8)" {  } { { "MediaDeBlocos.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559561 "|UnidadeControle|MediaDeBlocos:comb_30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 MediaDeBlocos.v(136) " "Verilog HDL assignment warning at MediaDeBlocos.v(136): truncated value with size 32 to match size of target (5)" {  } { { "MediaDeBlocos.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559561 "|UnidadeControle|MediaDeBlocos:comb_30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 MediaDeBlocos.v(141) " "Verilog HDL assignment warning at MediaDeBlocos.v(141): truncated value with size 32 to match size of target (5)" {  } { { "MediaDeBlocos.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559562 "|UnidadeControle|MediaDeBlocos:comb_30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MediaDeBlocos.v(167) " "Verilog HDL assignment warning at MediaDeBlocos.v(167): truncated value with size 32 to match size of target (10)" {  } { { "MediaDeBlocos.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559562 "|UnidadeControle|MediaDeBlocos:comb_30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MediaDeBlocos.v(173) " "Verilog HDL assignment warning at MediaDeBlocos.v(173): truncated value with size 32 to match size of target (10)" {  } { { "MediaDeBlocos.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758921559562 "|UnidadeControle|MediaDeBlocos:comb_30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:draw " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:draw\"" {  } { { "UnidadeControle.v" "draw" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921559597 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VizinhoMaisProximo:comb_17\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VizinhoMaisProximo:comb_17\|Div0\"" {  } { { "VizinhoMaisProximo.v" "Div0" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758921561274 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "UnidadeControle.v" "Div0" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 248 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758921561274 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "UnidadeControle.v" "Div1" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 249 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758921561274 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VizinhoMaisProximo:comb_17\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VizinhoMaisProximo:comb_17\|Div1\"" {  } { { "VizinhoMaisProximo.v" "Div1" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758921561274 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decimacao:dcm_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decimacao:dcm_inst\|Div0\"" {  } { { "Decimacao.v" "Div0" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758921561274 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decimacao:dcm_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decimacao:dcm_inst\|Mod0\"" {  } { { "Decimacao.v" "Mod0" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758921561274 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decimacao:dcm_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decimacao:dcm_inst\|Mod1\"" {  } { { "Decimacao.v" "Mod1" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758921561274 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MediaDeBlocos:comb_30\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MediaDeBlocos:comb_30\|Div0\"" {  } { { "MediaDeBlocos.v" "Div0" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758921561274 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MediaDeBlocos:comb_30\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MediaDeBlocos:comb_30\|Div2\"" {  } { { "MediaDeBlocos.v" "Div2" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758921561274 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MediaDeBlocos:comb_30\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MediaDeBlocos:comb_30\|Div1\"" {  } { { "MediaDeBlocos.v" "Div1" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758921561274 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1758921561274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VizinhoMaisProximo:comb_17\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"VizinhoMaisProximo:comb_17\|lpm_divide:Div0\"" {  } { { "VizinhoMaisProximo.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921561420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VizinhoMaisProximo:comb_17\|lpm_divide:Div0 " "Instantiated megafunction \"VizinhoMaisProximo:comb_17\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921561420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921561420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921561420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921561420 ""}  } { { "VizinhoMaisProximo.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758921561420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dbm " "Found entity 1: lpm_divide_dbm" {  } { { "db/lpm_divide_dbm.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_dbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921561489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921561489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jlh " "Found entity 1: sign_div_unsign_jlh" {  } { { "db/sign_div_unsign_jlh.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_jlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921561523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921561523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cve " "Found entity 1: alt_u_div_cve" {  } { { "db/alt_u_div_cve.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_cve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921561560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921561560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 248 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921561641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921561641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921561641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921561641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921561641 ""}  } { { "UnidadeControle.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 248 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758921561641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_5am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921561709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921561709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921561747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921561747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_sse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921561785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921561785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "UnidadeControle.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 249 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921561849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921561849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921561849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921561849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921561849 ""}  } { { "UnidadeControle.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 249 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758921561849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6am " "Found entity 1: lpm_divide_6am" {  } { { "db/lpm_divide_6am.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_6am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921561919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921561919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921561955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921561955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_rse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_rse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_rse " "Found entity 1: alt_u_div_rse" {  } { { "db/alt_u_div_rse.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_rse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921561990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921561990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decimacao:dcm_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Decimacao:dcm_inst\|lpm_divide:Div0\"" {  } { { "Decimacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921562058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decimacao:dcm_inst\|lpm_divide:Div0 " "Instantiated megafunction \"Decimacao:dcm_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562058 ""}  } { { "Decimacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758921562058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921562125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921562125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921562165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921562165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921562208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921562208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decimacao:dcm_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Decimacao:dcm_inst\|lpm_divide:Mod0\"" {  } { { "Decimacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921562247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decimacao:dcm_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"Decimacao:dcm_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562248 ""}  } { { "Decimacao.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758921562248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_g3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_g3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_g3m " "Found entity 1: lpm_divide_g3m" {  } { { "db/lpm_divide_g3m.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_g3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921562317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921562317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MediaDeBlocos:comb_30\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"MediaDeBlocos:comb_30\|lpm_divide:Div0\"" {  } { { "MediaDeBlocos.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921562383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MediaDeBlocos:comb_30\|lpm_divide:Div0 " "Instantiated megafunction \"MediaDeBlocos:comb_30\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562384 ""}  } { { "MediaDeBlocos.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758921562384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7am " "Found entity 1: lpm_divide_7am" {  } { { "db/lpm_divide_7am.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_7am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921562442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921562442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921562479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921562479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_use.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_use " "Found entity 1: alt_u_div_use" {  } { { "db/alt_u_div_use.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_use.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921562515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921562515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MediaDeBlocos:comb_30\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"MediaDeBlocos:comb_30\|lpm_divide:Div2\"" {  } { { "MediaDeBlocos.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921562662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MediaDeBlocos:comb_30\|lpm_divide:Div2 " "Instantiated megafunction \"MediaDeBlocos:comb_30\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562662 ""}  } { { "MediaDeBlocos.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758921562662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7dm " "Found entity 1: lpm_divide_7dm" {  } { { "db/lpm_divide_7dm.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_7dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921562736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921562736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921562776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921562776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_03f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921562847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921562847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MediaDeBlocos:comb_30\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"MediaDeBlocos:comb_30\|lpm_divide:Div1\"" {  } { { "MediaDeBlocos.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921562974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MediaDeBlocos:comb_30\|lpm_divide:Div1 " "Instantiated megafunction \"MediaDeBlocos:comb_30\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758921562974 ""}  } { { "MediaDeBlocos.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758921562974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8am " "Found entity 1: lpm_divide_8am" {  } { { "db/lpm_divide_8am.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_8am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921563040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921563040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921563077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921563077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_tse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_tse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_tse " "Found entity 1: alt_u_div_tse" {  } { { "db/alt_u_div_tse.tdf" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_tse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758921563117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921563117 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1758921563600 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "UnidadeControle.v" "" { Text "C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758921568891 "|UnidadeControle|sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1758921568891 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1758921569115 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1758921570544 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_100 16 " "Ignored 16 assignments for entity \"clock_100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_100 -sip clock_100.sip -library lib_clock_100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_100 -sip clock_100.sip -library lib_clock_100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758921570696 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 23.1 -entity clock_100 -sip clock_100.sip -library lib_clock_100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 23.1 -entity clock_100 -sip clock_100.sip -library lib_clock_100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758921570696 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_100 -sip clock_100.sip -library lib_clock_100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_100 -sip clock_100.sip -library lib_clock_100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758921570696 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1758921570696 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758921571315 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758921571315 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST clock_100_0002:clock_100_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance clock_100_0002:clock_100_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1758921571742 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1758921571742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2472 " "Implemented 2472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758921572003 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758921572003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2094 " "Implemented 2094 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758921572003 ""} { "Info" "ICUT_CUT_TM_RAMS" "328 " "Implemented 328 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1758921572003 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1758921572003 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1758921572003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758921572003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758921572045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 26 18:19:32 2025 " "Processing ended: Fri Sep 26 18:19:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758921572045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758921572045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758921572045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758921572045 ""}
