Version 4
SHEET 1 3764 680
WIRE 1232 -480 1232 -512
WIRE 1472 -480 1472 -512
WIRE 752 -432 752 -464
WIRE 1184 -400 1152 -400
WIRE 1424 -400 1376 -400
WIRE 752 -320 752 -352
WIRE 1232 -320 1232 -384
WIRE 1344 -320 1232 -320
WIRE 1472 -320 1472 -384
WIRE 1472 -320 1344 -320
WIRE 1344 -272 1344 -320
WIRE 1520 -272 1344 -272
WIRE 1536 -272 1520 -272
WIRE 1344 -240 1344 -272
WIRE 752 -208 752 -224
WIRE 1536 -192 1536 -272
WIRE 1296 -160 1248 -160
WIRE 752 -112 752 -128
WIRE 1344 -80 1344 -144
WIRE 1536 -80 1536 -128
WIRE 1296 0 1248 0
WIRE 1344 64 1344 16
FLAG 752 -112 0
FLAG 752 -224 Vin
FLAG 752 -320 0
FLAG 752 -464 VDD
FLAG 1520 -272 Vout
FLAG 1232 -512 VDD
FLAG 1472 -512 VDD
FLAG 1232 -432 VDD
FLAG 1472 -432 VDD
FLAG 1344 -192 0
FLAG 1344 -32 0
FLAG 1152 -400 Vin
FLAG 1376 -400 Vin
FLAG 1248 -160 Vin
FLAG 1248 0 Vin
FLAG 1536 -80 0
FLAG 1344 64 0
SYMBOL voltage 752 -224 R0
WINDOW 0 -72 21 Left 2
WINDOW 3 -121 144 Left 2
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName Vin
SYMATTR Value PULSE(0 1.8 200p 1p 1p 1.5n 3n)
SYMBOL voltage 752 -448 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName VDD
SYMATTR Value 1.8
SYMBOL pmos4 1184 -480 R0
WINDOW 0 59 11 Left 2
WINDOW 123 56 -16 Left 2
SYMATTR InstName M1
SYMATTR Value2 l=180n w=4u
SYMATTR Value CMOSP
SYMBOL pmos4 1424 -480 R0
WINDOW 0 56 4 Left 2
WINDOW 123 55 -17 Left 2
SYMATTR InstName M2
SYMATTR Value2 l=180n w=4u
SYMATTR Value CMOSP
SYMBOL nmos4 1296 -240 R0
WINDOW 3 57 89 Left 2
WINDOW 123 56 60 Left 2
SYMATTR Value CMOSN
SYMATTR Value2 l=180n w=4u
SYMATTR InstName M3
SYMBOL nmos4 1296 -80 R0
WINDOW 3 57 86 Left 2
WINDOW 123 56 60 Left 2
SYMATTR Value CMOSN
SYMATTR Value2 l=180n w=4u
SYMATTR InstName M4
SYMBOL cap 1520 -192 R0
SYMATTR InstName C1
SYMATTR Value 50f
TEXT 1664 -632 Left 2 !.tran 2.5n
TEXT 1664 -192 Left 2 !.inc "C:\\Users\\Admin\\Desktop\\NAND GATE\\tsms018.txt"
TEXT 1264 -624 Left 2 ;Plot Vout and Vin
TEXT 680 -752 Left 2 ;Aim: To design and implement two input NAND Gate and NOR Gate \nusing CMOS Logic and measure its porpogation delay wrt each input considering wrost case condition
TEXT 640 -24 Left 2 ;RS24EC01
