#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 21 17:31:54 2020
# Process ID: 4205
# Current directory: /home/kavish/Projects/PYNQ/New/Pynq/boards/Pynq-Z1/base
# Command line: vivado -mode batch -source build_base_dsa.tcl -notrace
# Log file: /home/kavish/Projects/PYNQ/New/Pynq/boards/Pynq-Z1/base/vivado.log
# Journal file: /home/kavish/Projects/PYNQ/New/Pynq/boards/Pynq-Z1/base/vivado.jou
#-----------------------------------------------------------
source build_base_dsa.tcl -notrace
Adding cell -- xilinx.com:user:audio_direct:1.1 - audio_direct_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - audio_path_sel
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - btns_gpio
Adding cell -- xilinx.com:ip:xlconcat:2.1 - concat_arduino
Adding cell -- xilinx.com:ip:xlconcat:2.1 - concat_interrupts
Adding cell -- xilinx.com:ip:xlconcat:2.1 - concat_pmoda
Adding cell -- xilinx.com:ip:xlconstant:1.1 - constant_10bit_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - constant_8bit_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - iop_interrupts
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - leds_gpio
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_arduino_intr_ack
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_arduino_reset
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmoda_intr_ack
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmoda_reset
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmodb_intr_ack
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmodb_reset
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:processing_system7:5.5 - ps7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - rgbleds_gpio
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk3
Adding cell -- xilinx.com:user:interface_slice:1.0 - slice_arduino_direct_iic
Adding cell -- xilinx.com:user:interface_slice:1.0 - slice_arduino_gpio
Adding cell -- xilinx.com:user:interface_slice:1.0 - slice_pmoda_gpio
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - switches_gpio
Adding cell -- xilinx.com:ip:axi_intc:4.1 - system_interrupts
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_pixelclk
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding cell -- xilinx.com:hls:color_convert:1.0 - color_convert
Adding cell -- xilinx.com:hls:pixel_unpack:1.0 - pixel_unpack
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk
Adding cell -- xilinx.com:user:color_swap:1.1 - color_swap_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - hdmi_out_hpd_video
Adding cell -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - vtc_out
WARNING: [BD 41-1731] Type mismatch between connected pins: /video/hdmi_out/frontend/axi_dynclk/LOCKED_O(undef) and /video/hdmi_out/frontend/rgb2dvi_0/aRst_n(rst)
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding cell -- xilinx.com:hls:color_convert:1.0 - color_convert
Adding cell -- xilinx.com:hls:pixel_pack:1.0 - pixel_pack
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_hdmiin
Adding cell -- xilinx.com:user:color_swap:1.1 - color_swap_0
Adding cell -- digilentinc.com:ip:dvi2rgb:1.7 - dvi2rgb_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - vtc_in
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m09_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m08_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - constant_tkeep_tstrb
Adding cell -- xilinx.com:hls:trace_cntrl_32:1.4 - trace_cntrl_32_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - constant_tkeep_tstrb
Adding cell -- xilinx.com:hls:trace_cntrl_64:1.4 - trace_cntrl_64_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m09_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m08_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - gpio
Adding cell -- xilinx.com:ip:axi_iic:2.0 - iic
Adding cell -- xilinx.com:ip:axi_intc:4.1 - intc
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding cell -- xilinx.com:ip:xlconcat:2.1 - intr_concat
Adding cell -- xilinx.com:user:io_switch:1.1 - io_switch
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - mb
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - mb_bram_ctrl
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - spi
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer
WARNING: [BD 41-1731] Type mismatch between connected pins: /iop_pmodb/clk_100M(clk) and /iop_pmodb/dff_en_reset_vector_0/clk(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding cell -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - gpio
Adding cell -- xilinx.com:ip:axi_iic:2.0 - iic
Adding cell -- xilinx.com:ip:axi_intc:4.1 - intc
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding cell -- xilinx.com:ip:xlconcat:2.1 - intr_concat
Adding cell -- xilinx.com:user:io_switch:1.1 - io_switch
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - mb
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - mb_bram_ctrl
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - spi
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer
WARNING: [BD 41-1731] Type mismatch between connected pins: /iop_pmoda/clk_100M(clk) and /iop_pmoda/dff_en_reset_vector_0/clk(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding cell -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - intc
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding cell -- xilinx.com:ip:xlconcat:2.1 - intr_concat
Adding cell -- xilinx.com:user:io_switch:1.1 - io_switch_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - mb
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - mb_bram_ctrl
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - uartlite
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc
WARNING: [BD 41-1731] Type mismatch between connected pins: /iop_arduino/clk_100M(clk) and /iop_arduino/dff_en_reset_vector_0/clk(undef)
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_4
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_6
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_7
Adding cell -- xilinx.com:ip:xlconcat:2.1 - mb3_timer_generate
Adding cell -- xilinx.com:ip:xlconcat:2.1 - mb3_timer_pwm
Adding cell -- xilinx.com:ip:xlconcat:2.1 - mb3_timers_interrupt
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_1
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_2
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_3
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_4
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_5
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - spi_direct
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - spi_shared
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_2
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m16_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m15_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m14_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m13_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m12_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m11_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m10_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m09_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m08_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:axi_iic:2.0 - iic_direct
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - arduino_gpio
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - ck_gpio
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Successfully read diagram <base> from BD file <./base/base.srcs/sources_1/bd/base/base.bd>
INFO: [Vivado 12-4895] Creating DSA: ./base.dsa ...
CRITICAL WARNING: [Vivado_Tcl 4-412] Exported hardware design may be stale because Block Design /home/kavish/Projects/PYNQ/New/Pynq/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/base/base.bd is not generated
CRITICAL WARNING: [Project 1-655] Project does not have Board Part set. Board related data may be missing or incomplete in the generated DSA.
WARNING: [Project 1-646] Board name, vendor and part not set in DSA.
WARNING: [Project 1-645] Board images not set in DSA.
CRITICAL WARNING: [Vivado 12-7009] BD 'base' is not in validated state. Please validate and re-generate the BD prior to generating a DSA. The BD can be validated in the GUI or by using Tcl command validate_bd_design in the Tcl console.
INFO: [Vivado 12-5881] Successfully generated hpfm file
INFO: [Vivado-projutils-8] Tcl script 'rebuild.tcl' generated in output directory '/home/kavish/Projects/PYNQ/New/Pynq/boards/Pynq-Z1/base/.Xil/Vivado-4205-kavish/dsa/prj'

INFO: [Vivado-projutils-17] Please note that the -paths_relative_to switch was specified, hence the project source files will be referenced wrt the
 path that was specified with this switch. The 'origin_dir' variable is set to '.' in the generated script.

WARNING: [Vivado-projutils-10] Found source(s) that were local or imported into the project. If this project is being source controlled, then
 please ensure that the project source(s) are also part of this source controlled data. The list of these local source(s) can be found in the generated script
 under the header section.

write_project_tcl: Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 5661.227 ; gain = 115.000 ; free physical = 80 ; free virtual = 1301
WARNING: [Vivado 12-5965] The block design '/home/kavish/Projects/PYNQ/New/Pynq/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/base/base.bd' is not upto date, which can indicate that it was updated recently but not generated. A DSA will be created, but the contents may not match the latest design. It is strongly recommended that the block design be generated and the design is re-implemented before creating the DSA.
CRITICAL WARNING: [Vivado_Tcl 4-412] Exported hardware design may be stale because Block Design /home/kavish/Projects/PYNQ/New/Pynq/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/base/base.bd is not generated
INFO: [Vivado 12-4896] Successfully created DSA: /home/kavish/Projects/PYNQ/New/Pynq/boards/Pynq-Z1/base/base.dsa
write_dsa: Time (s): cpu = 00:00:58 ; elapsed = 00:01:17 . Memory (MB): peak = 5661.227 ; gain = 3924.859 ; free physical = 179 ; free virtual = 1290
INFO: [Vivado 12-6074] Validating DSA: './base.dsa'
INFO: [Vivado 12-4468] Found XML metadata file: dsa.xml
INFO: [Vivado 12-6078] Validating platform properties...
INFO: [Vivado 12-6079] Validating unified platform...
INFO: [Vivado 12-6073] Validating 'pre_synth' platform state...
INFO: [Vivado 12-6077] Validating platform files...
INFO: [Vivado 12-6067] Found file 'base.hpfm' of type 'HPFM' in the DSA.
INFO: [Vivado 12-6067] Found file 'prj/rebuild.tcl' of type 'REBUILD_TCL' in the DSA.
INFO: [Vivado 12-6066] Finished running validate_dsa for file: './base.dsa'
INFO: [Common 17-206] Exiting Vivado at Mon Dec 21 17:33:40 2020...
