# Zynq-TX-UTT
> TX project about hardware acceleration performance of a Xilinx Zynq-7000 SoC ZC702 using image processing functions

In this report and associated Vivado source code, we try to evaluate the hardware acceleration performance of the Xilinx Zynq-7000 SoC ZC702 using image processing functions in C++, synthesised into HDL block IP with Vivado HLS and implemented on an ARM+FPGA interconnected architecture.

## Authors

* **Pierre Avital** - *Initial work* - [CptFox](https://github.com/CptFox)
* **Julien Grave** - *Initial work* - [JulienGrv](https://github.com/JulienGrv)

See also the list of [contributors](https://github.com/JulienGrv/Zynq-TX-UTT/contributors) who participated in this project.

## License

This project is licensed under the GNU General Public License v3.0 - see the [LICENSE.md](LICENSE.md) file for details.

## Acknowledgments

* [The Development Channel](https://www.youtube.com/channel/UC1ptV25-NEHRIEnM1kXMCrQ)
* [CNAM](http://easytp.cnam.fr/alexandre/index_fichiers/support/zynq_cours_tp_vivado.pdf)
* [Lauri's blog](http://lauri.xn--vsandi-pxa.com/hdl/zynq/xilinx-dma.html)
