/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Mar 31 15:03:04 2016
 *                 Full Compile MD5 Checksum  c4047ee397223298a92cb5ed9f7003ae
 *                     (minus title and desc)
 *                 MD5 Checksum               3a2da73040e5919d5073d624063d2523
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     899
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_DS_A_CHAN_FE_H__
#define BCHP_DS_A_CHAN_FE_H__

/***************************************************************************
 *DS_A_CHAN_FE - Front End Registers
 ***************************************************************************/
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0              0x02210000 /* [CFG] HDOFFCTL0 */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1              0x02210004 /* [CFG] HDOFFCTL1 */
#define BCHP_DS_A_CHAN_FE_HDOFFSTS               0x02210008 /* [RO] HDOFFSTS */
#define BCHP_DS_A_CHAN_FE_LOCAL_DATA_RST         0x0221000c /* [CFG] Local data reset control register */

/***************************************************************************
 *HDOFFCTL0 - HDOFFCTL0
 ***************************************************************************/
/* DS_A_CHAN_FE :: HDOFFCTL0 :: aifin_select_lane1 [31:28] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_select_lane1_MASK        0xf0000000
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_select_lane1_SHIFT       28
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_select_lane1_DEFAULT     0x00000001

/* DS_A_CHAN_FE :: HDOFFCTL0 :: aifin_select_lane0 [27:24] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_select_lane0_MASK        0x0f000000
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_select_lane0_SHIFT       24
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_select_lane0_DEFAULT     0x00000000

/* DS_A_CHAN_FE :: HDOFFCTL0 :: BROADCAST_EN [23:23] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_BROADCAST_EN_MASK              0x00800000
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_BROADCAST_EN_SHIFT             23
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_BROADCAST_EN_DEFAULT           0x00000000

/* DS_A_CHAN_FE :: HDOFFCTL0 :: chan_fifo_soft_reset [22:22] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_chan_fifo_soft_reset_MASK      0x00400000
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_chan_fifo_soft_reset_SHIFT     22
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_chan_fifo_soft_reset_DEFAULT   0x00000000

/* DS_A_CHAN_FE :: HDOFFCTL0 :: lfsr_enable [21:21] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_lfsr_enable_MASK               0x00200000
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_lfsr_enable_SHIFT              21
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_lfsr_enable_DEFAULT            0x00000000

/* DS_A_CHAN_FE :: HDOFFCTL0 :: lfsr_sel [20:17] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_lfsr_sel_MASK                  0x001e0000
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_lfsr_sel_SHIFT                 17
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_lfsr_sel_DEFAULT               0x00000000

/* DS_A_CHAN_FE :: HDOFFCTL0 :: lfsr_fifo_enable [16:16] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_lfsr_fifo_enable_MASK          0x00010000
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_lfsr_fifo_enable_SHIFT         16
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_lfsr_fifo_enable_DEFAULT       0x00000000

/* DS_A_CHAN_FE :: HDOFFCTL0 :: lfsr_fifo_sel [15:12] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_lfsr_fifo_sel_MASK             0x0000f000
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_lfsr_fifo_sel_SHIFT            12
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_lfsr_fifo_sel_DEFAULT          0x00000000

/* DS_A_CHAN_FE :: HDOFFCTL0 :: ECO_SPARE_0 [11:11] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_ECO_SPARE_0_MASK               0x00000800
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_ECO_SPARE_0_SHIFT              11
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_ECO_SPARE_0_DEFAULT            0x00000000

/* DS_A_CHAN_FE :: HDOFFCTL0 :: FIFO_auto_reset_disable [10:10] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_FIFO_auto_reset_disable_MASK   0x00000400
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_FIFO_auto_reset_disable_SHIFT  10
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_FIFO_auto_reset_disable_DEFAULT 0x00000000

/* DS_A_CHAN_FE :: HDOFFCTL0 :: aifin_lane9 [09:09] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane9_MASK               0x00000200
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane9_SHIFT              9
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane9_DEFAULT            0x00000000

/* DS_A_CHAN_FE :: HDOFFCTL0 :: aifin_lane8 [08:08] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane8_MASK               0x00000100
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane8_SHIFT              8
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane8_DEFAULT            0x00000000

/* DS_A_CHAN_FE :: HDOFFCTL0 :: aifin_lane7 [07:07] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane7_MASK               0x00000080
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane7_SHIFT              7
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane7_DEFAULT            0x00000000

/* DS_A_CHAN_FE :: HDOFFCTL0 :: aifin_lane6 [06:06] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane6_MASK               0x00000040
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane6_SHIFT              6
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane6_DEFAULT            0x00000000

/* DS_A_CHAN_FE :: HDOFFCTL0 :: aifin_lane5 [05:05] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane5_MASK               0x00000020
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane5_SHIFT              5
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane5_DEFAULT            0x00000000

/* DS_A_CHAN_FE :: HDOFFCTL0 :: aifin_lane4 [04:04] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane4_MASK               0x00000010
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane4_SHIFT              4
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane4_DEFAULT            0x00000000

/* DS_A_CHAN_FE :: HDOFFCTL0 :: aifin_lane3 [03:03] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane3_MASK               0x00000008
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane3_SHIFT              3
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane3_DEFAULT            0x00000000

/* DS_A_CHAN_FE :: HDOFFCTL0 :: aifin_lane2 [02:02] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane2_MASK               0x00000004
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane2_SHIFT              2
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane2_DEFAULT            0x00000000

/* DS_A_CHAN_FE :: HDOFFCTL0 :: aifin_lane1 [01:01] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane1_MASK               0x00000002
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane1_SHIFT              1
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane1_DEFAULT            0x00000000

/* DS_A_CHAN_FE :: HDOFFCTL0 :: aifin_lane0 [00:00] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane0_MASK               0x00000001
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane0_SHIFT              0
#define BCHP_DS_A_CHAN_FE_HDOFFCTL0_aifin_lane0_DEFAULT            0x00000000

/***************************************************************************
 *HDOFFCTL1 - HDOFFCTL1
 ***************************************************************************/
/* DS_A_CHAN_FE :: HDOFFCTL1 :: aifin_select_lane9 [31:28] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane9_MASK        0xf0000000
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane9_SHIFT       28
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane9_DEFAULT     0x00000009

/* DS_A_CHAN_FE :: HDOFFCTL1 :: aifin_select_lane8 [27:24] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane8_MASK        0x0f000000
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane8_SHIFT       24
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane8_DEFAULT     0x00000008

/* DS_A_CHAN_FE :: HDOFFCTL1 :: aifin_select_lane7 [23:20] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane7_MASK        0x00f00000
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane7_SHIFT       20
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane7_DEFAULT     0x00000007

/* DS_A_CHAN_FE :: HDOFFCTL1 :: aifin_select_lane6 [19:16] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane6_MASK        0x000f0000
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane6_SHIFT       16
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane6_DEFAULT     0x00000006

/* DS_A_CHAN_FE :: HDOFFCTL1 :: aifin_select_lane5 [15:12] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane5_MASK        0x0000f000
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane5_SHIFT       12
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane5_DEFAULT     0x00000005

/* DS_A_CHAN_FE :: HDOFFCTL1 :: aifin_select_lane4 [11:08] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane4_MASK        0x00000f00
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane4_SHIFT       8
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane4_DEFAULT     0x00000004

/* DS_A_CHAN_FE :: HDOFFCTL1 :: aifin_select_lane3 [07:04] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane3_MASK        0x000000f0
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane3_SHIFT       4
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane3_DEFAULT     0x00000003

/* DS_A_CHAN_FE :: HDOFFCTL1 :: aifin_select_lane2 [03:00] */
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane2_MASK        0x0000000f
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane2_SHIFT       0
#define BCHP_DS_A_CHAN_FE_HDOFFCTL1_aifin_select_lane2_DEFAULT     0x00000002

/***************************************************************************
 *HDOFFSTS - HDOFFSTS
 ***************************************************************************/
/* DS_A_CHAN_FE :: HDOFFSTS :: ECO_SPARE_0 [31:02] */
#define BCHP_DS_A_CHAN_FE_HDOFFSTS_ECO_SPARE_0_MASK                0xfffffffc
#define BCHP_DS_A_CHAN_FE_HDOFFSTS_ECO_SPARE_0_SHIFT               2
#define BCHP_DS_A_CHAN_FE_HDOFFSTS_ECO_SPARE_0_DEFAULT             0x00000000

/* DS_A_CHAN_FE :: HDOFFSTS :: lfsr_comp_fifo_fail [01:01] */
#define BCHP_DS_A_CHAN_FE_HDOFFSTS_lfsr_comp_fifo_fail_MASK        0x00000002
#define BCHP_DS_A_CHAN_FE_HDOFFSTS_lfsr_comp_fifo_fail_SHIFT       1
#define BCHP_DS_A_CHAN_FE_HDOFFSTS_lfsr_comp_fifo_fail_DEFAULT     0x00000000

/* DS_A_CHAN_FE :: HDOFFSTS :: lfsr_comp_fail [00:00] */
#define BCHP_DS_A_CHAN_FE_HDOFFSTS_lfsr_comp_fail_MASK             0x00000001
#define BCHP_DS_A_CHAN_FE_HDOFFSTS_lfsr_comp_fail_SHIFT            0
#define BCHP_DS_A_CHAN_FE_HDOFFSTS_lfsr_comp_fail_DEFAULT          0x00000000

/***************************************************************************
 *LOCAL_DATA_RST - Local data reset control register
 ***************************************************************************/
/* DS_A_CHAN_FE :: LOCAL_DATA_RST :: ECO_SPARE_0 [31:05] */
#define BCHP_DS_A_CHAN_FE_LOCAL_DATA_RST_ECO_SPARE_0_MASK          0xffffffe0
#define BCHP_DS_A_CHAN_FE_LOCAL_DATA_RST_ECO_SPARE_0_SHIFT         5
#define BCHP_DS_A_CHAN_FE_LOCAL_DATA_RST_ECO_SPARE_0_DEFAULT       0x00000000

/* DS_A_CHAN_FE :: LOCAL_DATA_RST :: CIP_D_RESET [04:04] */
#define BCHP_DS_A_CHAN_FE_LOCAL_DATA_RST_CIP_D_RESET_MASK          0x00000010
#define BCHP_DS_A_CHAN_FE_LOCAL_DATA_RST_CIP_D_RESET_SHIFT         4
#define BCHP_DS_A_CHAN_FE_LOCAL_DATA_RST_CIP_D_RESET_DEFAULT       0x00000001

/* DS_A_CHAN_FE :: LOCAL_DATA_RST :: CIP_C_RESET [03:03] */
#define BCHP_DS_A_CHAN_FE_LOCAL_DATA_RST_CIP_C_RESET_MASK          0x00000008
#define BCHP_DS_A_CHAN_FE_LOCAL_DATA_RST_CIP_C_RESET_SHIFT         3
#define BCHP_DS_A_CHAN_FE_LOCAL_DATA_RST_CIP_C_RESET_DEFAULT       0x00000001

/* DS_A_CHAN_FE :: LOCAL_DATA_RST :: CIP_B_RESET [02:02] */
#define BCHP_DS_A_CHAN_FE_LOCAL_DATA_RST_CIP_B_RESET_MASK          0x00000004
#define BCHP_DS_A_CHAN_FE_LOCAL_DATA_RST_CIP_B_RESET_SHIFT         2
#define BCHP_DS_A_CHAN_FE_LOCAL_DATA_RST_CIP_B_RESET_DEFAULT       0x00000001

/* DS_A_CHAN_FE :: LOCAL_DATA_RST :: CIP_A_RESET [01:01] */
#define BCHP_DS_A_CHAN_FE_LOCAL_DATA_RST_CIP_A_RESET_MASK          0x00000002
#define BCHP_DS_A_CHAN_FE_LOCAL_DATA_RST_CIP_A_RESET_SHIFT         1
#define BCHP_DS_A_CHAN_FE_LOCAL_DATA_RST_CIP_A_RESET_DEFAULT       0x00000001

/* DS_A_CHAN_FE :: LOCAL_DATA_RST :: DATA_RESET_PPF [00:00] */
#define BCHP_DS_A_CHAN_FE_LOCAL_DATA_RST_DATA_RESET_PPF_MASK       0x00000001
#define BCHP_DS_A_CHAN_FE_LOCAL_DATA_RST_DATA_RESET_PPF_SHIFT      0
#define BCHP_DS_A_CHAN_FE_LOCAL_DATA_RST_DATA_RESET_PPF_DEFAULT    0x00000001

#endif /* #ifndef BCHP_DS_A_CHAN_FE_H__ */

/* End of File */
