<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\xiang\Downloads\BU\RASTIC\pwm_generator\impl\gwsynthesis\pwm_generator.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\xiang\Downloads\BU\RASTIC\pwm_generator\src\pwm_generator.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Apr 23 18:20:46 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>51</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>45</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_30MHz</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_30MHz_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_30MHz</td>
<td>50.000(MHz)</td>
<td>97.869(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_30MHz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_30MHz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.782</td>
<td>pulse_width_12_s0/Q</td>
<td>servo_pwm_s3/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.174</td>
</tr>
<tr>
<td>2</td>
<td>14.292</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_1_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.665</td>
</tr>
<tr>
<td>3</td>
<td>14.292</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_2_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.665</td>
</tr>
<tr>
<td>4</td>
<td>14.292</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_3_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.665</td>
</tr>
<tr>
<td>5</td>
<td>14.292</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_4_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.665</td>
</tr>
<tr>
<td>6</td>
<td>14.292</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_5_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.665</td>
</tr>
<tr>
<td>7</td>
<td>14.301</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_0_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.656</td>
</tr>
<tr>
<td>8</td>
<td>14.369</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_11_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.588</td>
</tr>
<tr>
<td>9</td>
<td>14.369</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_10_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.588</td>
</tr>
<tr>
<td>10</td>
<td>14.369</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_9_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.588</td>
</tr>
<tr>
<td>11</td>
<td>14.369</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_8_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.588</td>
</tr>
<tr>
<td>12</td>
<td>14.369</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_7_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.588</td>
</tr>
<tr>
<td>13</td>
<td>14.369</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_6_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.588</td>
</tr>
<tr>
<td>14</td>
<td>14.718</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_18_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.239</td>
</tr>
<tr>
<td>15</td>
<td>14.718</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_19_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.239</td>
</tr>
<tr>
<td>16</td>
<td>14.737</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_17_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.220</td>
</tr>
<tr>
<td>17</td>
<td>14.737</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_16_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.220</td>
</tr>
<tr>
<td>18</td>
<td>14.737</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_15_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.220</td>
</tr>
<tr>
<td>19</td>
<td>14.737</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_14_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.220</td>
</tr>
<tr>
<td>20</td>
<td>14.737</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_13_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.220</td>
</tr>
<tr>
<td>21</td>
<td>14.737</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_12_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.220</td>
</tr>
<tr>
<td>22</td>
<td>15.621</td>
<td>pwm_counter_7_s0/Q</td>
<td>pwm_counter_19_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.979</td>
</tr>
<tr>
<td>23</td>
<td>15.678</td>
<td>pwm_counter_7_s0/Q</td>
<td>pwm_counter_18_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.922</td>
</tr>
<tr>
<td>24</td>
<td>15.735</td>
<td>pwm_counter_7_s0/Q</td>
<td>pwm_counter_17_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.865</td>
</tr>
<tr>
<td>25</td>
<td>15.779</td>
<td>pwm_counter_19_s0/Q</td>
<td>servo_pwm_s3/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.821</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>pwm_counter_0_s0/Q</td>
<td>pwm_counter_0_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.730</td>
<td>pwm_counter_2_s0/Q</td>
<td>pwm_counter_2_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>3</td>
<td>0.730</td>
<td>pwm_counter_14_s0/Q</td>
<td>pwm_counter_14_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>4</td>
<td>0.731</td>
<td>pwm_counter_18_s0/Q</td>
<td>pwm_counter_18_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>5</td>
<td>0.731</td>
<td>pwm_counter_12_s0/Q</td>
<td>pwm_counter_12_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>6</td>
<td>0.731</td>
<td>pwm_counter_8_s0/Q</td>
<td>pwm_counter_8_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>7</td>
<td>0.731</td>
<td>pwm_counter_6_s0/Q</td>
<td>pwm_counter_6_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>8</td>
<td>0.853</td>
<td>pwm_counter_1_s0/Q</td>
<td>pwm_counter_1_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>9</td>
<td>0.959</td>
<td>pwm_counter_17_s0/Q</td>
<td>pwm_counter_17_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.959</td>
</tr>
<tr>
<td>10</td>
<td>0.965</td>
<td>pwm_counter_11_s0/Q</td>
<td>pwm_counter_11_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>11</td>
<td>0.965</td>
<td>pwm_counter_16_s0/Q</td>
<td>pwm_counter_16_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>12</td>
<td>0.965</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_5_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>13</td>
<td>0.966</td>
<td>pwm_counter_15_s0/Q</td>
<td>pwm_counter_15_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.966</td>
</tr>
<tr>
<td>14</td>
<td>0.966</td>
<td>pwm_counter_19_s0/Q</td>
<td>pwm_counter_19_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.966</td>
</tr>
<tr>
<td>15</td>
<td>0.968</td>
<td>pwm_counter_13_s0/Q</td>
<td>pwm_counter_13_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.968</td>
</tr>
<tr>
<td>16</td>
<td>0.970</td>
<td>pwm_counter_3_s0/Q</td>
<td>pwm_counter_3_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.970</td>
</tr>
<tr>
<td>17</td>
<td>0.971</td>
<td>pwm_counter_4_s0/Q</td>
<td>pwm_counter_4_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.971</td>
</tr>
<tr>
<td>18</td>
<td>0.971</td>
<td>pwm_counter_9_s0/Q</td>
<td>pwm_counter_9_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.971</td>
</tr>
<tr>
<td>19</td>
<td>0.971</td>
<td>pwm_counter_10_s0/Q</td>
<td>pwm_counter_10_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.971</td>
</tr>
<tr>
<td>20</td>
<td>1.065</td>
<td>pwm_counter_6_s0/Q</td>
<td>pwm_counter_7_s0/D</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.065</td>
</tr>
<tr>
<td>21</td>
<td>1.806</td>
<td>pwm_counter_16_s0/Q</td>
<td>pwm_counter_12_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.818</td>
</tr>
<tr>
<td>22</td>
<td>1.806</td>
<td>pwm_counter_16_s0/Q</td>
<td>pwm_counter_13_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.818</td>
</tr>
<tr>
<td>23</td>
<td>1.806</td>
<td>pwm_counter_16_s0/Q</td>
<td>pwm_counter_14_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.818</td>
</tr>
<tr>
<td>24</td>
<td>1.806</td>
<td>pwm_counter_16_s0/Q</td>
<td>pwm_counter_15_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.818</td>
</tr>
<tr>
<td>25</td>
<td>1.806</td>
<td>pwm_counter_16_s0/Q</td>
<td>pwm_counter_16_s0/RESET</td>
<td>clk_30MHz:[R]</td>
<td>clk_30MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.818</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.521</td>
<td>7.771</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_30MHz</td>
<td>pulse_width_15_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.521</td>
<td>7.771</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_30MHz</td>
<td>pulse_width_12_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.521</td>
<td>7.771</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_30MHz</td>
<td>pwm_counter_18_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.521</td>
<td>7.771</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_30MHz</td>
<td>pwm_counter_14_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.521</td>
<td>7.771</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_30MHz</td>
<td>pwm_counter_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.521</td>
<td>7.771</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_30MHz</td>
<td>pwm_counter_7_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.521</td>
<td>7.771</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_30MHz</td>
<td>pwm_counter_15_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.521</td>
<td>7.771</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_30MHz</td>
<td>pwm_counter_8_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.521</td>
<td>7.771</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_30MHz</td>
<td>pwm_counter_9_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.521</td>
<td>7.771</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_30MHz</td>
<td>pwm_counter_19_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulse_width_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo_pwm_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT13[B]</td>
<td>pulse_width_12_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT13[B]</td>
<td style=" font-weight:bold;">pulse_width_12_s0/Q</td>
</tr>
<tr>
<td>7.197</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>n14_s62/I0</td>
</tr>
<tr>
<td>8.229</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">n14_s62/F</td>
</tr>
<tr>
<td>8.235</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>n14_s60/I0</td>
</tr>
<tr>
<td>9.057</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">n14_s60/F</td>
</tr>
<tr>
<td>9.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>n14_s42/I0</td>
</tr>
<tr>
<td>10.020</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">n14_s42/COUT</td>
</tr>
<tr>
<td>10.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>n14_s43/CIN</td>
</tr>
<tr>
<td>10.077</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">n14_s43/COUT</td>
</tr>
<tr>
<td>10.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td>n14_s44/CIN</td>
</tr>
<tr>
<td>10.134</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">n14_s44/COUT</td>
</tr>
<tr>
<td>10.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td>n14_s45/CIN</td>
</tr>
<tr>
<td>10.191</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n14_s45/COUT</td>
</tr>
<tr>
<td>10.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[2][A]</td>
<td>n14_s46/CIN</td>
</tr>
<tr>
<td>10.248</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" background: #97FFFF;">n14_s46/COUT</td>
</tr>
<tr>
<td>12.100</td>
<td>1.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>servo_pwm_s6/I0</td>
</tr>
<tr>
<td>13.199</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td style=" background: #97FFFF;">servo_pwm_s6/F</td>
</tr>
<tr>
<td>13.205</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>servo_pwm_s5/I0</td>
</tr>
<tr>
<td>14.231</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">servo_pwm_s5/F</td>
</tr>
<tr>
<td>15.765</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td style=" font-weight:bold;">servo_pwm_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>servo_pwm_s3/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB22[A]</td>
<td>servo_pwm_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.165, 50.765%; route: 4.551, 44.730%; tC2Q: 0.458, 4.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>11.256</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>pwm_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 55.730%; route: 2.049, 36.179%; tC2Q: 0.458, 8.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>11.256</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">pwm_counter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>pwm_counter_2_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>pwm_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 55.730%; route: 2.049, 36.179%; tC2Q: 0.458, 8.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>11.256</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td style=" font-weight:bold;">pwm_counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td>pwm_counter_3_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[1][B]</td>
<td>pwm_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 55.730%; route: 2.049, 36.179%; tC2Q: 0.458, 8.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>11.256</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" font-weight:bold;">pwm_counter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>pwm_counter_4_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>pwm_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 55.730%; route: 2.049, 36.179%; tC2Q: 0.458, 8.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>11.256</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 55.730%; route: 2.049, 36.179%; tC2Q: 0.458, 8.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>11.247</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>pwm_counter_0_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>pwm_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 55.821%; route: 2.040, 36.075%; tC2Q: 0.458, 8.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>11.179</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>pwm_counter_11_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>pwm_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 56.499%; route: 1.972, 35.298%; tC2Q: 0.458, 8.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>11.179</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">pwm_counter_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>pwm_counter_10_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>pwm_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 56.499%; route: 1.972, 35.298%; tC2Q: 0.458, 8.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>11.179</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td style=" font-weight:bold;">pwm_counter_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>pwm_counter_9_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>pwm_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 56.499%; route: 1.972, 35.298%; tC2Q: 0.458, 8.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>11.179</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">pwm_counter_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>pwm_counter_8_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>pwm_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 56.499%; route: 1.972, 35.298%; tC2Q: 0.458, 8.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>11.179</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>pwm_counter_7_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>pwm_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 56.499%; route: 1.972, 35.298%; tC2Q: 0.458, 8.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>11.179</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>pwm_counter_6_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>pwm_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 56.499%; route: 1.972, 35.298%; tC2Q: 0.458, 8.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>pwm_counter_18_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>pwm_counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 60.264%; route: 1.623, 30.987%; tC2Q: 0.458, 8.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>pwm_counter_19_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>pwm_counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 60.264%; route: 1.623, 30.987%; tC2Q: 0.458, 8.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>pwm_counter_17_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>pwm_counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 60.478%; route: 1.605, 30.742%; tC2Q: 0.458, 8.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" font-weight:bold;">pwm_counter_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>pwm_counter_16_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>pwm_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 60.478%; route: 1.605, 30.742%; tC2Q: 0.458, 8.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" font-weight:bold;">pwm_counter_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>pwm_counter_15_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>pwm_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 60.478%; route: 1.605, 30.742%; tC2Q: 0.458, 8.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">pwm_counter_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>pwm_counter_14_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>pwm_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 60.478%; route: 1.605, 30.742%; tC2Q: 0.458, 8.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>pwm_counter_13_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>pwm_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 60.478%; route: 1.605, 30.742%; tC2Q: 0.458, 8.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n15_s65/I3</td>
</tr>
<tr>
<td>7.570</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n15_s65/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n15_s61/I1</td>
</tr>
<tr>
<td>8.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n15_s61/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>pwm_counter_12_s0/CLK</td>
</tr>
<tr>
<td>25.548</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>pwm_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 60.478%; route: 1.605, 30.742%; tC2Q: 0.458, 8.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>pwm_counter_7_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_7_s0/Q</td>
</tr>
<tr>
<td>7.830</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[0][B]</td>
<td>n29_s/I1</td>
</tr>
<tr>
<td>8.380</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" background: #97FFFF;">n29_s/COUT</td>
</tr>
<tr>
<td>8.380</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C14[1][A]</td>
<td>n28_s/CIN</td>
</tr>
<tr>
<td>8.437</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">n28_s/COUT</td>
</tr>
<tr>
<td>8.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[1][B]</td>
<td>n27_s/CIN</td>
</tr>
<tr>
<td>8.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td style=" background: #97FFFF;">n27_s/COUT</td>
</tr>
<tr>
<td>8.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[2][A]</td>
<td>n26_s/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td style=" background: #97FFFF;">n26_s/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[2][B]</td>
<td>n25_s/CIN</td>
</tr>
<tr>
<td>8.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n25_s/COUT</td>
</tr>
<tr>
<td>8.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td>n24_s/CIN</td>
</tr>
<tr>
<td>8.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">n24_s/COUT</td>
</tr>
<tr>
<td>8.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][B]</td>
<td>n23_s/CIN</td>
</tr>
<tr>
<td>8.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">n23_s/COUT</td>
</tr>
<tr>
<td>8.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td>n22_s/CIN</td>
</tr>
<tr>
<td>8.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">n22_s/COUT</td>
</tr>
<tr>
<td>8.779</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][B]</td>
<td>n21_s/CIN</td>
</tr>
<tr>
<td>8.836</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n21_s/COUT</td>
</tr>
<tr>
<td>8.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][A]</td>
<td>n20_s/CIN</td>
</tr>
<tr>
<td>8.893</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">n20_s/COUT</td>
</tr>
<tr>
<td>8.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td>n19_s/CIN</td>
</tr>
<tr>
<td>8.950</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n19_s/COUT</td>
</tr>
<tr>
<td>8.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td>n18_s/CIN</td>
</tr>
<tr>
<td>9.007</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">n18_s/COUT</td>
</tr>
<tr>
<td>9.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>n17_s/CIN</td>
</tr>
<tr>
<td>9.570</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">n17_s/SUM</td>
</tr>
<tr>
<td>9.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>pwm_counter_19_s0/CLK</td>
</tr>
<tr>
<td>25.191</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>pwm_counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.740, 43.734%; route: 1.780, 44.746%; tC2Q: 0.458, 11.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>pwm_counter_7_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_7_s0/Q</td>
</tr>
<tr>
<td>7.830</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[0][B]</td>
<td>n29_s/I1</td>
</tr>
<tr>
<td>8.380</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" background: #97FFFF;">n29_s/COUT</td>
</tr>
<tr>
<td>8.380</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C14[1][A]</td>
<td>n28_s/CIN</td>
</tr>
<tr>
<td>8.437</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">n28_s/COUT</td>
</tr>
<tr>
<td>8.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[1][B]</td>
<td>n27_s/CIN</td>
</tr>
<tr>
<td>8.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td style=" background: #97FFFF;">n27_s/COUT</td>
</tr>
<tr>
<td>8.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[2][A]</td>
<td>n26_s/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td style=" background: #97FFFF;">n26_s/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[2][B]</td>
<td>n25_s/CIN</td>
</tr>
<tr>
<td>8.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n25_s/COUT</td>
</tr>
<tr>
<td>8.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td>n24_s/CIN</td>
</tr>
<tr>
<td>8.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">n24_s/COUT</td>
</tr>
<tr>
<td>8.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][B]</td>
<td>n23_s/CIN</td>
</tr>
<tr>
<td>8.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">n23_s/COUT</td>
</tr>
<tr>
<td>8.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td>n22_s/CIN</td>
</tr>
<tr>
<td>8.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">n22_s/COUT</td>
</tr>
<tr>
<td>8.779</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][B]</td>
<td>n21_s/CIN</td>
</tr>
<tr>
<td>8.836</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n21_s/COUT</td>
</tr>
<tr>
<td>8.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][A]</td>
<td>n20_s/CIN</td>
</tr>
<tr>
<td>8.893</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">n20_s/COUT</td>
</tr>
<tr>
<td>8.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td>n19_s/CIN</td>
</tr>
<tr>
<td>8.950</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n19_s/COUT</td>
</tr>
<tr>
<td>8.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td>n18_s/CIN</td>
</tr>
<tr>
<td>9.513</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">n18_s/SUM</td>
</tr>
<tr>
<td>9.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>pwm_counter_18_s0/CLK</td>
</tr>
<tr>
<td>25.191</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>pwm_counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.683, 42.916%; route: 1.780, 45.397%; tC2Q: 0.458, 11.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>pwm_counter_7_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_7_s0/Q</td>
</tr>
<tr>
<td>7.830</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[0][B]</td>
<td>n29_s/I1</td>
</tr>
<tr>
<td>8.380</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" background: #97FFFF;">n29_s/COUT</td>
</tr>
<tr>
<td>8.380</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C14[1][A]</td>
<td>n28_s/CIN</td>
</tr>
<tr>
<td>8.437</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">n28_s/COUT</td>
</tr>
<tr>
<td>8.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[1][B]</td>
<td>n27_s/CIN</td>
</tr>
<tr>
<td>8.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td style=" background: #97FFFF;">n27_s/COUT</td>
</tr>
<tr>
<td>8.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[2][A]</td>
<td>n26_s/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td style=" background: #97FFFF;">n26_s/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[2][B]</td>
<td>n25_s/CIN</td>
</tr>
<tr>
<td>8.608</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n25_s/COUT</td>
</tr>
<tr>
<td>8.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td>n24_s/CIN</td>
</tr>
<tr>
<td>8.665</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">n24_s/COUT</td>
</tr>
<tr>
<td>8.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][B]</td>
<td>n23_s/CIN</td>
</tr>
<tr>
<td>8.722</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">n23_s/COUT</td>
</tr>
<tr>
<td>8.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td>n22_s/CIN</td>
</tr>
<tr>
<td>8.779</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">n22_s/COUT</td>
</tr>
<tr>
<td>8.779</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][B]</td>
<td>n21_s/CIN</td>
</tr>
<tr>
<td>8.836</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n21_s/COUT</td>
</tr>
<tr>
<td>8.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][A]</td>
<td>n20_s/CIN</td>
</tr>
<tr>
<td>8.893</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">n20_s/COUT</td>
</tr>
<tr>
<td>8.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td>n19_s/CIN</td>
</tr>
<tr>
<td>9.456</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n19_s/SUM</td>
</tr>
<tr>
<td>9.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>pwm_counter_17_s0/CLK</td>
</tr>
<tr>
<td>25.191</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>pwm_counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 42.074%; route: 1.780, 46.066%; tC2Q: 0.458, 11.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo_pwm_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>pwm_counter_19_s0/CLK</td>
</tr>
<tr>
<td>6.049</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C16[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_19_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>n14_s63/I0</td>
</tr>
<tr>
<td>7.293</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">n14_s63/F</td>
</tr>
<tr>
<td>9.412</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB22[A]</td>
<td style=" font-weight:bold;">servo_pwm_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>servo_pwm_s3/CLK</td>
</tr>
<tr>
<td>25.191</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB22[A]</td>
<td>servo_pwm_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 21.512%; route: 2.541, 66.493%; tC2Q: 0.458, 11.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 75.653%; route: 1.361, 24.347%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>pwm_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C12[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_0_s0/Q</td>
</tr>
<tr>
<td>4.428</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>4.800</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>4.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>pwm_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>pwm_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>pwm_counter_2_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">pwm_counter_2_s0/Q</td>
</tr>
<tr>
<td>4.428</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td>n34_s/I1</td>
</tr>
<tr>
<td>4.822</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">n34_s/SUM</td>
</tr>
<tr>
<td>4.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">pwm_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>pwm_counter_2_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>pwm_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>pwm_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">pwm_counter_14_s0/Q</td>
</tr>
<tr>
<td>4.428</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td>n22_s/I1</td>
</tr>
<tr>
<td>4.822</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">n22_s/SUM</td>
</tr>
<tr>
<td>4.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">pwm_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>pwm_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>pwm_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>pwm_counter_18_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_18_s0/Q</td>
</tr>
<tr>
<td>4.430</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td>n18_s/I1</td>
</tr>
<tr>
<td>4.824</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">n18_s/SUM</td>
</tr>
<tr>
<td>4.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>pwm_counter_18_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>pwm_counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>pwm_counter_12_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_12_s0/Q</td>
</tr>
<tr>
<td>4.430</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td>n24_s/I1</td>
</tr>
<tr>
<td>4.824</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">n24_s/SUM</td>
</tr>
<tr>
<td>4.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>pwm_counter_12_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>pwm_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>pwm_counter_8_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">pwm_counter_8_s0/Q</td>
</tr>
<tr>
<td>4.430</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C14[1][A]</td>
<td>n28_s/I1</td>
</tr>
<tr>
<td>4.824</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">n28_s/SUM</td>
</tr>
<tr>
<td>4.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">pwm_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>pwm_counter_8_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>pwm_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>pwm_counter_6_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_6_s0/Q</td>
</tr>
<tr>
<td>4.430</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C14[0][A]</td>
<td>n30_s/I1</td>
</tr>
<tr>
<td>4.824</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">n30_s/SUM</td>
</tr>
<tr>
<td>4.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>pwm_counter_6_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>pwm_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C13[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/Q</td>
</tr>
<tr>
<td>4.428</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C13[0][B]</td>
<td>n35_s/I0</td>
</tr>
<tr>
<td>4.945</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">n35_s/SUM</td>
</tr>
<tr>
<td>4.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>pwm_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>pwm_counter_17_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C15[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_17_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td>n19_s/I1</td>
</tr>
<tr>
<td>5.051</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n19_s/SUM</td>
</tr>
<tr>
<td>5.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>pwm_counter_17_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>pwm_counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 41.102%; route: 0.231, 24.124%; tC2Q: 0.333, 34.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>pwm_counter_11_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C14[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_11_s0/Q</td>
</tr>
<tr>
<td>4.664</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C14[2][B]</td>
<td>n25_s/I1</td>
</tr>
<tr>
<td>5.058</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n25_s/SUM</td>
</tr>
<tr>
<td>5.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>pwm_counter_11_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>pwm_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>pwm_counter_16_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C15[2][A]</td>
<td style=" font-weight:bold;">pwm_counter_16_s0/Q</td>
</tr>
<tr>
<td>4.664</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[2][A]</td>
<td>n20_s/I1</td>
</tr>
<tr>
<td>5.058</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">n20_s/SUM</td>
</tr>
<tr>
<td>5.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" font-weight:bold;">pwm_counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>pwm_counter_16_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>pwm_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>4.664</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[2][B]</td>
<td>n31_s/I1</td>
</tr>
<tr>
<td>5.058</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td style=" background: #97FFFF;">n31_s/SUM</td>
</tr>
<tr>
<td>5.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>pwm_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.827%; route: 0.238, 24.632%; tC2Q: 0.333, 34.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>pwm_counter_15_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C15[1][B]</td>
<td style=" font-weight:bold;">pwm_counter_15_s0/Q</td>
</tr>
<tr>
<td>4.665</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[1][B]</td>
<td>n21_s/I1</td>
</tr>
<tr>
<td>5.059</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n21_s/SUM</td>
</tr>
<tr>
<td>5.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" font-weight:bold;">pwm_counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>pwm_counter_15_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>pwm_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.783%; route: 0.239, 24.713%; tC2Q: 0.333, 34.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>pwm_counter_19_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C16[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_19_s0/Q</td>
</tr>
<tr>
<td>4.665</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>n17_s/I1</td>
</tr>
<tr>
<td>5.059</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">n17_s/SUM</td>
</tr>
<tr>
<td>5.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>pwm_counter_19_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>pwm_counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.783%; route: 0.239, 24.713%; tC2Q: 0.333, 34.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>pwm_counter_13_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C15[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_13_s0/Q</td>
</tr>
<tr>
<td>4.667</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][B]</td>
<td>n23_s/I1</td>
</tr>
<tr>
<td>5.061</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">n23_s/SUM</td>
</tr>
<tr>
<td>5.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>pwm_counter_13_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>pwm_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.691%; route: 0.241, 24.884%; tC2Q: 0.333, 34.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td>pwm_counter_3_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C13[1][B]</td>
<td style=" font-weight:bold;">pwm_counter_3_s0/Q</td>
</tr>
<tr>
<td>4.669</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C13[1][B]</td>
<td>n33_s/I1</td>
</tr>
<tr>
<td>5.063</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td style=" background: #97FFFF;">n33_s/SUM</td>
</tr>
<tr>
<td>5.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td style=" font-weight:bold;">pwm_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td>pwm_counter_3_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[1][B]</td>
<td>pwm_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.621%; route: 0.243, 25.012%; tC2Q: 0.333, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>pwm_counter_4_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][A]</td>
<td style=" font-weight:bold;">pwm_counter_4_s0/Q</td>
</tr>
<tr>
<td>4.670</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C13[2][A]</td>
<td>n32_s/I1</td>
</tr>
<tr>
<td>5.064</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" background: #97FFFF;">n32_s/SUM</td>
</tr>
<tr>
<td>5.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" font-weight:bold;">pwm_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>pwm_counter_4_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>pwm_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.572%; route: 0.244, 25.104%; tC2Q: 0.333, 34.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>pwm_counter_9_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C14[1][B]</td>
<td style=" font-weight:bold;">pwm_counter_9_s0/Q</td>
</tr>
<tr>
<td>4.670</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C14[1][B]</td>
<td>n27_s/I1</td>
</tr>
<tr>
<td>5.064</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td style=" background: #97FFFF;">n27_s/SUM</td>
</tr>
<tr>
<td>5.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td style=" font-weight:bold;">pwm_counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>pwm_counter_9_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>pwm_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.572%; route: 0.244, 25.104%; tC2Q: 0.333, 34.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>pwm_counter_10_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">pwm_counter_10_s0/Q</td>
</tr>
<tr>
<td>4.670</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C14[2][A]</td>
<td>n26_s/I1</td>
</tr>
<tr>
<td>5.064</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td style=" background: #97FFFF;">n26_s/SUM</td>
</tr>
<tr>
<td>5.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">pwm_counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>pwm_counter_10_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>pwm_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.572%; route: 0.244, 25.104%; tC2Q: 0.333, 34.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>pwm_counter_6_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_6_s0/Q</td>
</tr>
<tr>
<td>4.430</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C14[0][A]</td>
<td>n30_s/I1</td>
</tr>
<tr>
<td>4.732</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">n30_s/COUT</td>
</tr>
<tr>
<td>4.732</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C14[0][B]</td>
<td>n29_s/CIN</td>
</tr>
<tr>
<td>5.158</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" background: #97FFFF;">n29_s/SUM</td>
</tr>
<tr>
<td>5.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>pwm_counter_7_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>pwm_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 68.365%; route: 0.004, 0.333%; tC2Q: 0.333, 31.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>pwm_counter_16_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C15[2][A]</td>
<td style=" font-weight:bold;">pwm_counter_16_s0/Q</td>
</tr>
<tr>
<td>4.668</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>n15_s68/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">n15_s68/F</td>
</tr>
<tr>
<td>5.272</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>5.911</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>pwm_counter_12_s0/CLK</td>
</tr>
<tr>
<td>4.105</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>pwm_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.757, 41.634%; route: 0.728, 40.033%; tC2Q: 0.333, 18.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>pwm_counter_16_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C15[2][A]</td>
<td style=" font-weight:bold;">pwm_counter_16_s0/Q</td>
</tr>
<tr>
<td>4.668</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>n15_s68/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">n15_s68/F</td>
</tr>
<tr>
<td>5.272</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>5.911</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>pwm_counter_13_s0/CLK</td>
</tr>
<tr>
<td>4.105</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>pwm_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.757, 41.634%; route: 0.728, 40.033%; tC2Q: 0.333, 18.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>pwm_counter_16_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C15[2][A]</td>
<td style=" font-weight:bold;">pwm_counter_16_s0/Q</td>
</tr>
<tr>
<td>4.668</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>n15_s68/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">n15_s68/F</td>
</tr>
<tr>
<td>5.272</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>5.911</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">pwm_counter_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>pwm_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.105</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>pwm_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.757, 41.634%; route: 0.728, 40.033%; tC2Q: 0.333, 18.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>pwm_counter_16_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C15[2][A]</td>
<td style=" font-weight:bold;">pwm_counter_16_s0/Q</td>
</tr>
<tr>
<td>4.668</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>n15_s68/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">n15_s68/F</td>
</tr>
<tr>
<td>5.272</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>5.911</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" font-weight:bold;">pwm_counter_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>pwm_counter_15_s0/CLK</td>
</tr>
<tr>
<td>4.105</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>pwm_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.757, 41.634%; route: 0.728, 40.033%; tC2Q: 0.333, 18.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_30MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>pwm_counter_16_s0/CLK</td>
</tr>
<tr>
<td>4.426</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C15[2][A]</td>
<td style=" font-weight:bold;">pwm_counter_16_s0/Q</td>
</tr>
<tr>
<td>4.668</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>n15_s68/I0</td>
</tr>
<tr>
<td>5.040</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">n15_s68/F</td>
</tr>
<tr>
<td>5.272</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n15_s60/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n15_s60/F</td>
</tr>
<tr>
<td>5.911</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" font-weight:bold;">pwm_counter_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>4.093</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>pwm_counter_16_s0/CLK</td>
</tr>
<tr>
<td>4.105</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>pwm_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.757, 41.634%; route: 0.728, 40.033%; tC2Q: 0.333, 18.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 76.388%; route: 0.966, 23.612%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.521</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.771</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_30MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pulse_width_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>pulse_width_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>13.362</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>pulse_width_15_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.521</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.771</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_30MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pulse_width_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>pulse_width_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>13.362</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>pulse_width_12_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.521</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.771</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_30MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pwm_counter_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_counter_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>13.362</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_counter_18_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.521</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.771</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_30MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pwm_counter_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_counter_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>13.362</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_counter_14_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.521</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.771</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_30MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pwm_counter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_counter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>13.362</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_counter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.521</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.771</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_30MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pwm_counter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_counter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>13.362</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_counter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.521</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.771</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_30MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pwm_counter_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_counter_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>13.362</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_counter_15_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.521</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.771</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_30MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pwm_counter_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_counter_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>13.362</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_counter_8_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.521</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.771</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_30MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pwm_counter_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_counter_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>13.362</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_counter_9_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.521</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.771</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_30MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pwm_counter_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>5.591</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_counter_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_30MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_30MHz_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_30MHz_ibuf/O</td>
</tr>
<tr>
<td>13.362</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_counter_19_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>23</td>
<td>clk_30MHz_d</td>
<td>9.782</td>
<td>1.727</td>
</tr>
<tr>
<td>20</td>
<td>n15_84</td>
<td>14.292</td>
<td>0.857</td>
</tr>
<tr>
<td>4</td>
<td>pulse_width[12]</td>
<td>9.782</td>
<td>3.259</td>
</tr>
<tr>
<td>4</td>
<td>pwm_counter[13]</td>
<td>15.360</td>
<td>0.501</td>
</tr>
<tr>
<td>4</td>
<td>pwm_counter[17]</td>
<td>15.190</td>
<td>0.430</td>
</tr>
<tr>
<td>4</td>
<td>pwm_counter[18]</td>
<td>14.599</td>
<td>0.816</td>
</tr>
<tr>
<td>4</td>
<td>pulse_width[15]</td>
<td>11.330</td>
<td>1.776</td>
</tr>
<tr>
<td>3</td>
<td>pwm_counter[19]</td>
<td>15.779</td>
<td>0.811</td>
</tr>
<tr>
<td>3</td>
<td>pwm_counter[15]</td>
<td>14.922</td>
<td>0.422</td>
</tr>
<tr>
<td>3</td>
<td>pwm_counter[16]</td>
<td>15.847</td>
<td>0.424</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C15</td>
<td>84.72%</td>
</tr>
<tr>
<td>R11C14</td>
<td>80.56%</td>
</tr>
<tr>
<td>R11C13</td>
<td>62.50%</td>
</tr>
<tr>
<td>R11C16</td>
<td>43.06%</td>
</tr>
<tr>
<td>R9C12</td>
<td>27.78%</td>
</tr>
<tr>
<td>R11C12</td>
<td>26.39%</td>
</tr>
<tr>
<td>R9C13</td>
<td>12.50%</td>
</tr>
<tr>
<td>R12C15</td>
<td>6.94%</td>
</tr>
<tr>
<td>R12C16</td>
<td>5.56%</td>
</tr>
<tr>
<td>R1C13</td>
<td>5.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
