#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('./riscv_cpu: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('./riscv_cpu: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('./riscv_cpu: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('./riscv_cpu: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('./riscv_cpu: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('./riscv_cpu: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('./riscv_cpu: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('./riscv_cpu: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('./riscv_cpu: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('./riscv_cpu: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('./riscv_cpu: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('./riscv_cpu: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('./riscv_cpu: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('./riscv_cpu: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('./riscv_cpu: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('./riscv_cpu: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('./riscv_cpu: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('./riscv_cpu: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('./riscv_cpu: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('./riscv_cpu: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('./riscv_cpu: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('./riscv_cpu: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('./riscv_cpu: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('./riscv_cpu: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('./riscv_cpu: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: vhdi_dt_get_type('./riscv_cpu: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('./riscv_cpu: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('./riscv_cpu: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('./riscv_cpu: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('./riscv_cpu: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('./riscv_cpu: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('./riscv_cpu: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('./riscv_cpu: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('./riscv_cpu: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('./riscv_cpu: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('./riscv_cpu: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('./riscv_cpu: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('./riscv_cpu: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('./riscv_cpu: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('./riscv_cpu: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('./riscv_cpu: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('./riscv_cpu: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('./riscv_cpu: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('./riscv_cpu: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('./riscv_cpu: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('./riscv_cpu: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('./riscv_cpu: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('./riscv_cpu: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('./riscv_cpu: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('./riscv_cpu: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('./riscv_cpu: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('./riscv_cpu: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('./riscv_cpu: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('./riscv_cpu: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('./riscv_cpu: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('./riscv_cpu: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('./riscv_cpu: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('./riscv_cpu: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('./riscv_cpu: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('./riscv_cpu: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('./riscv_cpu: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('./riscv_cpu: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('./riscv_cpu: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('./riscv_cpu: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('./riscv_cpu: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('./riscv_cpu: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('./riscv_cpu: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('./riscv_cpu: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('./riscv_cpu: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('./riscv_cpu: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('./riscv_cpu: undefined symbol: vhdi_node_ist_get_value_addr')
ANF: vhdi_enc_def_traverse_module('./riscv_cpu: undefined symbol: vhdi_enc_def_traverse_module')
ANF: vhdi_enc_def_traverse_scope('./riscv_cpu: undefined symbol: vhdi_enc_def_traverse_scope')
ANF: vhdi_enc_def_traverse_variable('./riscv_cpu: undefined symbol: vhdi_enc_def_traverse_variable')
ANF: vhdi_enc_ist_traverse_scope('./riscv_cpu: undefined symbol: vhdi_enc_ist_traverse_scope')
ANF: vhdi_enc_ist_traverse_variable('./riscv_cpu: undefined symbol: vhdi_enc_ist_traverse_variable')
ANF: vhdi_enc_ist_get_module_id('./riscv_cpu: undefined symbol: vhdi_enc_ist_get_module_id')
ANF: vhdi_enc_def_get_handle_by_module_id('./riscv_cpu: undefined symbol: vhdi_enc_def_get_handle_by_module_id')
VCS compile option:
 option[0]: ./riscv_cpu
 option[1]: +load_hex
 option[2]: +fsdbfile=simulation_output/cpu_riscv_test.fsdb
 option[3]: +trace_instr
 option[4]: +trace_branch
 option[5]: /cad/synopsys/vcs-mx/R-2020.12-SP2/linux64/bin/vcs1
 option[6]: -Mcc=gcc
 option[7]: -Mcplusplus=g++
 option[8]: -Masflags=
 option[9]: -Mcfl= -pipe -fPIC -O -I/cad/synopsys/vcs-mx/R-2020.12-SP2/include 
 option[10]: -Mxllcflags=
 option[11]: -Mxcflags= -pipe -fPIC -I/cad/synopsys/vcs-mx/R-2020.12-SP2/include
 option[12]: -Mldflags= -rdynamic 
 option[13]: -Mout=simulation_output/riscv_cpu
 option[14]: -Mamsrun=
 option[15]: -Mvcsaceobjs=
 option[16]: -Mobjects= /cad/synopsys/vcs-mx/R-2020.12-SP2/linux64/lib/libvirsim.so /cad/synopsys/vcs-mx/R-2020.12-SP2/linux64/lib/liberrorinf.so /cad/synopsys/vcs-mx/R-2020.12-SP2/linux64/lib/libsnpsmalloc.so /cad/synopsys/vcs-mx/R-2020.12-SP2/linux64/lib/libvfs.so 
 option[17]: -Mexternalobj=
 option[18]: -Msaverestoreobj=/cad/synopsys/vcs-mx/R-2020.12-SP2/linux64/lib/vcs_save_restore_new.o
 option[19]: -Mcrt0=
 option[20]: -Mcrtn=
 option[21]: -Mcsrc=
 option[22]: -Msyslibs=/cad/synopsys/verdi/R-2020.12-SP2/share/PLI/VCS/LINUX64/pli.a -ldl 
 option[23]: -full64
 option[24]: -debug_access+all
 option[25]: +vpi
 option[26]: +vcsd1
 option[27]: +itf+/cad/synopsys/vcs-mx/R-2020.12-SP2/linux64/lib/vcsdp_lite.tab
 option[28]: -kdb
 option[29]: -Xufe=2steps
 option[30]: -lca
 option[31]: +v2k
 option[32]: -o
 option[33]: simulation_output/riscv_cpu
 option[34]: -top
 option[35]: cpu_riscv_tb
 option[36]: +define+VCS_SIM
 option[37]: -picarchive
 option[38]: -P
 option[39]: /cad/synopsys/verdi/R-2020.12-SP2/share/PLI/VCS/LINUX64/verdi.tab
 option[40]: -fsdb
 option[41]: -sverilog
 option[42]: -gen_obj
 option[43]: +incdir+rtl
 option[44]: +incdir+testbench
 option[45]: rtl/defines.v
 option[46]: rtl/alu.v
 option[47]: rtl/multiplier.v
 option[48]: rtl/immediate_generator.v
 option[49]: rtl/ex_alu_mul_mux.v
 option[50]: rtl/control_unit.v
 option[51]: rtl/register_file.v
 option[52]: rtl/memory/instruction_memory.v
 option[53]: rtl/memory/data_memory.v
 option[54]: rtl/pipeline_stages/if_stage.v
 option[55]: rtl/pipeline_stages/id_stage.v
 option[56]: rtl/pipeline_stages/ex_stage.v
 option[57]: rtl/pipeline_stages/mem_stage.v
 option[58]: rtl/pipeline_stages/wb_stage.v
 option[59]: rtl/pipeline_registers/if_id_register.v
 option[60]: rtl/pipeline_registers/id_ex_register.v
 option[61]: rtl/pipeline_registers/ex_mem_register.v
 option[62]: rtl/pipeline_registers/mem_wb_register.v
 option[63]: rtl/pc_logic.v
 option[64]: rtl/hazard_unit.v
 option[65]: rtl/cpu_top.v
 option[66]: testbench/cpu_riscv_tb.v
 option[67]: -load
 option[68]: /cad/synopsys/verdi/R-2020.12-SP2/share/PLI/VCS/LINUX64/libnovas.so:FSDBDumpCmd
Chronologic Simulation VCS Release R-2020.12-SP2_Full64
Linux 3.10.0-1160.119.1.el7.x86_64 #1 SMP Tue Jun 4 14:43:51 UTC 2024 x86_64
CPU cores: 32
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8192 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		4096
memorylocked		64 kbytes
maxproc		4096
======================================
(Special)Runtime environment variables:

Runtime environment variables:
MANPATH=/cad/synopsys/vcs_gnu/gcc520/linux/binutils-2.25_64/man:/cad/synopsys/vcs_gnu/gcc520/linux/gcc-5.2.0_64-shared/man:/cad/lsf/9.1/man::
XDG_SESSION_ID=23605
TERM_PROGRAM=vscode
HOSTNAME=bupt-vncs2
UVM_HOME=/cad/synopsys/vcs-mx/R-2020.12-SP2/etc/uvm-1.2
SSL_CERT_FILE=/etc/pki/ca-trust/extracted/pem/tls-ca-bundle.pem
_LMFILES__modshare=/cad/modulefiles/synopsys/verdi/R-2020.12-SP2:1:/cad/modulefiles/synopsys/vcs-mx/R-2020.12-SP2:1
MODULEPATH_modshare=/cad/modulefiles:3
TERM=xterm-256color
MODULES_CMD=/app/c7/modules/libexec/modulecmd.tcl
SHELL=/bin/bash
HISTSIZE=1000
MAKEFLAGS=
SSH_CLIENT=10.112.78.53 49945 22
TERM_PROGRAM_VERSION=1.97.0
OLDPWD=/home/jiangchuanc/Desktop/Design_CPU
LSF_SERVERDIR=/cad/lsf/9.1/linux2.6-glibc2.3-x86_64/etc
SNPSLMD_LICENSE_FILE_modshare=27020@10.10.10.6:2
LSF_LIBDIR=/cad/lsf/9.1/linux2.6-glibc2.3-x86_64/lib
USER=jiangchuanc
LD_LIBRARY_PATH=/cad/synopsys/vcs_gnu/gcc520/linux/gcc-5.2.0_64-shared/lib:/cad/synopsys/vcs_gnu/gcc520/linux/gcc-5.2.0_64-shared/lib64:/cad/lsf/9.1/linux2.6-glibc2.3-x86_64/lib
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
ENV=//huaihe/app/c7/modules/init/profile.sh
MAKELEVEL=1
SNPSLMD_LICENSE_FILE=27020@10.10.10.6
MFLAGS=
PYDEVD_DISABLE_FILE_VALIDATION=1
MAIL=/var/spool/mail/jiangchuanc
PATH=/cad/synopsys/verdi/R-2020.12-SP2/bin:/cad/synopsys/vcs_gnu/gcc520/linux/binutils-2.25_64/bin:/cad/synopsys/vcs_gnu/gcc520/linux/gcc-5.2.0_64-shared/bin:/cad/synopsys/vcs-mx/R-2020.12-SP2/bin:/app/go/bin:/cad/lsf/9.1/linux2.6-glibc2.3-x86_64/etc:/cad/lsf/9.1/linux2.6-glibc2.3-x86_64/bin:/cad/lsfMonitor/monitor/bin:/app/c6/git/bin:/home/jiangchuanc/.vscode-server/cli/servers/Stable-33fc5a94a3f99ebe7087e8fe79fbe1d37a251016/server/bin/remote-cli:/app/go/bin:/cad/lsfMonitor/monitor/bin:/app/c6/git/bin:/app/go/bin:/cad/lsfMonitor/monitor/bin:/app/c6/git/bin:/app/c7/modules/bin:/usr/local/bin:/usr/bin:/bin:/home/jiangchuanc/go/bin:/usr/local/sbin:/usr/sbin:/bin:/home/jiangchuanc/go/bin:/home/jiangchuanc/.local/bin:/home/jiangchuanc/bin:/home/jiangchuanc/.vscode-server/extensions/ms-python.debugpy-2025.6.0-linux-x64/bundled/scripts/noConfigScripts:/home/jiangchuanc/.vscode-server/data/User/globalStorage/github.copilot-chat/debugCommand:/bin:/home/jiangchuanc/go/bin
VERDI_HOME=/cad/synopsys/verdi/R-2020.12-SP2
PWD=/home/jiangchuanc/Desktop/Design_CPU/simulation_output
_LMFILES_=/cad/modulefiles/synopsys/vcs-mx/R-2020.12-SP2:/cad/modulefiles/synopsys/verdi/R-2020.12-SP2
VCS_HOME=/cad/synopsys/vcs-mx/R-2020.12-SP2
LANG=en_US.UTF-8
BUNDLED_DEBUGPY_PATH=/home/jiangchuanc/.vscode-server/extensions/ms-python.debugpy-2025.6.0-linux-x64/bundled/libs/debugpy
MODULEPATH=/cad/modulefiles
LOADEDMODULES=synopsys/vcs-mx/R-2020.12-SP2:synopsys/verdi/R-2020.12-SP2
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
LSF_BINDIR=/cad/lsf/9.1/linux2.6-glibc2.3-x86_64/bin
SSL_CERT_DIR=/etc/pki/tls/certs
HISTCONTROL=ignoredups
VSCODE_DEBUGPY_ADAPTER_ENDPOINTS=/home/jiangchuanc/.vscode-server/extensions/ms-python.debugpy-2025.6.0-linux-x64/.noConfigDebugAdapterEndpoints/endpoint-25b2e94e662394d3.txt
PATH_modshare=/cad/synopsys/vcs-mx/R-2020.12-SP2/bin:1:/usr/bin:1:/home/jiangchuanc/bin:1:/cad/lsfMonitor/monitor/bin:1:/app/c6/git/bin:1:/usr/local/bin:1:/home/jiangchuanc/.vscode-server/extensions/ms-python.debugpy-2025.6.0-linux-x64/bundled/scripts/noConfigScripts:1:/cad/lsf/9.1/linux2.6-glibc2.3-x86_64/bin:1:/cad/synopsys/vcs_gnu/gcc520/linux/gcc-5.2.0_64-shared/bin:1:/home/jiangchuanc/.vscode-server/data/User/globalStorage/github.copilot-chat/debugCommand:1:/bin:1:/home/jiangchuanc/.vscode-server/cli/servers/Stable-33fc5a94a3f99ebe7087e8fe79fbe1d37a251016/server/bin/remote-cli:1:/app/c7/modules/bin:1:/cad/synopsys/vcs_gnu/gcc520/linux/binutils-2.25_64/bin:1:/home/jiangchuanc/.local/bin:1:/cad/synopsys/verdi/R-2020.12-SP2/bin:1:/usr/sbin:1:/app/go/bin:1:/usr/local/sbin:1:/cad/lsf/9.1/linux2.6-glibc2.3-x86_64/etc:1:/home/jiangchuanc/go/bin:1
SHLVL=6
HOME=/home/jiangchuanc
VSCODE_GIT_ASKPASS_MAIN=/home/jiangchuanc/.vscode-server/cli/servers/Stable-33fc5a94a3f99ebe7087e8fe79fbe1d37a251016/server/extensions/git/dist/askpass-main.js
BINARY_TYPE_HPC=
MANPATH_modshare=/cad/synopsys/vcs_gnu/gcc520/linux/gcc-5.2.0_64-shared/man:1::1:/cad/synopsys/vcs_gnu/gcc520/linux/binutils-2.25_64/man:1:/cad/lsf/9.1/man:1
BASH_ENV=//huaihe/app/c7/modules/init/bash
LOGNAME=jiangchuanc
LD_LIBRARY_PATH_modshare=/cad/synopsys/vcs_gnu/gcc520/linux/gcc-5.2.0_64-shared/lib64:1:/cad/lsf/9.1/linux2.6-glibc2.3-x86_64/lib:1:/cad/synopsys/vcs_gnu/gcc520/linux/gcc-5.2.0_64-shared/lib:1
VSCODE_GIT_IPC_HANDLE=/run/user/1047/vscode-git-be4a7db51e.sock
SSH_CONNECTION=10.112.78.53 49945 10.161.89.6 22
XDG_DATA_DIRS=/home/jiangchuanc/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
MODULESHOME=//huaihe/app/c7/modules
VSCODE_IPC_HOOK_CLI=/run/user/1047/vscode-ipc-f250456d-0777-481e-bd54-dd523bd767aa.sock
GOPATH=/home/jiangchuanc/go
LESSOPEN=||/usr/bin/lesspipe.sh %s
BROWSER=/home/jiangchuanc/.vscode-server/cli/servers/Stable-33fc5a94a3f99ebe7087e8fe79fbe1d37a251016/server/bin/helpers/browser.sh
LOADEDMODULES_modshare=synopsys/verdi/R-2020.12-SP2:1:synopsys/vcs-mx/R-2020.12-SP2:1
GIT_ASKPASS=/home/jiangchuanc/.vscode-server/cli/servers/Stable-33fc5a94a3f99ebe7087e8fe79fbe1d37a251016/server/extensions/git/dist/askpass.sh
VSCODE_GIT_ASKPASS_NODE=/home/jiangchuanc/.vscode-server/cli/servers/Stable-33fc5a94a3f99ebe7087e8fe79fbe1d37a251016/server/node
XDG_RUNTIME_DIR=/run/user/1047
LSF_ENVDIR=/cad/lsf/conf
COLORTERM=truecolor
BASH_FUNC_module()=() {  _module_raw "$@" 2>&1
}
BASH_FUNC_switchml()=() {  typeset swfound=1;
 if [ "${MODULES_USE_COMPAT_VERSION:-0}" = '1' ]; then
 typeset swname='main';
 if [ -e /app/c7/modules/libexec/modulecmd.tcl ]; then
 typeset swfound=0;
 unset MODULES_USE_COMPAT_VERSION;
 fi;
 else
 typeset swname='compatibility';
 if [ -e /app/c7/modules/libexec/modulecmd-compat ]; then
 typeset swfound=0;
 MODULES_USE_COMPAT_VERSION=1;
 export MODULES_USE_COMPAT_VERSION;
 fi;
 fi;
 if [ $swfound -eq 0 ]; then
 echo "Switching to Modules $swname version";
 source /app/c7/modules/init/bash;
 else
 echo "Cannot switch to Modules $swname version, command not found";
 return 1;
 fi
}
BASH_FUNC__module_raw()=() {  unset _mlshdbg;
 if [ "${MODULES_SILENT_SHELL_DEBUG:-0}" = '1' ]; then
 case "$-" in 
 *v*x*)
 set +vx;
 _mlshdbg='vx'
 ;;
 *v*)
 set +v;
 _mlshdbg='v'
 ;;
 *x*)
 set +x;
 _mlshdbg='x'
 ;;
 *)
 _mlshdbg=''
 ;;
 esac;
 fi;
 unset _mlre _mlIFS;
 if [ -n "${IFS+x}" ]; then
 _mlIFS=$IFS;
 fi;
 IFS=' ';
 for _mlv in ${MODULES_RUN_QUARANTINE:-};
 do
 if [ "${_mlv}" = "${_mlv##*[!A-Za-z0-9_]}" -a "${_mlv}" = "${_mlv#[0-9]}" ]; then
 if [ -n "`eval 'echo ${'$_mlv'+x}'`" ]; then
 _mlre="${_mlre:-}${_mlv}_modquar='`eval 'echo ${'$_mlv'}'`' ";
 fi;
 _mlrv="MODULES_RUNENV_${_mlv}";
 _mlre="${_mlre:-}${_mlv}='`eval 'echo ${'$_mlrv':-}'`' ";
 fi;
 done;
 if [ -n "${_mlre:-}" ]; then
 eval `eval ${_mlre}/usr/bin/tclsh /app/c7/modules/libexec/modulecmd.tcl bash '"$@"'`;
 else
 eval `/usr/bin/tclsh /app/c7/modules/libexec/modulecmd.tcl bash "$@"`;
 fi;
 _mlstatus=$?;
 if [ -n "${_mlIFS+x}" ]; then
 IFS=$_mlIFS;
 else
 unset IFS;
 fi;
 unset _mlre _mlv _mlrv _mlIFS;
 if [ -n "${_mlshdbg:-}" ]; then
 set -$_mlshdbg;
 fi;
 unset _mlshdbg;
 return $_mlstatus
}
_=./riscv_cpu
VCS_PATHMAP_PRELOAD_DONE=1
VCS_STACK_EXEC=true
VCS_EXEC_DONE=1
LC_ALL=C
DVE=/cad/synopsys/vcs-mx/R-2020.12-SP2/gui/dve
SPECMAN_OUTPUT_TO_TTY=1
FLEXLM_BORROWFILE=/home/jiangchuanc/.bupt-vncs2-borrow.txt
Runtime command line arguments:
argv[0]=./riscv_cpu
argv[1]=+load_hex
argv[2]=+fsdbfile=simulation_output/cpu_riscv_test.fsdb
argv[3]=+trace_instr
argv[4]=+trace_branch
253 profile - 100
          CPU/Mem usage: 0.330 sys,  0.630 user,  274.07M mem
254 Elapsed time:    0:00:01    Wed Jun 11 16:19:44 2025
255 pliAppInit
256 [SC]Init: MemoryConsumed=0.00MB ElapsedTime=0hour 0min. 0sec.
257 FSDB_GATE is set.
258 FSDB_RTL is set.
259 FSDB_FIELDTYPE is set.
260 FSDB_ALIAS_ARRAY_ELEM is set to 4294967295.
261 Enable Parallel Dumping.
262 pliAppMiscSet: New Sim Round
263 pliEntryInit
264 LIBSSCORE=found /cad/synopsys/verdi/R-2020.12-SP2/share/PLI/lib/LINUXAMD64/libsscore_vcs202012.so through $NOVAS_HOME setting.
265 FSDB Dumper for VCS, Release Verdi_R-2020.12-SP2, Linux x86_64/64bit, 05/23/2021
266 (C) 1996 - 2021 by Synopsys, Inc.
267 sps_call_fsdbDumpfile_main at 0 : testbench/cpu_riscv_tb.v(421)
268 argv[0]: (cpu_riscv_test.fsdb)
269 *Verdi* : Create FSDB file 'cpu_riscv_test.fsdb'
270 [spi_vcs_vd_ppi_create_root]: no upf option
271 FSDB dumper cannot dump UPF related power signal ($power_tree): no ppiPowerNetwork.
272 compile option from '/home/jiangchuanc/Desktop/Design_CPU/simulation_output/riscv_cpu.daidir/vcs_rebuild'.
273   "vcs '-full64' '-debug_access+all' '-kdb' '-lca' '-sverilog' '+v2k' '-o' 'simulation_output/riscv_cpu' '-top' 'cpu_riscv_tb' '+define+VCS_SIM' '+incdir+rtl' '+incdir+testbench' 'rtl/defines.v' 'rtl/alu.v' 'rtl/multiplier.v' 'rtl/immediate_generator.v' 'rtl/ex_alu_mul_mux.v' 'rtl/control_unit.v' 'rtl/register_file.v' 'rtl/memory/instruction_memory.v' 'rtl/memory/data_memory.v' 'rtl/pipeline_stages/if_stage.v' 'rtl/pipeline_stages/id_stage.v' 'rtl/pipeline_stages/ex_stage.v' 'rtl/pipeline_stages/mem_stage.v' 'rtl/pipeline_stages/wb_stage.v' 'rtl/pipeline_registers/if_id_register.v' 'rtl/pipeline_registers/id_ex_register.v' 'rtl/pipeline_registers/ex_mem_register.v' 'rtl/pipeline_registers/mem_wb_register.v' 'rtl/pc_logic.v' 'rtl/hazard_unit.v' 'rtl/cpu_top.v' 'testbench/cpu_riscv_tb.v' 2>&1"
274 DVDI_is_vir_unload_enabled is enable
275 FSDB_VCS_ENABLE_NATIVE_VC is enable
276 sps_call_fsdbDumpvars_vd_main at 0 : testbench/cpu_riscv_tb.v(422)
277 argv[0]: (0)
278 argv[1]: (handle) cpu_riscv_tb
279 *Verdi* : Begin traversing the scope (cpu_riscv_tb), layer (0).
280 *Verdi* : End of traversing.
281 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.370 sys,  0.670 user,  374.84M mem
                   incr: 0.010 sys,  0.020 user,  8.45M mem
                   accu: 0.010 sys,  0.020 user,  8.45M mem
              accu incr: 0.010 sys,  0.020 user,  8.45M mem

          Count usage: 437 var,  256 idcode,  92 callback
                 incr: 437 var,  256 idcode,  92 callback
                 accu: 437 var,  256 idcode,  92 callback
            accu incr: 437 var,  256 idcode,  92 callback
282 Elapsed time:    0:00:02    Wed Jun 11 16:19:45 2025
283 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.370 sys,  0.670 user,  375.89M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.010 sys,  0.020 user,  9.51M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 437 var,  256 idcode,  92 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 437 var,  256 idcode,  92 callback
            accu incr: 0 var,  0 idcode,  0 callback
284 Elapsed time:    0:00:02    Wed Jun 11 16:19:45 2025
285 End of simulation at 2525000
286 Memory usage: 383.623 M
287 Elapsed time:    0:00:02    Wed Jun 11 16:19:45 2025
288 Begin FSDB profile info:
289 FSDB Writer : bc1(569) bcn(2908) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.015750) io wait(0.000000) theadpool wait(0.000000)
FSDB Writer cpu time : MT Compression : 0
290 End FSDB profile info
291 FSDB closed. Name: cpu_riscv_test.fsdb Size: 21653
292 Parallel profile     - ProducerThread:1 ConsumerThread:1 Buffer:64MB
293                      - BlockUsed:1 Acquire:3890 BufferUsed:58464
294                      - Flush:3 Expand:0 ProducerWait:0 ConsumerWait:0
295                      - MainProducerTime:1.159074080 TotalConsumerTime:0.000000000
296                      - ElapsedTime:0.552438000
297 Producer   0 profile - BlockUsed:1 Acquire:3890 BufferUsed:58464
298 Consumer   0 profile - Affinity:-1 CPUTime:0.000000000 LifeTime:0.000000000 (-nan%)
299                      - BlockUsed:1 Acquire:3890 BufferUsed:58464
300 SimExit
301 Elapsed time:    0:00:02    Wed Jun 11 16:19:45 2025
302 Sim process exit
