{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429472802805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429472802848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 19 12:46:42 2015 " "Processing started: Sun Apr 19 12:46:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429472802848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429472802848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429472802848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1429472807074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/mux32by32_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/mux32by32_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32by32_32 " "Found entity 1: mux32by32_32" {  } { { "sourceCode/mux32by32_32.sv" "" { Text "U:/EE471/Lab2/sourceCode/mux32by32_32.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429472807729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429472807729 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerFile.sv(28) " "Verilog HDL warning at registerFile.sv(28): extended using \"x\" or \"z\"" {  } { { "sourceCode/registerFile.sv" "" { Text "U:/EE471/Lab2/sourceCode/registerFile.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1429472807933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile32x32 " "Found entity 1: registerFile32x32" {  } { { "sourceCode/registerFile.sv" "" { Text "U:/EE471/Lab2/sourceCode/registerFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429472807955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429472807955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "sourceCode/register.sv" "" { Text "U:/EE471/Lab2/sourceCode/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429472808172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429472808172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/mux8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "sourceCode/mux8_1.sv" "" { Text "U:/EE471/Lab2/sourceCode/mux8_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429472808391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429472808391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file sourcecode/mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "sourceCode/mux4_1.sv" "" { Text "U:/EE471/Lab2/sourceCode/mux4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429472808625 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "sourceCode/mux4_1.sv" "" { Text "U:/EE471/Lab2/sourceCode/mux4_1.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429472808625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429472808625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file sourcecode/mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "sourceCode/mux2_1.sv" "" { Text "U:/EE471/Lab2/sourceCode/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429472808846 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "sourceCode/mux2_1.sv" "" { Text "U:/EE471/Lab2/sourceCode/mux2_1.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429472808846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429472808846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/dflipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/dflipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "sourceCode/DFlipFlop.sv" "" { Text "U:/EE471/Lab2/sourceCode/DFlipFlop.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429472809072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429472809072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/decoder5_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/decoder5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5_32 " "Found entity 1: decoder5_32" {  } { { "sourceCode/decoder5_32.sv" "" { Text "U:/EE471/Lab2/sourceCode/decoder5_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429472809289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429472809289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "sourceCode/DE1_SoC.sv" "" { Text "U:/EE471/Lab2/sourceCode/DE1_SoC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429472809514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429472809514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429472809791 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.sv(6) " "Output port \"LEDR\" at DE1_SoC.sv(6) has no driver" {  } { { "sourceCode/DE1_SoC.sv" "" { Text "U:/EE471/Lab2/sourceCode/DE1_SoC.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1429472809845 "|DE1_SoC"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "0 " "0 design partitions require synthesis" {  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1429472810978 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1429472810979 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Quartus II" 0 -1 1429472810979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/EE471/Lab2/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file U:/EE471/Lab2/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1429472812253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429472813212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 19 12:46:53 2015 " "Processing ended: Sun Apr 19 12:46:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429472813212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429472813212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429472813212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429472813212 ""}
