<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>top</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./top.sdb</name><userFileType>SDB</userFileType></file></fileSet><fileSet fileSetId="DESIGNER_FILESET"><file fileid="1"><name>./top.pdc</name><userFileType>PDC</userFileType></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="2"><name>./subsystem.bfm</name><userFileType>unknown</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="3"><name>../../Actel/DirectCore/CoreAPB3/3.0.103/CoreAPB3.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="4"><name>./top.vhd</name><fileType>VHDLSource</fileType></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"><file fileid="5"><name>./testbench.vhd</name><fileType>VHDLSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>DESIGNER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><fileSetRef>STIMULUS_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>DESIGNER_FILESET</fileSetRef><name>DESIGNER</name></view><view><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><componentRef library="" name="" vendor="" version=""/><dependentModules><module id_library="DirectCore" id_name="CoreAPB3" id_vendor="Actel" id_version="3.0.103" module_class="SpiritModule" name="CoreAPB3" state="GOOD" type="3"/><module file="hdl\APB_SPI.vhd" module_class="HdlModule" name="SPI_APB_DAC" state="GOOD" type="2"/><module module_class="ComponentModule" name="uC::work" state="GOOD" type="1"/></dependentModules></vendorExtensions><model><signals><signal><name>MSS_RESET_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>INBUF_MSS%CRC:49473%</padMacro><padMacroPin/><packagePin>R1</packagePin><used>true</used></vendorExtensions></signal><signal><name>MAINXIN</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>%CRC:61306%</padMacro><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>IO_11_PADOUT</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>OUTBUF_MSS%CRC:46539%</padMacro><padMacroPin/><packagePin>T4</packagePin><used>true</used></vendorExtensions></signal><signal><name>IO_10_PADOUT</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>OUTBUF_MSS%CRC:46539%</padMacro><padMacroPin/><packagePin>U3</packagePin><used>true</used></vendorExtensions></signal><signal><name>IO_9_PADOUT</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>OUTBUF_MSS%CRC:46539%</padMacro><padMacroPin/><packagePin>V3</packagePin><used>true</used></vendorExtensions></signal></signals></model></Component>