# End time: 16:24:34 on Feb 15,2026, Elapsed time: 0:02:47
# Errors: 2, Warnings: 2
# vsim -c TBCSAN -l ../Documentation/OutputFiles/CSAN_Testing_Transcript_2026-02-15_16-24-34.txt -do "
#     do waveCSAN.do  
#     run -all      
#     " 
# Start time: 16:24:34 on Feb 15,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_textio(body)
# Loading work.utils(body)
# Loading work.tbcsan(testcsan)
# Loading work.csan(logicfunccsan)
# Loading work.fa(logicfuncfa)
# Loading work.mux2cnb(logicfuncmux2cnb)
# ** Warning: Design size of 111222 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
#     do waveCSAN.do  
#     run -all      
#     
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 512 (1 to 512). Right is 515 (1 to 515).
#    Time: 11 ns  Iteration: 0  Process: /tbcsan/main File: ./TBCSAN.vhd
# Fatal error in Process main at ./TBCSAN.vhd line 176
# 
# HDL call sequence:
# Stopped at ./TBCSAN.vhd 176 Process main
# 
