{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1552904414070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1552904414070 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "openMSP430_fpga EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"openMSP430_fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1552904414088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552904414194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552904414194 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 8 25 0 0 " "Implementing clock multiplication of 8, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1552904414264 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 16 25 0 0 " "Implementing clock multiplication of 16, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1552904414264 ""}  } { { "db/pll_altpll.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1552904414264 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1552904414542 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1552904414557 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552904414721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552904414721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552904414721 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1552904414721 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 6430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552904414738 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 6432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552904414738 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 6434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552904414738 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 6436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552904414738 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 6438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552904414738 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1552904414738 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1552904414744 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1552904414880 ""}
{ "Info" "ISTA_SDC_FOUND" "../scripts/design.sdc " "Reading SDC File: '../scripts/design.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1552904415850 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "design.sdc 10 FPGA_CLK2_50 port " "Ignored filter at design.sdc(10): FPGA_CLK2_50 could not be matched with a port" {  } { { "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552904415867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock design.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at design.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK2_50\]" {  } { { "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552904415867 ""}  } { { "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552904415867 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "design.sdc 11 FPGA_CLK3_50 port " "Ignored filter at design.sdc(11): FPGA_CLK3_50 could not be matched with a port" {  } { { "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552904415867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock design.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at design.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK3_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK3_50\]" {  } { { "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552904415867 ""}  } { { "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552904415867 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 8 -duty_cycle 50.00 -name \{pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 8 -duty_cycle 50.00 -name \{pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1552904415870 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{pll_0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{pll_0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1552904415870 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1552904415870 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1552904415870 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1552904415896 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1552904415897 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552904415898 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552904415898 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552904415898 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500 pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  62.500 pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552904415898 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250 pll_0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  31.250 pll_0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552904415898 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1552904415898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1552904416391 ""}  } { { "db/pll_altpll.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552904416391 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1552904416393 ""}  } { { "db/pll_altpll.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552904416393 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dco_clk  " "Automatically promoted node dco_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1552904416393 ""}  } { { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 112 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 2130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552904416393 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|omsp_sync_cell:sync_cell_puc\|data_sync\[1\]  " "Automatically promoted node openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|omsp_sync_cell:sync_cell_puc\|data_sync\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1552904416393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openMSP430:openmsp430_0\|omsp_dbg:dbg_0\|dbg_halt_cmd~1 " "Destination node openMSP430:openmsp430_0\|omsp_dbg:dbg_0\|dbg_halt_cmd~1" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 3441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552904416393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|puc_s " "Destination node openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|puc_s" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 1276 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 2092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552904416393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openMSP430:openmsp430_0\|omsp_dbg:dbg_0\|cpu_stat~1 " "Destination node openMSP430:openmsp430_0\|omsp_dbg:dbg_0\|cpu_stat~1" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 348 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 5014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552904416393 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1552904416393 ""}  } { { "../../../rtl/verilog/openmsp430/omsp_sync_cell.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_sync_cell.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 2274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552904416393 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|dbg_rst_noscan  " "Automatically promoted node openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|dbg_rst_noscan " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1552904416394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|puc_s " "Destination node openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|puc_s" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 1276 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 2092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552904416394 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1552904416394 ""}  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 1245 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 2088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552904416394 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1552904416861 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1552904416865 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1552904416866 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552904416871 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552904416888 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1552904416895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1552904417386 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "49 I/O Output Buffer " "Packed 49 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1552904417390 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1552904417390 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1552904417390 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552904417591 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1552904417627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1552904418950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552904420219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1552904420258 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1552904428590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552904428590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1552904429276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1552904432977 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1552904432977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1552904441164 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1552904441164 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1552904441164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552904441167 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.09 " "Total time spent on timing analysis during the Fitter is 3.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1552904441364 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552904441400 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552904442066 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552904442068 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552904442663 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552904443590 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "24 Cyclone IV E " "24 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL A5 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL D5 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL B6 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL A6 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL B7 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL D6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL A7 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL C6 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL C8 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL E6 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL E7 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL D8 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL E8 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL F8 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL F9 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL E9 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_CLK1_50 3.3-V LVTTL R8 " "Pin FPGA_CLK1_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { FPGA_CLK1_50 } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK1_50" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RX 3.3-V LVTTL B5 " "Pin UART_RX uses I/O standard 3.3-V LVTTL at B5" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { UART_RX } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/git/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552904444127 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1552904444127 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.fit.smsg " "Generated suppressed messages file /home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1552904444401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1192 " "Peak virtual memory: 1192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552904445039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 03:20:45 2019 " "Processing ended: Mon Mar 18 03:20:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552904445039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552904445039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552904445039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1552904445039 ""}
