// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "02/04/2021 20:05:39"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vga_test (
	clk,
	rgbOut,
	h_sync,
	v_sync,
	rst);
input 	clk;
output 	[2:0] rgbOut;
output 	h_sync;
output 	v_sync;
input 	rst;

// Design Ports Information
// rgbOut[0]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgbOut[1]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgbOut[2]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_sync	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_sync	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("vga_test_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \rgbOut[0]~output_o ;
wire \rgbOut[1]~output_o ;
wire \rgbOut[2]~output_o ;
wire \h_sync~output_o ;
wire \v_sync~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rst~input_o ;
wire \vga_clk~0_combout ;
wire \vga_clk~feeder_combout ;
wire \vga_clk~q ;
wire \vga_clk~clkctrl_outclk ;
wire \comb_4|addr[13]~feeder_combout ;
wire \comb_4|comb_3|Add0~0_combout ;
wire \comb_4|comb_3|Add0~1 ;
wire \comb_4|comb_3|Add0~2_combout ;
wire \comb_4|comb_3|Add0~3 ;
wire \comb_4|comb_3|Add0~4_combout ;
wire \comb_4|comb_3|Add0~5 ;
wire \comb_4|comb_3|Add0~6_combout ;
wire \comb_4|comb_3|Add0~7 ;
wire \comb_4|comb_3|Add0~8_combout ;
wire \comb_4|comb_3|Add0~9 ;
wire \comb_4|comb_3|Add0~10_combout ;
wire \comb_4|comb_3|CounterX~1_combout ;
wire \comb_4|comb_3|Add0~11 ;
wire \comb_4|comb_3|Add0~12_combout ;
wire \comb_4|comb_3|Add0~13 ;
wire \comb_4|comb_3|Add0~14_combout ;
wire \comb_4|comb_3|Add0~15 ;
wire \comb_4|comb_3|Add0~16_combout ;
wire \comb_4|comb_3|CounterX~2_combout ;
wire \comb_4|comb_3|Add0~17 ;
wire \comb_4|comb_3|Add0~18_combout ;
wire \comb_4|comb_3|CounterX~3_combout ;
wire \comb_4|comb_3|Equal0~0_combout ;
wire \comb_4|comb_3|Equal0~1_combout ;
wire \comb_4|comb_3|Equal0~2_combout ;
wire \comb_4|comb_3|CounterX~0_combout ;
wire \comb_4|addr[0]~feeder_combout ;
wire \~GND~combout ;
wire \comb_4|comb_3|Add1~0_combout ;
wire \comb_4|addr[3]~feeder_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \comb_4|comb_3|Add1~1 ;
wire \comb_4|comb_3|Add1~2_combout ;
wire \comb_4|comb_3|Add1~13 ;
wire \comb_4|comb_3|Add1~14_combout ;
wire \comb_4|comb_3|Add1~15 ;
wire \comb_4|comb_3|Add1~16_combout ;
wire \comb_4|comb_3|Add1~17 ;
wire \comb_4|comb_3|Add1~18_combout ;
wire \comb_4|comb_3|CounterY~0_combout ;
wire \comb_4|comb_3|Equal1~1_combout ;
wire \comb_4|comb_3|Equal1~0_combout ;
wire \comb_4|comb_3|Equal1~2_combout ;
wire \comb_4|comb_3|CounterY~1_combout ;
wire \comb_4|comb_3|Add1~3 ;
wire \comb_4|comb_3|Add1~4_combout ;
wire \comb_4|comb_3|CounterY~3_combout ;
wire \comb_4|comb_3|Add1~5 ;
wire \comb_4|comb_3|Add1~6_combout ;
wire \comb_4|comb_3|CounterY~2_combout ;
wire \comb_4|comb_3|Add1~7 ;
wire \comb_4|comb_3|Add1~8_combout ;
wire \comb_4|comb_3|Add1~9 ;
wire \comb_4|comb_3|Add1~10_combout ;
wire \comb_4|comb_3|Add1~11 ;
wire \comb_4|comb_3|Add1~12_combout ;
wire \comb_4|comb_3|LessThan5~0_combout ;
wire \comb_4|comb_3|inDisplayArea~0_combout ;
wire \comb_4|comb_3|inDisplayArea~1_combout ;
wire \comb_4|comb_3|inDisplayArea~q ;
wire \comb_4|inDisplayArea_delayed1~feeder_combout ;
wire \comb_4|inDisplayArea_delayed1~q ;
wire \comb_4|inDisplayArea_delayed2~feeder_combout ;
wire \comb_4|inDisplayArea_delayed2~q ;
wire \comb_4|inDisplayArea_delayed3~feeder_combout ;
wire \comb_4|inDisplayArea_delayed3~q ;
wire \comb_4|rgbOut[0]~0_combout ;
wire \comb_4|comb_3|vga_HS~0_combout ;
wire \comb_4|comb_3|vga_HS~1_combout ;
wire \comb_4|comb_3|vga_HS~q ;
wire \comb_4|hsync_delayed1~0_combout ;
wire \comb_4|hsync_delayed1~q ;
wire \comb_4|hsync_delayed2~feeder_combout ;
wire \comb_4|hsync_delayed2~q ;
wire \comb_4|hsync_delayed3~feeder_combout ;
wire \comb_4|hsync_delayed3~q ;
wire \comb_4|comb_3|vga_VS~0_combout ;
wire \comb_4|comb_3|vga_VS~1_combout ;
wire \comb_4|comb_3|vga_VS~q ;
wire \comb_4|vsync_delayed1~0_combout ;
wire \comb_4|vsync_delayed1~q ;
wire \comb_4|vsync_delayed2~feeder_combout ;
wire \comb_4|vsync_delayed2~q ;
wire \comb_4|vsync_delayed3~feeder_combout ;
wire \comb_4|vsync_delayed3~q ;
wire [0:0] \mem_rtl_0|auto_generated|address_reg_a ;
wire [13:0] \comb_4|addr ;
wire [9:0] \comb_4|comb_3|CounterY ;
wire [9:0] \comb_4|comb_3|CounterX ;

wire [8:0] \mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [8:0] \mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \mem_rtl_0|auto_generated|ram_block1a1~portadataout  = \mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \rgbOut[0]~output (
	.i(\comb_4|rgbOut[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rgbOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rgbOut[0]~output .bus_hold = "false";
defparam \rgbOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \rgbOut[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rgbOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rgbOut[1]~output .bus_hold = "false";
defparam \rgbOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \rgbOut[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rgbOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rgbOut[2]~output .bus_hold = "false";
defparam \rgbOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N23
cycloneive_io_obuf \h_sync~output (
	.i(\comb_4|hsync_delayed3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_sync~output_o ),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \v_sync~output (
	.i(\comb_4|vsync_delayed3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_sync~output_o ),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N24
cycloneive_lcell_comb \vga_clk~0 (
// Equation(s):
// \vga_clk~0_combout  = (!\vga_clk~q  & \rst~input_o )

	.dataa(\vga_clk~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\vga_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_clk~0 .lut_mask = 16'h5500;
defparam \vga_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N22
cycloneive_lcell_comb \vga_clk~feeder (
// Equation(s):
// \vga_clk~feeder_combout  = \vga_clk~0_combout 

	.dataa(\vga_clk~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_clk~feeder .lut_mask = 16'hAAAA;
defparam \vga_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N23
dffeas vga_clk(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\vga_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam vga_clk.is_wysiwyg = "true";
defparam vga_clk.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \vga_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\vga_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vga_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \vga_clk~clkctrl .clock_type = "global clock";
defparam \vga_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneive_lcell_comb \comb_4|addr[13]~feeder (
// Equation(s):
// \comb_4|addr[13]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_4|addr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|addr[13]~feeder .lut_mask = 16'hFFFF;
defparam \comb_4|addr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N3
dffeas \comb_4|addr[13] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|addr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|addr[13] .is_wysiwyg = "true";
defparam \comb_4|addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \comb_4|comb_3|Add0~0 (
// Equation(s):
// \comb_4|comb_3|Add0~0_combout  = \comb_4|comb_3|CounterX [0] $ (VCC)
// \comb_4|comb_3|Add0~1  = CARRY(\comb_4|comb_3|CounterX [0])

	.dataa(gnd),
	.datab(\comb_4|comb_3|CounterX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_4|comb_3|Add0~0_combout ),
	.cout(\comb_4|comb_3|Add0~1 ));
// synopsys translate_off
defparam \comb_4|comb_3|Add0~0 .lut_mask = 16'h33CC;
defparam \comb_4|comb_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \comb_4|comb_3|Add0~2 (
// Equation(s):
// \comb_4|comb_3|Add0~2_combout  = (\comb_4|comb_3|CounterX [1] & (!\comb_4|comb_3|Add0~1 )) # (!\comb_4|comb_3|CounterX [1] & ((\comb_4|comb_3|Add0~1 ) # (GND)))
// \comb_4|comb_3|Add0~3  = CARRY((!\comb_4|comb_3|Add0~1 ) # (!\comb_4|comb_3|CounterX [1]))

	.dataa(\comb_4|comb_3|CounterX [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_3|Add0~1 ),
	.combout(\comb_4|comb_3|Add0~2_combout ),
	.cout(\comb_4|comb_3|Add0~3 ));
// synopsys translate_off
defparam \comb_4|comb_3|Add0~2 .lut_mask = 16'h5A5F;
defparam \comb_4|comb_3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y22_N7
dffeas \comb_4|comb_3|CounterX[1] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterX[1] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \comb_4|comb_3|Add0~4 (
// Equation(s):
// \comb_4|comb_3|Add0~4_combout  = (\comb_4|comb_3|CounterX [2] & (\comb_4|comb_3|Add0~3  $ (GND))) # (!\comb_4|comb_3|CounterX [2] & (!\comb_4|comb_3|Add0~3  & VCC))
// \comb_4|comb_3|Add0~5  = CARRY((\comb_4|comb_3|CounterX [2] & !\comb_4|comb_3|Add0~3 ))

	.dataa(gnd),
	.datab(\comb_4|comb_3|CounterX [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_3|Add0~3 ),
	.combout(\comb_4|comb_3|Add0~4_combout ),
	.cout(\comb_4|comb_3|Add0~5 ));
// synopsys translate_off
defparam \comb_4|comb_3|Add0~4 .lut_mask = 16'hC30C;
defparam \comb_4|comb_3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y22_N9
dffeas \comb_4|comb_3|CounterX[2] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterX[2] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \comb_4|comb_3|Add0~6 (
// Equation(s):
// \comb_4|comb_3|Add0~6_combout  = (\comb_4|comb_3|CounterX [3] & (!\comb_4|comb_3|Add0~5 )) # (!\comb_4|comb_3|CounterX [3] & ((\comb_4|comb_3|Add0~5 ) # (GND)))
// \comb_4|comb_3|Add0~7  = CARRY((!\comb_4|comb_3|Add0~5 ) # (!\comb_4|comb_3|CounterX [3]))

	.dataa(\comb_4|comb_3|CounterX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_3|Add0~5 ),
	.combout(\comb_4|comb_3|Add0~6_combout ),
	.cout(\comb_4|comb_3|Add0~7 ));
// synopsys translate_off
defparam \comb_4|comb_3|Add0~6 .lut_mask = 16'h5A5F;
defparam \comb_4|comb_3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y22_N11
dffeas \comb_4|comb_3|CounterX[3] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterX[3] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \comb_4|comb_3|Add0~8 (
// Equation(s):
// \comb_4|comb_3|Add0~8_combout  = (\comb_4|comb_3|CounterX [4] & (\comb_4|comb_3|Add0~7  $ (GND))) # (!\comb_4|comb_3|CounterX [4] & (!\comb_4|comb_3|Add0~7  & VCC))
// \comb_4|comb_3|Add0~9  = CARRY((\comb_4|comb_3|CounterX [4] & !\comb_4|comb_3|Add0~7 ))

	.dataa(\comb_4|comb_3|CounterX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_3|Add0~7 ),
	.combout(\comb_4|comb_3|Add0~8_combout ),
	.cout(\comb_4|comb_3|Add0~9 ));
// synopsys translate_off
defparam \comb_4|comb_3|Add0~8 .lut_mask = 16'hA50A;
defparam \comb_4|comb_3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y22_N13
dffeas \comb_4|comb_3|CounterX[4] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterX[4] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \comb_4|comb_3|Add0~10 (
// Equation(s):
// \comb_4|comb_3|Add0~10_combout  = (\comb_4|comb_3|CounterX [5] & (!\comb_4|comb_3|Add0~9 )) # (!\comb_4|comb_3|CounterX [5] & ((\comb_4|comb_3|Add0~9 ) # (GND)))
// \comb_4|comb_3|Add0~11  = CARRY((!\comb_4|comb_3|Add0~9 ) # (!\comb_4|comb_3|CounterX [5]))

	.dataa(gnd),
	.datab(\comb_4|comb_3|CounterX [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_3|Add0~9 ),
	.combout(\comb_4|comb_3|Add0~10_combout ),
	.cout(\comb_4|comb_3|Add0~11 ));
// synopsys translate_off
defparam \comb_4|comb_3|Add0~10 .lut_mask = 16'h3C3F;
defparam \comb_4|comb_3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \comb_4|comb_3|CounterX~1 (
// Equation(s):
// \comb_4|comb_3|CounterX~1_combout  = (\comb_4|comb_3|Add0~10_combout  & !\comb_4|comb_3|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_4|comb_3|Add0~10_combout ),
	.datad(\comb_4|comb_3|Equal0~2_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_3|CounterX~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|CounterX~1 .lut_mask = 16'h00F0;
defparam \comb_4|comb_3|CounterX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N1
dffeas \comb_4|comb_3|CounterX[5] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|CounterX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterX[5] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \comb_4|comb_3|Add0~12 (
// Equation(s):
// \comb_4|comb_3|Add0~12_combout  = (\comb_4|comb_3|CounterX [6] & (\comb_4|comb_3|Add0~11  $ (GND))) # (!\comb_4|comb_3|CounterX [6] & (!\comb_4|comb_3|Add0~11  & VCC))
// \comb_4|comb_3|Add0~13  = CARRY((\comb_4|comb_3|CounterX [6] & !\comb_4|comb_3|Add0~11 ))

	.dataa(gnd),
	.datab(\comb_4|comb_3|CounterX [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_3|Add0~11 ),
	.combout(\comb_4|comb_3|Add0~12_combout ),
	.cout(\comb_4|comb_3|Add0~13 ));
// synopsys translate_off
defparam \comb_4|comb_3|Add0~12 .lut_mask = 16'hC30C;
defparam \comb_4|comb_3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \comb_4|comb_3|CounterX[6] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterX[6] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \comb_4|comb_3|Add0~14 (
// Equation(s):
// \comb_4|comb_3|Add0~14_combout  = (\comb_4|comb_3|CounterX [7] & (!\comb_4|comb_3|Add0~13 )) # (!\comb_4|comb_3|CounterX [7] & ((\comb_4|comb_3|Add0~13 ) # (GND)))
// \comb_4|comb_3|Add0~15  = CARRY((!\comb_4|comb_3|Add0~13 ) # (!\comb_4|comb_3|CounterX [7]))

	.dataa(gnd),
	.datab(\comb_4|comb_3|CounterX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_3|Add0~13 ),
	.combout(\comb_4|comb_3|Add0~14_combout ),
	.cout(\comb_4|comb_3|Add0~15 ));
// synopsys translate_off
defparam \comb_4|comb_3|Add0~14 .lut_mask = 16'h3C3F;
defparam \comb_4|comb_3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y22_N19
dffeas \comb_4|comb_3|CounterX[7] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterX[7] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \comb_4|comb_3|Add0~16 (
// Equation(s):
// \comb_4|comb_3|Add0~16_combout  = (\comb_4|comb_3|CounterX [8] & (\comb_4|comb_3|Add0~15  $ (GND))) # (!\comb_4|comb_3|CounterX [8] & (!\comb_4|comb_3|Add0~15  & VCC))
// \comb_4|comb_3|Add0~17  = CARRY((\comb_4|comb_3|CounterX [8] & !\comb_4|comb_3|Add0~15 ))

	.dataa(gnd),
	.datab(\comb_4|comb_3|CounterX [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_3|Add0~15 ),
	.combout(\comb_4|comb_3|Add0~16_combout ),
	.cout(\comb_4|comb_3|Add0~17 ));
// synopsys translate_off
defparam \comb_4|comb_3|Add0~16 .lut_mask = 16'hC30C;
defparam \comb_4|comb_3|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \comb_4|comb_3|CounterX~2 (
// Equation(s):
// \comb_4|comb_3|CounterX~2_combout  = (!\comb_4|comb_3|Equal0~2_combout  & \comb_4|comb_3|Add0~16_combout )

	.dataa(\comb_4|comb_3|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_4|comb_3|Add0~16_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_3|CounterX~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|CounterX~2 .lut_mask = 16'h5500;
defparam \comb_4|comb_3|CounterX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N25
dffeas \comb_4|comb_3|CounterX[8] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|CounterX~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterX[8] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \comb_4|comb_3|Add0~18 (
// Equation(s):
// \comb_4|comb_3|Add0~18_combout  = \comb_4|comb_3|Add0~17  $ (\comb_4|comb_3|CounterX [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_4|comb_3|CounterX [9]),
	.cin(\comb_4|comb_3|Add0~17 ),
	.combout(\comb_4|comb_3|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|Add0~18 .lut_mask = 16'h0FF0;
defparam \comb_4|comb_3|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \comb_4|comb_3|CounterX~3 (
// Equation(s):
// \comb_4|comb_3|CounterX~3_combout  = (\comb_4|comb_3|Add0~18_combout  & !\comb_4|comb_3|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_4|comb_3|Add0~18_combout ),
	.datad(\comb_4|comb_3|Equal0~2_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_3|CounterX~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|CounterX~3 .lut_mask = 16'h00F0;
defparam \comb_4|comb_3|CounterX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N3
dffeas \comb_4|comb_3|CounterX[9] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|CounterX~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterX[9] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \comb_4|comb_3|Equal0~0 (
// Equation(s):
// \comb_4|comb_3|Equal0~0_combout  = (!\comb_4|comb_3|CounterX [1] & (!\comb_4|comb_3|CounterX [0] & (!\comb_4|comb_3|CounterX [2] & !\comb_4|comb_3|CounterX [3])))

	.dataa(\comb_4|comb_3|CounterX [1]),
	.datab(\comb_4|comb_3|CounterX [0]),
	.datac(\comb_4|comb_3|CounterX [2]),
	.datad(\comb_4|comb_3|CounterX [3]),
	.cin(gnd),
	.combout(\comb_4|comb_3|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|Equal0~0 .lut_mask = 16'h0001;
defparam \comb_4|comb_3|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \comb_4|comb_3|Equal0~1 (
// Equation(s):
// \comb_4|comb_3|Equal0~1_combout  = (!\comb_4|comb_3|CounterX [4] & (\comb_4|comb_3|CounterX [5] & (!\comb_4|comb_3|CounterX [6] & !\comb_4|comb_3|CounterX [7])))

	.dataa(\comb_4|comb_3|CounterX [4]),
	.datab(\comb_4|comb_3|CounterX [5]),
	.datac(\comb_4|comb_3|CounterX [6]),
	.datad(\comb_4|comb_3|CounterX [7]),
	.cin(gnd),
	.combout(\comb_4|comb_3|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|Equal0~1 .lut_mask = 16'h0004;
defparam \comb_4|comb_3|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneive_lcell_comb \comb_4|comb_3|Equal0~2 (
// Equation(s):
// \comb_4|comb_3|Equal0~2_combout  = (\comb_4|comb_3|CounterX [9] & (\comb_4|comb_3|CounterX [8] & (\comb_4|comb_3|Equal0~0_combout  & \comb_4|comb_3|Equal0~1_combout )))

	.dataa(\comb_4|comb_3|CounterX [9]),
	.datab(\comb_4|comb_3|CounterX [8]),
	.datac(\comb_4|comb_3|Equal0~0_combout ),
	.datad(\comb_4|comb_3|Equal0~1_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_3|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|Equal0~2 .lut_mask = 16'h8000;
defparam \comb_4|comb_3|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \comb_4|comb_3|CounterX~0 (
// Equation(s):
// \comb_4|comb_3|CounterX~0_combout  = (\comb_4|comb_3|Add0~0_combout  & !\comb_4|comb_3|Equal0~2_combout )

	.dataa(gnd),
	.datab(\comb_4|comb_3|Add0~0_combout ),
	.datac(gnd),
	.datad(\comb_4|comb_3|Equal0~2_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_3|CounterX~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|CounterX~0 .lut_mask = 16'h00CC;
defparam \comb_4|comb_3|CounterX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \comb_4|comb_3|CounterX[0] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|CounterX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterX[0] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \comb_4|addr[0]~feeder (
// Equation(s):
// \comb_4|addr[0]~feeder_combout  = \comb_4|comb_3|CounterX [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_4|comb_3|CounterX [0]),
	.cin(gnd),
	.combout(\comb_4|addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|addr[0]~feeder .lut_mask = 16'hFF00;
defparam \comb_4|addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N21
dffeas \comb_4|addr[0] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|addr[0] .is_wysiwyg = "true";
defparam \comb_4|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_lcell_comb \comb_4|comb_3|Add1~0 (
// Equation(s):
// \comb_4|comb_3|Add1~0_combout  = \comb_4|comb_3|CounterY [0] $ (VCC)
// \comb_4|comb_3|Add1~1  = CARRY(\comb_4|comb_3|CounterY [0])

	.dataa(gnd),
	.datab(\comb_4|comb_3|CounterY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_4|comb_3|Add1~0_combout ),
	.cout(\comb_4|comb_3|Add1~1 ));
// synopsys translate_off
defparam \comb_4|comb_3|Add1~0 .lut_mask = 16'h33CC;
defparam \comb_4|comb_3|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \comb_4|comb_3|CounterY[0] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_3|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterY[0] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \comb_4|addr[3]~feeder (
// Equation(s):
// \comb_4|addr[3]~feeder_combout  = \comb_4|comb_3|CounterY [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_4|comb_3|CounterY [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_4|addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|addr[3]~feeder .lut_mask = 16'hF0F0;
defparam \comb_4|addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N27
dffeas \comb_4|addr[3] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|addr[3] .is_wysiwyg = "true";
defparam \comb_4|addr[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y22_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\comb_4|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\comb_4|addr [13],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\comb_4|addr [3],\~GND~combout ,\~GND~combout ,\comb_4|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/vga_test.ram0_vga_test_71fa7413.hdl.mif";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_d871:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000400010080400000000402000000402000000402000000002010000402000000002010000402010080002010000000000000002010000000000000002010000400000000002010000402000000402000000002010080400000000;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008040201000000000000040200000000000000040200000000000000040200000000001000040200000000001008040200000000001000040200000040000000040200000040200000040200000040201008040201000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040201008040201000040200000040200000040000000040200000000000000040200000000001000040200000000001008040200000000001000;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h04020000004000000004020000004020000004020000004020100804020100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100804020100000020100004020000004020000004020000004020000004020000004020000004020000004020000004020000004020000004020000004020000004020000000020100004020000000000100804020100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020100804000000004020000004020000004000000000020100;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000002010000000000000002010000000000000002010000000000000002010000400000000002010000402000000402000000002010080400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002010080402010000402000000402000000402000000402000000402000000402000000402000000402000000002010080402000000402000000402000000402000000402000000402000000402000000002010080402010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000040200000000201000040200000000201000040200000000201000040200000000201000040201008040201000040200000000201000040200000000201000000201000040200000000001008040000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000201008040200000000000000000201000000201008000201000040201008000201000040201008000201000040201008000201000040200000000201000040200000000201000040200000000201000000201008040200000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y21_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\comb_4|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\comb_4|addr [13],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\comb_4|addr [3],\~GND~combout ,\~GND~combout ,\comb_4|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/vga_test.ram0_vga_test_71fa7413.hdl.mif";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_d871:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010080000000000002010080400000000002010080400000000000010080000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000201008040000000000001008000000000000001008000000000040201008040200008040201008040201008040201008040201000040201008040200000000201008040000000000001008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000201008040000000000001008000000000000001008000000008040200000040201008040200000040201008040200000040201000000201008;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h04000000000020100804000000000000100800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000100804000000000020100804020000004020100804020100000020100804020000000000100804000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000100804000000000020100804020000;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00402010080402010000402010080402010000402010080402010000402010080402010000002010000402000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000402010080402000080402010080402010080402010080402010080402000000402010080400000000002010080402010080402010080402010080402010080400010080002010080402010080402010000402010080402000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000040201008040200008000000000000001008000000000000001008000001008000001008000201008040001008000000000000001008000000000000001008000200000040001008000000000000001000040201008040200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X28_Y21_N29
dffeas \mem_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_4|addr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \mem_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneive_lcell_comb \comb_4|comb_3|Add1~2 (
// Equation(s):
// \comb_4|comb_3|Add1~2_combout  = (\comb_4|comb_3|CounterY [1] & (!\comb_4|comb_3|Add1~1 )) # (!\comb_4|comb_3|CounterY [1] & ((\comb_4|comb_3|Add1~1 ) # (GND)))
// \comb_4|comb_3|Add1~3  = CARRY((!\comb_4|comb_3|Add1~1 ) # (!\comb_4|comb_3|CounterY [1]))

	.dataa(gnd),
	.datab(\comb_4|comb_3|CounterY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_3|Add1~1 ),
	.combout(\comb_4|comb_3|Add1~2_combout ),
	.cout(\comb_4|comb_3|Add1~3 ));
// synopsys translate_off
defparam \comb_4|comb_3|Add1~2 .lut_mask = 16'h3C3F;
defparam \comb_4|comb_3|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_lcell_comb \comb_4|comb_3|Add1~12 (
// Equation(s):
// \comb_4|comb_3|Add1~12_combout  = (\comb_4|comb_3|CounterY [6] & (\comb_4|comb_3|Add1~11  $ (GND))) # (!\comb_4|comb_3|CounterY [6] & (!\comb_4|comb_3|Add1~11  & VCC))
// \comb_4|comb_3|Add1~13  = CARRY((\comb_4|comb_3|CounterY [6] & !\comb_4|comb_3|Add1~11 ))

	.dataa(gnd),
	.datab(\comb_4|comb_3|CounterY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_3|Add1~11 ),
	.combout(\comb_4|comb_3|Add1~12_combout ),
	.cout(\comb_4|comb_3|Add1~13 ));
// synopsys translate_off
defparam \comb_4|comb_3|Add1~12 .lut_mask = 16'hC30C;
defparam \comb_4|comb_3|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneive_lcell_comb \comb_4|comb_3|Add1~14 (
// Equation(s):
// \comb_4|comb_3|Add1~14_combout  = (\comb_4|comb_3|CounterY [7] & (!\comb_4|comb_3|Add1~13 )) # (!\comb_4|comb_3|CounterY [7] & ((\comb_4|comb_3|Add1~13 ) # (GND)))
// \comb_4|comb_3|Add1~15  = CARRY((!\comb_4|comb_3|Add1~13 ) # (!\comb_4|comb_3|CounterY [7]))

	.dataa(\comb_4|comb_3|CounterY [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_3|Add1~13 ),
	.combout(\comb_4|comb_3|Add1~14_combout ),
	.cout(\comb_4|comb_3|Add1~15 ));
// synopsys translate_off
defparam \comb_4|comb_3|Add1~14 .lut_mask = 16'h5A5F;
defparam \comb_4|comb_3|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N23
dffeas \comb_4|comb_3|CounterY[7] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_3|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterY[7] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneive_lcell_comb \comb_4|comb_3|Add1~16 (
// Equation(s):
// \comb_4|comb_3|Add1~16_combout  = (\comb_4|comb_3|CounterY [8] & (\comb_4|comb_3|Add1~15  $ (GND))) # (!\comb_4|comb_3|CounterY [8] & (!\comb_4|comb_3|Add1~15  & VCC))
// \comb_4|comb_3|Add1~17  = CARRY((\comb_4|comb_3|CounterY [8] & !\comb_4|comb_3|Add1~15 ))

	.dataa(gnd),
	.datab(\comb_4|comb_3|CounterY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_3|Add1~15 ),
	.combout(\comb_4|comb_3|Add1~16_combout ),
	.cout(\comb_4|comb_3|Add1~17 ));
// synopsys translate_off
defparam \comb_4|comb_3|Add1~16 .lut_mask = 16'hC30C;
defparam \comb_4|comb_3|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \comb_4|comb_3|CounterY[8] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_3|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterY[8] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneive_lcell_comb \comb_4|comb_3|Add1~18 (
// Equation(s):
// \comb_4|comb_3|Add1~18_combout  = \comb_4|comb_3|Add1~17  $ (\comb_4|comb_3|CounterY [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_4|comb_3|CounterY [9]),
	.cin(\comb_4|comb_3|Add1~17 ),
	.combout(\comb_4|comb_3|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|Add1~18 .lut_mask = 16'h0FF0;
defparam \comb_4|comb_3|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneive_lcell_comb \comb_4|comb_3|CounterY~0 (
// Equation(s):
// \comb_4|comb_3|CounterY~0_combout  = (\comb_4|comb_3|Add1~18_combout  & !\comb_4|comb_3|Equal1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_4|comb_3|Add1~18_combout ),
	.datad(\comb_4|comb_3|Equal1~2_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_3|CounterY~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|CounterY~0 .lut_mask = 16'h00F0;
defparam \comb_4|comb_3|CounterY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N3
dffeas \comb_4|comb_3|CounterY[9] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|CounterY~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_3|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterY[9] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneive_lcell_comb \comb_4|comb_3|Equal1~1 (
// Equation(s):
// \comb_4|comb_3|Equal1~1_combout  = (!\comb_4|comb_3|CounterY [7] & (!\comb_4|comb_3|CounterY [6] & (\comb_4|comb_3|CounterY [2] & !\comb_4|comb_3|CounterY [5])))

	.dataa(\comb_4|comb_3|CounterY [7]),
	.datab(\comb_4|comb_3|CounterY [6]),
	.datac(\comb_4|comb_3|CounterY [2]),
	.datad(\comb_4|comb_3|CounterY [5]),
	.cin(gnd),
	.combout(\comb_4|comb_3|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|Equal1~1 .lut_mask = 16'h0010;
defparam \comb_4|comb_3|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \comb_4|comb_3|Equal1~0 (
// Equation(s):
// \comb_4|comb_3|Equal1~0_combout  = (!\comb_4|comb_3|CounterY [1] & (\comb_4|comb_3|CounterY [3] & (!\comb_4|comb_3|CounterY [4] & \comb_4|comb_3|CounterY [0])))

	.dataa(\comb_4|comb_3|CounterY [1]),
	.datab(\comb_4|comb_3|CounterY [3]),
	.datac(\comb_4|comb_3|CounterY [4]),
	.datad(\comb_4|comb_3|CounterY [0]),
	.cin(gnd),
	.combout(\comb_4|comb_3|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|Equal1~0 .lut_mask = 16'h0400;
defparam \comb_4|comb_3|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \comb_4|comb_3|Equal1~2 (
// Equation(s):
// \comb_4|comb_3|Equal1~2_combout  = (\comb_4|comb_3|CounterY [9] & (!\comb_4|comb_3|CounterY [8] & (\comb_4|comb_3|Equal1~1_combout  & \comb_4|comb_3|Equal1~0_combout )))

	.dataa(\comb_4|comb_3|CounterY [9]),
	.datab(\comb_4|comb_3|CounterY [8]),
	.datac(\comb_4|comb_3|Equal1~1_combout ),
	.datad(\comb_4|comb_3|Equal1~0_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_3|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|Equal1~2 .lut_mask = 16'h2000;
defparam \comb_4|comb_3|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_lcell_comb \comb_4|comb_3|CounterY~1 (
// Equation(s):
// \comb_4|comb_3|CounterY~1_combout  = (\comb_4|comb_3|Add1~2_combout  & !\comb_4|comb_3|Equal1~2_combout )

	.dataa(\comb_4|comb_3|Add1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_4|comb_3|Equal1~2_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_3|CounterY~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|CounterY~1 .lut_mask = 16'h00AA;
defparam \comb_4|comb_3|CounterY~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N1
dffeas \comb_4|comb_3|CounterY[1] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|CounterY~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_3|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterY[1] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_lcell_comb \comb_4|comb_3|Add1~4 (
// Equation(s):
// \comb_4|comb_3|Add1~4_combout  = (\comb_4|comb_3|CounterY [2] & (\comb_4|comb_3|Add1~3  $ (GND))) # (!\comb_4|comb_3|CounterY [2] & (!\comb_4|comb_3|Add1~3  & VCC))
// \comb_4|comb_3|Add1~5  = CARRY((\comb_4|comb_3|CounterY [2] & !\comb_4|comb_3|Add1~3 ))

	.dataa(gnd),
	.datab(\comb_4|comb_3|CounterY [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_3|Add1~3 ),
	.combout(\comb_4|comb_3|Add1~4_combout ),
	.cout(\comb_4|comb_3|Add1~5 ));
// synopsys translate_off
defparam \comb_4|comb_3|Add1~4 .lut_mask = 16'hC30C;
defparam \comb_4|comb_3|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneive_lcell_comb \comb_4|comb_3|CounterY~3 (
// Equation(s):
// \comb_4|comb_3|CounterY~3_combout  = (\comb_4|comb_3|Add1~4_combout  & !\comb_4|comb_3|Equal1~2_combout )

	.dataa(\comb_4|comb_3|Add1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_4|comb_3|Equal1~2_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_3|CounterY~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|CounterY~3 .lut_mask = 16'h00AA;
defparam \comb_4|comb_3|CounterY~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N29
dffeas \comb_4|comb_3|CounterY[2] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|CounterY~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_3|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterY[2] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneive_lcell_comb \comb_4|comb_3|Add1~6 (
// Equation(s):
// \comb_4|comb_3|Add1~6_combout  = (\comb_4|comb_3|CounterY [3] & (!\comb_4|comb_3|Add1~5 )) # (!\comb_4|comb_3|CounterY [3] & ((\comb_4|comb_3|Add1~5 ) # (GND)))
// \comb_4|comb_3|Add1~7  = CARRY((!\comb_4|comb_3|Add1~5 ) # (!\comb_4|comb_3|CounterY [3]))

	.dataa(\comb_4|comb_3|CounterY [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_3|Add1~5 ),
	.combout(\comb_4|comb_3|Add1~6_combout ),
	.cout(\comb_4|comb_3|Add1~7 ));
// synopsys translate_off
defparam \comb_4|comb_3|Add1~6 .lut_mask = 16'h5A5F;
defparam \comb_4|comb_3|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneive_lcell_comb \comb_4|comb_3|CounterY~2 (
// Equation(s):
// \comb_4|comb_3|CounterY~2_combout  = (\comb_4|comb_3|Add1~6_combout  & !\comb_4|comb_3|Equal1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_4|comb_3|Add1~6_combout ),
	.datad(\comb_4|comb_3|Equal1~2_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_3|CounterY~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|CounterY~2 .lut_mask = 16'h00F0;
defparam \comb_4|comb_3|CounterY~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N31
dffeas \comb_4|comb_3|CounterY[3] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|CounterY~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_3|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterY[3] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneive_lcell_comb \comb_4|comb_3|Add1~8 (
// Equation(s):
// \comb_4|comb_3|Add1~8_combout  = (\comb_4|comb_3|CounterY [4] & (\comb_4|comb_3|Add1~7  $ (GND))) # (!\comb_4|comb_3|CounterY [4] & (!\comb_4|comb_3|Add1~7  & VCC))
// \comb_4|comb_3|Add1~9  = CARRY((\comb_4|comb_3|CounterY [4] & !\comb_4|comb_3|Add1~7 ))

	.dataa(gnd),
	.datab(\comb_4|comb_3|CounterY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_3|Add1~7 ),
	.combout(\comb_4|comb_3|Add1~8_combout ),
	.cout(\comb_4|comb_3|Add1~9 ));
// synopsys translate_off
defparam \comb_4|comb_3|Add1~8 .lut_mask = 16'hC30C;
defparam \comb_4|comb_3|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N17
dffeas \comb_4|comb_3|CounterY[4] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_3|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterY[4] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneive_lcell_comb \comb_4|comb_3|Add1~10 (
// Equation(s):
// \comb_4|comb_3|Add1~10_combout  = (\comb_4|comb_3|CounterY [5] & (!\comb_4|comb_3|Add1~9 )) # (!\comb_4|comb_3|CounterY [5] & ((\comb_4|comb_3|Add1~9 ) # (GND)))
// \comb_4|comb_3|Add1~11  = CARRY((!\comb_4|comb_3|Add1~9 ) # (!\comb_4|comb_3|CounterY [5]))

	.dataa(gnd),
	.datab(\comb_4|comb_3|CounterY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_3|Add1~9 ),
	.combout(\comb_4|comb_3|Add1~10_combout ),
	.cout(\comb_4|comb_3|Add1~11 ));
// synopsys translate_off
defparam \comb_4|comb_3|Add1~10 .lut_mask = 16'h3C3F;
defparam \comb_4|comb_3|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \comb_4|comb_3|CounterY[5] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_3|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterY[5] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterY[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N21
dffeas \comb_4|comb_3|CounterY[6] (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_3|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|CounterY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|CounterY[6] .is_wysiwyg = "true";
defparam \comb_4|comb_3|CounterY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneive_lcell_comb \comb_4|comb_3|LessThan5~0 (
// Equation(s):
// \comb_4|comb_3|LessThan5~0_combout  = (\comb_4|comb_3|CounterY [6] & (\comb_4|comb_3|CounterY [7] & (\comb_4|comb_3|CounterY [5] & \comb_4|comb_3|CounterY [8])))

	.dataa(\comb_4|comb_3|CounterY [6]),
	.datab(\comb_4|comb_3|CounterY [7]),
	.datac(\comb_4|comb_3|CounterY [5]),
	.datad(\comb_4|comb_3|CounterY [8]),
	.cin(gnd),
	.combout(\comb_4|comb_3|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|LessThan5~0 .lut_mask = 16'h8000;
defparam \comb_4|comb_3|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \comb_4|comb_3|inDisplayArea~0 (
// Equation(s):
// \comb_4|comb_3|inDisplayArea~0_combout  = (!\comb_4|comb_3|CounterY [9] & (((!\comb_4|comb_3|CounterX [8] & !\comb_4|comb_3|CounterX [7])) # (!\comb_4|comb_3|CounterX [9])))

	.dataa(\comb_4|comb_3|CounterX [9]),
	.datab(\comb_4|comb_3|CounterX [8]),
	.datac(\comb_4|comb_3|CounterX [7]),
	.datad(\comb_4|comb_3|CounterY [9]),
	.cin(gnd),
	.combout(\comb_4|comb_3|inDisplayArea~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|inDisplayArea~0 .lut_mask = 16'h0057;
defparam \comb_4|comb_3|inDisplayArea~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \comb_4|comb_3|inDisplayArea~1 (
// Equation(s):
// \comb_4|comb_3|inDisplayArea~1_combout  = (!\comb_4|comb_3|LessThan5~0_combout  & \comb_4|comb_3|inDisplayArea~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_4|comb_3|LessThan5~0_combout ),
	.datad(\comb_4|comb_3|inDisplayArea~0_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_3|inDisplayArea~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|inDisplayArea~1 .lut_mask = 16'h0F00;
defparam \comb_4|comb_3|inDisplayArea~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \comb_4|comb_3|inDisplayArea (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|inDisplayArea~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|inDisplayArea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|inDisplayArea .is_wysiwyg = "true";
defparam \comb_4|comb_3|inDisplayArea .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \comb_4|inDisplayArea_delayed1~feeder (
// Equation(s):
// \comb_4|inDisplayArea_delayed1~feeder_combout  = \comb_4|comb_3|inDisplayArea~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_4|comb_3|inDisplayArea~q ),
	.cin(gnd),
	.combout(\comb_4|inDisplayArea_delayed1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|inDisplayArea_delayed1~feeder .lut_mask = 16'hFF00;
defparam \comb_4|inDisplayArea_delayed1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N1
dffeas \comb_4|inDisplayArea_delayed1 (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|inDisplayArea_delayed1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|inDisplayArea_delayed1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|inDisplayArea_delayed1 .is_wysiwyg = "true";
defparam \comb_4|inDisplayArea_delayed1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \comb_4|inDisplayArea_delayed2~feeder (
// Equation(s):
// \comb_4|inDisplayArea_delayed2~feeder_combout  = \comb_4|inDisplayArea_delayed1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_4|inDisplayArea_delayed1~q ),
	.cin(gnd),
	.combout(\comb_4|inDisplayArea_delayed2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|inDisplayArea_delayed2~feeder .lut_mask = 16'hFF00;
defparam \comb_4|inDisplayArea_delayed2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N3
dffeas \comb_4|inDisplayArea_delayed2 (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|inDisplayArea_delayed2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|inDisplayArea_delayed2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|inDisplayArea_delayed2 .is_wysiwyg = "true";
defparam \comb_4|inDisplayArea_delayed2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \comb_4|inDisplayArea_delayed3~feeder (
// Equation(s):
// \comb_4|inDisplayArea_delayed3~feeder_combout  = \comb_4|inDisplayArea_delayed2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_4|inDisplayArea_delayed2~q ),
	.cin(gnd),
	.combout(\comb_4|inDisplayArea_delayed3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|inDisplayArea_delayed3~feeder .lut_mask = 16'hFF00;
defparam \comb_4|inDisplayArea_delayed3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \comb_4|inDisplayArea_delayed3 (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|inDisplayArea_delayed3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|inDisplayArea_delayed3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|inDisplayArea_delayed3 .is_wysiwyg = "true";
defparam \comb_4|inDisplayArea_delayed3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneive_lcell_comb \comb_4|rgbOut[0]~0 (
// Equation(s):
// \comb_4|rgbOut[0]~0_combout  = (\comb_4|inDisplayArea_delayed3~q  & ((\mem_rtl_0|auto_generated|address_reg_a [0] & (\mem_rtl_0|auto_generated|ram_block1a1~portadataout )) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mem_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\comb_4|inDisplayArea_delayed3~q ),
	.cin(gnd),
	.combout(\comb_4|rgbOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|rgbOut[0]~0 .lut_mask = 16'hAC00;
defparam \comb_4|rgbOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneive_lcell_comb \comb_4|comb_3|vga_HS~0 (
// Equation(s):
// \comb_4|comb_3|vga_HS~0_combout  = (\comb_4|comb_3|CounterX [5] & (((!\comb_4|comb_3|CounterX [6])) # (!\comb_4|comb_3|CounterX [4]))) # (!\comb_4|comb_3|CounterX [5] & ((\comb_4|comb_3|CounterX [6]) # ((\comb_4|comb_3|CounterX [4] & 
// !\comb_4|comb_3|Equal0~0_combout ))))

	.dataa(\comb_4|comb_3|CounterX [5]),
	.datab(\comb_4|comb_3|CounterX [4]),
	.datac(\comb_4|comb_3|CounterX [6]),
	.datad(\comb_4|comb_3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_3|vga_HS~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|vga_HS~0 .lut_mask = 16'h7A7E;
defparam \comb_4|comb_3|vga_HS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneive_lcell_comb \comb_4|comb_3|vga_HS~1 (
// Equation(s):
// \comb_4|comb_3|vga_HS~1_combout  = (\comb_4|comb_3|CounterX [9] & (!\comb_4|comb_3|CounterX [8] & (\comb_4|comb_3|CounterX [7] & \comb_4|comb_3|vga_HS~0_combout )))

	.dataa(\comb_4|comb_3|CounterX [9]),
	.datab(\comb_4|comb_3|CounterX [8]),
	.datac(\comb_4|comb_3|CounterX [7]),
	.datad(\comb_4|comb_3|vga_HS~0_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_3|vga_HS~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|vga_HS~1 .lut_mask = 16'h2000;
defparam \comb_4|comb_3|vga_HS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N23
dffeas \comb_4|comb_3|vga_HS (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|vga_HS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|vga_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|vga_HS .is_wysiwyg = "true";
defparam \comb_4|comb_3|vga_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneive_lcell_comb \comb_4|hsync_delayed1~0 (
// Equation(s):
// \comb_4|hsync_delayed1~0_combout  = !\comb_4|comb_3|vga_HS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_4|comb_3|vga_HS~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_4|hsync_delayed1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|hsync_delayed1~0 .lut_mask = 16'h0F0F;
defparam \comb_4|hsync_delayed1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N21
dffeas \comb_4|hsync_delayed1 (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|hsync_delayed1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|hsync_delayed1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|hsync_delayed1 .is_wysiwyg = "true";
defparam \comb_4|hsync_delayed1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneive_lcell_comb \comb_4|hsync_delayed2~feeder (
// Equation(s):
// \comb_4|hsync_delayed2~feeder_combout  = \comb_4|hsync_delayed1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_4|hsync_delayed1~q ),
	.cin(gnd),
	.combout(\comb_4|hsync_delayed2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|hsync_delayed2~feeder .lut_mask = 16'hFF00;
defparam \comb_4|hsync_delayed2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N25
dffeas \comb_4|hsync_delayed2 (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|hsync_delayed2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|hsync_delayed2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|hsync_delayed2 .is_wysiwyg = "true";
defparam \comb_4|hsync_delayed2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N12
cycloneive_lcell_comb \comb_4|hsync_delayed3~feeder (
// Equation(s):
// \comb_4|hsync_delayed3~feeder_combout  = \comb_4|hsync_delayed2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_4|hsync_delayed2~q ),
	.cin(gnd),
	.combout(\comb_4|hsync_delayed3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|hsync_delayed3~feeder .lut_mask = 16'hFF00;
defparam \comb_4|hsync_delayed3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N13
dffeas \comb_4|hsync_delayed3 (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|hsync_delayed3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|hsync_delayed3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|hsync_delayed3 .is_wysiwyg = "true";
defparam \comb_4|hsync_delayed3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \comb_4|comb_3|vga_VS~0 (
// Equation(s):
// \comb_4|comb_3|vga_VS~0_combout  = (((\comb_4|comb_3|CounterY [4]) # (!\comb_4|comb_3|CounterY [0])) # (!\comb_4|comb_3|CounterY [3])) # (!\comb_4|comb_3|CounterY [1])

	.dataa(\comb_4|comb_3|CounterY [1]),
	.datab(\comb_4|comb_3|CounterY [3]),
	.datac(\comb_4|comb_3|CounterY [4]),
	.datad(\comb_4|comb_3|CounterY [0]),
	.cin(gnd),
	.combout(\comb_4|comb_3|vga_VS~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|vga_VS~0 .lut_mask = 16'hF7FF;
defparam \comb_4|comb_3|vga_VS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_lcell_comb \comb_4|comb_3|vga_VS~1 (
// Equation(s):
// \comb_4|comb_3|vga_VS~1_combout  = (!\comb_4|comb_3|CounterY [9] & (!\comb_4|comb_3|CounterY [2] & (\comb_4|comb_3|LessThan5~0_combout  & !\comb_4|comb_3|vga_VS~0_combout )))

	.dataa(\comb_4|comb_3|CounterY [9]),
	.datab(\comb_4|comb_3|CounterY [2]),
	.datac(\comb_4|comb_3|LessThan5~0_combout ),
	.datad(\comb_4|comb_3|vga_VS~0_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_3|vga_VS~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_3|vga_VS~1 .lut_mask = 16'h0010;
defparam \comb_4|comb_3|vga_VS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N1
dffeas \comb_4|comb_3|vga_VS (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_3|vga_VS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_3|vga_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_3|vga_VS .is_wysiwyg = "true";
defparam \comb_4|comb_3|vga_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \comb_4|vsync_delayed1~0 (
// Equation(s):
// \comb_4|vsync_delayed1~0_combout  = !\comb_4|comb_3|vga_VS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_4|comb_3|vga_VS~q ),
	.cin(gnd),
	.combout(\comb_4|vsync_delayed1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|vsync_delayed1~0 .lut_mask = 16'h00FF;
defparam \comb_4|vsync_delayed1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N3
dffeas \comb_4|vsync_delayed1 (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|vsync_delayed1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|vsync_delayed1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|vsync_delayed1 .is_wysiwyg = "true";
defparam \comb_4|vsync_delayed1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneive_lcell_comb \comb_4|vsync_delayed2~feeder (
// Equation(s):
// \comb_4|vsync_delayed2~feeder_combout  = \comb_4|vsync_delayed1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_4|vsync_delayed1~q ),
	.cin(gnd),
	.combout(\comb_4|vsync_delayed2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|vsync_delayed2~feeder .lut_mask = 16'hFF00;
defparam \comb_4|vsync_delayed2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N15
dffeas \comb_4|vsync_delayed2 (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|vsync_delayed2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|vsync_delayed2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|vsync_delayed2 .is_wysiwyg = "true";
defparam \comb_4|vsync_delayed2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N14
cycloneive_lcell_comb \comb_4|vsync_delayed3~feeder (
// Equation(s):
// \comb_4|vsync_delayed3~feeder_combout  = \comb_4|vsync_delayed2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_4|vsync_delayed2~q ),
	.cin(gnd),
	.combout(\comb_4|vsync_delayed3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|vsync_delayed3~feeder .lut_mask = 16'hFF00;
defparam \comb_4|vsync_delayed3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N15
dffeas \comb_4|vsync_delayed3 (
	.clk(\vga_clk~clkctrl_outclk ),
	.d(\comb_4|vsync_delayed3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|vsync_delayed3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|vsync_delayed3 .is_wysiwyg = "true";
defparam \comb_4|vsync_delayed3 .power_up = "low";
// synopsys translate_on

assign rgbOut[0] = \rgbOut[0]~output_o ;

assign rgbOut[1] = \rgbOut[1]~output_o ;

assign rgbOut[2] = \rgbOut[2]~output_o ;

assign h_sync = \h_sync~output_o ;

assign v_sync = \v_sync~output_o ;

endmodule
