.kiro/

# SBT
target/
project/target/
project/project/

build/

# Scala
*.class
*.log

# IDE
.idea/
.vscode/
*.swp
*.swo
*~

# Chisel
test_run_dir/
*.fir
*.anno.json

# 保留生成的 Verilog 文件
# generated/*.v 文件会被提交

# OS
.DS_Store
Thumbs.db
nes_trace.vcd
verilator/obj_dir/
