// Seed: 4146798254
module module_0 (
    output wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    input wire id_3,
    output wand id_4,
    input tri id_5,
    input uwire id_6
    , id_12,
    input uwire id_7,
    output wand id_8,
    output supply1 id_9,
    output supply0 id_10
);
  wire id_13;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output supply1 id_2,
    output wor id_3,
    input wor id_4,
    output tri0 id_5
);
  always @(posedge 1 or posedge 1) begin
    begin
      id_5 = id_0 < id_0;
      @(id_1);
    end
    wait (id_0);
  end
  module_0(
      id_2, id_5, id_0, id_1, id_2, id_1, id_4, id_4, id_2, id_5, id_5
  );
endmodule
