Analysis & Synthesis report for RoomManagementSystem
Thu May 05 18:31:57 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |RoomManagementSystem|state
  9. State Machine - |RoomManagementSystem|LCD_TEST:lcd_inst1|mLCD_ST
 10. State Machine - |RoomManagementSystem|LCD_TEST:lcd_inst1|LCD_Controller:u0|ST
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: Top-level Entity: |RoomManagementSystem
 16. Parameter Settings for User Entity Instance: LCD_TEST:lcd_inst1
 17. Parameter Settings for User Entity Instance: LCD_TEST:lcd_inst1|LCD_Controller:u0
 18. Port Connectivity Checks: "BCD_7seg:inst8"
 19. Port Connectivity Checks: "BCD_7seg:inst7"
 20. Port Connectivity Checks: "BCD_7seg:inst6"
 21. Port Connectivity Checks: "BCD_7seg:inst5"
 22. Port Connectivity Checks: "BCD_7seg:inst4"
 23. Port Connectivity Checks: "BCD_7seg:inst3"
 24. Port Connectivity Checks: "BCD_7seg:inst2"
 25. Port Connectivity Checks: "BCD_7seg:inst1"
 26. Port Connectivity Checks: "ps2_keyboard:ps2key_inst1"
 27. Port Connectivity Checks: "LCD_TEST:lcd_inst1"
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 05 18:31:57 2022        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; RoomManagementSystem                         ;
; Top-level Entity Name              ; RoomManagementSystem                         ;
; Family                             ; Cyclone IV E                                 ;
; Total logic elements               ; 1,465                                        ;
;     Total combinational functions  ; 1,315                                        ;
;     Dedicated logic registers      ; 506                                          ;
; Total registers                    ; 506                                          ;
; Total pins                         ; 100                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                     ; Setting              ; Default Value        ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                     ; EP4CE115F29C7        ;                      ;
; Top-level entity name                                                      ; RoomManagementSystem ; RoomManagementSystem ;
; Family name                                                                ; Cyclone IV E         ; Stratix II           ;
; Use Generated Physical Constraints File                                    ; Off                  ;                      ;
; Use smart compilation                                                      ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                                ; Off                  ; Off                  ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                  ;
; Preserve fewer node names                                                  ; On                   ; On                   ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                  ; Off                  ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                   ; Auto                 ; Auto                 ;
; Safe State Machine                                                         ; Off                  ; Off                  ;
; Extract Verilog State Machines                                             ; On                   ; On                   ;
; Extract VHDL State Machines                                                ; On                   ; On                   ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                   ;
; Parallel Synthesis                                                         ; On                   ; On                   ;
; DSP Block Balancing                                                        ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                         ; On                   ; On                   ;
; Power-Up Don't Care                                                        ; On                   ; On                   ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                 ; On                   ; On                   ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                        ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                  ;
; Optimization Technique                                                     ; Balanced             ; Balanced             ;
; Carry Chain Length                                                         ; 70                   ; 70                   ;
; Auto Carry Chains                                                          ; On                   ; On                   ;
; Auto Open-Drain Pins                                                       ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                  ;
; Auto ROM Replacement                                                       ; On                   ; On                   ;
; Auto RAM Replacement                                                       ; On                   ; On                   ;
; Auto DSP Block Replacement                                                 ; On                   ; On                   ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                              ; On                   ; On                   ;
; Strict RAM Replacement                                                     ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                          ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                                   ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                      ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                    ; On                   ; On                   ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                    ;
; PowerPlay Power Optimization                                               ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                          ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                  ;
; Clock MUX Protection                                                       ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                  ;
; Block Design Naming                                                        ; Auto                 ; Auto                 ;
; SDC constraint protection                                                  ; Off                  ; Off                  ;
; Synthesis Effort                                                           ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                   ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                   ;
+----------------------------------------------------------------------------+----------------------+----------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                              ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                    ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------+
; RoomManagementSystem.v           ; yes             ; User Verilog HDL File        ; C:/Quartus Files/Project/RoomManagementSystem.v ;
; clock_divider1.v                 ; yes             ; Auto-Found Verilog HDL File  ; C:/Quartus Files/Project/clock_divider1.v       ;
; lcd_test.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/Quartus Files/Project/lcd_test.v             ;
; lcd_controller.v                 ; yes             ; Auto-Found Verilog HDL File  ; C:/Quartus Files/Project/lcd_controller.v       ;
; reset_delay.v                    ; yes             ; Auto-Found Verilog HDL File  ; C:/Quartus Files/Project/reset_delay.v          ;
; ps2_keyboard.v                   ; yes             ; Auto-Found Verilog HDL File  ; C:/Quartus Files/Project/ps2_keyboard.v         ;
; convert.v                        ; yes             ; Auto-Found Verilog HDL File  ; C:/Quartus Files/Project/convert.v              ;
; bcd_7seg.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/Quartus Files/Project/bcd_7seg.v             ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,465          ;
;                                             ;                ;
; Total combinational functions               ; 1315           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 876            ;
;     -- 3 input functions                    ; 182            ;
;     -- <=2 input functions                  ; 257            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1126           ;
;     -- arithmetic mode                      ; 189            ;
;                                             ;                ;
; Total registers                             ; 506            ;
;     -- Dedicated logic registers            ; 506            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 100            ;
; Maximum fan-out node                        ; clock_in~input ;
; Maximum fan-out                             ; 446            ;
; Total fan-out                               ; 6319           ;
; Average fan-out                             ; 3.12           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                    ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------+--------------+
; Compilation Hierarchy Node     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                        ; Library Name ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------+--------------+
; |RoomManagementSystem          ; 1315 (561)        ; 506 (313)    ; 0           ; 0            ; 0       ; 0         ; 100  ; 0            ; |RoomManagementSystem                                      ; work         ;
;    |BCD_7seg:inst1|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RoomManagementSystem|BCD_7seg:inst1                       ;              ;
;    |BCD_7seg:inst2|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RoomManagementSystem|BCD_7seg:inst2                       ;              ;
;    |BCD_7seg:inst3|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RoomManagementSystem|BCD_7seg:inst3                       ;              ;
;    |BCD_7seg:inst4|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RoomManagementSystem|BCD_7seg:inst4                       ;              ;
;    |BCD_7seg:inst5|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RoomManagementSystem|BCD_7seg:inst5                       ;              ;
;    |BCD_7seg:inst6|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RoomManagementSystem|BCD_7seg:inst6                       ;              ;
;    |BCD_7seg:inst7|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RoomManagementSystem|BCD_7seg:inst7                       ;              ;
;    |BCD_7seg:inst8|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RoomManagementSystem|BCD_7seg:inst8                       ;              ;
;    |LCD_TEST:lcd_inst1|        ; 489 (470)         ; 51 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RoomManagementSystem|LCD_TEST:lcd_inst1                   ;              ;
;       |LCD_Controller:u0|      ; 19 (19)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RoomManagementSystem|LCD_TEST:lcd_inst1|LCD_Controller:u0 ;              ;
;    |Reset_Delay:rd_inst1|      ; 47 (47)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RoomManagementSystem|Reset_Delay:rd_inst1                 ;              ;
;    |clock_divider1:div1|       ; 45 (45)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RoomManagementSystem|clock_divider1:div1                  ;              ;
;    |convert:conv_int1|         ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RoomManagementSystem|convert:conv_int1                    ;              ;
;    |ps2_keyboard:ps2key_inst1| ; 104 (104)         ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RoomManagementSystem|ps2_keyboard:ps2key_inst1            ;              ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RoomManagementSystem|state                                                                                                                                                                                                                                                                                         ;
+--------------------------+---------------------+-----------------+--------------------+-------------------+--------------+--------------------+-------------------+------------------+----------------------+-----------------+----------------+------------------+----------------+--------------------------+---------------------+
; Name                     ; state.ID_NOT_EXISTS ; state.ID_EXISTS ; state.CHECK_NEW_ID ; state.CONFIRM_CAP ; state.ADD_ID ; state.OVERRIDE_CAP ; state.ADMIN_MODE2 ; state.ADMIN_MODE ; state.CHECK_ID_ADMIN ; state.ROOM_FULL ; state.VALID_ID ; state.INVALID_ID ; state.CHECK_ID ; state.KEYBOARD_LISTENING ; state.INITIAL_STATE ;
+--------------------------+---------------------+-----------------+--------------------+-------------------+--------------+--------------------+-------------------+------------------+----------------------+-----------------+----------------+------------------+----------------+--------------------------+---------------------+
; state.INITIAL_STATE      ; 0                   ; 0               ; 0                  ; 0                 ; 0            ; 0                  ; 0                 ; 0                ; 0                    ; 0               ; 0              ; 0                ; 0              ; 0                        ; 0                   ;
; state.KEYBOARD_LISTENING ; 0                   ; 0               ; 0                  ; 0                 ; 0            ; 0                  ; 0                 ; 0                ; 0                    ; 0               ; 0              ; 0                ; 0              ; 1                        ; 1                   ;
; state.CHECK_ID           ; 0                   ; 0               ; 0                  ; 0                 ; 0            ; 0                  ; 0                 ; 0                ; 0                    ; 0               ; 0              ; 0                ; 1              ; 0                        ; 1                   ;
; state.INVALID_ID         ; 0                   ; 0               ; 0                  ; 0                 ; 0            ; 0                  ; 0                 ; 0                ; 0                    ; 0               ; 0              ; 1                ; 0              ; 0                        ; 1                   ;
; state.VALID_ID           ; 0                   ; 0               ; 0                  ; 0                 ; 0            ; 0                  ; 0                 ; 0                ; 0                    ; 0               ; 1              ; 0                ; 0              ; 0                        ; 1                   ;
; state.ROOM_FULL          ; 0                   ; 0               ; 0                  ; 0                 ; 0            ; 0                  ; 0                 ; 0                ; 0                    ; 1               ; 0              ; 0                ; 0              ; 0                        ; 1                   ;
; state.CHECK_ID_ADMIN     ; 0                   ; 0               ; 0                  ; 0                 ; 0            ; 0                  ; 0                 ; 0                ; 1                    ; 0               ; 0              ; 0                ; 0              ; 0                        ; 1                   ;
; state.ADMIN_MODE         ; 0                   ; 0               ; 0                  ; 0                 ; 0            ; 0                  ; 0                 ; 1                ; 0                    ; 0               ; 0              ; 0                ; 0              ; 0                        ; 1                   ;
; state.ADMIN_MODE2        ; 0                   ; 0               ; 0                  ; 0                 ; 0            ; 0                  ; 1                 ; 0                ; 0                    ; 0               ; 0              ; 0                ; 0              ; 0                        ; 1                   ;
; state.OVERRIDE_CAP       ; 0                   ; 0               ; 0                  ; 0                 ; 0            ; 1                  ; 0                 ; 0                ; 0                    ; 0               ; 0              ; 0                ; 0              ; 0                        ; 1                   ;
; state.ADD_ID             ; 0                   ; 0               ; 0                  ; 0                 ; 1            ; 0                  ; 0                 ; 0                ; 0                    ; 0               ; 0              ; 0                ; 0              ; 0                        ; 1                   ;
; state.CONFIRM_CAP        ; 0                   ; 0               ; 0                  ; 1                 ; 0            ; 0                  ; 0                 ; 0                ; 0                    ; 0               ; 0              ; 0                ; 0              ; 0                        ; 1                   ;
; state.CHECK_NEW_ID       ; 0                   ; 0               ; 1                  ; 0                 ; 0            ; 0                  ; 0                 ; 0                ; 0                    ; 0               ; 0              ; 0                ; 0              ; 0                        ; 1                   ;
; state.ID_EXISTS          ; 0                   ; 1               ; 0                  ; 0                 ; 0            ; 0                  ; 0                 ; 0                ; 0                    ; 0               ; 0              ; 0                ; 0              ; 0                        ; 1                   ;
; state.ID_NOT_EXISTS      ; 1                   ; 0               ; 0                  ; 0                 ; 0            ; 0                  ; 0                 ; 0                ; 0                    ; 0               ; 0              ; 0                ; 0              ; 0                        ; 1                   ;
+--------------------------+---------------------+-----------------+--------------------+-------------------+--------------+--------------------+-------------------+------------------+----------------------+-----------------+----------------+------------------+----------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |RoomManagementSystem|LCD_TEST:lcd_inst1|mLCD_ST                   ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000 ;
+----------------+----------------+----------------+----------------+----------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0              ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1              ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1              ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |RoomManagementSystem|LCD_TEST:lcd_inst1|LCD_Controller:u0|ST ;
+-------+-------+-------+-------+-----------------------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                                         ;
+-------+-------+-------+-------+-----------------------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                             ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                             ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                             ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                             ;
+-------+-------+-------+-------+-----------------------------------------------+


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+-------------------------------------------+----------------------------------------+
; Register name                             ; Reason for Removal                     ;
+-------------------------------------------+----------------------------------------+
; case12                                    ; Stuck at VCC due to stuck port data_in ;
; room_capacity[3]                          ; Merged with inID_1[3]                  ;
; room_capacity[2]                          ; Merged with inID_1[2]                  ;
; room_capacity[1]                          ; Merged with inID_1[1]                  ;
; room_capacity[0]                          ; Merged with inID_1[0]                  ;
; LEDs_red[0]~reg0                          ; Merged with LEDs_green[1]~reg0         ;
; LEDs_red[1]~reg0                          ; Merged with LEDs_green[1]~reg0         ;
; LEDs_red[2]~reg0                          ; Merged with LEDs_green[1]~reg0         ;
; LEDs_red[3]~reg0                          ; Merged with LEDs_green[1]~reg0         ;
; LEDs_red[4]~reg0                          ; Merged with LEDs_green[1]~reg0         ;
; LEDs_red[5]~reg0                          ; Merged with LEDs_green[1]~reg0         ;
; LEDs_red[6]~reg0                          ; Merged with LEDs_green[1]~reg0         ;
; LEDs_red[7]~reg0                          ; Merged with LEDs_green[1]~reg0         ;
; LEDs_red[8]~reg0                          ; Merged with LEDs_green[1]~reg0         ;
; LEDs_red[9]~reg0                          ; Merged with LEDs_green[1]~reg0         ;
; LEDs_red[10]~reg0                         ; Merged with LEDs_green[1]~reg0         ;
; LEDs_red[11]~reg0                         ; Merged with LEDs_green[1]~reg0         ;
; LEDs_red[12]~reg0                         ; Merged with LEDs_green[1]~reg0         ;
; LEDs_red[13]~reg0                         ; Merged with LEDs_green[1]~reg0         ;
; LEDs_red[14]~reg0                         ; Merged with LEDs_green[1]~reg0         ;
; LEDs_red[15]~reg0                         ; Merged with LEDs_green[1]~reg0         ;
; LEDs_red[16]~reg0                         ; Merged with LEDs_green[1]~reg0         ;
; LEDs_green[2]~reg0                        ; Merged with LEDs_green[1]~reg0         ;
; LEDs_green[3]~reg0                        ; Merged with LEDs_green[1]~reg0         ;
; LEDs_green[4]~reg0                        ; Merged with LEDs_green[1]~reg0         ;
; LEDs_green[5]~reg0                        ; Merged with LEDs_green[1]~reg0         ;
; LEDs_green[6]~reg0                        ; Merged with LEDs_green[1]~reg0         ;
; LEDs_green[7]~reg0                        ; Merged with LEDs_green[1]~reg0         ;
; state~17                                  ; Lost fanout                            ;
; state~18                                  ; Lost fanout                            ;
; state~19                                  ; Lost fanout                            ;
; state~20                                  ; Lost fanout                            ;
; LCD_TEST:lcd_inst1|mLCD_ST~8              ; Lost fanout                            ;
; LCD_TEST:lcd_inst1|mLCD_ST~9              ; Lost fanout                            ;
; LCD_TEST:lcd_inst1|mLCD_ST~10             ; Lost fanout                            ;
; LCD_TEST:lcd_inst1|mLCD_ST~11             ; Lost fanout                            ;
; LCD_TEST:lcd_inst1|mLCD_ST~12             ; Lost fanout                            ;
; LCD_TEST:lcd_inst1|mLCD_ST~13             ; Lost fanout                            ;
; LCD_TEST:lcd_inst1|LCD_Controller:u0|ST~8 ; Lost fanout                            ;
; LCD_TEST:lcd_inst1|LCD_Controller:u0|ST~9 ; Lost fanout                            ;
; Total Number of Removed Registers = 40    ;                                        ;
+-------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 506   ;
; Number of registers using Synchronous Clear  ; 91    ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 98    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 364   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; inID_1[1]                               ; 10      ;
; LEDs_green[0]~reg0                      ; 2       ;
; ps2_keyboard:ps2key_inst1|key1_code[4]  ; 12      ;
; ps2_keyboard:ps2key_inst1|key1_code[7]  ; 6       ;
; ps2_keyboard:ps2key_inst1|key1_code[5]  ; 11      ;
; ps2_keyboard:ps2key_inst1|key1_code[6]  ; 9       ;
; ps2_keyboard:ps2key_inst1|key2_code[7]  ; 3       ;
; ps2_keyboard:ps2key_inst1|key2_code[6]  ; 3       ;
; ps2_keyboard:ps2key_inst1|key2_code[5]  ; 3       ;
; ps2_keyboard:ps2key_inst1|key2_code[4]  ; 3       ;
; ps2_keyboard:ps2key_inst1|key3_code[7]  ; 2       ;
; ps2_keyboard:ps2key_inst1|key3_code[6]  ; 2       ;
; ps2_keyboard:ps2key_inst1|key3_code[4]  ; 2       ;
; ps2_keyboard:ps2key_inst1|key3_code[5]  ; 2       ;
; Total number of inverted registers = 14 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RoomManagementSystem|counter_5s[14]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |RoomManagementSystem|capacity_count[3]                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RoomManagementSystem|clock_divider1:div1|counter[2]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RoomManagementSystem|LCD_TEST:lcd_inst1|LCD_Controller:u0|oDone ;
; 5:1                ; 3 bits    ; 9 LEs         ; 0 LEs                ; 9 LEs                  ; Yes        ; |RoomManagementSystem|inID_1[3]                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |RoomManagementSystem|ps2_keyboard:ps2key_inst1|key1_code[3]     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |RoomManagementSystem|ps2_keyboard:ps2key_inst1|key2_code[2]     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |RoomManagementSystem|counterLEDs[1]                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |RoomManagementSystem|counter_05s[14]                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |RoomManagementSystem|ps2_keyboard:ps2key_inst1|key3_code[1]     ;
; 12:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |RoomManagementSystem|LCD_TEST:lcd_inst1|mLCD_DATA[6]            ;
; 20:1               ; 4 bits    ; 52 LEs        ; 4 LEs                ; 48 LEs                 ; Yes        ; |RoomManagementSystem|counter[2]                                 ;
; 20:1               ; 4 bits    ; 52 LEs        ; 4 LEs                ; 48 LEs                 ; Yes        ; |RoomManagementSystem|enteredID[35]                              ;
; 20:1               ; 4 bits    ; 52 LEs        ; 4 LEs                ; 48 LEs                 ; Yes        ; |RoomManagementSystem|enteredID[28]                              ;
; 20:1               ; 4 bits    ; 52 LEs        ; 4 LEs                ; 48 LEs                 ; Yes        ; |RoomManagementSystem|enteredID[0]                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |RoomManagementSystem|ps2_keyboard:ps2key_inst1|key1_code[7]     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |RoomManagementSystem|ps2_keyboard:ps2key_inst1|key2_code[4]     ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |RoomManagementSystem|ps2_keyboard:ps2key_inst1|key3_code[4]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RoomManagementSystem|LEDs_green                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |RoomManagementSystem|LCD_TEST:lcd_inst1|mLCD_ST                 ;
; 19:1               ; 4 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; No         ; |RoomManagementSystem|Selector31                                 ;
; 19:1               ; 4 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; No         ; |RoomManagementSystem|Selector32                                 ;
; 19:1               ; 4 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; No         ; |RoomManagementSystem|Selector36                                 ;
; 19:1               ; 4 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; No         ; |RoomManagementSystem|Selector41                                 ;
; 19:1               ; 4 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; No         ; |RoomManagementSystem|Selector44                                 ;
; 19:1               ; 4 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; No         ; |RoomManagementSystem|Selector48                                 ;
; 29:1               ; 4 bits    ; 76 LEs        ; 16 LEs               ; 60 LEs                 ; No         ; |RoomManagementSystem|state                                      ;
; 31:1               ; 2 bits    ; 40 LEs        ; 4 LEs                ; 36 LEs                 ; No         ; |RoomManagementSystem|state                                      ;
; 32:1               ; 2 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |RoomManagementSystem|state                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |RoomManagementSystem ;
+--------------------+-------+---------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                    ;
+--------------------+-------+---------------------------------------------------------+
; INITIAL_STATE      ; 0     ; Signed Integer                                          ;
; KEYBOARD_LISTENING ; 1     ; Signed Integer                                          ;
; CHECK_ID           ; 2     ; Signed Integer                                          ;
; INVALID_ID         ; 3     ; Signed Integer                                          ;
; VALID_ID           ; 4     ; Signed Integer                                          ;
; ROOM_FULL          ; 5     ; Signed Integer                                          ;
; CHECK_ID_ADMIN     ; 6     ; Signed Integer                                          ;
; ADMIN_MODE         ; 7     ; Signed Integer                                          ;
; ADMIN_MODE2        ; 8     ; Signed Integer                                          ;
; OVERRIDE_CAP       ; 9     ; Signed Integer                                          ;
; ADD_ID             ; 10    ; Signed Integer                                          ;
; CONFIRM_CAP        ; 11    ; Signed Integer                                          ;
; CHECK_NEW_ID       ; 12    ; Signed Integer                                          ;
; ID_EXISTS          ; 13    ; Signed Integer                                          ;
; ID_NOT_EXISTS      ; 14    ; Signed Integer                                          ;
+--------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_TEST:lcd_inst1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; LCD_INTIAL     ; 0     ; Signed Integer                         ;
; LCD_LINE1      ; 5     ; Signed Integer                         ;
; LCD_CH_LINE    ; 21    ; Signed Integer                         ;
; LCD_LINE2      ; 22    ; Signed Integer                         ;
; LUT_SIZE       ; 38    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_TEST:lcd_inst1|LCD_Controller:u0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_7seg:inst8"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; d    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; e    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; f    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_7seg:inst7"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; d    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; e    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; f    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_7seg:inst6"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; d    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; e    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; f    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_7seg:inst5"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; d    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; e    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; f    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_7seg:inst4"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; d    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; e    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; f    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_7seg:inst3"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; d    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; e    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; f    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_7seg:inst2"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; d    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; e    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; f    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_7seg:inst1"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; d    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; e    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; f    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2_keyboard:ps2key_inst1"                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; scandata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LCD_TEST:lcd_inst1"                                                                                                                                           ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                               ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; room_capacity ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "room_capacity[7..4]" will be connected to GND. ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 05 18:31:49 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RoomManagementSystem -c RoomManagementSystem
Info: Found 1 design units, including 1 entities, in source file roommanagementsystem.v
    Info: Found entity 1: RoomManagementSystem
Warning: Can't analyze file -- file clock_divider3.v is missing
Info: Found 1 design units, including 1 entities, in source file clock_divider5.v
    Info: Found entity 1: clock_divider5
Info: Elaborating entity "RoomManagementSystem" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at RoomManagementSystem.v(52): object "key2_active_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RoomManagementSystem.v(53): object "key3_active_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RoomManagementSystem.v(85): object "inID_9" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RoomManagementSystem.v(141): object "counterLEDr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RoomManagementSystem.v(142): object "counterLEDg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RoomManagementSystem.v(146): object "counter_1s" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at RoomManagementSystem.v(324): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RoomManagementSystem.v(449): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RoomManagementSystem.v(528): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RoomManagementSystem.v(570): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RoomManagementSystem.v(669): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at RoomManagementSystem.v(672): truncated value with size 32 to match size of target (4)
Warning: Using design file clock_divider1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: clock_divider1
Info: Elaborating entity "clock_divider1" for hierarchy "clock_divider1:div1"
Warning: Using design file lcd_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: LCD_TEST
Info: Elaborating entity "LCD_TEST" for hierarchy "LCD_TEST:lcd_inst1"
Warning (10230): Verilog HDL assignment warning at lcd_test.v(63): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at lcd_test.v(71): truncated value with size 32 to match size of target (6)
Warning (10240): Verilog HDL Always Construct warning at lcd_test.v(81): inferring latch(es) for variable "LUT_DATA", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "LUT_DATA[0]" at lcd_test.v(81)
Info (10041): Inferred latch for "LUT_DATA[1]" at lcd_test.v(81)
Info (10041): Inferred latch for "LUT_DATA[2]" at lcd_test.v(81)
Info (10041): Inferred latch for "LUT_DATA[3]" at lcd_test.v(81)
Info (10041): Inferred latch for "LUT_DATA[4]" at lcd_test.v(81)
Info (10041): Inferred latch for "LUT_DATA[5]" at lcd_test.v(81)
Info (10041): Inferred latch for "LUT_DATA[6]" at lcd_test.v(81)
Info (10041): Inferred latch for "LUT_DATA[7]" at lcd_test.v(81)
Info (10041): Inferred latch for "LUT_DATA[8]" at lcd_test.v(81)
Warning: Using design file lcd_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: LCD_Controller
Info: Elaborating entity "LCD_Controller" for hierarchy "LCD_TEST:lcd_inst1|LCD_Controller:u0"
Warning (10230): Verilog HDL assignment warning at lcd_controller.v(66): truncated value with size 32 to match size of target (5)
Warning: Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Reset_Delay
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:rd_inst1"
Warning (10230): Verilog HDL assignment warning at reset_delay.v(30): truncated value with size 32 to match size of target (20)
Warning: Using design file ps2_keyboard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ps2_keyboard
Info: Elaborating entity "ps2_keyboard" for hierarchy "ps2_keyboard:ps2key_inst1"
Warning (10036): Verilog HDL or VHDL warning at ps2_keyboard.v(59): object "HOST_ACK" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(25): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(32): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(59): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(76): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(95): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(159): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(181): truncated value with size 32 to match size of target (8)
Warning: Using design file convert.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: convert
Info: Elaborating entity "convert" for hierarchy "convert:conv_int1"
Warning: Using design file bcd_7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: BCD_7seg
Info: Elaborating entity "BCD_7seg" for hierarchy "BCD_7seg:inst1"
Warning: LATCH primitive "LCD_TEST:lcd_inst1|LUT_DATA[5]" is permanently enabled
Warning: LATCH primitive "LCD_TEST:lcd_inst1|LUT_DATA[4]" is permanently enabled
Warning: LATCH primitive "LCD_TEST:lcd_inst1|LUT_DATA[3]" is permanently enabled
Warning: LATCH primitive "LCD_TEST:lcd_inst1|LUT_DATA[2]" is permanently enabled
Warning: LATCH primitive "LCD_TEST:lcd_inst1|LUT_DATA[1]" is permanently enabled
Warning: LATCH primitive "LCD_TEST:lcd_inst1|LUT_DATA[0]" is permanently enabled
Warning: LATCH primitive "LCD_TEST:lcd_inst1|LUT_DATA[8]" is permanently enabled
Warning: LATCH primitive "LCD_TEST:lcd_inst1|LUT_DATA[7]" is permanently enabled
Warning: LATCH primitive "LCD_TEST:lcd_inst1|LUT_DATA[6]" is permanently enabled
Warning: 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following bidir pins have no drivers
    Warning: Bidir "CLK" has no driver
    Warning: Bidir "DAT" has no driver
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below.
    Info: Register "state~17" lost all its fanouts during netlist optimizations.
    Info: Register "state~18" lost all its fanouts during netlist optimizations.
    Info: Register "state~19" lost all its fanouts during netlist optimizations.
    Info: Register "state~20" lost all its fanouts during netlist optimizations.
    Info: Register "LCD_TEST:lcd_inst1|mLCD_ST~8" lost all its fanouts during netlist optimizations.
    Info: Register "LCD_TEST:lcd_inst1|mLCD_ST~9" lost all its fanouts during netlist optimizations.
    Info: Register "LCD_TEST:lcd_inst1|mLCD_ST~10" lost all its fanouts during netlist optimizations.
    Info: Register "LCD_TEST:lcd_inst1|mLCD_ST~11" lost all its fanouts during netlist optimizations.
    Info: Register "LCD_TEST:lcd_inst1|mLCD_ST~12" lost all its fanouts during netlist optimizations.
    Info: Register "LCD_TEST:lcd_inst1|mLCD_ST~13" lost all its fanouts during netlist optimizations.
    Info: Register "LCD_TEST:lcd_inst1|LCD_Controller:u0|ST~8" lost all its fanouts during netlist optimizations.
    Info: Register "LCD_TEST:lcd_inst1|LCD_Controller:u0|ST~9" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Quartus Files/Project/RoomManagementSystem.map.smsg
Info: Implemented 1580 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 94 output pins
    Info: Implemented 2 bidirectional pins
    Info: Implemented 1480 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 232 megabytes
    Info: Processing ended: Thu May 05 18:31:57 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Quartus Files/Project/RoomManagementSystem.map.smsg.


