# 1 "../arch/arm/boot/dts/mediatek/mt6739.dts"
# 1 "<built-in>" 1
# 1 "../arch/arm/boot/dts/mediatek/mt6739.dts" 2
# 15 "../arch/arm/boot/dts/mediatek/mt6739.dts"
/dts-v1/;

# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/mt6739-clk.h" 1
# 17 "../arch/arm/boot/dts/mediatek/mt6739.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 18 "../arch/arm/boot/dts/mediatek/mt6739.dts" 2

# 1 "../scripts/dtc/include-prefixes/dt-bindings/mmc/mt6739-msdc.h" 1
# 20 "../arch/arm/boot/dts/mediatek/mt6739.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6739-pinfunc.h" 1
# 19 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6739-pinfunc.h"
# 1 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt65xx.h" 1
# 20 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6739-pinfunc.h" 2
# 21 "../arch/arm/boot/dts/mediatek/mt6739.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/gce/mt6739-gce.h" 1
# 22 "../arch/arm/boot/dts/mediatek/mt6739.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/iio/mt635x-auxadc.h" 1
# 23 "../arch/arm/boot/dts/mediatek/mt6739.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/mfd/mt6357-irq.h" 1
# 24 "../arch/arm/boot/dts/mediatek/mt6739.dts" 2
# 1 "./include/generated/autoconf.h" 1
# 25 "../arch/arm/boot/dts/mediatek/mt6739.dts" 2

/ {
 model = "mt6739";
 compatible = "mediatek,mt6739";
 interrupt-parent = <&sysirq>;
 #address-cells = <2>;
 #size-cells = <2>;


 chosen: chosen {
  bootargs = "console=tty0 console=ttyMT3,921600n1 vmalloc=400M slub_debug=OFZPU page_owner=on swiotlb=noforce cgroup.memory=nosocket,nokmem androidboot.hardware=mt6739 maxcpus=8 dma_debug=off firmware_class.path=/vendor/firmware loop.max_part=7";





  kaslr-seed = <0 0>;
 };


 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupt-parent = <&gic>;
  interrupts = <1 7 8>;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x000>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x40000200>;
   clock-frequency = <2000000000>;
   cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
       <&SODI &SODI3 &DPIDLE &SUSPEND>;
  };

  cpu1: cpu@001 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x001>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x40000200>;
   clock-frequency = <1638000000>;
   cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
       <&SODI &SODI3 &DPIDLE &SUSPEND>;
  };

  cpu2: cpu@002 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x002>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x40000200>;
   clock-frequency = <1638000000>;
   cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
       <&SODI &SODI3 &DPIDLE &SUSPEND>;
  };

  cpu3: cpu@003 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x003>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x40000200>;
   clock-frequency = <1638000000>;
   cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
       <&SODI &SODI3 &DPIDLE &SUSPEND>;
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };
    core1 {
     cpu = <&cpu1>;
    };
    core2 {
     cpu = <&cpu2>;
    };
    core3 {
     cpu = <&cpu3>;
    };

   };
  };

  idle-states {
   entry-method = "arm,psci";

   STANDBY: standby {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x00000001>;
    entry-latency-us = <600>;
    exit-latency-us = <600>;
    min-residency-us = <1200>;
   };

   MCDI_CPU: mcdi-cpu {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x00010001>;
    entry-latency-us = <600>;
    exit-latency-us = <600>;
    min-residency-us = <1200>;
   };

   MCDI_CLUSTER: mcdi-cluster {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x01010001>;
    entry-latency-us = <600>;
    exit-latency-us = <600>;
    min-residency-us = <1200>;
   };

   SODI: sodi {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x01010002>;
    entry-latency-us = <800>;
    exit-latency-us = <1000>;
    min-residency-us = <2000>;
   };

   SODI3: sodi3 {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x01010003>;
    entry-latency-us = <800>;
    exit-latency-us = <1000>;
    min-residency-us = <2000>;
   };

   DPIDLE: dpidle {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x01010004>;
    entry-latency-us = <800>;
    exit-latency-us = <1000>;
    min-residency-us = <2000>;
   };

   SUSPEND: suspend {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x01010005>;
    entry-latency-us = <800>;
    exit-latency-us = <1000>;
    min-residency-us = <2000>;
   };
  };
 };

 mobicore {
  compatible = "trustonic,mobicore";
  interrupts = <0 110 1>;
 };

 tkcore {
  compatible = "trustkernel,tkcore";
  interrupts = <0 111 1>;
 };
 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 memory {
  device_type = "memory";
  reg = <0 0x40000000 0 0x20000000>;
 };

 cpu_dbgapb: cpu_dbgapb {
  compatible = "mediatek,hw_dbg";
  num = <4>;
  reg = <0 0x0d410000 0 0x1000>,
   <0 0x0d510000 0 0x1000>,
   <0 0x0d610000 0 0x1000>,
   <0 0x0d710000 0 0x1000>;
 };



 atf_logger {
  compatible = "mediatek,atf_logger";
  interrupts = <0 241 1>;
 };


 amms_control {
  compatible = "mediatek,amms";
  interrupts = <0 123 1>;
 };


 utos {
  compatible = "microtrust,utos";
  interrupts = <0 131 1>,
   <0 132 1>;
 };
 utos_tester {
  compatible = "microtrust,tester-v1";
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  consys-reserve-memory {
   compatible = "mediatek,consys-reserve-memory";
   #address-cells = <2>;
   #size-cells = <2>;
   no-map;
   size = <0 0x200000>;
   alignment = <0 0x200000>;
   alloc-ranges = <0 0x40000000 0 0x38000000>;
  };
# 257 "../arch/arm/boot/dts/mediatek/mt6739.dts"
 };

 gic: interrupt-controller@0c000000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  #address-cells = <2>;
  #size-cells = <2>;
  #redistributor-regions = <1>;
  interrupt-parent = <&gic>;
  interrupt-controller;
  reg = <0 0x0c000000 0 0x40000>,
        <0 0x0c080000 0 0x200000>,
        <0 0x10200620 0 0x001000>;
  interrupts = <1 9 4>;
  mediatek,reg_len_pol0 = <8>;
 };

 sysirq: intpol-controller@0x10200620 {
  compatible = "mediatek,mt6739-sysirq",
        "mediatek,mt6577-sysirq";
  interrupt-controller;
  #interrupt-cells = <3>;
  interrupt-parent = <&gic>;
  reg = <0 0x10200620 0 0x20>;
 };

 chipid@08000000 {
  compatible = "mediatek,chipid";
  reg = <0 0x08000000 0 0x0004>,
        <0 0x08000004 0 0x0004>,
        <0 0x08000008 0 0x0004>,
        <0 0x0800000c 0 0x0004>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13 8>,
    <1 14 8>,
    <1 11 8>,
    <1 10 8>;
  clock-frequency = <13000000>;
 };

 clk26m: clk26m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <26000000>;
 };

 topckgen: topckgen@10000000 {
  compatible = "mediatek,topckgen", "syscon";
  reg = <0 0x10000000 0 0x1000>,
  <0 0x1000c000 0 0x1000>;
  #clock-cells = <1>;
 };

 infracfg_ao: infracfg_ao@10001000 {
  compatible = "mediatek,infracfg_ao", "syscon";
  reg = <0 0x10001000 0 0x1000>;
  interrupts = <0 147 1>;
  #clock-cells = <1>;
 };

 scpsys: scpsys@10001000 {
  compatible = "mediatek,scpsys";
  reg = <0 0x10001000 0 0x1000>,
  <0 0x10006000 0 0x1000>,
  <0 0x1020e000 0 0x1000>;
  #clock-cells = <1>;
 };

 clk32k: clk32k {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32000>;
 };

 io_cfg_lt: io_cfg_lt@10002000 {
  compatible = "mediatek,io_cfg_lt";
  reg = <0 0x10002000 0 0x200>;
 };

 syscfg_pctl_lt: syscfg_pctl_lt@10002000 {
  compatible = "mediatek,pctl-lt-syscfg", "syscon";
  reg = <0 0x10002000 0 0x1000>;
 };

 io_cfg_lm: io_cfg_lm@10002200 {
  compatible = "mediatek,io_cfg_lm";
  reg = <0 0x10002200 0 0x200>;
 };

 syscfg_pctl_lm: syscfg_pctl_lm@10002200 {
  compatible = "mediatek,pctl-lm-syscfg", "syscon";
  reg = <0 0x10002200 0 0x1000>;
 };

 io_cfg_lb: io_cfg_lb@10002400 {
  compatible = "mediatek,io_cfg_lb";
  reg = <0 0x10002400 0 0x200>;
 };

 syscfg_pctl_lb: syscfg_pctl_lb@10002400 {
  compatible = "mediatek,pctl-lb-syscfg", "syscon";
  reg = <0 0x10002400 0 0x1000>;
 };

 io_cfg_bl: io_cfg_bl@10002600 {
  compatible = "mediatek,io_cfg_bl";
  reg = <0 0x10002600 0 0x200>;
 };

 syscfg_pctl_bl: syscfg_pctl_bl@10002600 {
  compatible = "mediatek,pctl-bl-syscfg", "syscon";
  reg = <0 0x10002600 0 0x1000>;
 };

 io_cfg_bm: io_cfg_bm@10002800 {
  compatible = "mediatek,io_cfg_bm";
  reg = <0 0x10002800 0 0x200>;
 };

 syscfg_pctl_bm: syscfg_pctl_bm@10002800 {
  compatible = "mediatek,pctl-bm-syscfg", "syscon";
  reg = <0 0x10002800 0 0x1000>;
 };

 io_cfg_rb: io_cfg_rb@10002a00 {
  compatible = "mediatek,io_cfg_rb";
  reg = <0 0x10002a00 0 0x200>;
 };

 syscfg_pctl_rb: syscfg_pctl_rb@10002a00 {
  compatible = "mediatek,pctl-rb-syscfg", "syscon";
  reg = <0 0x10002a00 0 0x1000>;
 };

 io_cfg_rt: io_cfg_rt@10002c00 {
  compatible = "mediatek,io_cfg_rt";
  reg = <0 0x10002c00 0 0x200>;
 };

 syscfg_pctl_rt: syscfg_pctl_bl@10002c00 {
  compatible = "mediatek,pctl-rt-syscfg", "syscon";
  reg = <0 0x10002c00 0 0x1000>;
 };

 pericfg@10003000 {
  compatible = "mediatek,pericfg";
  reg = <0 0x10003000 0 0x1000>;
 };

 efuse_dbg@10004000 {
  compatible = "mediatek,efuse_dbg";
  reg = <0 0x10004000 0 0x1000>;
 };


 gpio_usage_mapping:gpio {
  compatible = "mediatek,gpio_usage_mapping";
 };

 gpio: gpio@10005000 {
  compatible = "mediatek,gpio";
  reg = <0 0x10005000 0 0x1000>;
 };

 syscfg_pctl_a: syscfg_pctl_a@10005000 {
  compatible = "mediatek,pctl-a-syscfg", "syscon";
  reg = <0 0x10005000 0 0x1000>;
 };

 accdet: accdet {
  compatible = "mediatek,pmic-accdet";






 };
# 453 "../arch/arm/boot/dts/mediatek/mt6739.dts"
 pio: pinctrl@1000b000 {
  compatible = "mediatek,mt6739-pinctrl";
  reg_bases = <&gpio>,
       <&io_cfg_lt>,
       <&io_cfg_lm>,
       <&io_cfg_lb>,
       <&io_cfg_bl>,
       <&io_cfg_bm>,
       <&io_cfg_rb>,
       <&io_cfg_rt>;
  reg_base_eint = <&eint>;
  pins-are-numbered;
  gpio-controller;
  gpio-ranges = <&pio 0 0 168>;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <4>;
  interrupts = <0 167 4>;
 };

 sleep@10006000 {
  compatible = "mediatek,sleep";
  reg = <0 0x10006000 0 0x1000>;
  interrupts = <0 177 8>;
  wakeup-source = <&keypad 0 (1 << 2)>, <&mdcldma 3 (1 << 25)>;
 };

 toprgu@10007000 {
  compatible = "mediatek,toprgu";
  reg = <0 0x10007000 0 0x1000>;
  interrupts = <0 139 0>;
 };

 apxgpt@10008000 {
  compatible = "mediatek,apxgpt";
  reg = <0 0x10008000 0 0x1000>;
  interrupts = <0 166 8>;
  clocks =
   <&clk32k>;
 };

 hacc@1000a000 {
  compatible = "mediatek,hacc";
  reg = <0 0x1000a000 0 0x1000>;
  interrupts = <0 181 8>;
 };

 eint: apirq@1000b000 {
  compatible = "mediatek,apirq";
  reg = <0 0x1000b000 0 0x1000>;
  interrupts = <0 167 4>;
 };

 apmixed: apmixed@1000c000 {
  compatible = "mediatek,apmixed",
        "mediatek,apmixedsys", "syscon";
  reg = <0 0x1000c000 0 0x1000>;
  #clock-cells = <1>;
 };

 fhctl-new@1000ce00 {
  compatible = "mediatek,mt6739-fhctl";
  reg = <0 0x1000ce00 0 0x100>,
     <0 0x1000c000 0 0x1000>;
  num-pll = <6>;
  map0 {
   domain = "top";
   method = "fhctl-ap";

   armpll {
    fh-id = <0>;
    pll-id = <999>;
    perms = <0x1>;
   };

   mainpll {
    fh-id = <1>;
    pll-id = <999>;
    perms = <0x1C>;
   };

   msdcpll {
    fh-id = <2>;
    pll-id = <999>;
    perms = <0x1C>;
   };

   mfgpll {
    fh-id = <3>;
    pll-id = <999>;
   };

   mempll {
    fh-id = <4>;
    pll-id = <999>;
    perms = <0x1C>;

   };

   mmpll {
    fh-id = <5>;
    pll-id = <999>;
   };
  };
 };

 pwrap: pwrap@1000d000 {
  compatible = "mediatek,mt6739-pwrap";
  reg = <0 0x1000d000 0 0x1000>;
  reg-names = "pwrap";
  interrupts = <0 175 4>;
  clocks = <&clk26m>, <&clk26m>;
  clock-names = "spi", "wrap";

  main_pmic: mt6357-pmic {
   interrupt-parent = <&pio>;
   interrupts = <182 4 182 0>;
   status = "okay";
  };
 };

 pwraph: pwraphal@ {
  compatible = "mediatek,pwraph";
  mediatek,pwrap-regmap = <&pwrap>;
 };

 sleep_reg_md@1000f000 {
  compatible = "mediatek,sleep_reg_md";
  reg = <0 0x1000f000 0 0x1000>;
 };

 keypad: kp@10010000 {
  compatible = "mediatek,kp";
  reg = <0 0x10010000 0 0x1000>;
  interrupts = <0 176 2>;
 };

 topmisc@10011000 {
  compatible = "mediatek,topmisc";
  reg = <0 0x10011000 0 0x1000>;
 };

 dvfsrc_top@10012000 {
  compatible = "mediatek,dvfsrc_top";
  reg = <0 0x10012000 0 0x1000>;
 };

 mbist_ao@10013000 {
  compatible = "mediatek,mbist_ao";
  reg = <0 0x10013000 0 0x1000>;
 };

 apcldmain_ao@10014000 {
  compatible = "mediatek,apcldmain_ao";
  reg = <0 0x10014000 0 0x400>;
 };

 apcldmaout_ao@10014400 {
  compatible = "mediatek,apcldmaout_ao";
  reg = <0 0x10014400 0 0x400>;
 };

 apcldmamisc_ao@10014800 {
  compatible = "mediatek,apcldmamisc_ao";
  reg = <0 0x10014800 0 0x400>;
 };

 apcldmamisc_ao@10014c00 {
  compatible = "mediatek,apcldmamisc_ao";
  reg = <0 0x10014c00 0 0x400>;
 };

 aes_top0@10016000 {
  compatible = "mediatek,aes_top0";
  reg = <0 0x10016000 0 0x1000>;
 };

 sys_timer@10017000 {
  compatible = "mediatek,sys_timer";
  reg =

   <0 0x10017000 0 0x1000>,

   <0 0x10218da0 0 0x14>;
  reg-names =
   "sys_timer_base",
   "sysram_base";
  interrupts = <0 186 4>;
  mediatek,sysram-size = <0x14>;
 };

 modem_temp_share@10018000 {
  compatible = "mediatek,modem_temp_share";
  reg = <0 0x10018000 0 0x1000>;
 };

 security_ao@1001a000 {
  compatible = "mediatek,security_ao";
  reg = <0 0x1001a000 0 0x1000>;
 };

 topckgen_ao@1001b000 {
  compatible = "mediatek,topckgen_ao";
  reg = <0 0x1001b000 0 0x1000>;
 };

 dramc0@1001d000 {
  compatible = "mediatek,dramc0";
  reg = <0 0x1001d000 0 0x1000>;
 };

 dramc@1001d000 {
  compatible = "mediatek,dramc";
  reg = <0 0x1001d000 0 0x1000>,
   <0 0x1021d000 0 0x1000>,
   <0 0x1001e000 0 0x1000>;
 };

 ddrphy@1001e000 {
  compatible = "mediatek,ddrphy";
  reg = <0 0x1001e000 0 0x1000>;
 };

 mdcldmain_ao@10015000 {
  compatible = "mediatek,mdcldmain_ao";
  reg = <0 0x10015000 0 0x400>;
 };

 mdcldmaout_ao@10015400 {
  compatible = "mediatek,mdcldmaout_ao";
  reg = <0 0x10015400 0 0x400>;
 };

 mdcldmamisc_ao@10015800 {
  compatible = "mediatek,mdcldmamisc_ao";
  reg = <0 0x10015800 0 0x400>;
 };

 sys_cirq@10204000 {
  compatible = "mediatek,sys_cirq";
  reg = <0 0x10204000 0 0x1000>;
  mediatek,cirq_num = <168>;
  mediatek,spi_start_offset = <72>;
  interrupts = <0 240 8>;
 };

 mcucfg@10200000 {
  compatible = "mediatek,mcucfg";
  reg = <0 0x10200000 0 0x1000>;
  interrupts = <0 0 8>;
 };

 m4u@10205000 {
  cell-index = <0>;
  compatible = "mediatek,m4u";
  reg = <0 0x10205000 0 0x1000>;
  interrupts = <0 158 8>;
 };

 devapc@10207000 {
  compatible = "mediatek,devapc";
  reg = <0 0x10207000 0 0x1000>;
  interrupts = <0 142 8>;
  clocks = <&infracfg_ao 42>;
  clock-names = "devapc-infra-clock";
 };

 bus_dbg@10208000 {
  compatible = "mediatek,bus_dbg-v2";
  reg = <0 0x10208000 0 0x1000>,
   <0 0x10001000 0 0x1000>;
  mediatek,bus_dbg_con_offset = <0x2fc>;

  interrupts = <0 141 8>;
 };

 ap_ccif0@10209000 {
  compatible = "mediatek,ap_ccif0";
  reg = <0 0x10209000 0 0x1000>;
  interrupts = <0 148 8>;
 };

 md_ccif0@1020a000 {
  compatible = "mediatek,md_ccif0";
  reg = <0 0x1020a000 0 0x1000>;
 };

 ap_ccif1@1020b000 {
  compatible = "mediatek,ap_ccif1";
  reg = <0 0x1020b000 0 0x1000>;
  interrupts = <0 150 8>;
 };

 md_ccif1@1020c000 {
  compatible = "mediatek,md_ccif1";
  reg = <0 0x1020c000 0 0x1000>;
 };

 infra_mbist@1020d000 {
  compatible = "mediatek,infra_mbist";
  reg = <0 0x1020d000 0 0x1000>;
 };

 infracfg@1020e000 {
  compatible = "mediatek,infracfg";
  reg = <0 0x1020e000 0 0x1000>;
 };

 hwrng: hwrng {
  compatible = "mediatek,mt67xx-rng";
 };

 dxcc_sec@10210000 {
  compatible = "mediatek,dxcc_sec";
  reg = <0 0x10210000 0 0x1000>;
  interrupts = <0 162 4>;
 };

 md2md_md1_ccif0@10211000 {
  compatible = "mediatek,md2md_md1_ccif0";
  reg = <0 0x10211000 0 0x1000>;
 };

 cq_dma@10212000 {
  compatible = "mediatek,mt-cqdma-v1";
  reg = <0 0x10212080 0 0x80>;
  interrupts = <0 114 8>;
  nr_channel = <1>;
  keep_clock_ao = "yes";
  clocks = <&infracfg_ao 68>;
  clock-names = "cqdma";
 };

 md2md_md2_ccif0@10213000 {
  compatible = "mediatek,md2md_md2_ccif0";
  reg = <0 0x10213000 0 0x1000>;
 };

 sramrom@10214000 {
  compatible = "mediatek,sramrom";
  reg = <0 0x10214000 0 0x1000>;
 };

 mipi_tx0@11c80000 {
  compatible = "mediatek,mipi_tx0";
  reg = <0 0x11c80000 0 0x1000>;
 };

 mcdi@10216000 {
  compatible = "mediatek,mt6739-mcdi";
  reg = <0 0x0010FC00 0 0x400>,
   <0 0x10216000 0 0x1000>,
   <0 0x10217000 0 0x2000>;
 };

 emi@10219000 {
  compatible = "mediatek,emi";
  reg = <0 0x10219000 0 0x1000>,
   <0 0x1021a000 0 0x1000>,
   <0 0x10226000 0 0x1000>;
  interrupts = <0 144 8>;
 };

 apcldmain@1021b000 {
  compatible = "mediatek,apcldmain";
  reg = <0 0x1021b000 0 0x0>;
 };

 apcldmain@1021b100 {
  compatible = "mediatek,apcldmain";
  reg = <0 0x1021b100 0 0x0>;
 };

 apcldmaout@1021b400 {
  compatible = "mediatek,apcldmaout";
  reg = <0 0x1021b400 0 0x0>;
 };

 apcldmaout@1021b500 {
  compatible = "mediatek,apcldmaout";
  reg = <0 0x1021b500 0 0x0>;
 };

 apcldmamisc@1021b800 {
  compatible = "mediatek,apcldmamisc";
  reg = <0 0x1021b800 0 0x0>;
  interrupts = <0 165 4>;
 };

 apcldmamisc@1021b900 {
  compatible = "mediatek,apcldmamisc";
  reg = <0 0x1021b900 0 0x400>;
 };

 mdcldmain@1021c000 {
  compatible = "mediatek,mdcldmain";
  reg = <0 0x1021c000 0 0x400>;
 };

 mdcldmaout@1021c400 {
  compatible = "mediatek,mdcldmaout";
  reg = <0 0x1021c400 0 0x400>;
 };

 mdcldmamisc@1021c000 {
  compatible = "mediatek,mdcldmamisc";
  reg = <0 0x1021c000 0 0x0>;
 };

 mdcldmamisc@1021c900 {
  compatible = "mediatek,mdcldmamisc";
  reg = <0 0x1021c900 0 0x400>;
 };

 mdcldma:mdcldma@10014000 {
  compatible = "mediatek,mdcldma";
  reg = <0 0x10014000 0 0x1000>,
   <0 0x1021b000 0 0x1000>,
   <0 0x10209000 0 0x1000>,
   <0 0x1020a000 0 0x1000>;
  interrupts = <0 165 4>,
        <0 148 8>,
        <0 149 8>,
        <0 227 2>;
  mediatek,md_id = <0>;
  mediatek,cldma_capability = <6>;
  clocks = <&scpsys 2>,
   <&infracfg_ao 52>,
   <&infracfg_ao 43>,
   <&infracfg_ao 46>,
   <&infracfg_ao 36>,
   <&infracfg_ao 37>;
  clock-names = "scp-sys-md1-main",
   "infra-cldma-bclk",
   "infra-ccif-ap",
   "infra-ccif-md",
   "infra-ccif1-ap",
   "infra-ccif1-md";
 };

 dramc_nao@1021d000 {
  compatible = "mediatek,dramc_nao";
  reg = <0 0x1021d000 0 0x1000>;
 };

 bpi_bsi_slv0@1021e000 {
  compatible = "mediatek,bpi_bsi_slv0";
  reg = <0 0x1021e000 0 0x1000>;
 };

 bpi_bsi_slv1@1021f000 {
  compatible = "mediatek,bpi_bsi_slv1";
  reg = <0 0x1021f000 0 0x6000>;
 };

 bpi_bsi_slv2@10225000 {
  compatible = "mediatek,bpi_bsi_slv2";
  reg = <0 0x10225000 0 0x1000>;
 };

 dvfsp@10227000 {
  compatible = "mediatek,dvfsp";
  reg = <0 0x10227000 0 0x1000>;
  interrupts = <0 163 8>;
 };

 gce_mbox: gce_mbox@10228000 {
  compatible = "mediatek,mt6739-gce";
  reg = <0 0x10228000 0 0x4000>;
  interrupts = <0 154 8>;
  #mbox-cells = <3>;
  #gce-event-cells = <1>;
  #gce-subsys-cells = <2>;
  max_prefetch_cnt = <1>;
  prefetch_size = <96>;
  default_tokens = /bits/ 16 <700>,
   /bits/ 16 <701>,
   /bits/ 16 <702>,
   /bits/ 16 <703>,
   /bits/ 16 <704>,
   /bits/ 16 <710>,
   /bits/ 16 <711>;
  clocks = <&infracfg_ao 7>,
   <&infracfg_ao 24>;
  clock-names = "gce", "gce-timer";
 };

 gce@10228000 {
  compatible = "mediatek,gce";
  reg = <0 0x10228000 0 0x4000>;
  interrupts = <0 154 8>,
   <0 155 8>;
  g3d_config_base = <0x13000000 0 0xffff0000>;
  mmsys_config_base = <0x14000000 1 0xffff0000>;
  disp_dither_base = <0x14010000 2 0xffff0000>;
  mm_na_base = <0x14020000 3 0xffff0000>;
  imgsys_base = <0x15020000 4 0xffff0000>;
  vdec_gcon_base = <0x18800000 5 0xffff0000>;
  venc_gcon_base = <0x18810000 6 0xffff0000>;
  conn_peri_base = <0x18820000 7 0xffff0000>;
  topckgen_base = <0x18830000 8 0xffff0000>;
  kp_base = <0x18840000 9 0xffff0000>;
  scp_sram_base = <0x10000000 10 0xffff0000>;
  infra_na3_base = <0x10010000 11 0xffff0000>;
  infra_na4_base = <0x10020000 12 0xffff0000>;
  scp_base = <0x10030000 13 0xffff0000>;
  mcucfg_base = <0x10040000 14 0xffff0000>;
  gcpu_base = <0x10050000 15 0xffff0000>;
  usb0_base = <0x10200000 16 0xffff0000>;
  usb_sif_base = <0x10280000 17 0xffff0000>;
  audio_base = <0x17000000 18 0xffff0000>;
  vdec_base = <0x17010000 19 0xffff0000>;
  msdc2_base = <0x17020000 20 0xffff0000>;
  vdec1_base = <0x17030000 21 0xffff0000>;
  msdc3_base = <0x18000000 22 0xffff0000>;
  ap_dma_base = <0x18010000 23 0xffff0000>;
  gce_base = <0x18020000 24 0xffff0000>;
  vdec2_base = <0x18040000 25 0xffff0000>;
  vdec3_base = <0x18050000 26 0xffff0000>;
  camsys_base = <0x18080000 27 0xffff0000>;
  camsys1_base = <0x180a0000 28 0xffff0000>;
  camsys2_base = <0x180b0000 29 0xffff0000>;
  pwm_sw_base = <0x11000000 99 0xffff0000>;
  mdp_rdma0_sof = <0>;
  mdp_rsz0_sof = <1>;
  mdp_rsz1_sof = <2>;
  mdp_wdma_sof = <3>;
  mdp_wrot0_sof = <4>;
  mdp_tdshp_sof = <5>;
  disp_ovl0_sof = <6>;
  disp_rdma0_sof = <7>;
  disp_wdma0_sof = <8>;
  disp_color0_sof = <9>;
  disp_ccorr0_sof = <10>;
  disp_aal0_sof = <11>;
  disp_gamma0_sof = <12>;
  disp_dither0_sof = <13>;
  disp_dsi0_sof = <14>;
  disp_dbi0_sof = <15>;
  disp_pwm0_sof = <16>;
  disp_rdma0_frame_done = <17>;
  mdp_rdma0_frame_done = <18>;
  mdp_rsz0_frame_done = <19>;
  mdp_rsz1_frame_done = <20>;
  mdp_tdshp_frame_done = <21>;
  mdp_wrot0_write_frame_done = <22>;
  mdp_wdma_frame_done = <23>;
  disp_ovl0_frame_done = <24>;
  disp_wdma0_frame_done = <25>;
  disp_color0_frame_done = <26>;
  disp_ccorr0_frame_done = <27>;
  disp_aal0_frame_done = <28>;
  disp_gamma0_frame_done = <29>;
  disp_dither0_frame_done = <30>;
  disp_dsi0_frame_done = <31>;
  disp_dbi0_frame_done = <32>;
  stream_done_0 = <130>;
  stream_done_1 = <131>;
  stream_done_2 = <132>;
  stream_done_3 = <133>;
  stream_done_4 = <134>;
  stream_done_5 = <135>;
  stream_done_6 = <136>;
  stream_done_7 = <137>;
  stream_done_8 = <138>;
  stream_done_9 = <139>;
  buf_underrun_event_0 = <140>;
  buf_underrun_event_1 = <141>;
  dsi0_te_event = <142>;
  dsi0_irq_event = <143>;
  dsi0_done_event = <144>;
  disp_wdma0_rst_done = <148>;
  mdp_wdma_rst_done = <149>;
  mdp_wrot0_rst_done = <150>;
  mdp_rdma0_rst_done = <152>;
  disp_ovl0_frame_rst_done_pusle = <153>;
  isp_frame_done_p2_2 = <257>;
  isp_frame_done_p2_1 = <258>;
  isp_frame_done_p2_0 = <259>;
  isp_frame_done_p1_1 = <260>;
  isp_frame_done_p1_0 = <261>;
  camsv_2_pass1_done = <262>;
  camsv_1_pass1_done = <263>;
  seninf_cam1_2_3_fifo_full = <264>;
  seninf_cam0_fifo_full = <265>;
  venc_done = <289>;
  jpgenc_done = <290>;
  jpgdec_done = <291>;
  venc_mb_done = <292>;
  venc_128byte_cnt_done = <293>;
  max_prefetch_cnt = <1>;
  prefetch_size = <96>;
  sram_size_cpr_64 = <64>;
  mmsys_config = <&mmsys_config>;
  mdp_rdma0 = <&mdp_rdma0>;
  mdp_rsz0 = <&mdp_rsz0>;
  mdp_rsz1 = <&mdp_rsz1>;
  mdp_wdma0 = <&mdp_wdma0>;
  mdp_wrot0 = <&mdp_wrot0>;
  mdp_tdshp0 = <&mdp_tdshp0>;
  mm_mutex = <&disp_mutex>;
  disp_ovl0 = <&disp_ovl0>;
  sram_share_cnt = <1>;
  sram_share_engine = <8>;
  sram_share_event = <710>;
  mediatek,mailbox-gce = <&gce_mbox>;
  mboxes = <&gce_mbox 0 0 4>,
   <&gce_mbox 1 0 4>,
   <&gce_mbox 2 0 5>,
   <&gce_mbox 3 0 4>,
   <&gce_mbox 4 0 4>,
   <&gce_mbox 5 0 4>,
   <&gce_mbox 6 0 3>,
   <&gce_mbox 7 0xffffffff 2>,
   <&gce_mbox 8 0 1>,
   <&gce_mbox 9 0 1>,
   <&gce_mbox 10 0 1>,
   <&gce_mbox 11 0 1>,
   <&gce_mbox 12 0 1>,
   <&gce_mbox 13 0 1>,
   <&gce_mbox 14 0 1>,
   <&gce_mbox 15 0 1>;
  clocks = <&infracfg_ao 7>, <&infracfg_ao 24>;
  clock-names = "GCE", "GCE_TIMER";
 };

 dramc_ch0_top0@10228000 {
  compatible = "mediatek,dramc_ch0_top0";
  reg = <0 0x10228000 0 0x2000>;
 };

 dramc_ch0_top1@1022a000 {
  compatible = "mediatek,dramc_ch0_top1";
  reg = <0 0x1022a000 0 0x2000>;
 };

 dramc_ch0_top2@1022c000 {
  compatible = "mediatek,dramc_ch0_top2";
  reg = <0 0x1022c000 0 0x1000>;
 };

 dramc_ch0_top3@1022d000 {
  compatible = "mediatek,dramc_ch0_top3";
  reg = <0 0x1022d000 0 0x1000>;
 };

 dramc_ch0_rsv@1022e000 {
  compatible = "mediatek,dramc_ch0_rsv";
  reg = <0 0x1022e000 0 0x2000>;
 };

 dramc_ch1_top0@10230000 {
  compatible = "mediatek,dramc_ch1_top0";
  reg = <0 0x10230000 0 0x2000>;
 };

 dramc_ch1_top1@10232000 {
  compatible = "mediatek,dramc_ch1_top1";
  reg = <0 0x10232000 0 0x2000>;
 };

 dramc_ch1_top2@10234000 {
  compatible = "mediatek,dramc_ch1_top2";
  reg = <0 0x10234000 0 0x1000>;
 };

 dramc_ch1_top3@10235000 {
  compatible = "mediatek,dramc_ch1_top3";
  reg = <0 0x10235000 0 0x1000>;
 };

 dramc_ch1_rsv@10236000 {
  compatible = "mediatek,dramc_ch1_rsv";
  reg = <0 0x10236000 0 0x2000>;
 };

 gic500@0c000000 {
  compatible = "mediatek,gic500";
  reg = <0 0x0c000000 0 0x0>;
 };

 gic_cpu@0c400000 {
  compatible = "mediatek,gic_cpu";
  reg = <0 0x0c400000 0 0x40000>;
 };

 dfd@0c600000 {
  compatible = "mediatek,dfd";
  reg = <0 0x0c600000 0 0x0>;
 };

 dbg_etb@0d010000 {
  compatible = "mediatek,dbg_etb";
  reg = <0 0x0d010000 0 0x10000>;
 };

 dbg_cti@0d020000 {
  compatible = "mediatek,dbg_cti";
  reg = <0 0x0d020000 0 0x10000>;
 };

 dbg_etr@0d030000 {
  compatible = "mediatek,dbg_etr";
  reg = <0 0x0d030000 0 0x10000>;
 };

 dbg_funnel@0d040000 {
  compatible = "mediatek,dbg_funnel";
  reg = <0 0x0d040000 0 0x10000>;
 };

 dbg_dem@0d0a0000 {
  compatible = "mediatek,dbg_dem";
  reg = <0 0x0d0a0000 0 0x10000>;
  interrupts = <0 140 8>;
 };

 dbg_mdsys1@0d0c0000 {
  compatible = "mediatek,dbg_mdsys1";
  reg = <0 0x0d0c0000 0 0x40000>;
 };

 dbg_apmcu_mp0@0d400000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d400000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d410000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d410000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d420000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d420000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d430000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d430000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d440000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d440000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d510000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d510000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d520000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d520000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d530000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d530000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d540000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d540000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d610000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d610000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d620000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d620000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d630000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d630000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d640000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d640000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d710000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d710000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d720000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d720000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d730000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d730000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d740000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d740000 0 0x1000>;
 };

 dbg_apmcu_mp1@0d800000 {
  compatible = "mediatek,dbg_apmcu_mp1";
  reg = <0 0x0d800000 0 0x0>;
 };

 ap_dma@11000000 {
  compatible = "mediatek,ap_dma";
  reg = <0 0x11000000 0 0x1000>;
  interrupts = <0 82 8>;
 };

 auxadc: auxadc@11001000 {
  compatible = "mediatek,auxadc";
  reg = <0 0x11001000 0 0x1000>;
  interrupts = <0 74 2>;
  clocks = <&infracfg_ao 34>;
  clock-names = "auxadc-main";
 };

 apuart0: apuart0@11002000 {
  cell-index = <0>;
  compatible = "mediatek,mtk-uart";
  reg = <0 0x11002000 0 0x1000>,
   <0 0x11000400 0 0x80>,
   <0 0x11000480 0 0x80>;
  interrupts = <0 91 8>,
    <0 104 8>,
    <0 105 8>;
  clock-frequency = <26000000>;
  clock-div = <1>;
  clocks = <&infracfg_ao 20>, <&infracfg_ao 40>;
  clock-names = "uart0-main", "uart-apdma";
 };

 apuart1: apuart1@11003000 {
  cell-index = <1>;
  compatible = "mediatek,mtk-uart";
  reg = <0 0x11003000 0 0x1000>,
   <0 0x11000500 0 0x80>,
   <0 0x11000580 0 0x80>;
  interrupts = <0 92 8>,
    <0 106 8>,
    <0 107 8>;
  clock-frequency = <26000000>;
  clock-div = <1>;
  clocks = <&infracfg_ao 21>;
  clock-names = "uart1-main";
 };

 pwm@11006000 {
  compatible = "mediatek,pwm";
  reg = <0 0x11006000 0 0x1000>;
  interrupts = <0 77 8>;
  clocks = <&infracfg_ao 14>,
   <&infracfg_ao 15>,
   <&infracfg_ao 16>,
   <&infracfg_ao 17>,
   <&infracfg_ao 18>,
   <&infracfg_ao 50>,
   <&infracfg_ao 13>,
   <&infracfg_ao 19>;

  clock-names = "PWM1-main",
   "PWM2-main",
   "PWM3-main",
   "PWM4-main",
   "PWM5-main",
   "PWM6-main",
   "PWM-HCLK-main",
   "PWM-main";
 };

       i2c_common: i2c_common {
  compatible = "mediatek,i2c_common";
  dma_support = /bits/ 8 <1>;
  idvfs = /bits/ 8 <0>;
  set_dt_div = /bits/ 8 <1>;
  check_max_freq = /bits/ 8 <1>;
  ver = /bits/ 8 <1>;
  set_ltiming = /bits/ 8 <1>;
  set_aed = /bits/ 8 <1>;
  ext_time_config = /bits/ 16 <0x1801>;
 };

 i2c0: i2c@11007000 {
  compatible = "mediatek,i2c";
  id = <0>;
  reg = <0 0x11007000 0 0x1000>,
   <0 0x11000100 0 0x80>;
  interrupts = <0 84 8>;
  clocks = <&infracfg_ao 9>, <&infracfg_ao 40>;
  clock-names = "main", "dma";
  clock-div = <5>;
  aed = <0x1f>;
 };

 i2c1: i2c@11008000 {
  compatible = "mediatek,i2c";
  id = <1>;
  reg = <0 0x11008000 0 0x1000>,
   <0 0x11000180 0 0x80>;
  interrupts = <0 85 8>;
  clocks = <&infracfg_ao 10>, <&infracfg_ao 40>;
  clock-names = "main", "dma";
  clock-div = <5>;
  aed = <0x1f>;
 };

 i2c2: i2c@11009000 {
  compatible = "mediatek,i2c";
  id = <2>;
  reg = <0 0x11009000 0 0x1000>,
   <0 0x11000200 0 0x80>;
  interrupts = <0 86 8>;
  clocks = <&infracfg_ao 11>, <&infracfg_ao 40>;
  clock-names = "main", "dma";
  clock-div = <5>;
  aed = <0x1f>;
 };

 i2c3: i2c@1100f000 {
  compatible = "mediatek,i2c";
  id = <3>;
  reg = <0 0x1100f000 0 0x1000>,
   <0 0x11000280 0 0x80>;
  interrupts = <0 87 8>;
  clocks = <&infracfg_ao 12>, <&infracfg_ao 40>;
  clock-names = "main", "dma";
  clock-div = <5>;
  aed = <0x1f>;
 };

 i2c4: i2c@11011000 {
  compatible = "mediatek,i2c";
  id = <4>;
  reg = <0 0x11011000 0 0x1000>,
   <0 0x11000300 0 0x80>;
  interrupts = <0 88 8>;
  clocks = <&infracfg_ao 55>, <&infracfg_ao 40>;
  clock-names = "main", "dma";
  clock-div = <5>;
  aed = <0x1f>;
 };

 i2c5: i2c@11016000 {
  compatible = "mediatek,i2c";
  id = <5>;
  reg = <0 0x11016000 0 0x1000>,
   <0 0x11000380 0 0x80>;
  interrupts = <0 130 8>;
  clocks = <&infracfg_ao 59>, <&infracfg_ao 40>;
  clock-names = "main", "dma";
  clock-div = <5>;
  aed = <0x1f>;
 };

 spi0: spi@1100a000 {
  compatible = "mediatek,mt6739-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x1100a000 0 0x1000>;
  interrupts = <0 118 8>;
  clocks = <&topckgen 10>,
    <&topckgen 48>,
    <&infracfg_ao 27>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
  };

 spi1: spi@11010000 {
  compatible = "mediatek,mt6739-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x11010000 0 0x1000>;
  interrupts = <0 122 8>;
  clocks = <&topckgen 10>,
    <&topckgen 48>,
    <&infracfg_ao 54>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi2: spi@11012000 {
  compatible = "mediatek,mt6739-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x11012000 0 0x1000>;
  interrupts = <0 128 8>;
  clocks = <&topckgen 10>,
    <&topckgen 48>,
    <&infracfg_ao 57>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 therm_ctrl@1100b000 {
  compatible = "mediatek,therm_ctrl";
  reg = <0 0x1100b000 0 0x1000>;
  interrupts = <0 78 8>;
  clocks = <&infracfg_ao 8>;
  clock-names = "therm-main";
 };

 eem_fsm@1100b000 {
  compatible = "mediatek,eem_fsm";
  reg = <0 0x1100b000 0 0x1000>;
  interrupts = <0 125 8>;
  clocks =
   <&topckgen 45>,
   <&topckgen 0>,
   <&topckgen 32>,
   <&scpsys 0>,
   <&scpsys 1>;

  clock-names = "CLK_TOP_MFG",
   "CLK_TOP_MFG_OFF",
   "CLK_TOP_MFG_ON",
   "CG_SCP_SYS_MFG0",
   "CG_SCP_SYS_MFG1";
 };

 btif@1100c000 {
  compatible = "mediatek,btif";
  #address-cells = <2>;
  #size-cells = <2>;
  reg = <0 0x1100c000 0 0x1000>,
   <0 0x11000600 0 0x80>,
   <0 0x11000680 0 0x80>;
  interrupts = <0 112 8>,
    <0 108 8>,
    <0 109 8>;
  clocks = <&infracfg_ao 26>,
    <&infracfg_ao 40>;
  clock-names = "btifc","apdmac";
 };

 irtx@1100d000 {
  compatible = "mediatek,irtx";
  reg = <0 0x1100d000 0 0x1000>;
  interrupts = <0 127 8>;
 };

 disp_pwm0@1100e000 {
  compatible = "mediatek,disp_pwm0";
  reg = <0 0x1100e000 0 0x1000>;
 };


 spi2@11010000 {
  compatible = "mediatek,spi2";
  reg = <0 0x11010000 0 0x1000>;
  interrupts = <0 128 8>;
 };

 spi3@11012000 {
  compatible = "mediatek,spi3";
  reg = <0 0x11012000 0 0x0>;
  interrupts = <0 129 8>;
 };

 spi4@11013000 {
  compatible = "mediatek,spi4";
  reg = <0 0x11013000 0 0x1000>;
 };

 nfi@11018000 {
  compatible = "mediatek,nfi";
  reg = <0 0x11018000 0 0x1000>;
  interrupts = <0 134 8>;
  clocks = <&topckgen 58>,
    <&topckgen 59>,
    <&clk26m>,
    <&topckgen 7>,
    <&topckgen 12>,
    <&topckgen 6>,
    <&topckgen 8>,
    <&topckgen 35>,
    <&topckgen 21>,
    <&topckgen 28>,
    <&topckgen 13>,
    <&topckgen 25>,
    <&topckgen 2>,
    <&topckgen 24>,
    <&topckgen 9>,
    <&infracfg_ao 30>,
    <&infracfg_ao 39>,
    <&infracfg_ao 79>;
  clock-names = "nfi2x_sel", "nfiecc_sel",
         "clk26m", "syspll2_d2", "syspll_d7",
         "syspll_d3", "syspll2_d4", "msdcpll_d2",
         "univpll1_d2", "univpll_d5", "syspll4_d2",
         "univpll2_d4", "syspll1_d2", "univpll2_d2",
         "syspll_d5", "infra_nfiecc", "infra_nfi", "infra_nfi_1x";
 };

 nfiecc@11019000 {
  compatible = "mediatek,nfiecc";
  reg = <0 0x11019000 0 0x1000>;
  interrupts = <0 135 8>;
 };

 msdc0:msdc@11230000 {
  compatible = "mediatek,msdc";
  reg = <0x0 0x11230000 0x0 0x10000>,
        <0x0 0x11cd0000 0x0 0x10000>;
  interrupts = <0 79 8>;
 };

 msdc1:msdc@11240000 {
  compatible = "mediatek,msdc";
  reg = <0x0 0x11240000 0x0 0x10000>,
        <0x0 0x11c40000 0x0 0x10000>;
  interrupts = <0 80 8>;
 };

 usb0@11200000 {
  compatible = "mediatek,mt6739-usb20";
  reg = <0 0x11200000 0 0x10000>,
        <0 0x11CC0000 0 0x10000>;
  interrupts = <0 73 8>;
  mode = <2>;
  multipoint = <1>;
  num_eps = <16>;
  clocks = <&infracfg_ao 6>,
   <&topckgen 60>,
   <&topckgen 30>;
  clock-names = "usb0",
   "usb0_clk_top_sel",
   "usb0_clk_univpll3_d4";
 };

 audio: audio@11220000 {
  compatible = "mediatek,audio", "syscon";
  reg = <0 0x11220000 0 0x1000>;

  #clock-cells = <1>;
  mediatek,btcvsd_snd = <&btcvsd_snd>;
 };

 audgpio: mt_soc_dl1_pcm@11220000 {
  compatible = "mediatek,mt_soc_pcm_dl1";
  reg = <0 0x11220000 0 0x1000>;
  interrupts = <0 153 8>;
  clocks = <&audio 0>,
   <&audio 4>,
   <&audio 5>,
   <&audio 3>,
   <&audio 1>,
   <&audio 2>,
   <&audio 6>,
   <&infracfg_ao 45>,
   <&infracfg_ao 53>,
   <&topckgen 52>,
   <&topckgen 53>,
   <&topckgen 3>,
   <&topckgen 56>,
   <&topckgen 36>,
   <&topckgen 66>,
   <&topckgen 39>,
   <&apmixed 6>,
   <&clk26m>;
  clock-names = "aud_afe_clk",
   "aud_dac_clk",
   "aud_dac_predis_clk",
   "aud_adc_clk",
   "aud_apll22m_clk",
   "aud_apll1_tuner_clk",
   "aud_tml_clk",
   "aud_infra_clk",
   "mtkaif_26m_clk",
   "top_mux_audio",
   "top_mux_audio_int",
   "top_sys_pll1_d4",
   "top_mux_aud_1",
   "top_apll1_ck",
   "top_mux_aud_eng1",
   "top_apll1_d8",
   "apmixed_apll1",
   "top_clk26m_clk";
 };

 audio_sram@11221000 {
  compatible = "mediatek,audio_sram";
  reg = <0 0x11221000 0 0x9000>;
 };

 btcvsd_snd: mtk-btcvsd-snd@18000000 {
  compatible = "mediatek,mtk-btcvsd-snd";
  reg=<0 0x18000000 0 0x10000>,
      <0 0x18080000 0 0x8000>;
  interrupts = <0 232 8>;
  mediatek,infracfg = <&infracfg_ao>;


  mediatek,offset =<0xf00 0x800 0xfd0 0xfd4 0xfd8>;
  disable_write_silence = <0>;
 };

 mt_soc_deep_buffer_dl_pcm {
  compatible = "mediatek,mt_soc_pcm_deep_buffer_dl";
 };

 mt_soc_ul1_pcm {
  compatible = "mediatek,mt_soc_pcm_capture";
 };

 mt_soc_voice_md1 {
  compatible = "mediatek,mt_soc_pcm_voice_md1";
 };

 mt_soc_hdmi_pcm {
  compatible = "mediatek,mt_soc_pcm_hdmi";
 };

 mt_soc_uldlloopback_pcm {
  compatible = "mediatek,mt_soc_pcm_uldlloopback";
 };

 mt_soc_i2s0_pcm {
  compatible = "mediatek,mt_soc_pcm_dl1_i2s0";
 };

 mt_soc_mrgrx_pcm {
  compatible = "mediatek,mt_soc_pcm_mrgrx";
 };

 mt_soc_mrgrx_awb_pcm {
  compatible = "mediatek,mt_soc_pcm_mrgrx_awb";
 };

 mt_soc_fm_i2s_pcm {
  compatible = "mediatek,mt_soc_pcm_fm_i2s";
 };

 mt_soc_fm_i2s_awb_pcm {
  compatible = "mediatek,mt_soc_pcm_fm_i2s_awb";
 };

 mt_soc_i2s0dl1_pcm {
  compatible = "mediatek,mt_soc_pcm_dl1_i2s0dl1";
 };

 mt_soc_dl1_awb_pcm {
  compatible = "mediatek,mt_soc_pcm_dl1_awb";
 };

 mt_soc_voice_md1_bt {
  compatible = "mediatek,mt_soc_pcm_voice_md1_bt";
 };

 mt_soc_voip_bt_out {
  compatible = "mediatek,mt_soc_pcm_dl1_bt";
 };

 mt_soc_voip_bt_in {
  compatible = "mediatek,mt_soc_pcm_bt_dai";
 };

 mt_soc_tdmrx_pcm {
  compatible = "mediatek,mt_soc_tdm_capture";
 };

 mt_soc_fm_mrgtx_pcm {
  compatible = "mediatek,mt_soc_pcm_fmtx";
 };

 mt_soc_ul2_pcm {
  compatible = "mediatek,mt_soc_pcm_capture2";
 };

 mt_soc_i2s0_awb_pcm {
  compatible = "mediatek,mt_soc_pcm_i2s0_awb";
 };

 mt_soc_voice_md2 {
  compatible = "mediatek,mt_soc_pcm_voice_md2";
 };

 mt_soc_routing_pcm {
  compatible = "mediatek,mt_soc_pcm_routing";




 };

 mt_soc_voice_md2_bt {
  compatible = "mediatek,mt_soc_pcm_voice_md2_bt";
 };

 mt_soc_hp_impedance_pcm {
  compatible = "mediatek,mt_soc_pcm_hp_impedance";
 };

 mt_soc_codec_name {
  compatible = "mediatek,mt_soc_codec_63xx";
  use_hp_depop_flow = <0>;
  use_ul_260k = <0>;
 };

 mt_soc_dummy_pcm {
  compatible = "mediatek,mt_soc_pcm_dummy";
 };

 mt_soc_codec_dummy_name {
  compatible = "mediatek,mt_soc_codec_dummy";
 };

 mt_soc_routing_dai_name {
  compatible = "mediatek,mt_soc_dai_routing";
 };

 mt_soc_dai_name {
  compatible = "mediatek,mt_soc_dai_stub";
 };

 mt_soc_dl2_pcm {
  compatible = "mediatek,mt_soc_pcm_dl2";
 };

 mt_soc_anc_pcm {
  compatible = "mediatek,mt_soc_pcm_anc";
 };

 mt_soc_pcm_voice_ultra {
  compatible = "mediatek,mt_soc_pcm_voice_ultra";
 };

 mt_soc_pcm_voice_usb {
  compatible = "mediatek,mt_soc_pcm_voice_usb";
 };

 mt_soc_pcm_voice_usb_echoref {
  compatible = "mediatek,mt_soc_pcm_voice_usb_echoref";
 };

 wifi@180f0000 {
  compatible = "mediatek,wifi";
  reg = <0 0x180f0000 0 0x005c>;
  interrupts = <0 234 8>;
  dma_addrmask = <36>;
  clocks = <&infracfg_ao 40>;
  clock-names = "wifi-dma";
 };

 efusec@11c00000 {
  compatible = "mediatek,efusec";
  reg = <0 0x11c00000 0 0x10000>;
 };

 mipi_rx_ana_csi0@11c10000 {
  compatible = "mediatek,mipi_rx_ana_csi0";
  reg = <0 0x11c10000 0 0x10000>;
 };

 mipi_rx_ana_csi1@11c20000 {
  compatible = "mediatek,mipi_rx_ana_csi1";
  reg = <0 0x11c20000 0 0x10000>;
 };

 msdc1_pad_macro@11c40000 {
  compatible = "mediatek,msdc1_pad_macro";
  reg = <0 0x11c40000 0 0x10000>;
 };

 msdc0_pad_macro@11cd0000 {
  compatible = "mediatek,msdc0_pad_macro";
  reg = <0 0x11cd0000 0 0x10000>;
 };

 mfg_auckland@13000000 {
  compatible = "mediatek,AUCKLAND";
  reg = <0 0x13000000 0 0x80000>;
  interrupts = <0 226 8>;
  interrupt-names = "RGX";
  clock-frequency = <570000000>;
  clocks = <&topckgen 45>,
     <&clk26m>,
     <&topckgen 32>,
     <&scpsys 0>,
     <&scpsys 1>;
  clock-names = "CLK_TOP_MFG",
      "CLK_TOP_MFG_OFF",
      "CLK_TOP_MFG_ON",
      "CG_SCP_SYS_MFG0",
      "CG_SCP_SYS_MFG1";
 };

 mfg_cfg@13ffe000 {
  compatible = "mediatek,mt6739-mfg_cfg", "syscon";
  reg = <0 0x13ffe000 0 0x1000>;
 };

 gpufreq {
  compatible = "mediatek,mt6739-gpufreq";
  clocks = <&topckgen 45>,
     <&clk26m>,
     <&topckgen 32>;
  clock-names = "CLK_TOP_MFG",
      "CLK_TOP_MFG_OFF",
      "CLK_TOP_MFG_ON";
 };

 mmsys_config: mmsys_config@14000000 {
  compatible = "mediatek,mmsys_config", "syscon";
  reg = <0 0x14000000 0 0x1000>;
  interrupts = <0 211 8>;
  #clock-cells = <1>;
  clocks = <&mmsys_config 4>;
  clock-names = "CAM_MDP";
 };

 touch: touch {
  compatible = "mediatek,touch";

 };

 flashlight_core: flashlight_core {
  compatible = "mediatek,flashlight_core";
 };

 flashlights_rt4505: flashlights_rt4505 {
  compatible = "mediatek,flashlights_rt4505";
 };

 mtkfb: mtkfb {
  compatible = "mediatek,mtkfb";
 };
 disp_mutex: disp_mutex@14001000 {
  compatible = "mediatek,disp_mutex";
  reg = <0 0x14001000 0 0x1000>;
  interrupts = <0 194 8>;
 };

 smi_common@14002000 {
  compatible = "mediatek,smi_common";
  reg = <0 0x14002000 0 0x1000>;
  larbs = <&smi_larb0>, <&smi_larb1>, <&smi_larb2>;
  clocks = <&scpsys 4>,
   <&mmsys_config 2>,
   <&mmsys_config 3>,
   <&mmsys_config 0>,
   <&topckgen 44>,
   <&topckgen 33>,
   <&topckgen 7>;
  clock-names = "mtcmos-mm", "smi-common-gals0",
   "smi-common-gals1", "smi-common",
   "MMDVFS_CLK_TOP_MMPLL_CK", "mmdvfs_clk_top_vencpll_ck",
   "mmdvfs_clk_top_syspll2_d2";
  mediatek,smi-id = <3>;
  mmsys_config = <&mmsys_config>;
 };

 smi_larb0: smi_larb0@14003000 {
  compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
  reg = <0 0x14003000 0 0x1000>;
  interrupts = <0 223 8>;
  clocks = <&scpsys 4>,
   <&mmsys_config 1>;
  clock-names = "mtcmos-mm", "mm-larb0";
  mediatek,smi-id = <0>;
 };

 mdp_rdma0: mdp_rdma0@14004000 {
  compatible = "mediatek,mdp_rdma0";
  reg = <0 0x14004000 0 0x1000>;
  interrupts = <0 195 8>;
  clocks = <&mmsys_config 5>;
  clock-names = "MDP_RDMA0";
 };

 mdp_rsz0: mdp_rsz0@14005000 {
  compatible = "mediatek,mdp_rsz0";
  reg = <0 0x14005000 0 0x1000>;
  interrupts = <0 196 8>;
  clocks = <&mmsys_config 6>;
  clock-names = "MDP_RSZ0";
 };

 mdp_rsz1: mdp_rsz1@14006000 {
  compatible = "mediatek,mdp_rsz1";
  reg = <0 0x14006000 0 0x1000>;
  interrupts = <0 197 8>;
  clocks = <&mmsys_config 7>;
  clock-names = "MDP_RSZ1";
 };

 mdp_wdma0: mdp_wdma0@14007000 {
  compatible = "mediatek,mdp_wdma0";
  reg = <0 0x14007000 0 0x1000>;
  interrupts = <0 200 8>;
  clocks = <&mmsys_config 10>;
  clock-names = "MDP_WDMA";
 };

 mdp_wrot0: mdp_wrot0@14008000 {
  compatible = "mediatek,mdp_wrot0";
  reg = <0 0x14008000 0 0x1000>;
  interrupts = <0 199 8>;
  clocks = <&mmsys_config 9>;
  clock-names = "MDP_WROT0";
 };

 mdp_tdshp0: mdp_tdshp0@14009000 {
  compatible = "mediatek,mdp_tdshp0";
  reg = <0 0x14009000 0 0x1000>;
  clocks = <&mmsys_config 8>;
  clock-names = "MDP_TDSHP";
 };

 disp_ovl0: disp_ovl0@1400a000 {
  compatible = "mediatek,disp_ovl0";
  reg = <0 0x1400a000 0 0x1000>;
  interrupts = <0 201 8>;
  clocks = <&mmsys_config 12>;
  clock-names = "DISP_OVL0";
 };

 disp_rdma0@1400b000 {
  compatible = "mediatek,disp_rdma0";
  reg = <0 0x1400b000 0 0x1000>;
  interrupts = <0 202 8>;
 };

 disp_wdma0@1400c000 {
  compatible = "mediatek,disp_wdma0";
  reg = <0 0x1400c000 0 0x1000>;
  interrupts = <0 203 8>;
 };

 disp_color0@1400d000 {
  compatible = "mediatek,disp_color0";
  reg = <0 0x1400d000 0 0x1000>;
  interrupts = <0 204 8>;
 };

 disp_ccorr0@1400e000 {
  compatible = "mediatek,disp_ccorr0";
  reg = <0 0x1400e000 0 0x1000>;
  interrupts = <0 205 8>;
 };

 disp_aal0:disp_aal0@1400f000 {
  compatible = "mediatek,disp_aal0";
  reg = <0 0x1400f000 0 0x1000>;
  interrupts = <0 206 8>;
  aal_support = <1>;
 };

 disp_gamma0@14010000 {
  compatible = "mediatek,disp_gamma0";
  reg = <0 0x14010000 0 0x1000>;
  interrupts = <0 207 8>;
 };

 disp_dither0@14011000 {
  compatible = "mediatek,disp_dither0";
  reg = <0 0x14011000 0 0x1000>;
  interrupts = <0 208 8>;
 };

 dsi0@14012000 {
  compatible = "mediatek,dsi0";
  reg = <0 0x14012000 0 0x1000>;
  interrupts = <0 209 8>;
 };

 dispsys: dispsys@14000000 {
  compatible = "mediatek,dispsys";
  clocks =
   <&scpsys 4>,
   <&mmsys_config 0>,
   <&mmsys_config 1>,
   <&mmsys_config 2>,
   <&mmsys_config 3>,
   <&mmsys_config 12>,
   <&mmsys_config 13>,
   <&mmsys_config 14>,
   <&mmsys_config 15>,
   <&mmsys_config 16>,
   <&mmsys_config 17>,
   <&mmsys_config 18>,
   <&mmsys_config 19>,
   <&mmsys_config 20>,
   <&mmsys_config 21>,
   <&mmsys_config 24>,
   <&mmsys_config 9>,
   <&infracfg_ao 51>,
   <&topckgen 57>,
   <&clk26m>,
   <&topckgen 25>,
   <&topckgen 26>,
   <&topckgen 31>;

  clock-names =
   "CLK_MM_MTCMOS",
   "CLK_MM_SMI_COMMON",
   "CLK_MM_SMI_LARB0",
   "CLK_MM_GALS_COMM0",
   "CLK_MM_GALS_COMM1",
   "CLK_MM_DISP_OVL0",
   "CLK_MM_DISP_RDMA0",
   "CLK_MM_DISP_WDMA0",
   "CLK_MM_DISP_COLOR0",
   "CLK_MM_DISP_CCORR0",
   "CLK_MM_DISP_AAL0",
   "CLK_MM_DISP_GAMMA0",
   "CLK_MM_DISP_DITHER0",
   "CLK_MM_DSI_MM_CLOCK",
   "CLK_MM_DSI_INTERF",
   "CLK_MM_F26M_HRT",
   "MDP_WROT0",
   "DISP_PWM",
   "MUX_PWM",
   "CLK26M",
   "UNIVPLL2_D4",
   "UNIVPLL2_D8",
   "UNIVPLL3_D8";
 };
 dbi0@14013000 {
  compatible = "mediatek,dbi0";
  reg = <0 0x14013000 0 0x1000>;
  interrupts = <0 210 8>;
 };

 mm_mutex: mm_mutex@14016000 {
  compatible = "mediatek,mm_mutex";
  reg = <0 0x14016000 0 0x0>;
 };

 imgsys_config: imgsys_config@15000000 {
  compatible = "mediatek,imgsys", "syscon";
  reg = <0 0x15000000 0 0x1000>;
  #clock-cells = <1>;
 };

 ispsys@15000000 {
  compatible = "mediatek,mt6739-ispsys";
  reg = <0x0 0x15004000 0x0 0x9000
   0x0 0x1500d000 0x0 0x1000
   0x0 0x15000000 0x0 0x10000
   0x0 0x10215000 0x0 0x3000
   0x0 0x10211000 0x0 0x1000>;
  interrupts = <0 217 8>,
  <0 218 8>,
  <0 219 8>,
  <0 220 8>,
  <0 221 8>;
  clocks = <&scpsys 4>,
    <&scpsys 5>,
    <&imgsys_config 1>,
    <&imgsys_config 2>,
    <&imgsys_config 3>,
    <&imgsys_config 4>,
    <&imgsys_config 5>;
  clock-names = "CG_SCP_SYS_MM0",
    "CG_SCP_SYS_ISP",
    "CG_IMG_CAM_SMI",
    "CG_IMG_CAM_CAM",
    "CG_IMG_SEN_TG",
    "CG_IMG_SEN_CAM",
    "CG_IMG_CAM_SV";
 };

 smi_larb2: smi_larb2@15001000 {
  compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
  reg = <0 0x15001000 0 0x1000>;
  interrupts = <0 222 8>;
  clocks = <&scpsys 5>,
   <&imgsys_config 0>;
  clock-names = "mtcmos-img", "img-larb2";
  mediatek,smi-id = <2>;
 };

 cam_a@15004000 {
  compatible = "mediatek,cam_a";
  reg = <0 0x15004000 0 0x1000>;
 };

 cam_b@15005000 {
  compatible = "mediatek,cam_b";
  reg = <0 0x15005000 0 0x1000>;
  interrupts = <0 217 8>;
 };

 cam_c@15006000 {
  compatible = "mediatek,cam_c";
  reg = <0 0x15006000 0 0x1000>;
  interrupts = <0 218 8>;
 };

 cam_d@15007000 {
  compatible = "mediatek,cam_d";
  reg = <0 0x15007000 0 0x1000>;
  interrupts = <0 219 8>;
 };

 seninf@15008000 {
  compatible = "mediatek,seninf";
  reg = <0 0x15008000 0 0x1000>;
 };

 camsv@15009000 {
  compatible = "mediatek,camsv";
  reg = <0 0x15009000 0 0x1000>;
  interrupts = <0 220 8>;
 };

 cam_a_inner@1500d000 {
  compatible = "mediatek,cam_a_inner";
  reg = <0 0x1500d000 0 0x1000>;
 };

 cam_c_inner@1500e000 {
  compatible = "mediatek,cam_c_inner";
  reg = <0 0x1500e000 0 0x1000>;
 };

 cam_d_inner@1500f000 {
  compatible = "mediatek,cam_d_inner";
  reg = <0 0x1500f000 0 0x1000>;
 };
 venc_global_con: venc_global_con@17000000 {
  compatible = "mediatek,venc_global_con", "syscon";
  reg = <0 0x17000000 0 0x10000>;
  #clock-cells = <1>;
 };

 vdec_gcon@17000000 {
  compatible = "mediatek,vdec_gcon";
  reg = <0 0x17000000 0 0x1000>;
  clocks =
    <&venc_global_con 3>,
    <&venc_global_con 1>,
    <&scpsys 6>,
    <&scpsys 6>;
  clock-names =
    "MT_CG_VDEC",
    "MT_CG_VENC",
    "MT_SCP_SYS_VDE",
    "MT_SCP_SYS_VEN";
 };

 venc_jpg@17030000 {
  compatible = "mediatek,venc_jpg";
  reg = <0 0x17030000 0 0x1000>;
  interrupts = <0 214 8>;
   clocks =
    <&venc_global_con 2>;

   clock-names =
    "MT_CG_VENC_JPGENC";
 };

 vdec@17040000 {
  compatible = "mediatek,vdec";
  reg = <0 0x17040000 0 0x10000>;
  interrupts = <0 215 8>;
 };

 smi_larb3@17010000 {
  compatible = "mediatek,smi_larb3";
  reg = <0 0x17010000 0 0x1000>;
  interrupts = <0 231 8>;
 };

 venc: venc@17020000 {
  compatible = "mediatek,venc";
  reg = <0 0x17020000 0 0x1000>;
  interrupts = <0 212 8>;
 };

 smi_larb1: smi_larb1@17010000 {
  compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
  reg = <0 0x17010000 0 0x1000>;
  interrupts = <0 213 8>;
  clocks = <&scpsys 6>,
   <&venc_global_con 0>,
   <&venc_global_con 1>;
  clock-names = "mtcmos-ven", "venc-larb", "venc-venc";
  mediatek,smi-id = <1>;
 };

 mt6357_gauge {
  compatible = "mediatek,mt6357_gauge";
  gauge_name = "gauge";
  alias_name = "mt6357";
 };

 gauge_timer {
  compatible = "mediatek,gauge_timer_service";
 };
# 2255 "../arch/arm/boot/dts/mediatek/mt6739.dts"
 mt_charger: mt_charger {
  compatible = "mediatek,mt-charger";
 };

 charger: charger {
  compatible = "mediatek,charger";
  algorithm_name = "SwitchCharging";

  enable_pe_plus;
  enable_pe_2;
  enable_pe_3;


  battery_cv = <4350000>;
  max_charger_voltage = <6500000>;
  min_charger_voltage = <4600000>;


  usb_charger_current_suspend = <0>;
  usb_charger_current_unconfigured = <70000>;
  usb_charger_current_configured = <500000>;
  usb_charger_current = <500000>;
  ac_charger_current = <2050000>;
  ac_charger_input_current = <3200000>;
  non_std_ac_charger_current = <500000>;
  charging_host_charger_current = <1500000>;
  apple_1_0a_charger_current = <650000>;
  apple_2_1a_charger_current = <800000>;
  ta_ac_charger_current = <3000000>;


  jeita_temp_above_t4_cv = <4240000>;
  jeita_temp_t3_to_t4_cv = <4240000>;
  jeita_temp_t2_to_t3_cv = <4340000>;
  jeita_temp_t1_to_t2_cv = <4240000>;
  jeita_temp_t0_to_t1_cv = <4040000>;
  jeita_temp_below_t0_cv = <4040000>;
  temp_t4_thres = <50>;
  temp_t4_thres_minus_x_degree = <47>;
  temp_t3_thres = <45>;
  temp_t3_thres_minus_x_degree = <39>;
  temp_t2_thres = <10>;
  temp_t2_thres_plus_x_degree = <16>;
  temp_t1_thres = <0>;
  temp_t1_thres_plus_x_degree = <6>;
  temp_t0_thres = <0>;
  temp_t0_thres_plus_x_degree = <0>;
  temp_neg_10_thres = <0>;


  enable_min_charge_temp;
  min_charge_temp = <0>;
  min_charge_temp_plus_x_degree = <6>;
  max_charge_temp = <50>;
  max_charge_temp_minus_x_degree = <47>;


  pe20_ichg_level_threshold = <1000000>;
  ta_start_battery_soc = <0>;
  ta_stop_battery_soc = <85>;


  chg1_ta_ac_charger_current = <1500000>;
  chg2_ta_ac_charger_current = <1500000>;


  cable_imp_threshold = <699>;
  vbat_cable_imp_threshold = <3900000>;


  bif_threshold1 = <4250000>;
  bif_threshold2 = <4300000>;
  bif_cv_under_threshold2 = <4450000>;


  enable_sw_safety_timer;
  max_charging_time = <43200>;


  recharge_offset = <150000>;
  topoff_voltage = <4200000>;
  chg_full_current = <150000>;
 };

 pmic_clock_buffer_ctrl: pmic_clock_buffer_ctrl {
  compatible = "mediatek,pmic_clock_buffer";
  mediatek,clkbuf-quantity = <7>;
  mediatek,clkbuf-config = <2 1 1 2 0 0 0>;
  mediatek,clkbuf-driving-current = <(-1) (-1) (-1) (-1) (-1) (-1) (-1)>;
 };

 consys: consys@18070000 {
  compatible = "mediatek,mt6739-consys";
  #address-cells = <2>;
  #size-cells = <2>;
  reg = <0 0x18070000 0 0x0200>,
   <0 0x10007000 0 0x0100>,
   <0 0x10000000 0 0x2000>,
   <0 0x10006000 0 0x1000>;
  interrupts = <0 233 8>,
   <0 235 2>;
  clocks = <&scpsys 3>;
  clock-names = "conn";
 };

 gps {
  compatible = "mediatek,gps";
 };

 als: als_ps@0 {
  compatible = "mediatek,als_ps";
 };

 gse_1: gse_1 {
 };

 mse: mse {
 };

 gyro: gyro {
  compatible = "mediatek,gyroscope";
 };

 mrdump_ext_rst: mrdump_ext_rst {
  compatible = "mediatek, mrdump_ext_rst-eint";
  force_mode = "EINT";
  mode = "IRQ";
  status = "okay";
 };

 msdc1_ins: msdc1_ins {
 };

 chr_stat: chr_stat {
 };

 rt9465_slave_chr: rt9465_slave_chr {
 };

 dsi_te: dsi_te {
  compatible = "mediatek, dsi_te-eint";
  status = "disabled";
 };

 kd_camera_hw1: kd_camera_hw1@15008000 {
  compatible = "mediatek,camera_hw";
  reg = <0 0x15008000 0 0x1000>;

  clocks = <&topckgen 46>,
  <&topckgen 65>,
  <&clk26m>,
  <&topckgen 17>,
  <&topckgen 26>,
  <&topckgen 16>,
  <&topckgen 27>,
  <&topckgen 18>,
  <&topckgen 19>,
  <&topckgen 63>,
  <&topckgen 55>;
  clock-names = "CLK_TOP_CAMTG_SEL",
   "CLK_TOP_CAMTG2_SEL",
   "CLK_TOP_CLK26M",
   "CLK_TOP_UNIVPLL_48M_D2",
   "CLK_TOP_UNIVPLL2_D8",
   "CLK_TOP_UNIVPLL_D26",
   "CLK_TOP_UNIVPLL2_D32",
   "CLK_TOP_UNIVPLL_48M_D4",
   "CLK_TOP_UNIVPLL_48M_D8",
   "CLK_TOP_SENINF_SEL",
   "CLK_TOP_SCAM_SEL";
 };

 otg_iddig: otg_iddig {
  compatible = "mediatek,usb_iddig_bi_eint";
 };


 nfc:nfc {
  compatible = "mediatek,nfc-gpio-v2";
  gpio-rst = <7>;
  gpio-rst-std = <&pio 7 0x0>;
  gpio-irq = <14>;
  gpio-irq-std = <&pio 14 0x0>;
 };

 irq_nfc: irq_nfc {
  compatible = "mediatek,irq_nfc-eint";
 };

 md1_sim1_hot_plug_eint:md1_sim1_hot_plug_eint {
 };

 md1_sim2_hot_plug_eint:md1_sim2_hot_plug_eint {
 };

 irtx_pwm:irtx_pwm {
  compatible = "mediatek,irtx-pwm";
  pwm_ch = <1>;
  pwm_data_invert = <0>;
 };

 odm: odm{
  compatible = "simple-bus";

 };

 radio_md_cfg: radio_md_cfg {
  compatible = "mediatek,radio_md_cfg";
 };

 dynamic_options: dynamic_options {
  compatible = "mediatek,dynamic_options";
 };
};


# 1 "../arch/arm/boot/dts/mediatek/cust_mt6739_msdc.dtsi" 1
# 17 "../arch/arm/boot/dts/mediatek/cust_mt6739_msdc.dtsi"
&msdc0 {
 index = /bits/ 8 <0>;
 clk_src = /bits/ 8 <(1)>;
 bus-width = <8>;
 max-frequency = <200000000>;
 cap-mmc-highspeed;
 msdc-sys-suspend;
 mmc-ddr-1_8v;
 mmc-hs200-1_8v;
 mmc-hs400-1_8v;
 non-removable;
 pinctl = <&msdc0_pins_default>;
 pinctl_hs400 = <&msdc0_pins_default>;
 pinctl_hs200 = <&msdc0_pins_default>;
 register_setting = <&msdc0_register_setting_default>;
 host_function = /bits/ 8 <(0)>;
 status = "okay";
 vmmc-supply = <&mt_pmic_vemc_ldo_reg>;
 clocks = <&infracfg_ao 75>,
  <&infracfg_ao 28>;
 clock-names = "msdc0-clock", "msdc0-hclock";
 hw_dvfs = /bits/ 8 <0>;
};
&msdc1 {
 index = /bits/ 8 <1>;
 clk_src = /bits/ 8 <(2)>;
 bus-width = <4>;
 max-frequency = <200000000>;
 msdc-sys-suspend;
 cap-sd-highspeed;
 sd-uhs-sdr12;
 sd-uhs-sdr25;
 sd-uhs-sdr50;
 sd-uhs-sdr104;
 sd-uhs-ddr50;
 pinctl = <&msdc1_pins_default>;
 pinctl_sdr104 = <&msdc1_pins_sdr104>;
 pinctl_sdr50 = <&msdc1_pins_sdr50>;
 pinctl_ddr50 = <&msdc1_pins_ddr50>;
 register_setting = <&msdc1_register_setting_default>;
 host_function = /bits/ 8 <(1)>;
 cd_level = /bits/ 8 <(0)>;
 cd-gpios = <&pio 15 0>;
 status = "okay";
 vmmc-supply = <&mt_pmic_vmch_ldo_reg>;
 vqmmc-supply = <&mt_pmic_vmc_ldo_reg>;
 clocks = <&infracfg_ao 76>,
  <&infracfg_ao 29>;
 clock-names = "msdc1-clock", "msdc1-hclock";
 hw_dvfs = /bits/ 8 <0>;
};
&msdc0 {
 msdc0_pins_default: msdc0@default {
  pins_cmd {
   drive-strength = /bits/ 8 <4>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <4>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <4>;
  };
  pins_rst {
   drive-strength = /bits/ 8 <4>;
  };
  pins_ds {
   drive-strength = /bits/ 8 <4>;
  };
 };
 msdc0_register_setting_default: msdc0@register_default {
  cmd_edge = /bits/ 8 <(0)>;
  rdata_edge = /bits/ 8 <(0)>;
  wdata_edge = /bits/ 8 <(0)>;
 };
};
&msdc1 {
 msdc1_pins_default: msdc1@default {
  pins_cmd {
   drive-strength = /bits/ 8 <3>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <3>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <3>;
  };
 };
 msdc1_pins_sdr104: msdc1@sdr104 {
  pins_cmd {
   drive-strength = /bits/ 8 <3>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <3>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <3>;
  };
 };
 msdc1_pins_sdr50: msdc1@sdr50 {
  pins_cmd {
   drive-strength = /bits/ 8 <3>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <3>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <3>;
  };
 };
 msdc1_pins_ddr50: msdc1@ddr50 {
  pins_cmd {
   drive-strength = /bits/ 8 <3>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <3>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <3>;
  };
 };
 msdc1_register_setting_default: msdc1@register_default {
  cmd_edge = /bits/ 8 <(0)>;
  rdata_edge = /bits/ 8 <(0)>;
  wdata_edge = /bits/ 8 <(0)>;
 };
};
# 2471 "../arch/arm/boot/dts/mediatek/mt6739.dts" 2
# 1 "../arch/arm/boot/dts/mediatek/trusty.dtsi" 1
# 14 "../arch/arm/boot/dts/mediatek/trusty.dtsi"
/ {
 trusty {
  compatible = "android,trusty-smc-v1";
  ranges;
  #address-cells = <2>;
  #size-cells = <2>;
  tee-id = <0>;
  tee-name = "trusty";

  mtee {
   compatible = "mediatek,trusty-mtee-v1";
  };

  gz-main {
   compatible = "mediatek,trusty-gz";
  };

  trusty-irq {
   compatible = "android,trusty-irq-v1";
   ppi-interrupt-parent = <&gic>;
  };

  trusty-virtio {
   compatible = "android,trusty-virtio-v1";
  };

  trusty-gz-log {
   compatible = "android,trusty-gz-log-v1";
  };
 };

 nebula {
  compatible = "android,nebula-smc-v1";
  ranges;
  #address-cells = <2>;
  #size-cells = <2>;
  tee-id = <1>;
  tee-name = "nebula";

  nebula-virtio {
   compatible = "android,nebula-virtio-v1";
  };

  nebula-irq {
   compatible = "android,nebula-irq-v1";
   ppi-interrupt-parent = <&gic>;
  };

  nebula-gz-log {
   compatible = "android,nebula-gz-log-v1";
  };
 };
};
# 2472 "../arch/arm/boot/dts/mediatek/mt6739.dts" 2


# 1 "../arch/arm/boot/dts/mediatek/mt6357.dtsi" 1
# 14 "../arch/arm/boot/dts/mediatek/mt6357.dtsi"
&main_pmic {
 compatible = "mediatek,mt6357-pmic";
 interrupt-controller;
 #interrupt-cells = <2>;
 mediatek,num-pmic-irqs = <145>;
 mediatek,pmic-irqs =
   <0 0>,
   <1 0>,
   <2 0>,
   <3 0>,
   <4 0>,
   <5 0>,
   <16 1>,
   <17 1>,
   <18 1>,
   <19 1>,
   <20 1>,
   <21 1>,
   <22 1>,
   <23 1>,
   <24 1>,
   <25 1>,
   <26 1>,
   <27 1>,
   <28 1>,
   <29 1>,
   <30 1>,
   <31 1>,
   <32 1>,
   <33 1>,
   <34 1>,
   <35 1>,
   <36 1>,
   <37 1>,
   <38 1>,
   <39 1>,
   <40 1>,
   <41 1>,
   <48 2>,
   <49 2>,
   <50 2>,
   <51 2>,
   <52 2>,
   <53 2>,
   <54 2>,
   <55 2>,
   <58 2>,
   <59 2>,
   <60 2>,
   <61 2>,
   <64 3>,
   <80 4>,
   <81 4>,
   <82 4>,
   <83 4>,
   <84 4>,
   <96 4>,
   <97 4>,
   <114 5>,
   <115 5>,
   <120 5>,
   <121 5>,
   <128 6>,
   <133 6>,
   <134 6>,
   <135 6>,
   <144 7>;
 interrupt-names =
   "vproc_oc",
   "vcore_oc",
   "vmodem_oc",
   "vs1_oc",
   "vpa_oc",
   "vcore_preoc",
   "vfe28_oc",
   "vxo22_oc",
   "vrf18_oc",
   "vrf12_oc",
   "vefuse_oc",
   "vcn33_oc",
   "vcn28_oc",
   "vcn18_oc",
   "vcama_oc",
   "vcamd_oc",
   "vcamio_oc",
   "vldo28_oc",
   "vusb33_oc",
   "vaux18_oc",
   "vaud28_oc",
   "vio28_oc",
   "vio18_oc",
   "vsram_proc_oc",
   "vsram_others_oc",
   "vibr_oc",
   "vdram_oc",
   "vmc_oc",
   "vmch_oc",
   "vemc_oc",
   "vsim1_oc",
   "vsim2_oc",
   "pwrkey",
   "homekey",
   "pwrkey_r",
   "homekey_r",
   "ni_lbat_int",
   "chrdet",
   "chrdet_edge",
   "vcdt_hv_det",
   "watchdog",
   "vbaton_undet",
   "bvalid_det",
   "ov",
   "rtc",
   "fg_bat0_h",
   "fg_bat0_l",
   "fg_cur_h",
   "fg_cur_l",
   "fg_zcv",
   "baton_lv",
   "baton_ht",
   "bat_h",
   "bat_l",
   "auxadc_imp",
   "nag_c_dltv",
   "audio",
   "accdet",
   "accdet_eint0",
   "accdet_eint1",
   "spi_cmd_alert";

 pmic: mt-pmic {
  compatible = "mediatek,mt-pmic";
  interrupts = <48 4>,
        <50 4>,
        <49 4>,
        <51 4>,
        <114 4>,
        <115 4>,
        <82 4>,
        <83 4>;
  interrupt-names = "pwrkey",
      "pwrkey_r",
      "homekey",
      "homekey_r",
      "bat_h",
      "bat_l",
      "fg_cur_h",
      "fg_cur_l";
 };

 pmic_auxadc: mt635x-auxadc {
  compatible = "mediatek,mt6357-auxadc";
  #io-channel-cells = <1>;

  batadc {
   channel = <0x00>;
   resistance-ratio = <3 1>;
   avg-num = <128>;
  };
  isense {
   channel = <0x01>;
   resistance-ratio = <3 1>;
   avg-num = <128>;
  };
  vcdt {
   channel = <0x02>;
  };
  bat_temp {
   channel = <0x03>;
   resistance-ratio = <1 1>;
  };
  chip_temp {
   channel = <0x05>;
  };
  vcore_temp {
   channel = <0x06>;
  };
  vproc_temp {
   channel = <0x07>;
  };
  accdet {
   channel = <0x09>;
  };
  tsx_temp {
   channel = <0x0b>;
   avg-num = <128>;
  };
  hpofs_cal {
   channel = <0x0c>;
   avg-num = <256>;
  };
  dcxo_temp {
   channel = <0x0d>;
   avg-num = <16>;
  };
  vbif {
   channel = <0x0e>;
   resistance-ratio = <1 1>;
  };
 };
 buck_regulators {
  mt_pmic_vs1_buck_reg: buck_vs1 {
   regulator-name = "vs1";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <2200000>;
   regulator-ramp-delay = <12500>;
   regulator-enable-ramp-delay = <220>;
  };
  mt_pmic_vmodem_buck_reg: buck_vmodem {
   regulator-name = "vmodem";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1193750>;
   regulator-ramp-delay = <6250>;
   regulator-enable-ramp-delay = <220>;
  };
  mt_pmic_vcore_buck_reg: buck_vcore {
   regulator-name = "vcore";
   regulator-min-microvolt = <518750>;
   regulator-max-microvolt = <1312500>;
   regulator-ramp-delay = <6250>;
   regulator-enable-ramp-delay = <220>;
  };
  mt_pmic_vproc_buck_reg: buck_vproc {
   regulator-name = "vproc";
   regulator-min-microvolt = <518750>;
   regulator-max-microvolt = <1312500>;
   regulator-ramp-delay = <6250>;
   regulator-enable-ramp-delay = <220>;
  };
  mt_pmic_vpa_buck_reg: buck_vpa {
   regulator-name = "vpa";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <3650000>;
   regulator-ramp-delay = <50000>;
   regulator-enable-ramp-delay = <220>;
  };
 };

 pmic_clock_buffer: pmic_clock_buffer {
  compatible = "mediatek,mt6357-clkbuf";
  mediatek,clkbuf-quantity = <7>;
  mediatek,clkbuf-config = <2 0 0 0 0 0 0>;
  mediatek,clkbuf-driving-current = <1 1 1 1 1 1 1>;
 };

 pmic_dcxo: pmic_dcxo {
  compatible = "mediatek,mt6357-dcxo";
  default-capid = <0x00>;
 };

 ldo_regulators {
  mt_pmic_vfe28_ldo_reg: ldo_vfe28 {
   compatible = "regulator-fixed";
   regulator-name = "vfe28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vxo22_ldo_reg: ldo_vxo22 {
   regulator-name = "vxo22";
   regulator-min-microvolt = <2200000>;
   regulator-max-microvolt = <2400000>;
   regulator-enable-ramp-delay = <110>;
  };
  mt_pmic_vrf18_ldo_reg: ldo_vrf18 {
   compatible = "regulator-fixed";
   regulator-name = "vrf18";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <110>;
  };
  mt_pmic_vrf12_ldo_reg: ldo_vrf12 {
   compatible = "regulator-fixed";
   regulator-name = "vrf12";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-enable-ramp-delay = <110>;
  };
  mt_pmic_vefuse_ldo_reg: ldo_vefuse {
   regulator-name = "vefuse";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vcn33_bt_ldo_reg: ldo_vcn33_bt {
   regulator-name = "vcn33_bt";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3500000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vcn33_wifi_ldo_reg: ldo_vcn33_wifi {
   regulator-name = "vcn33_wifi";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3500000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vcn28_ldo_reg: ldo_vcn28 {
   compatible = "regulator-fixed";
   regulator-name = "vcn28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vcn18_ldo_reg: ldo_vcn18 {
   compatible = "regulator-fixed";
   regulator-name = "vcn18";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vcama_ldo_reg: ldo_vcama {
   regulator-name = "vcama";
   regulator-min-microvolt = <2500000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vcamd_ldo_reg: ldo_vcamd {
   regulator-name = "vcamd";
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vcamio_ldo_reg: ldo_vcamio {
   compatible = "regulator-fixed";
   regulator-name = "vcamio";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vldo28_ldo_reg: ldo_vldo28 {
   regulator-name = "vldo28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3000000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vsram_others_ldo_reg: ldo_vsram_others {
   regulator-name = "vsram_others";
   regulator-min-microvolt = <518750>;
   regulator-max-microvolt = <1312500>;
   regulator-ramp-delay = <6250>;
   regulator-enable-ramp-delay = <110>;
  };
  mt_pmic_vsram_proc_ldo_reg: ldo_vsram_proc {
   regulator-name = "vsram_proc";
   regulator-min-microvolt = <518750>;
   regulator-max-microvolt = <1312500>;
   regulator-ramp-delay = <6250>;
   regulator-enable-ramp-delay = <110>;
  };
  mt_pmic_vaux18_ldo_reg: ldo_vaux18 {
   compatible = "regulator-fixed";
   regulator-name = "vaux18";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vaud28_ldo_reg: ldo_vaud28 {
   compatible = "regulator-fixed";
   regulator-name = "vaud28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vio28_ldo_reg: ldo_vio28 {
   compatible = "regulator-fixed";
   regulator-name = "vio28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vio18_ldo_reg: ldo_vio18 {
   compatible = "regulator-fixed";
   regulator-name = "vio18";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vdram_ldo_reg: ldo_vdram {
   regulator-name = "vdram";
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1200000>;
   regulator-enable-ramp-delay = <3300>;
  };
  mt_pmic_vmc_ldo_reg: ldo_vmc {
   regulator-name = "vmc";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <44>;
  };
  mt_pmic_vmch_ldo_reg: ldo_vmch {
   regulator-name = "vmch";
   regulator-min-microvolt = <2900000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <44>;
  };
  mt_pmic_vemc_ldo_reg: ldo_vemc {
   regulator-name = "vemc";
   regulator-min-microvolt = <2900000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <44>;
  };
  mt_pmic_vsim1_ldo_reg: ldo_vsim1 {
   regulator-name = "vsim1";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <3100000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vsim2_ldo_reg: ldo_vsim2 {
   regulator-name = "vsim2";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <3100000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vibr_ldo_reg: ldo_vibr {
   regulator-name = "vibr";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <44>;
  };
  mt_pmic_vusb33_ldo_reg: ldo_vusb33 {
   regulator-name = "vusb33";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3100000>;
   regulator-enable-ramp-delay = <264>;
  };
 };
 mt6357_misc: mt6357_misc {
  compatible = "mediatek,mt6357-misc";
  base = <0x580>;
  apply-lpsd-solution;
  dcxo-switch;
 };
 mt6357_rtc: mt6357_rtc {
  compatible = "mediatek,mt6357-rtc";
  interrupts = <64 0>;
  interrupt-names = "rtc";
  base = <0x580>;
  apply-lpsd-solution;
 };
};
# 2475 "../arch/arm/boot/dts/mediatek/mt6739.dts" 2

