- [x] Pack
  - [x] Veg
  - [x] Cari bag
  - [x] Bread
    - [x] Scrapers
    - [x] Sifter
    - [x] <del>Basketbowl</del>
    - [x] Banneton
    - [x] 1 sachet
- [x] Amazon
  - [x] Shorts
  - [x] Socks
  - [x] Gram scale
- [x] Add to addc diagram
  - [x] R/L
  - [x] PCB
- [ ] All python on LCG_98python3
  - [x] NSWMMART
  - [ ] NSWSTGC
  - [ ] NSWCalib
- [x] Partition plotting! (RIP)
  - [x] Get sector from the partition name?
  - [x] Ask the homies about partition pyroot
  - [x] Get run number!?
  - [x] Push it bab
- [ ] Analyze ROOT files, not text files
  - [ ] addc_alignment
  - [ ] tp_input_phase
- [ ] Lots of MM TP plots bab
- [ ] PT - SFEB VMM - TDS - Router - TP
  - [x] First pass, no bandids
  - [ ] WITH BANDIDS
- [ ] MM TP L1A latency
- [ ] Sup with these noisy VMMs in ART connectivity?
- [ ] MM TP L1A! Reproduce errors in VS?
- [ ] STGC TP L1A!
- [ ] Pad trigger readout
- [x] swROD PT hack (or not lol)
- [ ] PT-TP IBERT
- [ ] merge `analyze_eos`
- [ ] Releases and tdaq9
  - [ ] nswcal
  - [ ] artcalib
  - [ ] stgc_connectivity
  - [ ] refactor these?
