// Seed: 1772554851
module module_0 (
    output wand  id_0,
    output wand  id_1,
    input  wire  id_2,
    input  uwire id_3,
    input  wand  id_4
);
  assign id_1 = 1;
  buf primCall (id_0, id_3);
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_0,
      id_3,
      id_0,
      id_4,
      id_3,
      id_0
  );
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input uwire id_2,
    output tri id_3
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
  assign id_3 = -1;
  logic [1  |  -1 : 1] id_5;
endmodule
module module_2 (
    input supply0 id_0,
    input wire id_1,
    input uwire id_2,
    input wor id_3,
    output tri0 id_4,
    input supply0 id_5,
    output wire id_6,
    input wand id_7,
    input tri id_8,
    output supply0 id_9
    , id_11
);
  logic [1 : 1] id_12;
  assign module_0.id_0 = 0;
  assign id_9 = 1;
  assign id_11 = id_12[-1] == id_1;
  localparam id_13 = -1;
  logic id_14;
endmodule
