###############################################################
#  Generated by:      Cadence Encounter 10.13-s272_1
#  OS:                Linux x86_64(Host ID ws34)
#  Generated on:      Thu May 26 20:42:23 2016
#  Design:            square_root_finder
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix square_root_finder_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin state_reg_0_/CK 
Endpoint:   state_reg_0_/D (^) checked with  leading edge of 'clk'
Beginpoint: g_reg_8_/Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.437
- Setup                         0.123
+ Phase Shift                  20.000
= Required Time                20.313
- Arrival Time                 20.140
= Slack Time                    0.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    0.173 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |    0.401 | 
     | clk__L2_I2       | A v -> Y ^   | CLKINVX8  | 0.067 |   0.295 |    0.468 | 
     | clk__L3_I2       | A ^ -> Y ^   | CLKBUFX20 | 0.138 |   0.433 |    0.606 | 
     | g_reg_8_         | CK ^ -> Q ^  | DFFRHQX1  | 0.384 |   0.817 |    0.990 | 
     | FE_OFC9_sqrt_8_  | A ^ -> Y v   | INVX1     | 0.085 |   0.902 |    1.075 | 
     | FE_OFC11_sqrt_8_ | A v -> Y ^   | CLKINVX3  | 0.496 |   1.398 |    1.571 | 
     | FE_OFC12_sqrt_8_ | A ^ -> Y ^   | BUFX3     | 0.300 |   1.698 |    1.871 | 
     | mult_33/U86      | A ^ -> Y v   | CLKINVX3  | 0.738 |   2.436 |    2.609 | 
     | mult_33/U597     | A v -> Y ^   | NOR2X1    | 0.408 |   2.844 |    3.017 | 
     | mult_33/U59      | B ^ -> Y ^   | XOR2X1    | 0.349 |   3.193 |    3.366 | 
     | mult_33/S2_2_6   | CI ^ -> CO ^ | ADDFX2    | 0.317 |   3.509 |    3.683 | 
     | mult_33/S2_3_6   | B ^ -> CO ^  | ADDFX2    | 0.585 |   4.094 |    4.268 | 
     | mult_33/S2_4_6   | B ^ -> CO ^  | ADDFX2    | 0.582 |   4.676 |    4.849 | 
     | mult_33/S2_5_6   | B ^ -> CO ^  | ADDFX2    | 0.582 |   5.258 |    5.431 | 
     | mult_33/S2_6_6   | B ^ -> CO ^  | ADDFX2    | 0.582 |   5.839 |    6.013 | 
     | mult_33/S2_7_6   | B ^ -> CO ^  | ADDFX2    | 0.583 |   6.422 |    6.596 | 
     | mult_33/S2_8_6   | B ^ -> CO ^  | ADDFX2    | 0.582 |   7.004 |    7.178 | 
     | mult_33/S2_9_6   | B ^ -> CO ^  | ADDFX2    | 0.586 |   7.590 |    7.764 | 
     | mult_33/S2_10_6  | B ^ -> CO ^  | ADDFX2    | 0.601 |   8.191 |    8.365 | 
     | mult_33/S2_11_6  | B ^ -> CO ^  | ADDFX2    | 0.588 |   8.780 |    8.953 | 
     | mult_33/S2_12_6  | B ^ -> CO ^  | ADDFX2    | 0.582 |   9.361 |    9.535 | 
     | mult_33/S2_13_6  | B ^ -> CO ^  | ADDFX2    | 0.601 |   9.963 |   10.136 | 
     | mult_33/S2_14_6  | B ^ -> CO ^  | ADDFX2    | 0.588 |  10.551 |   10.724 | 
     | mult_33/S2_15_6  | B ^ -> CO ^  | ADDFX2    | 0.586 |  11.137 |   11.310 | 
     | mult_33/S2_16_6  | B ^ -> CO ^  | ADDFX2    | 0.586 |  11.723 |   11.896 | 
     | mult_33/S2_17_6  | B ^ -> CO ^  | ADDFX2    | 0.587 |  12.310 |   12.483 | 
     | mult_33/S2_18_6  | B ^ -> CO ^  | ADDFX2    | 0.587 |  12.897 |   13.070 | 
     | mult_33/S2_19_6  | B ^ -> CO ^  | ADDFX2    | 0.591 |  13.488 |   13.661 | 
     | mult_33/S2_20_6  | B ^ -> CO ^  | ADDFX2    | 0.586 |  14.073 |   14.247 | 
     | mult_33/S2_21_6  | B ^ -> CO ^  | ADDFX2    | 0.590 |  14.663 |   14.837 | 
     | mult_33/S2_22_6  | B ^ -> S v   | ADDFX2    | 0.593 |  15.256 |   15.430 | 
     | mult_33/S2_23_5  | CI v -> CO v | ADDFX2    | 0.359 |  15.616 |   15.789 | 
     | mult_33/S2_24_5  | B v -> S v   | ADDFX2    | 0.607 |  16.223 |   16.396 | 
     | mult_33/S2_25_4  | CI v -> CO v | ADDFX2    | 0.370 |  16.593 |   16.766 | 
     | mult_33/S2_26_4  | B v -> S v   | ADDFX2    | 0.617 |  17.210 |   17.383 | 
     | mult_33/S2_27_3  | CI v -> S ^  | ADDFX2    | 0.390 |  17.599 |   17.773 | 
     | mult_33/S2_28_2  | CI ^ -> S v  | ADDFHX2   | 0.302 |  17.902 |   18.075 | 
     | mult_33/S2_29_1  | CI v -> CO v | ADDFX2    | 0.422 |  18.324 |   18.498 | 
     | mult_33/S2_30_1  | B v -> Y v   | XOR3X4    | 0.384 |  18.708 |   18.882 | 
     | mult_33/U70      | B v -> Y ^   | XOR2X4    | 0.237 |  18.945 |   19.118 | 
     | sub_33/U35       | A ^ -> Y v   | XOR2X4    | 0.183 |  19.128 |   19.301 | 
     | U322             | A v -> Y ^   | NOR4X2    | 0.221 |  19.348 |   19.522 | 
     | U337             | D ^ -> Y ^   | AND4X4    | 0.265 |  19.614 |   19.787 | 
     | U329             | D ^ -> Y ^   | AND4X4    | 0.252 |  19.866 |   20.039 | 
     | U327             | A0 ^ -> Y v  | AOI21X2   | 0.082 |  19.948 |   20.121 | 
     | U326             | D v -> Y ^   | NAND4BX1  | 0.192 |  20.140 |   20.313 | 
     | state_reg_0_     | D ^          | DFFRXL    | 0.000 |  20.140 |   20.313 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |              |            |           |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+---------+----------| 
     |              | clk ^      |           |       |   0.000 |   -0.173 | 
     | clk__L1_I0   | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |    0.054 | 
     | clk__L2_I1   | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |    0.118 | 
     | clk__L3_I1   | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |    0.254 | 
     | state_reg_0_ | CK ^       | DFFRXL    | 0.009 |   0.437 |    0.263 | 
     +--------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin cat_reg_0_/CK 
Endpoint:   cat_reg_0_/D (^) checked with  leading edge of 'clk'
Beginpoint: g_reg_9_/Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.437
- Setup                         0.122
+ Phase Shift                  20.000
= Required Time                20.314
- Arrival Time                 20.082
= Slack Time                    0.232
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                 |              |           |       |  Time   |   Time   | 
     |-----------------+--------------+-----------+-------+---------+----------| 
     |                 | clk ^        |           |       |   0.000 |    0.232 | 
     | clk__L1_I0      | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |    0.460 | 
     | clk__L2_I3      | A v -> Y ^   | CLKINVX8  | 0.065 |   0.293 |    0.524 | 
     | clk__L3_I3      | A ^ -> Y ^   | CLKBUFX20 | 0.140 |   0.433 |    0.664 | 
     | g_reg_9_        | CK ^ -> Q ^  | DFFRHQX1  | 0.396 |   0.828 |    1.060 | 
     | FE_OFC8_sqrt_9_ | A ^ -> Y ^   | BUFX3     | 0.664 |   1.492 |    1.724 | 
     | mult_51/U83     | A ^ -> Y v   | CLKINVX3  | 1.012 |   2.504 |    2.736 | 
     | mult_51/U589    | A v -> Y ^   | NOR2X1    | 0.530 |   3.034 |    3.265 | 
     | mult_51/U50     | B ^ -> Y ^   | XOR2X1    | 0.380 |   3.414 |    3.645 | 
     | mult_51/S2_2_7  | CI ^ -> S ^  | ADDFX2    | 0.375 |   3.788 |    4.020 | 
     | mult_51/S2_3_6  | CI ^ -> CO ^ | ADDFX2    | 0.310 |   4.098 |    4.330 | 
     | mult_51/S2_4_6  | B ^ -> CO ^  | ADDFX2    | 0.595 |   4.692 |    4.924 | 
     | mult_51/S2_5_6  | B ^ -> CO ^  | ADDFX2    | 0.601 |   5.293 |    5.525 | 
     | mult_51/S2_6_6  | B ^ -> CO ^  | ADDFX2    | 0.590 |   5.883 |    6.115 | 
     | mult_51/S2_7_6  | B ^ -> CO ^  | ADDFX2    | 0.589 |   6.472 |    6.704 | 
     | mult_51/S2_8_6  | B ^ -> CO ^  | ADDFX2    | 0.586 |   7.058 |    7.290 | 
     | mult_51/S2_9_6  | B ^ -> CO ^  | ADDFX2    | 0.590 |   7.649 |    7.880 | 
     | mult_51/S2_10_6 | B ^ -> CO ^  | ADDFX2    | 0.597 |   8.245 |    8.477 | 
     | mult_51/S2_11_6 | B ^ -> CO ^  | ADDFX2    | 0.593 |   8.838 |    9.070 | 
     | mult_51/S2_12_6 | B ^ -> CO ^  | ADDFX2    | 0.588 |   9.426 |    9.657 | 
     | mult_51/S2_13_6 | B ^ -> CO ^  | ADDFX2    | 0.590 |  10.016 |   10.247 | 
     | mult_51/S2_14_6 | B ^ -> CO ^  | ADDFX2    | 0.587 |  10.602 |   10.834 | 
     | mult_51/S2_15_6 | B ^ -> CO ^  | ADDFX2    | 0.586 |  11.189 |   11.420 | 
     | mult_51/S2_16_6 | B ^ -> S v   | ADDFX2    | 0.592 |  11.781 |   12.012 | 
     | mult_51/S2_17_5 | CI v -> CO v | ADDFX2    | 0.357 |  12.138 |   12.369 | 
     | mult_51/S2_18_5 | B v -> S v   | ADDFX2    | 0.609 |  12.747 |   12.979 | 
     | mult_51/S2_19_4 | CI v -> CO v | ADDFX2    | 0.370 |  13.117 |   13.349 | 
     | mult_51/S2_20_4 | B v -> S v   | ADDFX2    | 0.608 |  13.725 |   13.957 | 
     | mult_51/S2_21_3 | CI v -> S ^  | ADDFX2    | 0.371 |  14.095 |   14.327 | 
     | mult_51/S2_22_2 | CI ^ -> CO ^ | ADDFX2    | 0.301 |  14.397 |   14.628 | 
     | mult_51/S2_23_2 | B ^ -> CO ^  | ADDFX2    | 0.591 |  14.988 |   15.219 | 
     | mult_51/S2_24_2 | B ^ -> CO ^  | ADDFX1    | 0.579 |  15.566 |   15.798 | 
     | mult_51/S2_25_2 | B ^ -> CO ^  | ADDFX2    | 0.594 |  16.160 |   16.392 | 
     | mult_51/S2_26_2 | B ^ -> CO ^  | ADDFX2    | 0.586 |  16.746 |   16.978 | 
     | mult_51/S2_27_2 | B ^ -> CO ^  | ADDFX2    | 0.588 |  17.334 |   17.566 | 
     | mult_51/S2_28_2 | B ^ -> CO ^  | ADDFX1    | 0.651 |  17.985 |   18.217 | 
     | mult_51/S2_29_2 | B ^ -> Y v   | XOR3X2    | 0.431 |  18.416 |   18.648 | 
     | mult_51/S2_30_1 | C v -> Y ^   | XOR3X2    | 0.319 |  18.736 |   18.967 | 
     | mult_51/U63     | B ^ -> Y ^   | XOR2X2    | 0.259 |  18.995 |   19.227 | 
     | U626            | A ^ -> Y v   | XNOR2X2   | 0.204 |  19.199 |   19.431 | 
     | U320            | C v -> Y ^   | NOR4X2    | 0.247 |  19.446 |   19.678 | 
     | U316            | D ^ -> Y v   | NAND4X1   | 0.170 |  19.616 |   19.848 | 
     | U314            | B v -> Y ^   | NOR2X2    | 0.171 |  19.788 |   20.019 | 
     | U324            | A0 ^ -> Y v  | AOI211X1  | 0.134 |  19.922 |   20.154 | 
     | U323            | A0 v -> Y ^  | OAI22X1   | 0.160 |  20.082 |   20.314 | 
     | cat_reg_0_      | D ^          | DFFRXL    | 0.000 |  20.082 |   20.314 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -0.232 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |   -0.004 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |    0.060 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |    0.196 | 
     | cat_reg_0_ | CK ^       | DFFRXL    | 0.009 |   0.437 |    0.205 | 
     +------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin g_reg_30_/CK 
Endpoint:   g_reg_30_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.441
- Setup                         0.398
+ Phase Shift                  20.000
= Required Time                20.043
- Arrival Time                 12.509
= Slack Time                    7.535
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    7.535 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |    7.762 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |    7.825 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |    7.960 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |    8.207 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |    8.291 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |    8.381 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |    8.558 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.230 |   1.253 |    8.787 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.343 |   1.596 |    9.130 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.370 |   1.966 |    9.501 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.362 |   2.328 |    9.863 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.368 |   2.697 |   10.231 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.362 |   3.059 |   10.593 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.372 |   3.431 |   10.965 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.367 |   3.797 |   11.332 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.367 |   4.165 |   11.699 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.367 |   4.532 |   12.067 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.363 |   4.895 |   12.429 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.364 |   5.259 |   12.794 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.358 |   5.617 |   13.152 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.362 |   5.979 |   13.514 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.363 |   6.342 |   13.877 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.360 |   6.702 |   14.237 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.364 |   7.066 |   14.601 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.369 |   7.435 |   14.970 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.362 |   7.798 |   15.332 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.357 |   8.155 |   15.690 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.363 |   8.518 |   16.053 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.368 |   8.886 |   16.421 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.376 |   9.263 |   16.797 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.371 |   9.634 |   17.169 | 
     | add_73/U1_24     | CI v -> CO v | ADDFX2    | 0.363 |   9.996 |   17.531 | 
     | add_73/U1_25     | CI v -> CO v | ADDFX2    | 0.365 |  10.361 |   17.896 | 
     | add_73/U1_26     | CI v -> CO v | ADDFX2    | 0.368 |  10.729 |   18.264 | 
     | add_73/U1_27     | CI v -> CO v | ADDFX2    | 0.363 |  11.093 |   18.627 | 
     | add_73/U1_28     | CI v -> CO v | ADDFX2    | 0.362 |  11.455 |   18.989 | 
     | add_73/U1_29     | CI v -> CO v | ADDFX2    | 0.365 |  11.819 |   19.354 | 
     | add_73/U1_30     | CI v -> CO v | ADDFX2    | 0.350 |  12.169 |   19.704 | 
     | U485             | B0 v -> Y ^  | AOI22X1   | 0.203 |  12.372 |   19.907 | 
     | U484             | B0 ^ -> Y v  | OAI21XL   | 0.136 |  12.509 |   20.043 | 
     | g_reg_30_        | D v          | DFFRHQX1  | 0.000 |  12.509 |   20.043 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -7.535 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |   -7.307 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.067 |   0.295 |   -7.240 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.433 |   -7.102 | 
     | g_reg_30_  | CK ^       | DFFRHQX1  | 0.008 |   0.441 |   -7.093 | 
     +------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin g_reg_29_/CK 
Endpoint:   g_reg_29_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.440
- Setup                         0.396
+ Phase Shift                  20.000
= Required Time                20.044
- Arrival Time                 12.465
= Slack Time                    7.579
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    7.579 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |    7.806 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |    7.869 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |    8.004 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |    8.251 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |    8.335 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |    8.425 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |    8.602 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.230 |   1.253 |    8.831 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.343 |   1.596 |    9.174 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.370 |   1.966 |    9.545 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.362 |   2.328 |    9.907 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.368 |   2.697 |   10.275 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.362 |   3.059 |   10.637 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.372 |   3.431 |   11.009 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.367 |   3.797 |   11.376 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.367 |   4.165 |   11.743 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.367 |   4.532 |   12.111 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.363 |   4.895 |   12.473 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.364 |   5.259 |   12.838 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.358 |   5.617 |   13.196 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.362 |   5.979 |   13.558 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.363 |   6.342 |   13.921 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.360 |   6.702 |   14.281 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.364 |   7.066 |   14.645 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.369 |   7.435 |   15.014 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.362 |   7.798 |   15.376 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.357 |   8.155 |   15.734 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.363 |   8.518 |   16.097 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.368 |   8.886 |   16.465 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.376 |   9.263 |   16.841 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.371 |   9.634 |   17.213 | 
     | add_73/U1_24     | CI v -> CO v | ADDFX2    | 0.363 |   9.996 |   17.575 | 
     | add_73/U1_25     | CI v -> CO v | ADDFX2    | 0.365 |  10.361 |   17.940 | 
     | add_73/U1_26     | CI v -> CO v | ADDFX2    | 0.368 |  10.729 |   18.308 | 
     | add_73/U1_27     | CI v -> CO v | ADDFX2    | 0.363 |  11.093 |   18.671 | 
     | add_73/U1_28     | CI v -> CO v | ADDFX2    | 0.362 |  11.455 |   19.033 | 
     | add_73/U1_29     | CI v -> CO v | ADDFX2    | 0.365 |  11.819 |   19.398 | 
     | add_73/U1_30     | CI v -> S v  | ADDFX2    | 0.307 |  12.126 |   19.705 | 
     | U353             | B0 v -> Y ^  | AOI22X1   | 0.208 |  12.334 |   19.913 | 
     | U352             | B0 ^ -> Y v  | OAI21XL   | 0.130 |  12.465 |   20.043 | 
     | g_reg_29_        | D v          | DFFRHQX1  | 0.000 |  12.465 |   20.044 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -7.579 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |   -7.351 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.067 |   0.295 |   -7.284 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.433 |   -7.146 | 
     | g_reg_29_  | CK ^       | DFFRHQX1  | 0.007 |   0.440 |   -7.139 | 
     +------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin g_reg_28_/CK 
Endpoint:   g_reg_28_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.441
- Setup                         0.396
+ Phase Shift                  20.000
= Required Time                20.045
- Arrival Time                 12.098
= Slack Time                    7.946
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    7.946 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |    8.174 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |    8.237 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |    8.372 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |    8.619 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |    8.703 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |    8.793 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |    8.970 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.230 |   1.253 |    9.199 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.343 |   1.596 |    9.542 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.370 |   1.966 |    9.912 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.362 |   2.328 |   10.275 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.368 |   2.697 |   10.643 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.362 |   3.059 |   11.005 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.372 |   3.431 |   11.377 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.367 |   3.797 |   11.744 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.367 |   4.165 |   12.111 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.367 |   4.532 |   12.478 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.363 |   4.895 |   12.841 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.364 |   5.259 |   13.205 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.358 |   5.617 |   13.563 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.362 |   5.979 |   13.925 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.363 |   6.342 |   14.288 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.360 |   6.702 |   14.649 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.364 |   7.066 |   15.012 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.369 |   7.435 |   15.382 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.362 |   7.798 |   15.744 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.357 |   8.155 |   16.101 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.363 |   8.518 |   16.465 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.368 |   8.886 |   16.833 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.376 |   9.263 |   17.209 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.371 |   9.634 |   17.580 | 
     | add_73/U1_24     | CI v -> CO v | ADDFX2    | 0.363 |   9.996 |   17.943 | 
     | add_73/U1_25     | CI v -> CO v | ADDFX2    | 0.365 |  10.361 |   18.308 | 
     | add_73/U1_26     | CI v -> CO v | ADDFX2    | 0.368 |  10.729 |   18.676 | 
     | add_73/U1_27     | CI v -> CO v | ADDFX2    | 0.363 |  11.093 |   19.039 | 
     | add_73/U1_28     | CI v -> CO v | ADDFX2    | 0.362 |  11.455 |   19.401 | 
     | add_73/U1_29     | CI v -> S v  | ADDFX2    | 0.301 |  11.756 |   19.702 | 
     | U355             | B0 v -> Y ^  | AOI22X1   | 0.210 |  11.966 |   19.913 | 
     | U354             | B0 ^ -> Y v  | OAI21XL   | 0.132 |  12.098 |   20.044 | 
     | g_reg_28_        | D v          | DFFRHQX1  | 0.000 |  12.098 |   20.045 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -7.946 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |   -7.719 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.067 |   0.295 |   -7.651 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.433 |   -7.514 | 
     | g_reg_28_  | CK ^       | DFFRHQX1  | 0.008 |   0.441 |   -7.506 | 
     +------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin g_reg_27_/CK 
Endpoint:   g_reg_27_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.440
- Setup                         0.395
+ Phase Shift                  20.000
= Required Time                20.044
- Arrival Time                 11.754
= Slack Time                    8.290
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    8.290 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |    8.518 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |    8.581 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |    8.716 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |    8.963 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |    9.047 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |    9.137 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |    9.314 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.230 |   1.253 |    9.543 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.343 |   1.596 |    9.886 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.370 |   1.966 |   10.256 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.362 |   2.328 |   10.619 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.368 |   2.697 |   10.987 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.362 |   3.059 |   11.349 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.372 |   3.431 |   11.721 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.367 |   3.797 |   12.088 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.367 |   4.165 |   12.455 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.367 |   4.532 |   12.822 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.363 |   4.895 |   13.185 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.364 |   5.259 |   13.549 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.358 |   5.617 |   13.907 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.362 |   5.979 |   14.269 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.363 |   6.342 |   14.632 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.360 |   6.702 |   14.993 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.364 |   7.066 |   15.356 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.369 |   7.435 |   15.726 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.362 |   7.798 |   16.088 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.357 |   8.155 |   16.445 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.363 |   8.518 |   16.809 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.368 |   8.886 |   17.177 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.376 |   9.263 |   17.553 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.371 |   9.634 |   17.924 | 
     | add_73/U1_24     | CI v -> CO v | ADDFX2    | 0.363 |   9.996 |   18.287 | 
     | add_73/U1_25     | CI v -> CO v | ADDFX2    | 0.365 |  10.361 |   18.652 | 
     | add_73/U1_26     | CI v -> CO v | ADDFX2    | 0.368 |  10.729 |   19.020 | 
     | add_73/U1_27     | CI v -> CO v | ADDFX2    | 0.363 |  11.093 |   19.383 | 
     | add_73/U1_28     | CI v -> S v  | ADDFX2    | 0.307 |  11.399 |   19.690 | 
     | U357             | B0 v -> Y ^  | AOI22X1   | 0.223 |  11.623 |   19.913 | 
     | U356             | B0 ^ -> Y v  | OAI21XL   | 0.131 |  11.754 |   20.044 | 
     | g_reg_27_        | D v          | DFFRHQX1  | 0.000 |  11.754 |   20.044 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -8.290 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |   -8.063 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.067 |   0.295 |   -7.995 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.433 |   -7.858 | 
     | g_reg_27_  | CK ^       | DFFRHQX1  | 0.007 |   0.439 |   -7.851 | 
     +------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin g_reg_26_/CK 
Endpoint:   g_reg_26_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.439
- Setup                         0.395
+ Phase Shift                  20.000
= Required Time                20.044
- Arrival Time                 11.381
= Slack Time                    8.663
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    8.664 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |    8.891 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |    8.954 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |    9.089 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |    9.336 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |    9.420 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |    9.510 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |    9.687 | 
     | add_80/U1        | B v -> Y v   | AND2X1    | 0.254 |   1.277 |    9.940 | 
     | add_80/U1_1      | CI v -> CO v | ADDFX2    | 0.353 |   1.630 |   10.294 | 
     | add_80/U1_2      | CI v -> CO v | ADDFX2    | 0.358 |   1.988 |   10.652 | 
     | add_80/U1_3      | CI v -> CO v | ADDFX2    | 0.368 |   2.356 |   11.020 | 
     | add_80/U1_4      | CI v -> CO v | ADDFX2    | 0.369 |   2.725 |   11.389 | 
     | add_80/U1_5      | CI v -> CO v | ADDFX2    | 0.358 |   3.083 |   11.747 | 
     | add_80/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   3.452 |   12.115 | 
     | add_80/U1_7      | CI v -> CO v | ADDFX2    | 0.374 |   3.826 |   12.489 | 
     | add_80/U1_8      | CI v -> CO v | ADDFX2    | 0.364 |   4.190 |   12.854 | 
     | add_80/U1_9      | CI v -> CO v | ADDFX2    | 0.377 |   4.567 |   13.231 | 
     | add_80/U1_10     | CI v -> CO v | ADDFX2    | 0.357 |   4.925 |   13.588 | 
     | add_80/U1_11     | CI v -> CO v | ADDFX2    | 0.363 |   5.288 |   13.952 | 
     | add_80/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.643 |   14.307 | 
     | add_80/U1_13     | CI v -> CO v | ADDFX2    | 0.365 |   6.008 |   14.672 | 
     | add_80/U1_14     | CI v -> CO v | ADDFX2    | 0.363 |   6.372 |   15.035 | 
     | add_80/U1_15     | CI v -> CO v | ADDFX2    | 0.366 |   6.738 |   15.402 | 
     | add_80/U1_16     | CI v -> CO v | ADDFX2    | 0.362 |   7.101 |   15.764 | 
     | add_80/U1_17     | CI v -> CO v | ADDFX2    | 0.360 |   7.460 |   16.124 | 
     | add_80/U1_18     | CI v -> CO v | ADDFX2    | 0.371 |   7.831 |   16.495 | 
     | add_80/U1_19     | CI v -> CO v | ADDFX2    | 0.373 |   8.204 |   16.868 | 
     | add_80/U1_20     | CI v -> CO v | ADDFX2    | 0.359 |   8.563 |   17.226 | 
     | add_80/U1_21     | CI v -> CO v | ADDFX2    | 0.374 |   8.937 |   17.600 | 
     | add_80/U1_22     | CI v -> CO v | ADDFX2    | 0.370 |   9.307 |   17.970 | 
     | add_80/U1_23     | CI v -> CO v | ADDFX2    | 0.369 |   9.676 |   18.339 | 
     | add_80/U1_24     | CI v -> CO v | ADDFX2    | 0.361 |  10.037 |   18.700 | 
     | add_80/U1_25     | CI v -> CO v | ADDFX2    | 0.359 |  10.396 |   19.059 | 
     | add_80/U1_26     | CI v -> CO v | ADDFX2    | 0.370 |  10.766 |   19.429 | 
     | add_80/U1_27     | CI v -> S v  | ADDFX2    | 0.321 |  11.087 |   19.750 | 
     | U359             | A0 v -> Y ^  | AOI22X1   | 0.166 |  11.252 |   19.916 | 
     | U358             | B0 ^ -> Y v  | OAI21XL   | 0.128 |  11.381 |   20.044 | 
     | g_reg_26_        | D v          | DFFRHQX1  | 0.000 |  11.381 |   20.044 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -8.663 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |   -8.436 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.067 |   0.295 |   -8.368 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.433 |   -8.231 | 
     | g_reg_26_  | CK ^       | DFFRHQX1  | 0.006 |   0.439 |   -8.224 | 
     +------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin g_reg_25_/CK 
Endpoint:   g_reg_25_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.443
- Setup                         0.393
+ Phase Shift                  20.000
= Required Time                20.049
- Arrival Time                 10.999
= Slack Time                    9.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    9.050 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |    9.278 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |    9.341 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |    9.476 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |    9.722 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |    9.806 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |    9.897 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |   10.073 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.230 |   1.253 |   10.303 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.343 |   1.596 |   10.646 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.370 |   1.966 |   11.016 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.362 |   2.328 |   11.378 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.368 |   2.697 |   11.747 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.362 |   3.059 |   12.109 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.372 |   3.431 |   12.481 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.367 |   3.797 |   12.847 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.367 |   4.165 |   13.215 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.367 |   4.532 |   13.582 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.363 |   4.895 |   13.945 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.364 |   5.259 |   14.309 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.358 |   5.617 |   14.667 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.362 |   5.979 |   15.029 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.363 |   6.342 |   15.392 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.360 |   6.702 |   15.752 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.364 |   7.066 |   16.116 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.369 |   7.435 |   16.485 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.362 |   7.798 |   16.848 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.357 |   8.155 |   17.205 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.363 |   8.518 |   17.568 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.368 |   8.886 |   17.937 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.376 |   9.263 |   18.313 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.371 |   9.634 |   18.684 | 
     | add_73/U1_24     | CI v -> CO v | ADDFX2    | 0.363 |   9.996 |   19.046 | 
     | add_73/U1_25     | CI v -> CO v | ADDFX2    | 0.365 |  10.361 |   19.412 | 
     | add_73/U1_26     | CI v -> S v  | ADDFX2    | 0.304 |  10.665 |   19.715 | 
     | U361             | B0 v -> Y ^  | AOI22X1   | 0.212 |  10.877 |   19.927 | 
     | U360             | B0 ^ -> Y v  | OAI21XL   | 0.122 |  10.999 |   20.049 | 
     | g_reg_25_        | D v          | DFFRHQX1  | 0.000 |  10.999 |   20.049 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -9.050 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |   -8.822 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.067 |   0.295 |   -8.755 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.433 |   -8.617 | 
     | g_reg_25_  | CK ^       | DFFRHQX1  | 0.010 |   0.443 |   -8.608 | 
     +------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin g_reg_24_/CK 
Endpoint:   g_reg_24_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.443
- Setup                         0.394
+ Phase Shift                  20.000
= Required Time                20.049
- Arrival Time                 10.632
= Slack Time                    9.417
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    9.417 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |    9.645 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |    9.708 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |    9.843 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |   10.090 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |   10.174 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |   10.264 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |   10.441 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.230 |   1.253 |   10.670 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.343 |   1.596 |   11.013 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.370 |   1.966 |   11.383 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.362 |   2.328 |   11.746 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.368 |   2.697 |   12.114 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.362 |   3.059 |   12.476 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.372 |   3.431 |   12.848 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.367 |   3.797 |   13.215 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.367 |   4.165 |   13.582 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.367 |   4.532 |   13.949 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.363 |   4.895 |   14.312 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.364 |   5.259 |   14.676 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.358 |   5.617 |   15.034 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.362 |   5.979 |   15.396 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.363 |   6.342 |   15.759 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.360 |   6.702 |   16.120 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.364 |   7.066 |   16.483 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.369 |   7.435 |   16.853 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.362 |   7.798 |   17.215 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.357 |   8.155 |   17.572 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.363 |   8.518 |   17.936 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.368 |   8.886 |   18.304 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.376 |   9.263 |   18.680 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.371 |   9.634 |   19.051 | 
     | add_73/U1_24     | CI v -> CO v | ADDFX2    | 0.363 |   9.996 |   19.414 | 
     | add_73/U1_25     | CI v -> S v  | ADDFX2    | 0.301 |  10.297 |   19.715 | 
     | U363             | B0 v -> Y ^  | AOI22X1   | 0.210 |  10.507 |   19.924 | 
     | U362             | B0 ^ -> Y v  | OAI21XL   | 0.125 |  10.632 |   20.049 | 
     | g_reg_24_        | D v          | DFFRHQX1  | 0.000 |  10.632 |   20.049 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -9.417 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |   -9.190 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.067 |   0.295 |   -9.122 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.433 |   -8.985 | 
     | g_reg_24_  | CK ^       | DFFRHQX1  | 0.010 |   0.443 |   -8.974 | 
     +------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin g_reg_23_/CK 
Endpoint:   g_reg_23_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.439
- Setup                         0.401
+ Phase Shift                  20.000
= Required Time                20.038
- Arrival Time                 10.306
= Slack Time                    9.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    9.731 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |    9.959 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |   10.022 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |   10.157 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |   10.404 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |   10.488 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |   10.578 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |   10.755 | 
     | add_80/U1        | B v -> Y v   | AND2X1    | 0.254 |   1.277 |   11.008 | 
     | add_80/U1_1      | CI v -> CO v | ADDFX2    | 0.353 |   1.630 |   11.361 | 
     | add_80/U1_2      | CI v -> CO v | ADDFX2    | 0.358 |   1.988 |   11.720 | 
     | add_80/U1_3      | CI v -> CO v | ADDFX2    | 0.368 |   2.356 |   12.088 | 
     | add_80/U1_4      | CI v -> CO v | ADDFX2    | 0.369 |   2.725 |   12.456 | 
     | add_80/U1_5      | CI v -> CO v | ADDFX2    | 0.358 |   3.083 |   12.815 | 
     | add_80/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   3.452 |   13.183 | 
     | add_80/U1_7      | CI v -> CO v | ADDFX2    | 0.374 |   3.826 |   13.557 | 
     | add_80/U1_8      | CI v -> CO v | ADDFX2    | 0.364 |   4.190 |   13.921 | 
     | add_80/U1_9      | CI v -> CO v | ADDFX2    | 0.377 |   4.567 |   14.299 | 
     | add_80/U1_10     | CI v -> CO v | ADDFX2    | 0.357 |   4.925 |   14.656 | 
     | add_80/U1_11     | CI v -> CO v | ADDFX2    | 0.363 |   5.288 |   15.019 | 
     | add_80/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.643 |   15.374 | 
     | add_80/U1_13     | CI v -> CO v | ADDFX2    | 0.365 |   6.008 |   15.740 | 
     | add_80/U1_14     | CI v -> CO v | ADDFX2    | 0.363 |   6.372 |   16.103 | 
     | add_80/U1_15     | CI v -> CO v | ADDFX2    | 0.366 |   6.738 |   16.470 | 
     | add_80/U1_16     | CI v -> CO v | ADDFX2    | 0.362 |   7.101 |   16.832 | 
     | add_80/U1_17     | CI v -> CO v | ADDFX2    | 0.360 |   7.460 |   17.192 | 
     | add_80/U1_18     | CI v -> CO v | ADDFX2    | 0.371 |   7.832 |   17.563 | 
     | add_80/U1_19     | CI v -> CO v | ADDFX2    | 0.373 |   8.204 |   17.935 | 
     | add_80/U1_20     | CI v -> CO v | ADDFX2    | 0.359 |   8.563 |   18.294 | 
     | add_80/U1_21     | CI v -> CO v | ADDFX2    | 0.374 |   8.937 |   18.668 | 
     | add_80/U1_22     | CI v -> CO v | ADDFX2    | 0.370 |   9.307 |   19.038 | 
     | add_80/U1_23     | CI v -> CO v | ADDFX2    | 0.369 |   9.676 |   19.407 | 
     | add_80/U1_24     | CI v -> S v  | ADDFX2    | 0.314 |   9.990 |   19.721 | 
     | U365             | A0 v -> Y ^  | AOI22X1   | 0.167 |  10.157 |   19.888 | 
     | U364             | B0 ^ -> Y v  | OAI21XL   | 0.150 |  10.306 |   20.038 | 
     | g_reg_23_        | D v          | DFFRHQX1  | 0.000 |  10.306 |   20.038 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -9.731 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |   -9.503 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.067 |   0.295 |   -9.436 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.433 |   -9.298 | 
     | g_reg_23_  | CK ^       | DFFRHQX1  | 0.006 |   0.439 |   -9.293 | 
     +------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin g_reg_22_/CK 
Endpoint:   g_reg_22_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.430
- Setup                         0.396
+ Phase Shift                  20.000
= Required Time                20.034
- Arrival Time                  9.913
= Slack Time                   10.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   10.121 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   10.349 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |   10.412 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |   10.547 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |   10.793 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |   10.877 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |   10.968 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |   11.144 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.230 |   1.253 |   11.374 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.343 |   1.596 |   11.717 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.370 |   1.966 |   12.087 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.362 |   2.328 |   12.449 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.368 |   2.697 |   12.817 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.362 |   3.059 |   13.180 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.372 |   3.431 |   13.551 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.367 |   3.797 |   13.918 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.367 |   4.165 |   14.286 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.367 |   4.532 |   14.653 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.363 |   4.895 |   15.016 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.364 |   5.259 |   15.380 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.358 |   5.617 |   15.738 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.362 |   5.979 |   16.100 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.363 |   6.342 |   16.463 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.360 |   6.702 |   16.823 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.364 |   7.066 |   17.187 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.369 |   7.435 |   17.556 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.362 |   7.798 |   17.919 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.357 |   8.155 |   18.276 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.363 |   8.518 |   18.639 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.368 |   8.887 |   19.007 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.376 |   9.263 |   19.384 | 
     | add_73/U1_23     | CI v -> S v  | ADDFX2    | 0.307 |   9.570 |   19.691 | 
     | U367             | B0 v -> Y ^  | AOI22X1   | 0.213 |   9.783 |   19.903 | 
     | U366             | B0 ^ -> Y v  | OAI21XL   | 0.131 |   9.913 |   20.034 | 
     | g_reg_22_        | D v          | DFFRHQX1  | 0.000 |   9.913 |   20.034 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -10.121 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |   -9.893 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.063 |   0.291 |   -9.830 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.135 |   0.426 |   -9.695 | 
     | g_reg_22_  | CK ^       | DFFRHQX1  | 0.004 |   0.430 |   -9.691 | 
     +------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin g_reg_21_/CK 
Endpoint:   g_reg_21_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.437
- Setup                         0.398
+ Phase Shift                  20.000
= Required Time                20.038
- Arrival Time                  9.585
= Slack Time                   10.453
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   10.453 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   10.681 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |   10.744 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |   10.879 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |   11.125 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |   11.209 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |   11.300 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |   11.476 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.230 |   1.253 |   11.706 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.343 |   1.596 |   12.049 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.370 |   1.966 |   12.419 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.362 |   2.328 |   12.781 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.368 |   2.697 |   13.150 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.362 |   3.059 |   13.512 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.372 |   3.431 |   13.884 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.367 |   3.797 |   14.250 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.367 |   4.165 |   14.618 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.367 |   4.532 |   14.985 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.363 |   4.895 |   15.348 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.364 |   5.259 |   15.712 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.358 |   5.617 |   16.070 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.362 |   5.979 |   16.432 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.363 |   6.342 |   16.795 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.360 |   6.702 |   17.155 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.364 |   7.066 |   17.519 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.369 |   7.435 |   17.888 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.362 |   7.798 |   18.251 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.357 |   8.155 |   18.608 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.363 |   8.518 |   18.971 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.368 |   8.886 |   19.340 | 
     | add_73/U1_22     | CI v -> S v  | ADDFX2    | 0.314 |   9.200 |   19.653 | 
     | U369             | B0 v -> Y ^  | AOI22X1   | 0.241 |   9.441 |   19.894 | 
     | U368             | B0 ^ -> Y v  | OAI21XL   | 0.145 |   9.585 |   20.038 | 
     | g_reg_21_        | D v          | DFFRHQX1  | 0.000 |   9.585 |   20.038 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -10.453 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -10.225 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.065 |   0.293 |  -10.160 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.140 |   0.433 |  -10.020 | 
     | g_reg_21_  | CK ^       | DFFRHQX1  | 0.004 |   0.437 |  -10.016 | 
     +------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin g_reg_20_/CK 
Endpoint:   g_reg_20_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.436
- Setup                         0.394
+ Phase Shift                  20.000
= Required Time                20.042
- Arrival Time                  9.153
= Slack Time                   10.889
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   10.889 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   11.117 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |   11.180 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |   11.315 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |   11.561 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |   11.645 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |   11.736 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |   11.912 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.230 |   1.253 |   12.142 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.343 |   1.596 |   12.485 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.370 |   1.966 |   12.855 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.362 |   2.328 |   13.217 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.368 |   2.697 |   13.585 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.362 |   3.059 |   13.948 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.372 |   3.431 |   14.319 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.367 |   3.797 |   14.686 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.367 |   4.165 |   15.054 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.367 |   4.532 |   15.421 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.363 |   4.895 |   15.784 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.364 |   5.259 |   16.148 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.358 |   5.617 |   16.506 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.362 |   5.979 |   16.868 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.363 |   6.342 |   17.231 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.360 |   6.702 |   17.591 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.364 |   7.066 |   17.955 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.369 |   7.435 |   18.324 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.362 |   7.798 |   18.687 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.357 |   8.155 |   19.044 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.363 |   8.518 |   19.407 | 
     | add_73/U1_21     | CI v -> S v  | ADDFX2    | 0.305 |   8.824 |   19.712 | 
     | U371             | B0 v -> Y ^  | AOI22X1   | 0.207 |   9.030 |   19.919 | 
     | U370             | B0 ^ -> Y v  | OAI21XL   | 0.123 |   9.153 |   20.042 | 
     | g_reg_20_        | D v          | DFFRHQX1  | 0.000 |   9.153 |   20.042 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -10.889 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -10.661 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.065 |   0.293 |  -10.596 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.140 |   0.433 |  -10.456 | 
     | g_reg_20_  | CK ^       | DFFRHQX1  | 0.004 |   0.436 |  -10.453 | 
     +------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin g_reg_19_/CK 
Endpoint:   g_reg_19_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.436
- Setup                         0.402
+ Phase Shift                  20.000
= Required Time                20.034
- Arrival Time                  8.835
= Slack Time                   11.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   11.199 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   11.427 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |   11.490 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |   11.625 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |   11.871 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |   11.955 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |   12.046 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |   12.222 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.230 |   1.253 |   12.452 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.343 |   1.596 |   12.795 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.370 |   1.966 |   13.165 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.362 |   2.328 |   13.527 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.368 |   2.697 |   13.896 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.362 |   3.059 |   14.258 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.372 |   3.431 |   14.630 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.367 |   3.797 |   14.996 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.367 |   4.165 |   15.364 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.367 |   4.532 |   15.731 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.363 |   4.895 |   16.094 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.364 |   5.259 |   16.458 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.358 |   5.617 |   16.816 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.362 |   5.979 |   17.178 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.363 |   6.342 |   17.541 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.360 |   6.702 |   17.901 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.364 |   7.066 |   18.265 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.369 |   7.435 |   18.634 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.362 |   7.798 |   18.997 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.357 |   8.155 |   19.354 | 
     | add_73/U1_20     | CI v -> S v  | ADDFX2    | 0.312 |   8.467 |   19.666 | 
     | U373             | B0 v -> Y ^  | AOI22X1   | 0.216 |   8.683 |   19.882 | 
     | U372             | B0 ^ -> Y v  | OAI21XL   | 0.152 |   8.834 |   20.034 | 
     | g_reg_19_        | D v          | DFFRHQX1  | 0.000 |   8.835 |   20.034 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -11.199 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -10.971 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.065 |   0.293 |  -10.906 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.140 |   0.433 |  -10.766 | 
     | g_reg_19_  | CK ^       | DFFRHQX1  | 0.003 |   0.436 |  -10.763 | 
     +------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin g_reg_18_/CK 
Endpoint:   g_reg_18_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.433
- Setup                         0.394
+ Phase Shift                  20.000
= Required Time                20.039
- Arrival Time                  8.449
= Slack Time                   11.590
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   11.590 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   11.818 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |   11.881 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |   12.016 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |   12.262 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |   12.346 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |   12.437 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |   12.613 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.230 |   1.253 |   12.843 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.343 |   1.596 |   13.186 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.370 |   1.966 |   13.556 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.362 |   2.328 |   13.918 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.368 |   2.697 |   14.286 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.362 |   3.059 |   14.648 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.372 |   3.431 |   15.020 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.367 |   3.797 |   15.387 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.367 |   4.165 |   15.754 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.367 |   4.532 |   16.122 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.363 |   4.895 |   16.484 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.364 |   5.259 |   16.849 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.358 |   5.617 |   17.207 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.362 |   5.979 |   17.569 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.363 |   6.342 |   17.932 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.360 |   6.702 |   18.292 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.364 |   7.066 |   18.656 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.369 |   7.435 |   19.025 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.362 |   7.798 |   19.388 | 
     | add_73/U1_19     | CI v -> S v  | ADDFX2    | 0.318 |   8.116 |   19.706 | 
     | U375             | B0 v -> Y ^  | AOI22X1   | 0.210 |   8.326 |   19.916 | 
     | U374             | B0 ^ -> Y v  | OAI21XL   | 0.124 |   8.449 |   20.039 | 
     | g_reg_18_        | D v          | DFFRHQX1  | 0.000 |   8.449 |   20.039 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -11.590 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -11.362 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -11.299 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -11.162 | 
     | g_reg_18_  | CK ^       | DFFRHQX1  | 0.006 |   0.433 |  -11.157 | 
     +------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin g_reg_17_/CK 
Endpoint:   g_reg_17_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.433
- Setup                         0.395
+ Phase Shift                  20.000
= Required Time                20.038
- Arrival Time                  8.092
= Slack Time                   11.946
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   11.946 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   12.174 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |   12.237 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |   12.372 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |   12.619 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |   12.703 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |   12.793 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |   12.970 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.230 |   1.253 |   13.199 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.343 |   1.596 |   13.542 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.370 |   1.966 |   13.912 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.362 |   2.328 |   14.275 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.368 |   2.697 |   14.643 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.362 |   3.059 |   15.005 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.372 |   3.431 |   15.377 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.367 |   3.797 |   15.744 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.367 |   4.165 |   16.111 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.367 |   4.532 |   16.478 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.363 |   4.895 |   16.841 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.364 |   5.259 |   17.205 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.358 |   5.617 |   17.563 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.362 |   5.979 |   17.925 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.363 |   6.342 |   18.288 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.360 |   6.702 |   18.649 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.364 |   7.066 |   19.012 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.369 |   7.435 |   19.382 | 
     | add_73/U1_18     | CI v -> S v  | ADDFX2    | 0.322 |   7.758 |   19.704 | 
     | U377             | B0 v -> Y ^  | AOI22X1   | 0.208 |   7.965 |   19.912 | 
     | U376             | B0 ^ -> Y v  | OAI21XL   | 0.126 |   8.092 |   20.038 | 
     | g_reg_17_        | D v          | DFFRHQX1  | 0.000 |   8.092 |   20.038 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -11.946 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -11.719 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -11.655 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -11.519 | 
     | g_reg_17_  | CK ^       | DFFRHQX1  | 0.006 |   0.433 |  -11.513 | 
     +------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin g_reg_16_/CK 
Endpoint:   g_reg_16_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.396
+ Phase Shift                  20.000
= Required Time                20.037
- Arrival Time                  7.709
= Slack Time                   12.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   12.329 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   12.556 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |   12.619 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |   12.754 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |   13.001 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |   13.085 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |   13.175 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |   13.352 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.230 |   1.253 |   13.581 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.343 |   1.596 |   13.924 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.370 |   1.966 |   14.295 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.362 |   2.328 |   14.657 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.368 |   2.697 |   15.025 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.362 |   3.059 |   15.387 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.372 |   3.431 |   15.759 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.367 |   3.797 |   16.126 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.367 |   4.165 |   16.493 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.367 |   4.532 |   16.861 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.363 |   4.895 |   17.223 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.364 |   5.259 |   17.588 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.358 |   5.617 |   17.946 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.362 |   5.979 |   18.308 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.363 |   6.342 |   18.671 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.360 |   6.702 |   19.031 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.364 |   7.066 |   19.395 | 
     | add_73/U1_17     | CI v -> S v  | ADDFX2    | 0.300 |   7.366 |   19.695 | 
     | U379             | B0 v -> Y ^  | AOI22X1   | 0.211 |   7.576 |   19.905 | 
     | U378             | B0 ^ -> Y v  | OAI21XL   | 0.132 |   7.709 |   20.037 | 
     | g_reg_16_        | D v          | DFFRHQX1  | 0.000 |   7.709 |   20.037 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -12.329 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -12.101 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -12.037 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -11.901 | 
     | g_reg_16_  | CK ^       | DFFRHQX1  | 0.006 |   0.434 |  -11.895 | 
     +------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin g_reg_15_/CK 
Endpoint:   g_reg_15_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.435
- Setup                         0.393
+ Phase Shift                  20.000
= Required Time                20.042
- Arrival Time                  7.335
= Slack Time                   12.707
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   12.707 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   12.935 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |   12.998 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |   13.133 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |   13.379 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |   13.463 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |   13.554 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |   13.730 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.230 |   1.253 |   13.960 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.343 |   1.596 |   14.303 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.370 |   1.966 |   14.673 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.362 |   2.328 |   15.035 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.368 |   2.697 |   15.403 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.362 |   3.059 |   15.765 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.372 |   3.431 |   16.137 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.367 |   3.797 |   16.504 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.367 |   4.165 |   16.871 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.367 |   4.532 |   17.239 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.363 |   4.895 |   17.601 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.364 |   5.259 |   17.966 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.358 |   5.617 |   18.324 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.362 |   5.979 |   18.686 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.363 |   6.342 |   19.049 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.360 |   6.702 |   19.409 | 
     | add_73/U1_16     | CI v -> S v  | ADDFX2    | 0.304 |   7.006 |   19.713 | 
     | U381             | B0 v -> Y ^  | AOI22X1   | 0.208 |   7.214 |   19.921 | 
     | U380             | B0 ^ -> Y v  | OAI21XL   | 0.121 |   7.335 |   20.042 | 
     | g_reg_15_        | D v          | DFFRHQX1  | 0.000 |   7.335 |   20.042 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -12.707 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -12.479 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -12.416 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -12.279 | 
     | g_reg_15_  | CK ^       | DFFRHQX1  | 0.007 |   0.435 |  -12.272 | 
     +------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin g_reg_14_/CK 
Endpoint:   g_reg_14_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.436
- Setup                         0.406
+ Phase Shift                  20.000
= Required Time                20.030
- Arrival Time                  7.031
= Slack Time                   12.998
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   12.998 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   13.226 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |   13.289 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |   13.424 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |   13.671 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |   13.755 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |   13.845 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |   14.021 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.230 |   1.253 |   14.251 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.343 |   1.596 |   14.594 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.370 |   1.966 |   14.964 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.362 |   2.328 |   15.326 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.368 |   2.697 |   15.695 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.362 |   3.059 |   16.057 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.372 |   3.431 |   16.429 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.367 |   3.797 |   16.795 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.367 |   4.165 |   17.163 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.367 |   4.532 |   17.530 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.363 |   4.895 |   17.893 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.364 |   5.259 |   18.257 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.358 |   5.617 |   18.615 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.362 |   5.979 |   18.977 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.363 |   6.342 |   19.340 | 
     | add_73/U1_15     | CI v -> S v  | ADDFX2    | 0.307 |   6.649 |   19.647 | 
     | U383             | B0 v -> Y ^  | AOI22X1   | 0.215 |   6.865 |   19.863 | 
     | U382             | B0 ^ -> Y v  | OAI21XL   | 0.166 |   7.031 |   20.029 | 
     | g_reg_14_        | D v          | DFFRHQX1  | 0.000 |   7.031 |   20.030 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -12.998 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -12.770 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -12.707 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -12.571 | 
     | g_reg_14_  | CK ^       | DFFRHQX1  | 0.008 |   0.436 |  -12.562 | 
     +------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin g_reg_13_/CK 
Endpoint:   g_reg_13_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.436
- Setup                         0.401
+ Phase Shift                  20.000
= Required Time                20.035
- Arrival Time                  6.659
= Slack Time                   13.376
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   13.376 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   13.604 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |   13.667 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |   13.802 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |   14.048 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |   14.132 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |   14.223 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |   14.399 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.230 |   1.253 |   14.629 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.343 |   1.596 |   14.972 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.370 |   1.966 |   15.342 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.362 |   2.328 |   15.704 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.368 |   2.697 |   16.072 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.362 |   3.059 |   16.435 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.372 |   3.431 |   16.806 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.367 |   3.797 |   17.173 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.367 |   4.165 |   17.541 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.367 |   4.532 |   17.908 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.363 |   4.895 |   18.271 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.364 |   5.259 |   18.635 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.358 |   5.617 |   18.993 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.362 |   5.979 |   19.355 | 
     | add_73/U1_14     | CI v -> S v  | ADDFX2    | 0.301 |   6.280 |   19.656 | 
     | U385             | B0 v -> Y ^  | AOI22X1   | 0.227 |   6.507 |   19.883 | 
     | U384             | B0 ^ -> Y v  | OAI21XL   | 0.152 |   6.659 |   20.035 | 
     | g_reg_13_        | D v          | DFFRHQX1  | 0.000 |   6.659 |   20.035 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.376 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.148 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -13.085 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -12.948 | 
     | g_reg_13_  | CK ^       | DFFRHQX1  | 0.009 |   0.436 |  -12.940 | 
     +------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin g_reg_12_/CK 
Endpoint:   g_reg_12_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.430
- Setup                         0.396
+ Phase Shift                  20.000
= Required Time                20.035
- Arrival Time                  6.267
= Slack Time                   13.768
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   13.768 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   13.996 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |   14.059 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |   14.194 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |   14.440 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |   14.524 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |   14.615 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |   14.791 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.230 |   1.253 |   15.021 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.343 |   1.596 |   15.364 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.370 |   1.966 |   15.734 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.362 |   2.328 |   16.096 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.368 |   2.697 |   16.464 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.362 |   3.059 |   16.827 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.372 |   3.431 |   17.198 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.367 |   3.797 |   17.565 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.367 |   4.165 |   17.933 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.367 |   4.532 |   18.300 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.363 |   4.895 |   18.663 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.364 |   5.259 |   19.027 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.358 |   5.617 |   19.385 | 
     | add_73/U1_13     | CI v -> S v  | ADDFX2    | 0.298 |   5.915 |   19.683 | 
     | U487             | B0 v -> Y ^  | AOI22X1   | 0.219 |   6.134 |   19.902 | 
     | U486             | B0 ^ -> Y v  | OAI21XL   | 0.132 |   6.267 |   20.035 | 
     | g_reg_12_        | D v          | DFFRHQX1  | 0.000 |   6.267 |   20.035 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.768 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.540 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -13.477 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -13.340 | 
     | g_reg_12_  | CK ^       | DFFRHQX1  | 0.003 |   0.430 |  -13.338 | 
     +------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin up_reg_7_/CK 
Endpoint:   up_reg_7_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.443
- Setup                         0.269
+ Phase Shift                  20.000
= Required Time                20.174
- Arrival Time                  6.295
= Slack Time                   13.879
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   13.879 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.107 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.170 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.307 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.095 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.465 |   15.344 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.602 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.537 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.711 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.749 |   19.628 | 
     | U527         | A0 v -> Y ^  | OAI222XL  | 0.546 |   6.295 |   20.174 | 
     | up_reg_7_    | D ^          | DFFSRHQX1 | 0.000 |   6.295 |   20.174 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.879 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.651 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.067 |   0.295 |  -13.584 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.433 |  -13.446 | 
     | up_reg_7_  | CK ^       | DFFSRHQX1 | 0.010 |   0.443 |  -13.436 | 
     +------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin up_reg_13_/CK 
Endpoint:   up_reg_13_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.437
- Setup                         0.267
+ Phase Shift                  20.000
= Required Time                20.169
- Arrival Time                  6.279
= Slack Time                   13.890
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   13.890 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.118 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.181 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.318 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.106 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.464 |   15.354 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.613 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.547 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.722 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.748 |   19.638 | 
     | U515         | A0 v -> Y ^  | OAI222XL  | 0.531 |   6.279 |   20.169 | 
     | up_reg_13_   | D ^          | DFFSRHQX1 | 0.000 |   6.279 |   20.169 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.890 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.662 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -13.599 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -13.462 | 
     | up_reg_13_ | CK ^       | DFFSRHQX1 | 0.009 |   0.437 |  -13.453 | 
     +------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin up_reg_15_/CK 
Endpoint:   up_reg_15_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.435
- Setup                         0.268
+ Phase Shift                  20.000
= Required Time                20.168
- Arrival Time                  6.275
= Slack Time                   13.893
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   13.893 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.121 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.184 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.320 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.109 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.464 |   15.357 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.616 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.550 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.725 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.748 |   19.641 | 
     | U511         | A0 v -> Y ^  | OAI222XL  | 0.526 |   6.275 |   20.167 | 
     | up_reg_15_   | D ^          | DFFSRHQX1 | 0.000 |   6.275 |   20.168 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.893 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.665 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -13.601 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -13.465 | 
     | up_reg_15_ | CK ^       | DFFSRHQX1 | 0.008 |   0.435 |  -13.457 | 
     +------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin up_reg_12_/CK 
Endpoint:   up_reg_12_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.430
- Setup                         0.267
+ Phase Shift                  20.000
= Required Time                20.163
- Arrival Time                  6.268
= Slack Time                   13.895
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   13.895 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.123 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.187 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.323 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.111 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.465 |   15.360 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.618 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.553 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.727 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.749 |   19.644 | 
     | U517         | A0 v -> Y ^  | OAI222XL  | 0.519 |   6.268 |   20.163 | 
     | up_reg_12_   | D ^          | DFFSRHQX1 | 0.000 |   6.268 |   20.163 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.895 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.667 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -13.604 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -13.468 | 
     | up_reg_12_ | CK ^       | DFFSRHQX1 | 0.003 |   0.430 |  -13.465 | 
     +------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin up_reg_9_/CK 
Endpoint:   up_reg_9_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.267
+ Phase Shift                  20.000
= Required Time                20.167
- Arrival Time                  6.268
= Slack Time                   13.899
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   13.899 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.127 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.191 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.327 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.115 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.465 |   15.364 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.622 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.557 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.732 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.749 |   19.648 | 
     | U523         | A0 v -> Y ^  | OAI222XL  | 0.519 |   6.268 |   20.167 | 
     | up_reg_9_    | D ^          | DFFSRHQX1 | 0.000 |   6.268 |   20.167 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.899 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.671 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.065 |   0.293 |  -13.607 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.140 |   0.433 |  -13.467 | 
     | up_reg_9_  | CK ^       | DFFSRHQX1 | 0.001 |   0.434 |  -13.465 | 
     +------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin up_reg_8_/CK 
Endpoint:   up_reg_8_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.443
- Setup                         0.267
+ Phase Shift                  20.000
= Required Time                20.175
- Arrival Time                  6.275
= Slack Time                   13.900
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   13.900 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.128 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.191 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.328 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.116 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.464 |   15.364 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.623 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.557 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.732 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.748 |   19.648 | 
     | U525         | A0 v -> Y ^  | OAI222XL  | 0.527 |   6.275 |   20.175 | 
     | up_reg_8_    | D ^          | DFFSRHQX1 | 0.000 |   6.275 |   20.175 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.900 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.672 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.067 |   0.295 |  -13.605 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.433 |  -13.467 | 
     | up_reg_8_  | CK ^       | DFFSRHQX1 | 0.010 |   0.443 |  -13.457 | 
     +------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin up_reg_17_/CK 
Endpoint:   up_reg_17_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.266
+ Phase Shift                  20.000
= Required Time                20.168
- Arrival Time                  6.258
= Slack Time                   13.910
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   13.910 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.138 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.201 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.338 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.126 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.465 |   15.374 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.633 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.567 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.742 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.749 |   19.658 | 
     | U507         | A0 v -> Y ^  | OAI222XL  | 0.509 |   6.258 |   20.168 | 
     | up_reg_17_   | D ^          | DFFSRHQX1 | 0.000 |   6.258 |   20.168 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.910 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.682 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -13.619 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -13.482 | 
     | up_reg_17_ | CK ^       | DFFSRHQX1 | 0.007 |   0.434 |  -13.476 | 
     +------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin up_reg_16_/CK 
Endpoint:   up_reg_16_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.435
- Setup                         0.266
+ Phase Shift                  20.000
= Required Time                20.169
- Arrival Time                  6.257
= Slack Time                   13.911
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   13.911 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.139 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.203 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.339 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.127 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.465 |   15.376 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.634 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.569 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.744 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.749 |   19.660 | 
     | U509         | A0 v -> Y ^  | OAI222XL  | 0.509 |   6.257 |   20.169 | 
     | up_reg_16_   | D ^          | DFFSRHQX1 | 0.000 |   6.257 |   20.169 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.911 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.684 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -13.620 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -13.484 | 
     | up_reg_16_ | CK ^       | DFFSRHQX1 | 0.007 |   0.435 |  -13.477 | 
     +------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin up_reg_10_/CK 
Endpoint:   up_reg_10_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.266
+ Phase Shift                  20.000
= Required Time                20.168
- Arrival Time                  6.252
= Slack Time                   13.917
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   13.917 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.144 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.208 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.344 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.133 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.464 |   15.381 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.639 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.574 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.749 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.748 |   19.665 | 
     | U521         | A0 v -> Y ^  | OAI222XL  | 0.503 |   6.251 |   20.168 | 
     | up_reg_10_   | D ^          | DFFSRHQX1 | 0.000 |   6.252 |   20.168 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.917 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.689 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.065 |   0.293 |  -13.624 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.140 |   0.433 |  -13.484 | 
     | up_reg_10_ | CK ^       | DFFSRHQX1 | 0.001 |   0.434 |  -13.483 | 
     +------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin up_reg_14_/CK 
Endpoint:   up_reg_14_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.436
- Setup                         0.266
+ Phase Shift                  20.000
= Required Time                20.170
- Arrival Time                  6.251
= Slack Time                   13.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   13.919 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.147 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.210 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.347 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.135 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.464 |   15.383 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.642 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.576 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.751 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.748 |   19.667 | 
     | U513         | A0 v -> Y ^  | OAI222XL  | 0.503 |   6.251 |   20.170 | 
     | up_reg_14_   | D ^          | DFFSRHQX1 | 0.000 |   6.251 |   20.170 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.919 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.691 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -13.628 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -13.491 | 
     | up_reg_14_ | CK ^       | DFFSRHQX1 | 0.009 |   0.436 |  -13.483 | 
     +------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin up_reg_6_/CK 
Endpoint:   up_reg_6_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.437
- Setup                         0.265
+ Phase Shift                  20.000
= Required Time                20.171
- Arrival Time                  6.250
= Slack Time                   13.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   13.922 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.150 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.213 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.349 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.138 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.464 |   15.386 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.645 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.579 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.754 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.748 |   19.670 | 
     | U529         | A0 v -> Y ^  | OAI222XL  | 0.501 |   6.249 |   20.171 | 
     | up_reg_6_    | D ^          | DFFSRHQX1 | 0.000 |   6.250 |   20.171 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.922 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.694 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.065 |   0.293 |  -13.629 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.140 |   0.433 |  -13.489 | 
     | up_reg_6_  | CK ^       | DFFSRHQX1 | 0.004 |   0.437 |  -13.485 | 
     +------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin up_reg_18_/CK 
Endpoint:   up_reg_18_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.432
- Setup                         0.265
+ Phase Shift                  20.000
= Required Time                20.167
- Arrival Time                  6.244
= Slack Time                   13.923
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   13.923 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.151 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.214 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.350 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.139 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.464 |   15.387 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.646 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.580 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.755 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.748 |   19.671 | 
     | U505         | A0 v -> Y ^  | OAI222XL  | 0.496 |   6.244 |   20.167 | 
     | up_reg_18_   | D ^          | DFFSRHQX1 | 0.000 |   6.244 |   20.167 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.923 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.695 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -13.632 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -13.495 | 
     | up_reg_18_ | CK ^       | DFFSRHQX1 | 0.005 |   0.432 |  -13.491 | 
     +------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin up_reg_20_/CK 
Endpoint:   up_reg_20_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.438
- Setup                         0.265
+ Phase Shift                  20.000
= Required Time                20.173
- Arrival Time                  6.249
= Slack Time                   13.924
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   13.924 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.152 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.215 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.352 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.140 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.465 |   15.389 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.647 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.581 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.756 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.749 |   19.673 | 
     | U501         | A0 v -> Y ^  | OAI222XL  | 0.500 |   6.249 |   20.173 | 
     | up_reg_20_   | D ^          | DFFSRHQX1 | 0.000 |   6.249 |   20.173 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.924 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.696 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.065 |   0.293 |  -13.631 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.140 |   0.433 |  -13.491 | 
     | up_reg_20_ | CK ^       | DFFSRHQX1 | 0.006 |   0.439 |  -13.485 | 
     +------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin up_reg_19_/CK 
Endpoint:   up_reg_19_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.265
+ Phase Shift                  20.000
= Required Time                20.169
- Arrival Time                  6.243
= Slack Time                   13.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   13.926 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.153 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.217 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.353 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.142 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.464 |   15.390 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.648 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.583 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.758 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.748 |   19.674 | 
     | U503         | A0 v -> Y ^  | OAI222XL  | 0.494 |   6.243 |   20.169 | 
     | up_reg_19_   | D ^          | DFFSRHQX1 | 0.000 |   6.243 |   20.169 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.926 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.698 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.065 |   0.293 |  -13.633 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.140 |   0.433 |  -13.493 | 
     | up_reg_19_ | CK ^       | DFFSRHQX1 | 0.001 |   0.434 |  -13.492 | 
     +------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin up_reg_11_/CK 
Endpoint:   up_reg_11_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.430
- Setup                         0.265
+ Phase Shift                  20.000
= Required Time                20.166
- Arrival Time                  6.238
= Slack Time                   13.928
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   13.928 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.155 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.219 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.355 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.144 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.465 |   15.392 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.650 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.585 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.760 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.749 |   19.676 | 
     | U519         | A0 v -> Y ^  | OAI222XL  | 0.489 |   6.238 |   20.166 | 
     | up_reg_11_   | D ^          | DFFSRHQX1 | 0.000 |   6.238 |   20.166 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.928 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.700 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -13.636 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -13.500 | 
     | up_reg_11_ | CK ^       | DFFSRHQX1 | 0.003 |   0.430 |  -13.497 | 
     +------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin up_reg_21_/CK 
Endpoint:   up_reg_21_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.438
- Setup                         0.205
+ Phase Shift                  20.000
= Required Time                20.233
- Arrival Time                  6.256
= Slack Time                   13.977
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   13.977 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.205 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.269 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.405 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.193 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.464 |   15.442 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.700 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.635 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.810 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.748 |   19.726 | 
     | U500         | A0 v -> Y ^  | OAI222XL  | 0.507 |   6.256 |   20.233 | 
     | up_reg_21_   | D ^          | DFFSRXL   | 0.000 |   6.256 |   20.233 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.977 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.750 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.065 |   0.293 |  -13.685 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.140 |   0.433 |  -13.545 | 
     | up_reg_21_ | CK ^       | DFFSRXL   | 0.006 |   0.438 |  -13.539 | 
     +------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin up_reg_3_/CK 
Endpoint:   up_reg_3_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.431
- Setup                         0.226
+ Phase Shift                  20.000
= Required Time                20.205
- Arrival Time                  6.125
= Slack Time                   14.080
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.080 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.308 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.371 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.507 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.296 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.465 |   15.544 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.803 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.737 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.912 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.749 |   19.828 | 
     | U571         | B0 v -> Y ^  | OAI2BB2X1 | 0.376 |   6.125 |   20.205 | 
     | up_reg_3_    | D ^          | DFFRHQX1  | 0.000 |   6.125 |   20.205 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.080 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.852 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.063 |   0.291 |  -13.789 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.135 |   0.426 |  -13.654 | 
     | up_reg_3_  | CK ^       | DFFRHQX1  | 0.005 |   0.431 |  -13.649 | 
     +------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin up_reg_5_/CK 
Endpoint:   up_reg_5_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.429
- Setup                         0.226
+ Phase Shift                  20.000
= Required Time                20.203
- Arrival Time                  6.122
= Slack Time                   14.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.081 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.309 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.372 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.509 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.297 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.465 |   15.545 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.804 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.738 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.913 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.749 |   19.830 | 
     | U567         | B0 v -> Y ^  | OAI2BB2X1 | 0.374 |   6.122 |   20.203 | 
     | up_reg_5_    | D ^          | DFFRHQX1  | 0.000 |   6.122 |   20.203 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.081 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.853 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.063 |   0.291 |  -13.790 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.135 |   0.426 |  -13.655 | 
     | up_reg_5_  | CK ^       | DFFRHQX1  | 0.003 |   0.429 |  -13.652 | 
     +------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin up_reg_28_/CK 
Endpoint:   up_reg_28_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.225
+ Phase Shift                  20.000
= Required Time                20.208
- Arrival Time                  6.120
= Slack Time                   14.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.088 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.316 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.379 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.516 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.304 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.465 |   15.553 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.811 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.745 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.920 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.749 |   19.837 | 
     | U536         | B0 v -> Y ^  | OAI2BB2X1 | 0.372 |   6.120 |   20.208 | 
     | up_reg_28_   | D ^          | DFFRHQX1  | 0.000 |   6.120 |   20.208 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.088 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.860 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.063 |   0.291 |  -13.797 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.135 |   0.426 |  -13.662 | 
     | up_reg_28_ | CK ^       | DFFRHQX1  | 0.008 |   0.434 |  -13.654 | 
     +------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin up_reg_27_/CK 
Endpoint:   up_reg_27_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.438
- Setup                         0.226
+ Phase Shift                  20.000
= Required Time                20.213
- Arrival Time                  6.124
= Slack Time                   14.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.089 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.316 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.380 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.516 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.304 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.464 |   15.553 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.811 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.746 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.921 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.748 |   19.837 | 
     | U538         | B0 v -> Y ^  | OAI2BB2X1 | 0.376 |   6.124 |   20.213 | 
     | up_reg_27_   | D ^          | DFFRHQX1  | 0.000 |   6.124 |   20.213 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.089 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.861 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.067 |   0.295 |  -13.793 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.433 |  -13.656 | 
     | up_reg_27_ | CK ^       | DFFRHQX1  | 0.006 |   0.438 |  -13.650 | 
     +------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin up_reg_26_/CK 
Endpoint:   up_reg_26_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.437
- Setup                         0.226
+ Phase Shift                  20.000
= Required Time                20.211
- Arrival Time                  6.121
= Slack Time                   14.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.090 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.318 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.381 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.518 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.306 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.465 |   15.554 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.813 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.747 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.922 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.749 |   19.838 | 
     | U540         | B0 v -> Y ^  | OAI2BB2X1 | 0.372 |   6.121 |   20.211 | 
     | up_reg_26_   | D ^          | DFFRHQX1  | 0.000 |   6.121 |   20.211 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.090 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.862 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.067 |   0.295 |  -13.795 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.433 |  -13.657 | 
     | up_reg_26_ | CK ^       | DFFRHQX1  | 0.004 |   0.437 |  -13.653 | 
     +------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin up_reg_4_/CK 
Endpoint:   up_reg_4_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.430
- Setup                         0.225
+ Phase Shift                  20.000
= Required Time                20.205
- Arrival Time                  6.111
= Slack Time                   14.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.095 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.323 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.386 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.522 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.311 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.465 |   15.559 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.818 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.752 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.927 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.749 |   19.843 | 
     | U569         | B0 v -> Y ^  | OAI2BB2X1 | 0.362 |   6.111 |   20.205 | 
     | up_reg_4_    | D ^          | DFFRHQX1  | 0.000 |   6.111 |   20.205 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.095 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.867 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.063 |   0.291 |  -13.804 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.135 |   0.426 |  -13.669 | 
     | up_reg_4_  | CK ^       | DFFRHQX1  | 0.004 |   0.430 |  -13.665 | 
     +------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin up_reg_2_/CK 
Endpoint:   up_reg_2_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.432
- Setup                         0.224
+ Phase Shift                  20.000
= Required Time                20.208
- Arrival Time                  6.105
= Slack Time                   14.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.103 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.331 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.395 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.531 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.319 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.465 |   15.568 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.826 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.761 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.936 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.749 |   19.852 | 
     | U573         | B0 v -> Y ^  | OAI2BB2X1 | 0.356 |   6.105 |   20.208 | 
     | up_reg_2_    | D ^          | DFFRHQX1  | 0.000 |   6.105 |   20.208 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.103 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.876 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.063 |   0.291 |  -13.813 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.135 |   0.426 |  -13.678 | 
     | up_reg_2_  | CK ^       | DFFRHQX1  | 0.006 |   0.432 |  -13.671 | 
     +------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin up_reg_1_/CK 
Endpoint:   up_reg_1_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.435
- Setup                         0.224
+ Phase Shift                  20.000
= Required Time                20.211
- Arrival Time                  6.106
= Slack Time                   14.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.105 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.333 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.396 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.533 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.321 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.465 |   15.569 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.828 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.762 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.937 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.749 |   19.854 | 
     | U575         | B0 v -> Y ^  | OAI2BB2X1 | 0.357 |   6.106 |   20.211 | 
     | up_reg_1_    | D ^          | DFFRHQX1  | 0.000 |   6.106 |   20.211 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.105 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.877 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.063 |   0.291 |  -13.814 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.135 |   0.426 |  -13.679 | 
     | up_reg_1_  | CK ^       | DFFRHQX1  | 0.009 |   0.435 |  -13.670 | 
     +------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin g_reg_11_/CK 
Endpoint:   g_reg_11_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.430
- Setup                         0.393
+ Phase Shift                  20.000
= Required Time                20.037
- Arrival Time                  5.932
= Slack Time                   14.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   14.105 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.333 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.063 |   0.291 |   14.396 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.135 |   0.426 |   14.531 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.247 |   0.672 |   14.778 | 
     | U433             | A v -> Y ^   | INVX4     | 0.084 |   0.756 |   14.862 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.090 |   0.847 |   14.952 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.176 |   1.023 |   15.129 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.230 |   1.253 |   15.358 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.343 |   1.596 |   15.701 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.370 |   1.966 |   16.071 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.362 |   2.328 |   16.434 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.368 |   2.697 |   16.802 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.362 |   3.059 |   17.164 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.372 |   3.431 |   17.536 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.367 |   3.797 |   17.903 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.367 |   4.165 |   18.270 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.367 |   4.532 |   18.638 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.363 |   4.895 |   19.000 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.364 |   5.259 |   19.364 | 
     | add_73/U1_12     | CI v -> S v  | ADDFX2    | 0.302 |   5.561 |   19.667 | 
     | U489             | B0 v -> Y ^  | AOI22X1   | 0.243 |   5.804 |   19.910 | 
     | U488             | B0 ^ -> Y v  | OAI21XL   | 0.127 |   5.932 |   20.037 | 
     | g_reg_11_        | D v          | DFFRHQX1  | 0.000 |   5.932 |   20.037 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.105 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.878 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -13.814 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -13.678 | 
     | g_reg_11_  | CK ^       | DFFRHQX1  | 0.003 |   0.430 |  -13.675 | 
     +------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin up_reg_0_/CK 
Endpoint:   up_reg_0_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.224
+ Phase Shift                  20.000
= Required Time                20.210
- Arrival Time                  6.104
= Slack Time                   14.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.106 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.334 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.397 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.533 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.322 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.464 |   15.570 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.829 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.763 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.938 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.748 |   19.854 | 
     | U579         | B0 v -> Y ^  | OAI2BB2X1 | 0.356 |   6.104 |   20.210 | 
     | up_reg_0_    | D ^          | DFFRHQX1  | 0.000 |   6.104 |   20.210 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.106 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.878 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.063 |   0.291 |  -13.815 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.135 |   0.426 |  -13.680 | 
     | up_reg_0_  | CK ^       | DFFRHQX1  | 0.008 |   0.434 |  -13.672 | 
     +------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin up_reg_29_/CK 
Endpoint:   up_reg_29_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.435
- Setup                         0.224
+ Phase Shift                  20.000
= Required Time                20.211
- Arrival Time                  6.104
= Slack Time                   14.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.107 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.335 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.398 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.534 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.323 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.465 |   15.571 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.830 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.764 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.939 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.749 |   19.855 | 
     | U534         | B0 v -> Y ^  | OAI2BB2X1 | 0.356 |   6.104 |   20.211 | 
     | up_reg_29_   | D ^          | DFFRHQX1  | 0.000 |   6.104 |   20.211 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.107 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.879 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.063 |   0.291 |  -13.816 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.135 |   0.426 |  -13.681 | 
     | up_reg_29_ | CK ^       | DFFRHQX1  | 0.009 |   0.435 |  -13.672 | 
     +------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin up_reg_23_/CK 
Endpoint:   up_reg_23_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.439
- Setup                         0.224
+ Phase Shift                  20.000
= Required Time                20.214
- Arrival Time                  6.107
= Slack Time                   14.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.107 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.335 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.398 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.535 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.323 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.464 |   15.571 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.830 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.764 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.939 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.748 |   19.855 | 
     | U546         | B0 v -> Y ^  | OAI2BB2X1 | 0.359 |   6.107 |   20.214 | 
     | up_reg_23_   | D ^          | DFFRHQX1  | 0.000 |   6.107 |   20.214 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.107 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.879 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.067 |   0.295 |  -13.812 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.433 |  -13.674 | 
     | up_reg_23_ | CK ^       | DFFRHQX1  | 0.006 |   0.439 |  -13.668 | 
     +------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin up_reg_22_/CK 
Endpoint:   up_reg_22_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.443
- Setup                         0.224
+ Phase Shift                  20.000
= Required Time                20.219
- Arrival Time                  6.103
= Slack Time                   14.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.116 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.228 |   0.228 |   14.344 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.407 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   14.543 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.788 |   1.216 |   15.332 | 
     | U581         | B v -> Y v   | AND2X2    | 0.249 |   1.464 |   15.580 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.258 |   2.723 |   16.839 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.934 |   3.657 |   17.773 | 
     | U318         | A v -> Y ^   | INVX1     | 1.175 |   4.832 |   18.948 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.916 |   5.748 |   19.864 | 
     | U548         | B0 v -> Y ^  | OAI2BB2X1 | 0.355 |   6.103 |   20.219 | 
     | up_reg_22_   | D ^          | DFFRHQX1  | 0.000 |   6.103 |   20.219 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.116 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.228 |   0.228 |  -13.888 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.067 |   0.295 |  -13.821 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.433 |  -13.683 | 
     | up_reg_22_ | CK ^       | DFFRHQX1  | 0.010 |   0.443 |  -13.672 | 
     +------------------------------------------------------------------+ 

