<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_D8AB9544-C707-4271-9561-D66D860171CE"><title>VCCPRIM_1P8</title><body><section id="SECTION_D3D55D1C-64E8-48D8-B623-0E37B02D9544" /><section id="SECTION_Power_Integrity_Processor_Power_Rails_D8AB9544-C707-4271-9561-D66D860171CE_D3D55D1C-64E8-48D8-B623-0E37B02D9544_Settings"><table id="TABLE_Power_Integrity_Processor_Power_Rails_D8AB9544-C707-4271-9561-D66D860171CE_D3D55D1C-64E8-48D8-B623-0E37B02D9544_Settings_1"><title>Reference Layout Design</title><tgroup cols="2"><thead><row><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>Route VCCPRIM_1p8 on Layer 1 and Layer 6, with solid ground reference layers on Layer 2 and Layer 5</p></entry><entry><p>VCCPRIM_1P8_1</p></entry></row><row><entry><p>VCCPRIM_1p8_FLTR should be merged with VCCPRIM_1p8 through an LC filter on the secondary side on Layer 6</p></entry><entry><p>VCCPRIM_1P8_1</p></entry></row><row><entry><p>Max DCR resistance and loop inductance(at 20MHz) recommended from VR to BGA are 24 mOhm and 4.34 nH.</p><p>Refer to the "Inductance Calculation Method" in technical advisory 642578 for setup to extract inductance</p></entry><entry><p>VCCPRIM_1P8_2</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_1p8_1_1"><title>VCCPRIM_1P8_1</title><image href="FIG_vccprim_1p8_1_1.png" scalefit="yes" id="IMG_vccprim_1p8_1_1_png" /></fig><fig id="FIG_vccprim_1p8_2_1"><title>VCCPRIM_1P8_2</title><image href="FIG_vccprim_1p8_2_1.png" scalefit="yes" id="IMG_vccprim_1p8_2_1_png" /></fig><table id="TABLE_Power_Integrity_Processor_Power_Rails_D8AB9544-C707-4271-9561-D66D860171CE_D3D55D1C-64E8-48D8-B623-0E37B02D9544_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Use components with 6.3V voltage rating.</p></entry></row><row><entry><p>Smaller capacitors should be placed closest to the package . For example, Package -&gt; 0201 -&gt; 0402 -&gt;VR</p></entry></row><row><entry><p>Pair board caps with power/ground vias. Align caps along current flow path from VR to BGA</p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_Processor_Power_Rails_D8AB9544-C707-4271-9561-D66D860171CE_D3D55D1C-64E8-48D8-B623-0E37B02D9544_Settings_3" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Secondary side</p></entry><entry><p>0201</p></entry><entry><p>1 uF</p></entry><entry><p>1</p></entry><entry><p>Place capacitor 1 under VCCPRIM_1P8 BGAs</p></entry><entry><p>VCCPRIM_1P8_3</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0402/0603</p></entry><entry><p>22 uF</p></entry><entry><p>1</p></entry><entry><p>Place capacitor 2 under VCCPRIM_1P8_FLTR BGAs</p></entry><entry><p>VCCPRIM_1P8_3</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0201</p></entry><entry><p>1 uF</p></entry><entry><p>1</p></entry><entry><p>Place capacitor 3 under VCCPRIM_1P8_FLTR BGAs</p></entry><entry><p>VCCPRIM_1P8_3</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0805</p></entry><entry><p>1 uH, 55m DCR</p></entry><entry><p>1</p></entry><entry><p>Place Inductor between VCCPRIM_1P8 &amp; VCCPRIM_1P8_FLTR</p></entry><entry><p>VCCPRIM_1P8_3</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_1p8_3_1"><title>VCCPRIM_1P8_3</title><image href="FIG_vccprim_1p8_3_1.png" scalefit="yes" id="IMG_vccprim_1p8_3_1_png" /></fig></section></body></topic>