<module name="OCP_System_Reg_CM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_REVISION" acronym="CM_REVISION" offset="0x0" width="32" description="This register contains the IP revision code for the CM part of the PRCM">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="REV" width="8" begin="7" end="0" resetval="0x10" description="IP revision[7:4]Major revision[3:0]Minor revisionExamples: 0x10 for 1.0, 0x21 for 2.1" range="" rwaccess="R"/>
  </register>
  <register id="CM_SYSCONFIG" acronym="CM_SYSCONFIG" offset="0x10" width="32" description="This register controls the various parameters of the interface clock">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x1" description="Internal clock gating strategy (for the CM part of the PRCM)" range="" rwaccess="RW">
      <bitenum value="0" token="AUTOIDLE_0" description="Interface clock is free-running"/>
      <bitenum value="1" token="AUTOIDLE_1" description="Automatic clock gating strategy is enabled, based on the interface activity."/>
    </bitfield>
  </register>
</module>
