0.6
2019.1
May 24 2019
15:06:07
C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_sub_behavioral/full_adder_sub_behavioral.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_sub_behavioral/full_adder_sub_behavioral.srcs/sim_1/new/behav_four_bit_add_sub_testbench.v,1584480574,verilog,,,,four_bit_add_sub_testbench,,,,,,,,
C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_sub_behavioral/full_adder_sub_behavioral.srcs/sources_1/new/behav_four_bit_add_sub.v,1584236315,verilog,,C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_sub_behavioral/full_adder_sub_behavioral.srcs/sim_1/new/behav_four_bit_add_sub_testbench.v,,four_bit_add_sub,,,,,,,,
