;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <336
	SUB #0, -40
	ADD 0, 10
	MOV <-30, 9
	SPL 0, <336
	SLT @10, @0
	MOV <-30, 9
	MOV <-30, 9
	SPL 0, <336
	SPL 0, <336
	MOV <-30, 9
	SUB #0, -47
	JMP 100, 9
	SUB @121, 106
	MOV 0, 336
	SUB #0, 0
	SUB #0, -40
	ADD 210, 60
	MOV <-30, @79
	CMP @127, 106
	SPL 0, <402
	SUB -207, <-126
	SPL 0, <336
	MOV <-30, 9
	SPL 0, <336
	SUB 30, 9
	MOV -1, <-20
	JMP 100, 9
	SPL 0, <336
	SPL @10, <336
	MOV <-30, 9
	MOV <-30, 9
	DJN -1, @-20
	MOV <-30, @79
	MOV -1, <-20
	MOV -7, <-20
	DAT #300, #90
	DAT #300, #90
	DJN -1, @-20
	SPL 0, <402
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	CMP -207, <-126
