TimeQuest Timing Analyzer report for testeMemoria
Thu Jun 27 22:16:33 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; testeMemoria                                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.0%      ;
;     Processor 3            ;   3.6%      ;
;     Processor 4            ;   3.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 114.27 MHz ; 114.27 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -7.751 ; -1431.706       ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.402 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -724.533                      ;
+----------+--------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -7.751 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a81~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.449     ; 8.185      ;
; -7.658 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a97~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.450     ; 8.091      ;
; -7.617 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a108~porta_re_reg ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 8.060      ;
; -7.607 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a113~porta_re_reg ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 8.024      ;
; -7.591 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a52~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 8.028      ;
; -7.545 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a19~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.447     ; 7.981      ;
; -7.531 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a120~porta_re_reg ; fetchMemory:inst|dataOut[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.460     ; 7.954      ;
; -7.522 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a12~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 7.938      ;
; -7.519 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a65~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.439     ; 7.963      ;
; -7.514 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a115~porta_re_reg ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 7.982      ;
; -7.487 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a4~porta_re_reg   ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.444     ; 7.926      ;
; -7.484 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a112~porta_re_reg ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.410     ; 7.957      ;
; -7.482 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a96~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.436     ; 7.929      ;
; -7.481 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a44~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 7.884      ;
; -7.481 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a17~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.459     ; 7.905      ;
; -7.480 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a3~porta_re_reg   ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.426     ; 7.937      ;
; -7.456 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a68~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 7.893      ;
; -7.445 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a20~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 7.859      ;
; -7.445 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a67~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.400     ; 7.928      ;
; -7.442 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a16~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.424     ; 7.901      ;
; -7.441 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a32~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.439     ; 7.885      ;
; -7.397 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a122~porta_re_reg ; fetchMemory:inst|dataOut[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.478     ; 7.802      ;
; -7.393 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a124~porta_re_reg ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 7.806      ;
; -7.386 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a92~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.417     ; 7.852      ;
; -7.380 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a48~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.441     ; 7.822      ;
; -7.374 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a73~porta_re_reg  ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 7.786      ;
; -7.371 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a56~porta_re_reg  ; fetchMemory:inst|dataOut[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 7.800      ;
; -7.371 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a51~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.420     ; 7.834      ;
; -7.370 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a74~porta_re_reg  ; fetchMemory:inst|dataOut[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 7.782      ;
; -7.341 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a64~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.447     ; 7.777      ;
; -7.328 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a104~porta_re_reg ; fetchMemory:inst|dataOut[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.457     ; 7.754      ;
; -7.315 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a1~porta_re_reg   ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.442     ; 7.756      ;
; -7.313 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a99~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.409     ; 7.787      ;
; -7.303 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a114~porta_re_reg ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 7.715      ;
; -7.298 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a121~porta_re_reg ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.482     ; 7.699      ;
; -7.294 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a116~porta_re_reg ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.460     ; 7.717      ;
; -7.294 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a50~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.422     ; 7.755      ;
; -7.281 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a93~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.448     ; 7.716      ;
; -7.267 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a83~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.414     ; 7.736      ;
; -7.257 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a89~porta_re_reg  ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.453     ; 7.687      ;
; -7.246 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a35~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.408     ; 7.721      ;
; -7.243 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a111~porta_re_reg ; fetchMemory:inst|dataOut[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.410     ; 7.716      ;
; -7.227 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a100~porta_re_reg ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.451     ; 7.659      ;
; -7.223 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a85~porta_re_reg  ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.455     ; 7.651      ;
; -7.221 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a90~porta_re_reg  ; fetchMemory:inst|dataOut[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.403     ; 7.701      ;
; -7.221 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a41~porta_re_reg  ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.459     ; 7.645      ;
; -7.212 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a80~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.423     ; 7.672      ;
; -7.207 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a6~porta_re_reg   ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 7.623      ;
; -7.181 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a101~porta_re_reg ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.459     ; 7.605      ;
; -7.176 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a36~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.412     ; 7.647      ;
; -7.171 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a66~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 7.608      ;
; -7.170 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a105~porta_re_reg ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.476     ; 7.577      ;
; -7.165 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a49~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.433     ; 7.615      ;
; -7.118 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a0~porta_re_reg   ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.434     ; 7.567      ;
; -7.110 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a70~porta_re_reg  ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.458     ; 7.535      ;
; -7.109 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a98~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.407     ; 7.585      ;
; -7.101 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a61~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 7.507      ;
; -7.099 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a106~porta_re_reg ; fetchMemory:inst|dataOut[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.455     ; 7.527      ;
; -7.088 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a26~porta_re_reg  ; fetchMemory:inst|dataOut[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.474     ; 7.497      ;
; -7.088 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a58~porta_re_reg  ; fetchMemory:inst|dataOut[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.428     ; 7.543      ;
; -7.070 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a28~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.423     ; 7.530      ;
; -7.069 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a102~porta_re_reg ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.479     ; 7.473      ;
; -7.053 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a88~porta_re_reg  ; fetchMemory:inst|dataOut[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 7.480      ;
; -7.043 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a72~porta_re_reg  ; fetchMemory:inst|dataOut[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.461     ; 7.465      ;
; -7.031 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a69~porta_re_reg  ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.450     ; 7.464      ;
; -7.029 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a109~porta_re_reg ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 7.475      ;
; -7.026 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a25~porta_re_reg  ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.484     ; 7.425      ;
; -7.019 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a47~porta_re_reg  ; fetchMemory:inst|dataOut[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.426     ; 7.476      ;
; -7.009 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a10~porta_re_reg  ; fetchMemory:inst|dataOut[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.395     ; 7.497      ;
; -6.998 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a117~porta_re_reg ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.464     ; 7.417      ;
; -6.990 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a110~porta_re_reg ; fetchMemory:inst|dataOut[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.465     ; 7.408      ;
; -6.961 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a30~porta_re_reg  ; fetchMemory:inst|dataOut[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.451     ; 7.393      ;
; -6.958 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a87~porta_re_reg  ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.476     ; 7.365      ;
; -6.958 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a18~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.414     ; 7.427      ;
; -6.939 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a77~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.458     ; 7.364      ;
; -6.937 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a37~porta_re_reg  ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.461     ; 7.359      ;
; -6.927 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a86~porta_re_reg  ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.461     ; 7.349      ;
; -6.915 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a2~porta_re_reg   ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.444     ; 7.354      ;
; -6.913 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a118~porta_re_reg ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.459     ; 7.337      ;
; -6.910 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a82~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.413     ; 7.380      ;
; -6.899 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a45~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.442     ; 7.340      ;
; -6.896 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a60~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 7.350      ;
; -6.892 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a40~porta_re_reg  ; fetchMemory:inst|dataOut[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.451     ; 7.324      ;
; -6.887 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a84~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.438     ; 7.332      ;
; -6.878 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a95~porta_re_reg  ; fetchMemory:inst|dataOut[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 7.315      ;
; -6.875 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a7~porta_re_reg   ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.460     ; 7.298      ;
; -6.857 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a42~porta_re_reg  ; fetchMemory:inst|dataOut[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.412     ; 7.328      ;
; -6.849 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a33~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 7.300      ;
; -6.831 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a57~porta_re_reg  ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 7.234      ;
; -6.830 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a59~porta_re_reg  ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 7.273      ;
; -6.828 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a54~porta_re_reg  ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.452     ; 7.259      ;
; -6.825 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a119~porta_re_reg ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.475     ; 7.233      ;
; -6.800 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a79~porta_re_reg  ; fetchMemory:inst|dataOut[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 7.243      ;
; -6.791 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a103~porta_re_reg ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 7.245      ;
; -6.753 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a38~porta_re_reg  ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.453     ; 7.183      ;
; -6.741 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a55~porta_re_reg  ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 7.168      ;
; -6.729 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a27~porta_re_reg  ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 7.145      ;
; -6.716 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a8~porta_re_reg   ; fetchMemory:inst|dataOut[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.459     ; 7.140      ;
; -6.705 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a9~porta_re_reg   ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.465     ; 7.123      ;
; -6.694 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a76~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 7.162      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                              ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; fetchMemory:inst|state.00               ; fetchMemory:inst|state.00                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.550 ; fetchMemory:inst|state.SET_ADDR         ; fetchMemory:inst|state.END~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.817      ;
; 0.561 ; fetchMemory:inst|state.SET_ADDR         ; fetchMemory:inst|state.READ                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.828      ;
; 0.628 ; fetchMemory:inst|state.00               ; fetchMemory:inst|state.END~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.895      ;
; 0.646 ; fetchMemory:inst|state.00               ; fetchMemory:inst|state.SET_ADDR                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.913      ;
; 1.319 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a104~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 1.971      ;
; 1.341 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a120~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 1.996      ;
; 1.382 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a114~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.044      ;
; 1.461 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a104~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 2.113      ;
; 1.469 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a19~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.120      ;
; 1.485 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a120~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 2.140      ;
; 1.495 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a114~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.157      ;
; 1.511 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a17~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.428      ; 2.161      ;
; 1.522 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a40~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.168      ;
; 1.553 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a24~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 2.201      ;
; 1.559 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a97~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.419      ; 2.200      ;
; 1.571 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a98~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 2.169      ;
; 1.573 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a52~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.204      ;
; 1.585 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a19~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.236      ;
; 1.596 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a113~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 2.253      ;
; 1.617 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a100~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 2.253      ;
; 1.624 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a17~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.428      ; 2.274      ;
; 1.635 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a40~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.281      ;
; 1.655 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a97~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.419      ; 2.296      ;
; 1.662 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a24~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 2.310      ;
; 1.666 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a56~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.315      ;
; 1.669 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a98~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 2.267      ;
; 1.672 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a52~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.303      ;
; 1.683 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a115~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.302      ;
; 1.689 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a116~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 2.334      ;
; 1.702 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a112~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 2.307      ;
; 1.715 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a99~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 2.328      ;
; 1.716 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a113~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 2.373      ;
; 1.722 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a18~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 2.327      ;
; 1.723 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a51~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.347      ;
; 1.741 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a16~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.360      ;
; 1.748 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a50~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 2.361      ;
; 1.757 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a100~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 2.393      ;
; 1.796 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a123~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 2.475      ;
; 1.796 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a56~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.445      ;
; 1.841 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a115~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.460      ;
; 1.844 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a116~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 2.489      ;
; 1.855 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a112~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 2.460      ;
; 1.869 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a123~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 2.548      ;
; 1.873 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a83~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.491      ;
; 1.874 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a99~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 2.487      ;
; 1.880 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a49~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.504      ;
; 1.883 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a51~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.507      ;
; 1.885 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a18~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 2.490      ;
; 1.887 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a124~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.555      ;
; 1.887 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a48~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 2.523      ;
; 1.888 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a122~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 2.571      ;
; 1.900 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a67~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.504      ;
; 1.901 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a84~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.524      ;
; 1.906 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a16~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.525      ;
; 1.913 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a27~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.578      ;
; 1.914 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a50~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 2.527      ;
; 1.916 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a121~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.579      ;
; 1.918 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a96~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.549      ;
; 1.937 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a119~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.604      ;
; 1.938 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a26~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 2.617      ;
; 1.945 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a83~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.563      ;
; 1.953 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a88~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.604      ;
; 1.958 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a122~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 2.641      ;
; 1.960 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a124~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.628      ;
; 1.964 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a72~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 2.620      ;
; 1.967 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a117~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.616      ;
; 1.971 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a67~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.575      ;
; 1.977 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a101~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 2.621      ;
; 1.979 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a84~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.602      ;
; 1.981 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a8~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 2.635      ;
; 1.982 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a49~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.606      ;
; 1.983 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a27~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.648      ;
; 1.986 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a121~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.649      ;
; 1.987 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a8~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 2.641      ;
; 1.988 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a48~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 2.624      ;
; 1.989 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a88~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.640      ;
; 2.004 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a26~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 2.683      ;
; 2.004 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a119~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.671      ;
; 2.018 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a96~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.649      ;
; 2.111 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a3~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 2.741      ;
; 2.123 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a35~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 2.735      ;
; 2.128 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a101~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 2.772      ;
; 2.134 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a69~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 2.769      ;
; 2.141 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a72~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 2.797      ;
; 2.142 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a117~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.791      ;
; 2.161 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a85~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 2.801      ;
; 2.198 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a3~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 2.828      ;
; 2.211 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a35~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 2.823      ;
; 2.221 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a69~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 2.856      ;
; 2.222 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a102~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 2.893      ;
; 2.226 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a87~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.894      ;
; 2.241 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a44~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 2.919      ;
; 2.245 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a107~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.918      ;
; 2.255 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a85~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 2.895      ;
; 2.272 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a37~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.918      ;
; 2.296 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a102~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 2.967      ;
; 2.300 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a87~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.968      ;
; 2.308 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a5~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 2.952      ;
; 2.308 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a65~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 2.938      ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 125.08 MHz ; 125.08 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -6.995 ; -1282.933      ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.354 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -713.269                     ;
+----------+--------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -6.995 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a81~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.408     ; 7.474      ;
; -6.915 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a108~porta_re_reg ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.395     ; 7.407      ;
; -6.911 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a97~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.408     ; 7.390      ;
; -6.861 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a113~porta_re_reg ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.424     ; 7.324      ;
; -6.840 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a12~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.422     ; 7.305      ;
; -6.823 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a19~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.405     ; 7.305      ;
; -6.823 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a17~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.418     ; 7.292      ;
; -6.815 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a115~porta_re_reg ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.373     ; 7.329      ;
; -6.782 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a96~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.395     ; 7.274      ;
; -6.775 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a65~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.397     ; 7.265      ;
; -6.774 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a52~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.406     ; 7.255      ;
; -6.772 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a32~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.397     ; 7.262      ;
; -6.768 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a112~porta_re_reg ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 7.288      ;
; -6.767 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a3~porta_re_reg   ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.383     ; 7.271      ;
; -6.763 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a44~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 7.213      ;
; -6.762 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a16~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 7.267      ;
; -6.751 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a120~porta_re_reg ; fetchMemory:inst|dataOut[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.418     ; 7.220      ;
; -6.748 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a4~porta_re_reg   ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.403     ; 7.232      ;
; -6.744 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a68~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.403     ; 7.228      ;
; -6.744 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a20~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.427     ; 7.204      ;
; -6.740 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a67~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.356     ; 7.271      ;
; -6.739 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a48~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.400     ; 7.226      ;
; -6.716 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a122~porta_re_reg ; fetchMemory:inst|dataOut[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.434     ; 7.169      ;
; -6.708 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a92~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 7.224      ;
; -6.697 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a124~porta_re_reg ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.428     ; 7.156      ;
; -6.696 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a74~porta_re_reg  ; fetchMemory:inst|dataOut[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 7.154      ;
; -6.657 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a99~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 7.177      ;
; -6.647 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a64~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.406     ; 7.128      ;
; -6.644 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a1~porta_re_reg   ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.401     ; 7.130      ;
; -6.637 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a73~porta_re_reg  ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.428     ; 7.096      ;
; -6.632 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a51~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.380     ; 7.139      ;
; -6.602 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a56~porta_re_reg  ; fetchMemory:inst|dataOut[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.413     ; 7.076      ;
; -6.593 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a114~porta_re_reg ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.431     ; 7.049      ;
; -6.592 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a104~porta_re_reg ; fetchMemory:inst|dataOut[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 7.063      ;
; -6.592 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a83~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 7.108      ;
; -6.578 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a50~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.381     ; 7.084      ;
; -6.575 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a121~porta_re_reg ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 7.022      ;
; -6.575 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a116~porta_re_reg ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.420     ; 7.042      ;
; -6.562 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a85~porta_re_reg  ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.412     ; 7.037      ;
; -6.536 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a100~porta_re_reg ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.411     ; 7.012      ;
; -6.532 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a41~porta_re_reg  ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.417     ; 7.002      ;
; -6.529 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a89~porta_re_reg  ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.410     ; 7.006      ;
; -6.527 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a90~porta_re_reg  ; fetchMemory:inst|dataOut[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.357     ; 7.057      ;
; -6.519 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a35~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.365     ; 7.041      ;
; -6.514 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a93~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.403     ; 6.998      ;
; -6.505 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a80~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.380     ; 7.012      ;
; -6.504 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a101~porta_re_reg ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.418     ; 6.973      ;
; -6.482 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a49~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.394     ; 6.975      ;
; -6.471 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a6~porta_re_reg   ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.425     ; 6.933      ;
; -6.468 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a66~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.404     ; 6.951      ;
; -6.467 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a0~porta_re_reg   ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.392     ; 6.962      ;
; -6.454 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a61~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.433     ; 6.908      ;
; -6.439 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a111~porta_re_reg ; fetchMemory:inst|dataOut[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.363     ; 6.963      ;
; -6.437 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a26~porta_re_reg  ; fetchMemory:inst|dataOut[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 6.892      ;
; -6.433 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a106~porta_re_reg ; fetchMemory:inst|dataOut[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.412     ; 6.908      ;
; -6.431 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a36~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.369     ; 6.949      ;
; -6.418 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a28~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.378     ; 6.927      ;
; -6.418 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a105~porta_re_reg ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 6.873      ;
; -6.407 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a102~porta_re_reg ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 6.859      ;
; -6.407 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a70~porta_re_reg  ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 6.879      ;
; -6.381 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a69~porta_re_reg  ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.409     ; 6.859      ;
; -6.371 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a109~porta_re_reg ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.390     ; 6.868      ;
; -6.363 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a117~porta_re_reg ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.422     ; 6.828      ;
; -6.358 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a110~porta_re_reg ; fetchMemory:inst|dataOut[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.421     ; 6.824      ;
; -6.353 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a10~porta_re_reg  ; fetchMemory:inst|dataOut[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.351     ; 6.889      ;
; -6.353 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a98~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.365     ; 6.875      ;
; -6.348 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a58~porta_re_reg  ; fetchMemory:inst|dataOut[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.383     ; 6.852      ;
; -6.334 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a25~porta_re_reg  ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.441     ; 6.780      ;
; -6.321 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a87~porta_re_reg  ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.433     ; 6.775      ;
; -6.316 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a18~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.372     ; 6.831      ;
; -6.307 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a47~porta_re_reg  ; fetchMemory:inst|dataOut[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.381     ; 6.813      ;
; -6.296 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a72~porta_re_reg  ; fetchMemory:inst|dataOut[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.417     ; 6.766      ;
; -6.287 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a37~porta_re_reg  ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.421     ; 6.753      ;
; -6.274 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a118~porta_re_reg ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.413     ; 6.748      ;
; -6.268 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a30~porta_re_reg  ; fetchMemory:inst|dataOut[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.407     ; 6.748      ;
; -6.259 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a88~porta_re_reg  ; fetchMemory:inst|dataOut[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.414     ; 6.732      ;
; -6.246 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a2~porta_re_reg   ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.403     ; 6.730      ;
; -6.244 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a86~porta_re_reg  ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.419     ; 6.712      ;
; -6.232 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a60~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 6.735      ;
; -6.225 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a77~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.414     ; 6.698      ;
; -6.222 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a82~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.370     ; 6.739      ;
; -6.220 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a45~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.397     ; 6.710      ;
; -6.214 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a84~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 6.703      ;
; -6.211 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a33~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.392     ; 6.706      ;
; -6.207 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a42~porta_re_reg  ; fetchMemory:inst|dataOut[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.369     ; 6.725      ;
; -6.186 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a7~porta_re_reg   ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.417     ; 6.656      ;
; -6.183 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a57~porta_re_reg  ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 6.633      ;
; -6.181 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a119~porta_re_reg ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 6.636      ;
; -6.179 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a95~porta_re_reg  ; fetchMemory:inst|dataOut[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.402     ; 6.664      ;
; -6.161 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a40~porta_re_reg  ; fetchMemory:inst|dataOut[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.410     ; 6.638      ;
; -6.150 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a103~porta_re_reg ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.383     ; 6.654      ;
; -6.140 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a54~porta_re_reg  ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.405     ; 6.622      ;
; -6.121 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a59~porta_re_reg  ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.395     ; 6.613      ;
; -6.112 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a55~porta_re_reg  ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.409     ; 6.590      ;
; -6.100 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a79~porta_re_reg  ; fetchMemory:inst|dataOut[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.396     ; 6.591      ;
; -6.067 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a76~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.372     ; 6.582      ;
; -6.057 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a9~porta_re_reg   ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.423     ; 6.521      ;
; -6.050 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a27~porta_re_reg  ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.426     ; 6.511      ;
; -6.049 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a38~porta_re_reg  ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.411     ; 6.525      ;
; -6.036 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a78~porta_re_reg  ; fetchMemory:inst|dataOut[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.424     ; 6.499      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                               ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; fetchMemory:inst|state.00               ; fetchMemory:inst|state.00                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.498 ; fetchMemory:inst|state.SET_ADDR         ; fetchMemory:inst|state.END~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.741      ;
; 0.515 ; fetchMemory:inst|state.SET_ADDR         ; fetchMemory:inst|state.READ                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.758      ;
; 0.584 ; fetchMemory:inst|state.00               ; fetchMemory:inst|state.SET_ADDR                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; fetchMemory:inst|state.00               ; fetchMemory:inst|state.END~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.828      ;
; 1.242 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a104~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.826      ;
; 1.255 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a114~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.849      ;
; 1.263 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a120~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 1.849      ;
; 1.338 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a19~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 1.920      ;
; 1.341 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a104~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.925      ;
; 1.363 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a120~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 1.949      ;
; 1.375 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a17~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 1.956      ;
; 1.386 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a40~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 1.964      ;
; 1.413 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a24~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 1.993      ;
; 1.421 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a114~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.015      ;
; 1.423 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a97~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.370      ; 1.994      ;
; 1.440 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a98~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.327      ; 1.968      ;
; 1.441 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a52~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 2.004      ;
; 1.500 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a113~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 2.087      ;
; 1.501 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a19~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.083      ;
; 1.517 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a100~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.367      ; 2.085      ;
; 1.539 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a17~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 2.120      ;
; 1.549 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a40~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 2.127      ;
; 1.561 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a97~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.370      ; 2.132      ;
; 1.563 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a56~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 2.144      ;
; 1.573 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a113~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 2.160      ;
; 1.574 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a52~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 2.137      ;
; 1.578 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a24~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 2.158      ;
; 1.578 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a98~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.327      ; 2.106      ;
; 1.583 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a115~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.349      ; 2.133      ;
; 1.584 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a116~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 2.161      ;
; 1.603 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a100~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.367      ; 2.171      ;
; 1.605 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a112~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.334      ; 2.140      ;
; 1.614 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a99~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 2.158      ;
; 1.618 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a51~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.175      ;
; 1.621 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a18~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.334      ; 2.156      ;
; 1.626 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a123~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 2.237      ;
; 1.638 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a16~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.349      ; 2.188      ;
; 1.644 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a50~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 2.188      ;
; 1.646 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a56~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 2.227      ;
; 1.679 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a115~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.349      ; 2.229      ;
; 1.682 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a116~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 2.259      ;
; 1.696 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a112~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.334      ; 2.231      ;
; 1.704 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a83~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 2.252      ;
; 1.709 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a99~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 2.253      ;
; 1.710 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a49~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.267      ;
; 1.712 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a51~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.269      ;
; 1.716 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a124~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.315      ;
; 1.717 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a48~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.367      ; 2.285      ;
; 1.718 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a122~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 2.329      ;
; 1.722 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a18~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.334      ; 2.257      ;
; 1.725 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a84~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.354      ; 2.280      ;
; 1.731 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a67~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.332      ; 2.264      ;
; 1.740 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a27~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.337      ;
; 1.740 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a16~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.349      ; 2.290      ;
; 1.742 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a121~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.337      ;
; 1.745 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a96~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 2.308      ;
; 1.747 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a50~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 2.291      ;
; 1.760 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a26~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 2.369      ;
; 1.761 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a119~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.359      ;
; 1.769 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a123~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 2.380      ;
; 1.806 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a8~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 2.390      ;
; 1.808 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a88~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.390      ;
; 1.839 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a88~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.421      ;
; 1.845 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a83~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 2.393      ;
; 1.849 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a124~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.448      ;
; 1.850 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a72~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.435      ;
; 1.853 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a122~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 2.464      ;
; 1.854 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a117~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 2.433      ;
; 1.860 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a49~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.417      ;
; 1.863 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a101~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.438      ;
; 1.868 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a48~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.367      ; 2.436      ;
; 1.869 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a8~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 2.453      ;
; 1.870 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a67~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.332      ; 2.403      ;
; 1.872 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a27~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.469      ;
; 1.874 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a121~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.469      ;
; 1.874 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a84~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.354      ; 2.429      ;
; 1.895 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a119~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.493      ;
; 1.896 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a26~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 2.505      ;
; 1.898 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a96~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 2.461      ;
; 1.917 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a3~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.359      ; 2.477      ;
; 1.929 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a101~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.504      ;
; 1.930 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a35~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 2.472      ;
; 1.936 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a69~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.365      ; 2.502      ;
; 1.954 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a72~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.539      ;
; 1.954 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a117~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 2.533      ;
; 1.961 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a85~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.368      ; 2.530      ;
; 2.020 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a102~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.621      ;
; 2.021 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a87~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.620      ;
; 2.039 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a107~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.642      ;
; 2.056 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a37~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 2.634      ;
; 2.084 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a3~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.359      ; 2.644      ;
; 2.087 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a5~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 2.663      ;
; 2.090 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a65~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.359      ; 2.650      ;
; 2.095 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a81~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.370      ; 2.666      ;
; 2.097 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a110~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 2.697      ;
; 2.097 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a35~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 2.639      ;
; 2.102 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a69~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.365      ; 2.668      ;
; 2.106 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.359      ; 2.666      ;
; 2.106 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a31~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.703      ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -3.180 ; -621.173       ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.181 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -374.954                     ;
+----------+--------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.180 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a108~porta_re_reg ; fetchMemory:inst|dataOut[12]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.214     ; 3.905      ;
; -3.175 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a97~porta_re_reg  ; fetchMemory:inst|dataOut[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 3.886      ;
; -3.172 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a113~porta_re_reg ; fetchMemory:inst|dataOut[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 3.866      ;
; -3.171 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a81~porta_re_reg  ; fetchMemory:inst|dataOut[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.224     ; 3.886      ;
; -3.153 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a19~porta_re_reg  ; fetchMemory:inst|dataOut[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 3.864      ;
; -3.137 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a52~porta_re_reg  ; fetchMemory:inst|dataOut[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.229     ; 3.847      ;
; -3.119 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a115~porta_re_reg ; fetchMemory:inst|dataOut[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.200     ; 3.858      ;
; -3.115 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a120~porta_re_reg ; fetchMemory:inst|dataOut[8]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.242     ; 3.812      ;
; -3.110 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a112~porta_re_reg ; fetchMemory:inst|dataOut[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.193     ; 3.856      ;
; -3.108 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a68~porta_re_reg  ; fetchMemory:inst|dataOut[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.222     ; 3.825      ;
; -3.104 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a20~porta_re_reg  ; fetchMemory:inst|dataOut[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 3.797      ;
; -3.090 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a17~porta_re_reg  ; fetchMemory:inst|dataOut[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 3.794      ;
; -3.079 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a16~porta_re_reg  ; fetchMemory:inst|dataOut[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.206     ; 3.812      ;
; -3.078 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a96~porta_re_reg  ; fetchMemory:inst|dataOut[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.218     ; 3.799      ;
; -3.064 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a12~porta_re_reg  ; fetchMemory:inst|dataOut[12]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.242     ; 3.761      ;
; -3.062 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a56~porta_re_reg  ; fetchMemory:inst|dataOut[8]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 3.765      ;
; -3.061 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a44~porta_re_reg  ; fetchMemory:inst|dataOut[12]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.257     ; 3.743      ;
; -3.061 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a3~porta_re_reg   ; fetchMemory:inst|dataOut[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.203     ; 3.797      ;
; -3.059 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a124~porta_re_reg ; fetchMemory:inst|dataOut[12]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.251     ; 3.747      ;
; -3.057 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a122~porta_re_reg ; fetchMemory:inst|dataOut[10]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.256     ; 3.740      ;
; -3.036 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a99~porta_re_reg  ; fetchMemory:inst|dataOut[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.193     ; 3.782      ;
; -3.035 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a48~porta_re_reg  ; fetchMemory:inst|dataOut[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.223     ; 3.751      ;
; -3.032 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a51~porta_re_reg  ; fetchMemory:inst|dataOut[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.206     ; 3.765      ;
; -3.029 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a4~porta_re_reg   ; fetchMemory:inst|dataOut[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.220     ; 3.748      ;
; -3.026 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a67~porta_re_reg  ; fetchMemory:inst|dataOut[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.178     ; 3.787      ;
; -3.023 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a104~porta_re_reg ; fetchMemory:inst|dataOut[8]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.239     ; 3.723      ;
; -3.018 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a92~porta_re_reg  ; fetchMemory:inst|dataOut[12]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.190     ; 3.767      ;
; -3.016 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a65~porta_re_reg  ; fetchMemory:inst|dataOut[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.210     ; 3.745      ;
; -3.014 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a121~porta_re_reg ; fetchMemory:inst|dataOut[9]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.267     ; 3.686      ;
; -3.012 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a73~porta_re_reg  ; fetchMemory:inst|dataOut[9]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 3.702      ;
; -3.012 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a116~porta_re_reg ; fetchMemory:inst|dataOut[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.242     ; 3.709      ;
; -3.005 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a74~porta_re_reg  ; fetchMemory:inst|dataOut[10]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.251     ; 3.693      ;
; -2.988 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a114~porta_re_reg ; fetchMemory:inst|dataOut[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 3.684      ;
; -2.985 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a50~porta_re_reg  ; fetchMemory:inst|dataOut[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.200     ; 3.724      ;
; -2.975 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a32~porta_re_reg  ; fetchMemory:inst|dataOut[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 3.698      ;
; -2.973 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a100~porta_re_reg ; fetchMemory:inst|dataOut[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 3.678      ;
; -2.962 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a64~porta_re_reg  ; fetchMemory:inst|dataOut[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.226     ; 3.675      ;
; -2.952 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a61~porta_re_reg  ; fetchMemory:inst|dataOut[13]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.253     ; 3.638      ;
; -2.950 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a1~porta_re_reg   ; fetchMemory:inst|dataOut[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 3.672      ;
; -2.947 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a89~porta_re_reg  ; fetchMemory:inst|dataOut[9]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 3.653      ;
; -2.944 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a83~porta_re_reg  ; fetchMemory:inst|dataOut[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 3.692      ;
; -2.940 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a41~porta_re_reg  ; fetchMemory:inst|dataOut[9]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.239     ; 3.640      ;
; -2.939 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a105~porta_re_reg ; fetchMemory:inst|dataOut[9]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.254     ; 3.624      ;
; -2.931 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a101~porta_re_reg ; fetchMemory:inst|dataOut[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 3.637      ;
; -2.931 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a85~porta_re_reg  ; fetchMemory:inst|dataOut[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.229     ; 3.641      ;
; -2.929 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a111~porta_re_reg ; fetchMemory:inst|dataOut[15]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.184     ; 3.684      ;
; -2.924 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a93~porta_re_reg  ; fetchMemory:inst|dataOut[13]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.223     ; 3.640      ;
; -2.919 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a49~porta_re_reg  ; fetchMemory:inst|dataOut[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 3.645      ;
; -2.898 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a90~porta_re_reg  ; fetchMemory:inst|dataOut[10]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.180     ; 3.657      ;
; -2.898 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a35~porta_re_reg  ; fetchMemory:inst|dataOut[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.184     ; 3.653      ;
; -2.881 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a66~porta_re_reg  ; fetchMemory:inst|dataOut[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.221     ; 3.599      ;
; -2.880 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a6~porta_re_reg   ; fetchMemory:inst|dataOut[6]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 3.573      ;
; -2.879 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a58~porta_re_reg  ; fetchMemory:inst|dataOut[10]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.205     ; 3.613      ;
; -2.876 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a26~porta_re_reg  ; fetchMemory:inst|dataOut[10]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.254     ; 3.561      ;
; -2.874 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a25~porta_re_reg  ; fetchMemory:inst|dataOut[9]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.262     ; 3.551      ;
; -2.873 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a102~porta_re_reg ; fetchMemory:inst|dataOut[6]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.253     ; 3.559      ;
; -2.870 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a106~porta_re_reg ; fetchMemory:inst|dataOut[10]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 3.576      ;
; -2.862 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a28~porta_re_reg  ; fetchMemory:inst|dataOut[12]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.197     ; 3.604      ;
; -2.859 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a36~porta_re_reg  ; fetchMemory:inst|dataOut[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.187     ; 3.611      ;
; -2.853 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a98~porta_re_reg  ; fetchMemory:inst|dataOut[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.186     ; 3.606      ;
; -2.847 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a80~porta_re_reg  ; fetchMemory:inst|dataOut[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.197     ; 3.589      ;
; -2.845 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a117~porta_re_reg ; fetchMemory:inst|dataOut[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.238     ; 3.546      ;
; -2.839 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a110~porta_re_reg ; fetchMemory:inst|dataOut[14]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 3.534      ;
; -2.835 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a109~porta_re_reg ; fetchMemory:inst|dataOut[13]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.210     ; 3.564      ;
; -2.825 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a69~porta_re_reg  ; fetchMemory:inst|dataOut[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.225     ; 3.539      ;
; -2.825 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a0~porta_re_reg   ; fetchMemory:inst|dataOut[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.211     ; 3.553      ;
; -2.823 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a70~porta_re_reg  ; fetchMemory:inst|dataOut[6]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 3.526      ;
; -2.818 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a18~porta_re_reg  ; fetchMemory:inst|dataOut[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.194     ; 3.563      ;
; -2.803 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a118~porta_re_reg ; fetchMemory:inst|dataOut[6]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 3.512      ;
; -2.800 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a30~porta_re_reg  ; fetchMemory:inst|dataOut[14]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 3.511      ;
; -2.792 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a72~porta_re_reg  ; fetchMemory:inst|dataOut[8]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 3.497      ;
; -2.790 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a87~porta_re_reg  ; fetchMemory:inst|dataOut[7]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.250     ; 3.479      ;
; -2.787 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a47~porta_re_reg  ; fetchMemory:inst|dataOut[15]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.202     ; 3.524      ;
; -2.787 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a10~porta_re_reg  ; fetchMemory:inst|dataOut[10]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.172     ; 3.554      ;
; -2.782 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a60~porta_re_reg  ; fetchMemory:inst|dataOut[12]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.203     ; 3.518      ;
; -2.771 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a88~porta_re_reg  ; fetchMemory:inst|dataOut[8]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 3.480      ;
; -2.770 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a57~porta_re_reg  ; fetchMemory:inst|dataOut[9]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.258     ; 3.451      ;
; -2.755 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a119~porta_re_reg ; fetchMemory:inst|dataOut[7]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.253     ; 3.441      ;
; -2.752 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|address_reg_a[0]            ; fetchMemory:inst|dataOut[13]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 3.696      ;
; -2.746 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a77~porta_re_reg  ; fetchMemory:inst|dataOut[13]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 3.451      ;
; -2.739 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a45~porta_re_reg  ; fetchMemory:inst|dataOut[13]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 3.461      ;
; -2.737 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a54~porta_re_reg  ; fetchMemory:inst|dataOut[6]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.221     ; 3.455      ;
; -2.737 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a2~porta_re_reg   ; fetchMemory:inst|dataOut[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.215     ; 3.461      ;
; -2.736 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a59~porta_re_reg  ; fetchMemory:inst|dataOut[11]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.214     ; 3.461      ;
; -2.734 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|address_reg_a[0]            ; fetchMemory:inst|dataOut[14]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 3.684      ;
; -2.731 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a86~porta_re_reg  ; fetchMemory:inst|dataOut[6]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 3.430      ;
; -2.730 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a84~porta_re_reg  ; fetchMemory:inst|dataOut[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.214     ; 3.455      ;
; -2.724 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a40~porta_re_reg  ; fetchMemory:inst|dataOut[8]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 3.432      ;
; -2.721 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a95~porta_re_reg  ; fetchMemory:inst|dataOut[15]                                                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.222     ; 3.438      ;
; -2.717 ; fetchMemory:inst|state.END~_Duplicate_1                                                               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a93~porta_re_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.083      ; 3.809      ;
; -2.717 ; fetchMemory:inst|state.END~_Duplicate_1                                                               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a93~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.083      ; 3.809      ;
; -2.715 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a103~porta_re_reg ; fetchMemory:inst|dataOut[7]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.200     ; 3.454      ;
; -2.715 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a37~porta_re_reg  ; fetchMemory:inst|dataOut[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.242     ; 3.412      ;
; -2.708 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a82~porta_re_reg  ; fetchMemory:inst|dataOut[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.185     ; 3.462      ;
; -2.707 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a55~porta_re_reg  ; fetchMemory:inst|dataOut[7]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.226     ; 3.420      ;
; -2.706 ; fetchMemory:inst|state.END~_Duplicate_1                                                               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a15~porta_re_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.064      ; 3.779      ;
; -2.706 ; fetchMemory:inst|state.END~_Duplicate_1                                                               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a15~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.064      ; 3.779      ;
; -2.692 ; fetchMemory:inst|state.END~_Duplicate_1                                                               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a94~porta_re_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.106      ; 3.807      ;
; -2.692 ; fetchMemory:inst|state.END~_Duplicate_1                                                               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a94~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.106      ; 3.807      ;
; -2.686 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a33~porta_re_reg  ; fetchMemory:inst|dataOut[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.204     ; 3.421      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                               ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; fetchMemory:inst|state.00               ; fetchMemory:inst|state.00                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.251 ; fetchMemory:inst|state.SET_ADDR         ; fetchMemory:inst|state.END~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.377      ;
; 0.253 ; fetchMemory:inst|state.SET_ADDR         ; fetchMemory:inst|state.READ                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.379      ;
; 0.276 ; fetchMemory:inst|state.00               ; fetchMemory:inst|state.END~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.402      ;
; 0.306 ; fetchMemory:inst|state.00               ; fetchMemory:inst|state.SET_ADDR                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.432      ;
; 0.623 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a104~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.945      ;
; 0.629 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a120~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.954      ;
; 0.692 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a114~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.017      ;
; 0.700 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a114~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.025      ;
; 0.747 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a19~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.213      ; 1.064      ;
; 0.755 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a113~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 1.082      ;
; 0.755 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a19~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.213      ; 1.072      ;
; 0.766 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a104~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 1.088      ;
; 0.769 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a17~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.213      ; 1.086      ;
; 0.771 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a100~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.077      ;
; 0.772 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a120~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.097      ;
; 0.777 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a17~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.213      ; 1.094      ;
; 0.779 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a40~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.093      ;
; 0.787 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a40~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.101      ;
; 0.790 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a24~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 1.105      ;
; 0.791 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a97~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 1.101      ;
; 0.792 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a56~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.111      ;
; 0.795 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a52~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 1.096      ;
; 0.798 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a24~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 1.113      ;
; 0.799 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a97~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 1.109      ;
; 0.801 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a116~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.115      ;
; 0.814 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a52~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 1.115      ;
; 0.815 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a115~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 1.104      ;
; 0.823 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a51~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 1.118      ;
; 0.823 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a112~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 1.099      ;
; 0.833 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a99~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.178      ; 1.115      ;
; 0.833 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a98~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.164      ; 1.101      ;
; 0.838 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a98~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.164      ; 1.106      ;
; 0.840 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a18~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 1.116      ;
; 0.845 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a16~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 1.134      ;
; 0.852 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a50~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.178      ; 1.134      ;
; 0.875 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a123~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.219      ;
; 0.883 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a123~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.227      ;
; 0.898 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a113~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 1.225      ;
; 0.911 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a100~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.217      ;
; 0.932 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a124~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.268      ;
; 0.932 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a56~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.251      ;
; 0.940 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a124~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.276      ;
; 0.941 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a116~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.255      ;
; 0.942 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a122~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 1.287      ;
; 0.950 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a88~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.209      ; 1.263      ;
; 0.950 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a122~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 1.295      ;
; 0.953 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a27~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.287      ;
; 0.954 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a72~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.213      ; 1.271      ;
; 0.954 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a117~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 1.264      ;
; 0.954 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a83~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.176      ; 1.234      ;
; 0.955 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a121~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.288      ;
; 0.955 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a115~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 1.244      ;
; 0.958 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a119~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 1.293      ;
; 0.961 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a27~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.295      ;
; 0.962 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a83~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.176      ; 1.242      ;
; 0.963 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a84~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.182      ; 1.249      ;
; 0.963 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a51~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 1.258      ;
; 0.963 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a112~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 1.239      ;
; 0.963 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a121~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.296      ;
; 0.964 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a8~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.280      ;
; 0.966 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a49~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 1.261      ;
; 0.966 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a119~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 1.301      ;
; 0.967 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a26~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.310      ;
; 0.971 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a84~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.182      ; 1.257      ;
; 0.971 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a49~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 1.266      ;
; 0.972 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a48~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.278      ;
; 0.973 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a99~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.178      ; 1.255      ;
; 0.974 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a101~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.201      ; 1.279      ;
; 0.975 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a67~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.163      ; 1.242      ;
; 0.975 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a26~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.318      ;
; 0.977 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a48~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.283      ;
; 0.980 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a18~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 1.256      ;
; 0.983 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a67~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.163      ; 1.250      ;
; 0.984 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a96~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 1.285      ;
; 0.985 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a16~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 1.274      ;
; 0.989 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a96~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 1.290      ;
; 0.992 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a50~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.178      ; 1.274      ;
; 1.001 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a8~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.317      ;
; 1.003 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a88~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.209      ; 1.316      ;
; 1.068 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a101~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.201      ; 1.373      ;
; 1.076 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a3~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 1.368      ;
; 1.084 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a3~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 1.376      ;
; 1.086 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a44~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.428      ;
; 1.086 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a85~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 1.387      ;
; 1.089 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a69~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 1.386      ;
; 1.093 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a35~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.366      ;
; 1.093 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a72~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.213      ; 1.410      ;
; 1.094 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a117~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 1.404      ;
; 1.094 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a85~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 1.395      ;
; 1.097 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a69~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 1.394      ;
; 1.101 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a35~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.374      ;
; 1.116 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a102~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 1.451      ;
; 1.119 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a87~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.451      ;
; 1.121 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a107~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.457      ;
; 1.124 ; fetchMemory:inst|state.END~_Duplicate_1 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a37~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.438      ;
; 1.124 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a102~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 1.459      ;
; 1.127 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a87~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.459      ;
; 1.129 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a107~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.465      ;
; 1.132 ; fetchMemory:inst|state.00               ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a37~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.446      ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -7.751    ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -7.751    ; 0.181 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -1431.706 ; 0.0   ; 0.0      ; 0.0     ; -724.533            ;
;  CLOCK_50        ; -1431.706 ; 0.000 ; N/A      ; N/A     ; -724.533            ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 5493     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 5493     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 2458  ; 2458 ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Jun 27 22:16:31 2019
Info: Command: quartus_sta testeMemoria -c testeMemoria
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'testeMemoria.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.751
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.751           -1431.706 CLOCK_50 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -724.533 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.995
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.995           -1282.933 CLOCK_50 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -713.269 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.180            -621.173 CLOCK_50 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -374.954 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4869 megabytes
    Info: Processing ended: Thu Jun 27 22:16:33 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


