// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module accumulateStreamScal_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inStream_V_V_dout,
        inStream_V_V_empty_n,
        inStream_V_V_read,
        tagColValidCntStream_V_V_dout,
        tagColValidCntStream_V_V_empty_n,
        tagColValidCntStream_V_V_read,
        refTagValidCntStream_V_V_dout,
        refTagValidCntStream_V_V_empty_n,
        refTagValidCntStream_V_V_read,
        refZeroCntStream_V_V_dout,
        refZeroCntStream_V_V_empty_n,
        refZeroCntStream_V_V_read,
        outStream_V_din,
        outStream_V_full_n,
        outStream_V_write,
        OF_yStream_V_din,
        OF_yStream_V_full_n,
        OF_yStream_V_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [111:0] inStream_V_V_dout;
input   inStream_V_V_empty_n;
output   inStream_V_V_read;
input  [41:0] tagColValidCntStream_V_V_dout;
input   tagColValidCntStream_V_V_empty_n;
output   tagColValidCntStream_V_V_read;
input  [41:0] refTagValidCntStream_V_V_dout;
input   refTagValidCntStream_V_V_empty_n;
output   refTagValidCntStream_V_V_read;
input  [5:0] refZeroCntStream_V_V_dout;
input   refZeroCntStream_V_V_empty_n;
output   refZeroCntStream_V_V_read;
output  [15:0] outStream_V_din;
input   outStream_V_full_n;
output   outStream_V_write;
output  [7:0] OF_yStream_V_din;
input   OF_yStream_V_full_n;
output   OF_yStream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg inStream_V_V_read;
reg tagColValidCntStream_V_V_read;
reg refTagValidCntStream_V_V_read;
reg refZeroCntStream_V_V_read;
reg outStream_V_write;
reg OF_yStream_V_write;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] exitcond_flatten_fu_1207_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
reg   [0:0] tmp_s_reg_1596;
reg   [0:0] tmp_s_reg_1596_pp0_iter4_reg;
reg    ap_block_state3_pp0_stage0_iter5;
reg    ap_enable_reg_pp0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [62:0] lastrefTagValidCntSu_2;
reg   [15:0] lastSumRefZeroCntSca_1;
reg   [111:0] lastSumDataWideScale;
reg   [62:0] lastTagColValidCntSu_2;
reg    inStream_V_V_blk_n;
wire    ap_block_pp0_stage0;
reg    outStream_V_blk_n;
reg    OF_yStream_V_blk_n;
reg    refZeroCntStream_V_V_blk_n;
reg    tagColValidCntStream_V_V_blk_n;
reg    refTagValidCntStream_V_V_blk_n;
reg   [0:0] exitcond_reg_228;
reg   [3:0] k3_reg_242;
reg   [6:0] indvar_flatten2_reg_256;
reg   [5:0] tmp_V_211_reg_1548;
reg   [5:0] tmp_V_211_reg_1548_pp0_iter1_reg;
wire   [15:0] tmp_3010_fu_481_p1;
reg   [15:0] tmp_3010_reg_1556;
reg   [15:0] p_Result_1099_0_1_reg_1561;
reg   [15:0] p_Result_1099_0_2_reg_1566;
reg   [15:0] p_Result_1099_0_3_reg_1571;
reg   [15:0] p_Result_1099_0_4_reg_1576;
reg   [15:0] p_Result_1099_0_5_reg_1581;
reg   [15:0] p_Result_1099_0_6_reg_1586;
wire   [3:0] k_fu_791_p3;
reg   [3:0] k_reg_1591;
wire   [0:0] tmp_s_fu_799_p2;
reg   [0:0] tmp_s_reg_1596_pp0_iter1_reg;
reg   [0:0] tmp_s_reg_1596_pp0_iter2_reg;
reg   [0:0] tmp_s_reg_1596_pp0_iter3_reg;
wire   [6:0] indvar_flatten_next_fu_819_p2;
reg   [6:0] indvar_flatten_next_reg_1600;
wire   [0:0] tagValidCond_V_fu_975_p2;
reg   [0:0] tagValidCond_V_reg_1605;
wire   [0:0] refTagValidCond_V_fu_991_p2;
reg   [0:0] refTagValidCond_V_reg_1610;
wire   [0:0] tagValidCond_V_1_fu_1007_p2;
reg   [0:0] tagValidCond_V_1_reg_1615;
wire   [0:0] refTagValidCond_V_1_fu_1023_p2;
reg   [0:0] refTagValidCond_V_1_reg_1620;
wire   [0:0] tagValidCond_V_2_fu_1039_p2;
reg   [0:0] tagValidCond_V_2_reg_1625;
wire   [0:0] refTagValidCond_V_2_fu_1055_p2;
reg   [0:0] refTagValidCond_V_2_reg_1630;
wire   [0:0] tagValidCond_V_3_fu_1071_p2;
reg   [0:0] tagValidCond_V_3_reg_1635;
reg   [0:0] tagValidCond_V_3_reg_1635_pp0_iter1_reg;
wire   [0:0] refTagValidCond_V_3_fu_1087_p2;
reg   [0:0] refTagValidCond_V_3_reg_1640;
reg   [0:0] refTagValidCond_V_3_reg_1640_pp0_iter1_reg;
wire   [0:0] tagValidCond_V_4_fu_1103_p2;
reg   [0:0] tagValidCond_V_4_reg_1645;
reg   [0:0] tagValidCond_V_4_reg_1645_pp0_iter1_reg;
wire   [0:0] refTagValidCond_V_4_fu_1119_p2;
reg   [0:0] refTagValidCond_V_4_reg_1650;
reg   [0:0] refTagValidCond_V_4_reg_1650_pp0_iter1_reg;
wire   [0:0] tagValidCond_V_5_fu_1135_p2;
reg   [0:0] tagValidCond_V_5_reg_1655;
reg   [0:0] tagValidCond_V_5_reg_1655_pp0_iter1_reg;
wire   [0:0] refTagValidCond_V_5_fu_1151_p2;
reg   [0:0] refTagValidCond_V_5_reg_1660;
reg   [0:0] refTagValidCond_V_5_reg_1660_pp0_iter1_reg;
wire   [0:0] tagValidCond_V_6_fu_1167_p2;
reg   [0:0] tagValidCond_V_6_reg_1665;
reg   [0:0] tagValidCond_V_6_reg_1665_pp0_iter1_reg;
wire   [0:0] refTagValidCond_V_6_fu_1183_p2;
reg   [0:0] refTagValidCond_V_6_reg_1670;
reg   [0:0] refTagValidCond_V_6_reg_1670_pp0_iter1_reg;
wire   [0:0] exitcond4_fu_1201_p2;
reg   [0:0] exitcond4_reg_1675;
reg   [0:0] exitcond_flatten_reg_1680;
reg   [0:0] exitcond_flatten_reg_1680_pp0_iter1_reg;
reg   [0:0] exitcond_flatten_reg_1680_pp0_iter2_reg;
reg   [0:0] exitcond_flatten_reg_1680_pp0_iter3_reg;
reg   [0:0] exitcond_flatten_reg_1680_pp0_iter4_reg;
wire   [15:0] tmp_94_fu_1215_p1;
reg   [15:0] tmp_94_reg_1684;
wire   [15:0] p_s_fu_1329_p3;
reg   [15:0] p_s_reg_1691;
reg   [15:0] p_s_reg_1691_pp0_iter2_reg;
wire   [15:0] p_loc_V_182_1_trunc_fu_1359_p3;
reg   [15:0] p_loc_V_182_1_trunc_reg_1696;
reg   [15:0] p_loc_V_182_1_trunc_reg_1696_pp0_iter2_reg;
wire   [15:0] tmp_1455_2_fu_1367_p2;
reg   [15:0] tmp_1455_2_reg_1701;
wire   [15:0] p_loc_V_182_2_trunc_fu_1389_p3;
reg   [15:0] p_loc_V_182_2_trunc_reg_1706;
reg   [15:0] p_loc_V_182_2_trunc_reg_1706_pp0_iter2_reg;
wire   [15:0] grp_fu_434_p2;
reg   [15:0] loc_V_182_3_trunc_reg_1711;
reg    ap_enable_reg_pp0_iter1;
wire   [15:0] grp_fu_448_p2;
reg   [15:0] loc_V_182_4_trunc_reg_1716;
wire   [15:0] grp_fu_462_p2;
reg   [15:0] loc_V_182_5_trunc_reg_1721;
wire   [15:0] grp_fu_476_p2;
reg   [15:0] loc_V_182_6_trunc_reg_1726;
wire   [15:0] p_loc_V_182_3_trunc_fu_1432_p3;
reg   [15:0] p_loc_V_182_3_trunc_reg_1731;
wire   [15:0] p_loc_V_182_4_trunc_fu_1460_p3;
reg   [15:0] p_loc_V_182_4_trunc_reg_1736;
wire   [15:0] p_loc_V_182_5_trunc_fu_1488_p3;
reg   [15:0] p_loc_V_182_5_trunc_reg_1741;
wire   [15:0] p_loc_V_182_6_trunc_fu_1521_p3;
reg   [15:0] p_loc_V_182_6_trunc_reg_1746;
reg   [15:0] outputMinData_V_reg_1751;
reg   [7:0] index_reg_1756;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
wire   [111:0] grp_minWide_fu_270_inData_V;
wire   [15:0] grp_minWide_fu_270_ap_return_0;
wire   [7:0] grp_minWide_fu_270_ap_return_1;
reg    grp_minWide_fu_270_ap_ce;
reg   [0:0] ap_phi_mux_exitcond_phi_fu_232_p6;
reg   [3:0] ap_phi_mux_k3_phi_fu_246_p6;
reg   [6:0] ap_phi_mux_indvar_flatten2_phi_fu_260_p6;
reg    ap_block_pp0_stage0_01001;
wire   [62:0] p_Result_1083_6_fu_937_p8;
wire   [15:0] tmp_1456_6_fu_1295_p2;
wire   [111:0] p_Result_1077_6_fu_1237_p8;
wire   [62:0] p_Result_1080_6_fu_907_p8;
wire   [15:0] grp_fu_397_p4;
wire   [15:0] grp_fu_411_p4;
wire   [15:0] grp_fu_425_p4;
wire   [15:0] grp_fu_439_p4;
wire   [15:0] grp_fu_453_p4;
wire   [15:0] grp_fu_467_p4;
wire   [5:0] tmp_3011_fu_485_p1;
wire   [5:0] tmp_3012_fu_497_p1;
wire   [5:0] p_Result_1101_0_1_fu_519_p4;
wire   [5:0] p_Result_1104_0_1_fu_537_p4;
wire   [5:0] p_Result_1101_0_2_fu_565_p4;
wire   [5:0] p_Result_1104_0_2_fu_583_p4;
wire   [5:0] p_Result_1101_0_3_fu_611_p4;
wire   [5:0] p_Result_1104_0_3_fu_629_p4;
wire   [5:0] p_Result_1101_0_4_fu_657_p4;
wire   [5:0] p_Result_1104_0_4_fu_675_p4;
wire   [5:0] p_Result_1101_0_5_fu_703_p4;
wire   [5:0] p_Result_1104_0_5_fu_721_p4;
wire   [5:0] p_Result_1101_0_6_fu_749_p4;
wire   [5:0] p_Result_1104_0_6_fu_767_p4;
wire   [3:0] k_op_fu_785_p2;
wire   [8:0] tmp_3014_fu_815_p1;
wire   [8:0] tmp_80_fu_489_p1;
wire   [8:0] tmp_3018_fu_831_p1;
wire   [8:0] tmp_81_fu_501_p1;
wire   [8:0] grp_fu_279_p4;
wire   [8:0] tmp_82_fu_529_p1;
wire   [8:0] grp_fu_288_p4;
wire   [8:0] tmp_83_fu_547_p1;
wire   [8:0] grp_fu_298_p4;
wire   [8:0] tmp_84_fu_575_p1;
wire   [8:0] grp_fu_307_p4;
wire   [8:0] tmp_85_fu_593_p1;
wire   [8:0] grp_fu_317_p4;
wire   [8:0] tmp_86_fu_621_p1;
wire   [8:0] grp_fu_326_p4;
wire   [8:0] tmp_87_fu_639_p1;
wire   [8:0] grp_fu_336_p4;
wire   [8:0] tmp_88_fu_667_p1;
wire   [8:0] grp_fu_345_p4;
wire   [8:0] tmp_89_fu_685_p1;
wire   [8:0] grp_fu_355_p4;
wire   [8:0] tmp_90_fu_713_p1;
wire   [8:0] grp_fu_364_p4;
wire   [8:0] tmp_91_fu_731_p1;
wire   [8:0] grp_fu_374_p4;
wire   [8:0] tmp_92_fu_759_p1;
wire   [8:0] loc_V_187_6_trunc_fu_901_p2;
wire   [8:0] loc_V_187_5_trunc_fu_889_p2;
wire   [8:0] loc_V_187_4_trunc_fu_877_p2;
wire   [8:0] loc_V_187_3_trunc_fu_865_p2;
wire   [8:0] loc_V_187_2_trunc_fu_853_p2;
wire   [8:0] loc_V_187_1_trunc_fu_841_p2;
wire   [8:0] loc_V_187_0_trunc_fu_825_p2;
wire   [8:0] grp_fu_383_p4;
wire   [8:0] tmp_93_fu_777_p1;
wire   [8:0] loc_V_188_6_trunc_fu_931_p2;
wire   [8:0] loc_V_188_5_trunc_fu_895_p2;
wire   [8:0] loc_V_188_4_trunc_fu_883_p2;
wire   [8:0] loc_V_188_3_trunc_fu_871_p2;
wire   [8:0] loc_V_188_2_trunc_fu_859_p2;
wire   [8:0] loc_V_188_1_trunc_fu_847_p2;
wire   [8:0] loc_V_188_0_trunc_fu_835_p2;
wire   [6:0] tmp_4300_cast_fu_493_p1;
wire   [6:0] loc_V_183_0_trunc_fu_965_p2;
wire  signed [8:0] loc_V_183_0_trunc_ca_fu_971_p1;
wire   [6:0] tmp_4301_cast_fu_505_p1;
wire   [6:0] loc_V_184_0_trunc_fu_981_p2;
wire   [8:0] tmp_3015_fu_961_p1;
wire  signed [8:0] loc_V_184_0_trunc_ca_fu_987_p1;
wire   [6:0] tmp_4302_cast_fu_533_p1;
wire   [6:0] loc_V_183_1_trunc_fu_997_p2;
wire  signed [8:0] loc_V_183_1_trunc_ca_fu_1003_p1;
wire   [6:0] tmp_4303_cast_fu_551_p1;
wire   [6:0] loc_V_184_1_trunc_fu_1013_p2;
wire  signed [8:0] loc_V_184_1_trunc_ca_fu_1019_p1;
wire   [6:0] tmp_4304_cast_fu_579_p1;
wire   [6:0] loc_V_183_2_trunc_fu_1029_p2;
wire  signed [8:0] loc_V_183_2_trunc_ca_fu_1035_p1;
wire   [6:0] tmp_4305_cast_fu_597_p1;
wire   [6:0] loc_V_184_2_trunc_fu_1045_p2;
wire  signed [8:0] loc_V_184_2_trunc_ca_fu_1051_p1;
wire   [6:0] tmp_4306_cast_fu_625_p1;
wire   [6:0] loc_V_183_3_trunc_fu_1061_p2;
wire  signed [8:0] loc_V_183_3_trunc_ca_fu_1067_p1;
wire   [6:0] tmp_4307_cast_fu_643_p1;
wire   [6:0] loc_V_184_3_trunc_fu_1077_p2;
wire  signed [8:0] loc_V_184_3_trunc_ca_fu_1083_p1;
wire   [6:0] tmp_4308_cast_fu_671_p1;
wire   [6:0] loc_V_183_4_trunc_fu_1093_p2;
wire  signed [8:0] loc_V_183_4_trunc_ca_fu_1099_p1;
wire   [6:0] tmp_4309_cast_fu_689_p1;
wire   [6:0] loc_V_184_4_trunc_fu_1109_p2;
wire  signed [8:0] loc_V_184_4_trunc_ca_fu_1115_p1;
wire   [6:0] tmp_4310_cast_fu_717_p1;
wire   [6:0] loc_V_183_5_trunc_fu_1125_p2;
wire  signed [8:0] loc_V_183_5_trunc_ca_fu_1131_p1;
wire   [6:0] tmp_4311_cast_fu_735_p1;
wire   [6:0] loc_V_184_5_trunc_fu_1141_p2;
wire  signed [8:0] loc_V_184_5_trunc_ca_fu_1147_p1;
wire   [6:0] tmp_4312_cast_fu_763_p1;
wire   [6:0] loc_V_183_6_trunc_fu_1157_p2;
wire  signed [8:0] loc_V_183_6_trunc_ca_fu_1163_p1;
wire   [6:0] tmp_4313_cast_fu_781_p1;
wire   [6:0] loc_V_184_6_trunc_fu_1173_p2;
wire  signed [8:0] loc_V_184_6_trunc_ca_fu_1179_p1;
wire   [15:0] tmp_3013_fu_1228_p1;
wire   [15:0] grp_fu_420_p2;
wire   [15:0] grp_fu_406_p2;
wire   [15:0] loc_V_182_0_trunc_fu_1232_p2;
wire   [6:0] tmp10_fu_1267_p3;
wire   [15:0] tmp10_cast_fu_1274_p1;
wire   [15:0] tmp9_fu_1261_p2;
wire   [7:0] tmp11_fu_1284_p3;
wire   [15:0] tmp11_cast_fu_1291_p1;
wire   [15:0] tmp8_fu_1278_p2;
wire   [15:0] tmp_95_fu_1307_p2;
wire   [0:0] tmp1_fu_1319_p2;
wire   [0:0] refValidCond_V_fu_1313_p2;
wire   [0:0] r_V_s_fu_1323_p2;
wire   [15:0] tmp_1455_1_fu_1337_p2;
wire   [0:0] tmp2_fu_1349_p2;
wire   [0:0] refValidCond_V_1_fu_1343_p2;
wire   [0:0] r_V_166_1_fu_1353_p2;
wire   [0:0] tmp3_fu_1379_p2;
wire   [0:0] refValidCond_V_2_fu_1373_p2;
wire   [0:0] r_V_166_2_fu_1383_p2;
wire   [15:0] tmp_1455_3_fu_1412_p2;
wire   [0:0] tmp4_fu_1422_p2;
wire   [0:0] refValidCond_V_3_fu_1416_p2;
wire   [0:0] r_V_166_3_fu_1426_p2;
wire   [15:0] tmp_1455_4_fu_1439_p2;
wire   [0:0] tmp5_fu_1450_p2;
wire   [0:0] refValidCond_V_4_fu_1444_p2;
wire   [0:0] r_V_166_4_fu_1454_p2;
wire   [15:0] tmp_1455_5_fu_1467_p2;
wire   [0:0] tmp6_fu_1478_p2;
wire   [0:0] refValidCond_V_5_fu_1472_p2;
wire   [0:0] r_V_166_5_fu_1482_p2;
wire   [6:0] tmp_95_cast_fu_1409_p1;
wire   [6:0] tmp_1455_6_fu_1495_p2;
wire  signed [15:0] tmp_1455_6_cast_fu_1501_p1;
wire   [0:0] tmp7_fu_1511_p2;
wire   [0:0] refValidCond_V_6_fu_1505_p2;
wire   [0:0] r_V_166_6_fu_1515_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_270;
reg    ap_condition_225;
reg    ap_condition_87;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 lastrefTagValidCntSu_2 = 63'd0;
#0 lastSumRefZeroCntSca_1 = 16'd0;
#0 lastSumDataWideScale = 112'd0;
#0 lastTagColValidCntSu_2 = 63'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

minWide grp_minWide_fu_270(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .inData_V(grp_minWide_fu_270_inData_V),
    .ap_return_0(grp_minWide_fu_270_ap_return_0),
    .ap_return_1(grp_minWide_fu_270_ap_return_1),
    .ap_ce(grp_minWide_fu_270_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1680 == 1'd0))) begin
        exitcond_reg_228 <= exitcond4_reg_1675;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1680 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        exitcond_reg_228 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1680 == 1'd0))) begin
        indvar_flatten2_reg_256 <= indvar_flatten_next_reg_1600;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1680 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        indvar_flatten2_reg_256 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1680 == 1'd0))) begin
        k3_reg_242 <= k_reg_1591;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1680 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        k3_reg_242 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_225)) begin
        if ((tmp_s_reg_1596 == 1'd1)) begin
            lastSumDataWideScale <= 112'd0;
        end else if ((tmp_s_reg_1596 == 1'd0)) begin
            lastSumDataWideScale <= p_Result_1077_6_fu_1237_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_225)) begin
        if ((tmp_s_reg_1596 == 1'd1)) begin
            lastSumRefZeroCntSca_1 <= 16'd0;
        end else if ((tmp_s_reg_1596 == 1'd0)) begin
            lastSumRefZeroCntSca_1 <= tmp_1456_6_fu_1295_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_87)) begin
        if ((tmp_s_fu_799_p2 == 1'd1)) begin
            lastTagColValidCntSu_2 <= 63'd0;
        end else if ((tmp_s_fu_799_p2 == 1'd0)) begin
            lastTagColValidCntSu_2 <= p_Result_1080_6_fu_907_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_87)) begin
        if ((tmp_s_fu_799_p2 == 1'd1)) begin
            lastrefTagValidCntSu_2 <= 63'd0;
        end else if ((tmp_s_fu_799_p2 == 1'd0)) begin
            lastrefTagValidCntSu_2 <= p_Result_1083_6_fu_937_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond4_reg_1675 <= exitcond4_fu_1201_p2;
        indvar_flatten_next_reg_1600 <= indvar_flatten_next_fu_819_p2;
        k_reg_1591 <= k_fu_791_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_flatten_reg_1680 <= exitcond_flatten_fu_1207_p2;
        exitcond_flatten_reg_1680_pp0_iter1_reg <= exitcond_flatten_reg_1680;
        p_Result_1099_0_1_reg_1561 <= {{inStream_V_V_dout[31:16]}};
        p_Result_1099_0_2_reg_1566 <= {{inStream_V_V_dout[47:32]}};
        p_Result_1099_0_3_reg_1571 <= {{inStream_V_V_dout[63:48]}};
        p_Result_1099_0_4_reg_1576 <= {{inStream_V_V_dout[79:64]}};
        p_Result_1099_0_5_reg_1581 <= {{inStream_V_V_dout[95:80]}};
        p_Result_1099_0_6_reg_1586 <= {{inStream_V_V_dout[111:96]}};
        refTagValidCond_V_3_reg_1640_pp0_iter1_reg <= refTagValidCond_V_3_reg_1640;
        refTagValidCond_V_4_reg_1650_pp0_iter1_reg <= refTagValidCond_V_4_reg_1650;
        refTagValidCond_V_5_reg_1660_pp0_iter1_reg <= refTagValidCond_V_5_reg_1660;
        refTagValidCond_V_6_reg_1670_pp0_iter1_reg <= refTagValidCond_V_6_reg_1670;
        tagValidCond_V_3_reg_1635_pp0_iter1_reg <= tagValidCond_V_3_reg_1635;
        tagValidCond_V_4_reg_1645_pp0_iter1_reg <= tagValidCond_V_4_reg_1645;
        tagValidCond_V_5_reg_1655_pp0_iter1_reg <= tagValidCond_V_5_reg_1655;
        tagValidCond_V_6_reg_1665_pp0_iter1_reg <= tagValidCond_V_6_reg_1665;
        tmp_3010_reg_1556 <= tmp_3010_fu_481_p1;
        tmp_94_reg_1684[5 : 0] <= tmp_94_fu_1215_p1[5 : 0];
        tmp_V_211_reg_1548 <= refZeroCntStream_V_V_dout;
        tmp_V_211_reg_1548_pp0_iter1_reg <= tmp_V_211_reg_1548;
        tmp_s_reg_1596 <= tmp_s_fu_799_p2;
        tmp_s_reg_1596_pp0_iter1_reg <= tmp_s_reg_1596;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exitcond_flatten_reg_1680_pp0_iter2_reg <= exitcond_flatten_reg_1680_pp0_iter1_reg;
        exitcond_flatten_reg_1680_pp0_iter3_reg <= exitcond_flatten_reg_1680_pp0_iter2_reg;
        exitcond_flatten_reg_1680_pp0_iter4_reg <= exitcond_flatten_reg_1680_pp0_iter3_reg;
        p_loc_V_182_1_trunc_reg_1696_pp0_iter2_reg <= p_loc_V_182_1_trunc_reg_1696;
        p_loc_V_182_2_trunc_reg_1706_pp0_iter2_reg <= p_loc_V_182_2_trunc_reg_1706;
        p_s_reg_1691_pp0_iter2_reg <= p_s_reg_1691;
        tmp_s_reg_1596_pp0_iter2_reg <= tmp_s_reg_1596_pp0_iter1_reg;
        tmp_s_reg_1596_pp0_iter3_reg <= tmp_s_reg_1596_pp0_iter2_reg;
        tmp_s_reg_1596_pp0_iter4_reg <= tmp_s_reg_1596_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1596_pp0_iter3_reg == 1'd1))) begin
        index_reg_1756 <= grp_minWide_fu_270_ap_return_1;
        outputMinData_V_reg_1751 <= grp_minWide_fu_270_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1596 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        loc_V_182_3_trunc_reg_1711 <= grp_fu_434_p2;
        loc_V_182_4_trunc_reg_1716 <= grp_fu_448_p2;
        loc_V_182_5_trunc_reg_1721 <= grp_fu_462_p2;
        loc_V_182_6_trunc_reg_1726 <= grp_fu_476_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1596 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_loc_V_182_1_trunc_reg_1696 <= p_loc_V_182_1_trunc_fu_1359_p3;
        p_loc_V_182_2_trunc_reg_1706 <= p_loc_V_182_2_trunc_fu_1389_p3;
        p_s_reg_1691 <= p_s_fu_1329_p3;
        tmp_1455_2_reg_1701 <= tmp_1455_2_fu_1367_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1596_pp0_iter1_reg == 1'd1))) begin
        p_loc_V_182_3_trunc_reg_1731 <= p_loc_V_182_3_trunc_fu_1432_p3;
        p_loc_V_182_4_trunc_reg_1736 <= p_loc_V_182_4_trunc_fu_1460_p3;
        p_loc_V_182_5_trunc_reg_1741 <= p_loc_V_182_5_trunc_fu_1488_p3;
        p_loc_V_182_6_trunc_reg_1746 <= p_loc_V_182_6_trunc_fu_1521_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_799_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        refTagValidCond_V_1_reg_1620 <= refTagValidCond_V_1_fu_1023_p2;
        refTagValidCond_V_2_reg_1630 <= refTagValidCond_V_2_fu_1055_p2;
        refTagValidCond_V_3_reg_1640 <= refTagValidCond_V_3_fu_1087_p2;
        refTagValidCond_V_4_reg_1650 <= refTagValidCond_V_4_fu_1119_p2;
        refTagValidCond_V_5_reg_1660 <= refTagValidCond_V_5_fu_1151_p2;
        refTagValidCond_V_6_reg_1670 <= refTagValidCond_V_6_fu_1183_p2;
        refTagValidCond_V_reg_1610 <= refTagValidCond_V_fu_991_p2;
        tagValidCond_V_1_reg_1615 <= tagValidCond_V_1_fu_1007_p2;
        tagValidCond_V_2_reg_1625 <= tagValidCond_V_2_fu_1039_p2;
        tagValidCond_V_3_reg_1635 <= tagValidCond_V_3_fu_1071_p2;
        tagValidCond_V_4_reg_1645 <= tagValidCond_V_4_fu_1103_p2;
        tagValidCond_V_5_reg_1655 <= tagValidCond_V_5_fu_1135_p2;
        tagValidCond_V_6_reg_1665 <= tagValidCond_V_6_fu_1167_p2;
        tagValidCond_V_reg_1605 <= tagValidCond_V_fu_975_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_s_reg_1596_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        OF_yStream_V_blk_n = OF_yStream_V_full_n;
    end else begin
        OF_yStream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1596_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        OF_yStream_V_write = 1'b1;
    end else begin
        OF_yStream_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1680_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_270)) begin
        if ((exitcond_flatten_reg_1680 == 1'd1)) begin
            ap_phi_mux_exitcond_phi_fu_232_p6 = 1'd0;
        end else if ((exitcond_flatten_reg_1680 == 1'd0)) begin
            ap_phi_mux_exitcond_phi_fu_232_p6 = exitcond4_reg_1675;
        end else begin
            ap_phi_mux_exitcond_phi_fu_232_p6 = exitcond_reg_228;
        end
    end else begin
        ap_phi_mux_exitcond_phi_fu_232_p6 = exitcond_reg_228;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_270)) begin
        if ((exitcond_flatten_reg_1680 == 1'd1)) begin
            ap_phi_mux_indvar_flatten2_phi_fu_260_p6 = 7'd0;
        end else if ((exitcond_flatten_reg_1680 == 1'd0)) begin
            ap_phi_mux_indvar_flatten2_phi_fu_260_p6 = indvar_flatten_next_reg_1600;
        end else begin
            ap_phi_mux_indvar_flatten2_phi_fu_260_p6 = indvar_flatten2_reg_256;
        end
    end else begin
        ap_phi_mux_indvar_flatten2_phi_fu_260_p6 = indvar_flatten2_reg_256;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_270)) begin
        if ((exitcond_flatten_reg_1680 == 1'd1)) begin
            ap_phi_mux_k3_phi_fu_246_p6 = 4'd0;
        end else if ((exitcond_flatten_reg_1680 == 1'd0)) begin
            ap_phi_mux_k3_phi_fu_246_p6 = k_reg_1591;
        end else begin
            ap_phi_mux_k3_phi_fu_246_p6 = k3_reg_242;
        end
    end else begin
        ap_phi_mux_k3_phi_fu_246_p6 = k3_reg_242;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_1207_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_minWide_fu_270_ap_ce = 1'b1;
    end else begin
        grp_minWide_fu_270_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inStream_V_V_blk_n = inStream_V_V_empty_n;
    end else begin
        inStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inStream_V_V_read = 1'b1;
    end else begin
        inStream_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_s_reg_1596_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        outStream_V_blk_n = outStream_V_full_n;
    end else begin
        outStream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1596_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        outStream_V_write = 1'b1;
    end else begin
        outStream_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        refTagValidCntStream_V_V_blk_n = refTagValidCntStream_V_V_empty_n;
    end else begin
        refTagValidCntStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        refTagValidCntStream_V_V_read = 1'b1;
    end else begin
        refTagValidCntStream_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        refZeroCntStream_V_V_blk_n = refZeroCntStream_V_V_empty_n;
    end else begin
        refZeroCntStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        refZeroCntStream_V_V_read = 1'b1;
    end else begin
        refZeroCntStream_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tagColValidCntStream_V_V_blk_n = tagColValidCntStream_V_V_empty_n;
    end else begin
        tagColValidCntStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tagColValidCntStream_V_V_read = 1'b1;
    end else begin
        tagColValidCntStream_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OF_yStream_V_din = index_reg_1756;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (((1'b0 == OF_yStream_V_full_n) & (tmp_s_reg_1596_pp0_iter4_reg == 1'd1)) | ((outStream_V_full_n == 1'b0) & (tmp_s_reg_1596_pp0_iter4_reg == 1'd1)))) | ((ap_start == 1'b1) & ((refZeroCntStream_V_V_empty_n == 1'b0) | (refTagValidCntStream_V_V_empty_n == 1'b0) | (tagColValidCntStream_V_V_empty_n == 1'b0) | (inStream_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (((1'b0 == OF_yStream_V_full_n) & (tmp_s_reg_1596_pp0_iter4_reg == 1'd1)) | ((outStream_V_full_n == 1'b0) & (tmp_s_reg_1596_pp0_iter4_reg == 1'd1)))) | ((ap_start == 1'b1) & ((refZeroCntStream_V_V_empty_n == 1'b0) | (refTagValidCntStream_V_V_empty_n == 1'b0) | (tagColValidCntStream_V_V_empty_n == 1'b0) | (inStream_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter5 == 1'b1) & (((1'b0 == OF_yStream_V_full_n) & (tmp_s_reg_1596_pp0_iter4_reg == 1'd1)) | ((outStream_V_full_n == 1'b0) & (tmp_s_reg_1596_pp0_iter4_reg == 1'd1)))) | ((ap_start == 1'b1) & ((refZeroCntStream_V_V_empty_n == 1'b0) | (refTagValidCntStream_V_V_empty_n == 1'b0) | (tagColValidCntStream_V_V_empty_n == 1'b0) | (inStream_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((refZeroCntStream_V_V_empty_n == 1'b0) | (refTagValidCntStream_V_V_empty_n == 1'b0) | (tagColValidCntStream_V_V_empty_n == 1'b0) | (inStream_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter5 = (((1'b0 == OF_yStream_V_full_n) & (tmp_s_reg_1596_pp0_iter4_reg == 1'd1)) | ((outStream_V_full_n == 1'b0) & (tmp_s_reg_1596_pp0_iter4_reg == 1'd1)));
end

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_225 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_270 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_87 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign exitcond4_fu_1201_p2 = ((k_fu_791_p3 == 4'd13) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1207_p2 = ((ap_phi_mux_indvar_flatten2_phi_fu_260_p6 == 7'd90) ? 1'b1 : 1'b0);

assign grp_fu_279_p4 = {{lastTagColValidCntSu_2[17:9]}};

assign grp_fu_288_p4 = {{lastrefTagValidCntSu_2[17:9]}};

assign grp_fu_298_p4 = {{lastTagColValidCntSu_2[26:18]}};

assign grp_fu_307_p4 = {{lastrefTagValidCntSu_2[26:18]}};

assign grp_fu_317_p4 = {{lastTagColValidCntSu_2[35:27]}};

assign grp_fu_326_p4 = {{lastrefTagValidCntSu_2[35:27]}};

assign grp_fu_336_p4 = {{lastTagColValidCntSu_2[44:36]}};

assign grp_fu_345_p4 = {{lastrefTagValidCntSu_2[44:36]}};

assign grp_fu_355_p4 = {{lastTagColValidCntSu_2[53:45]}};

assign grp_fu_364_p4 = {{lastrefTagValidCntSu_2[53:45]}};

assign grp_fu_374_p4 = {{lastTagColValidCntSu_2[62:54]}};

assign grp_fu_383_p4 = {{lastrefTagValidCntSu_2[62:54]}};

assign grp_fu_397_p4 = {{lastSumDataWideScale[31:16]}};

assign grp_fu_406_p2 = (grp_fu_397_p4 + p_Result_1099_0_1_reg_1561);

assign grp_fu_411_p4 = {{lastSumDataWideScale[47:32]}};

assign grp_fu_420_p2 = (grp_fu_411_p4 + p_Result_1099_0_2_reg_1566);

assign grp_fu_425_p4 = {{lastSumDataWideScale[63:48]}};

assign grp_fu_434_p2 = (grp_fu_425_p4 + p_Result_1099_0_3_reg_1571);

assign grp_fu_439_p4 = {{lastSumDataWideScale[79:64]}};

assign grp_fu_448_p2 = (grp_fu_439_p4 + p_Result_1099_0_4_reg_1576);

assign grp_fu_453_p4 = {{lastSumDataWideScale[95:80]}};

assign grp_fu_462_p2 = (grp_fu_453_p4 + p_Result_1099_0_5_reg_1581);

assign grp_fu_467_p4 = {{lastSumDataWideScale[111:96]}};

assign grp_fu_476_p2 = (grp_fu_467_p4 + p_Result_1099_0_6_reg_1586);

assign grp_minWide_fu_270_inData_V = {{{{{{{p_loc_V_182_6_trunc_reg_1746}, {p_loc_V_182_5_trunc_reg_1741}}, {p_loc_V_182_4_trunc_reg_1736}}, {p_loc_V_182_3_trunc_reg_1731}}, {p_loc_V_182_2_trunc_reg_1706_pp0_iter2_reg}}, {p_loc_V_182_1_trunc_reg_1696_pp0_iter2_reg}}, {p_s_reg_1691_pp0_iter2_reg}};

assign indvar_flatten_next_fu_819_p2 = (7'd1 + ap_phi_mux_indvar_flatten2_phi_fu_260_p6);

assign k_fu_791_p3 = ((ap_phi_mux_exitcond_phi_fu_232_p6[0:0] === 1'b1) ? 4'd1 : k_op_fu_785_p2);

assign k_op_fu_785_p2 = (4'd1 + ap_phi_mux_k3_phi_fu_246_p6);

assign loc_V_182_0_trunc_fu_1232_p2 = (tmp_3013_fu_1228_p1 + tmp_3010_reg_1556);

assign loc_V_183_0_trunc_ca_fu_971_p1 = $signed(loc_V_183_0_trunc_fu_965_p2);

assign loc_V_183_0_trunc_fu_965_p2 = (7'd0 - tmp_4300_cast_fu_493_p1);

assign loc_V_183_1_trunc_ca_fu_1003_p1 = $signed(loc_V_183_1_trunc_fu_997_p2);

assign loc_V_183_1_trunc_fu_997_p2 = (7'd0 - tmp_4302_cast_fu_533_p1);

assign loc_V_183_2_trunc_ca_fu_1035_p1 = $signed(loc_V_183_2_trunc_fu_1029_p2);

assign loc_V_183_2_trunc_fu_1029_p2 = (7'd0 - tmp_4304_cast_fu_579_p1);

assign loc_V_183_3_trunc_ca_fu_1067_p1 = $signed(loc_V_183_3_trunc_fu_1061_p2);

assign loc_V_183_3_trunc_fu_1061_p2 = (7'd0 - tmp_4306_cast_fu_625_p1);

assign loc_V_183_4_trunc_ca_fu_1099_p1 = $signed(loc_V_183_4_trunc_fu_1093_p2);

assign loc_V_183_4_trunc_fu_1093_p2 = (7'd0 - tmp_4308_cast_fu_671_p1);

assign loc_V_183_5_trunc_ca_fu_1131_p1 = $signed(loc_V_183_5_trunc_fu_1125_p2);

assign loc_V_183_5_trunc_fu_1125_p2 = (7'd0 - tmp_4310_cast_fu_717_p1);

assign loc_V_183_6_trunc_ca_fu_1163_p1 = $signed(loc_V_183_6_trunc_fu_1157_p2);

assign loc_V_183_6_trunc_fu_1157_p2 = (7'd0 - tmp_4312_cast_fu_763_p1);

assign loc_V_184_0_trunc_ca_fu_987_p1 = $signed(loc_V_184_0_trunc_fu_981_p2);

assign loc_V_184_0_trunc_fu_981_p2 = (7'd0 - tmp_4301_cast_fu_505_p1);

assign loc_V_184_1_trunc_ca_fu_1019_p1 = $signed(loc_V_184_1_trunc_fu_1013_p2);

assign loc_V_184_1_trunc_fu_1013_p2 = (7'd0 - tmp_4303_cast_fu_551_p1);

assign loc_V_184_2_trunc_ca_fu_1051_p1 = $signed(loc_V_184_2_trunc_fu_1045_p2);

assign loc_V_184_2_trunc_fu_1045_p2 = (7'd0 - tmp_4305_cast_fu_597_p1);

assign loc_V_184_3_trunc_ca_fu_1083_p1 = $signed(loc_V_184_3_trunc_fu_1077_p2);

assign loc_V_184_3_trunc_fu_1077_p2 = (7'd0 - tmp_4307_cast_fu_643_p1);

assign loc_V_184_4_trunc_ca_fu_1115_p1 = $signed(loc_V_184_4_trunc_fu_1109_p2);

assign loc_V_184_4_trunc_fu_1109_p2 = (7'd0 - tmp_4309_cast_fu_689_p1);

assign loc_V_184_5_trunc_ca_fu_1147_p1 = $signed(loc_V_184_5_trunc_fu_1141_p2);

assign loc_V_184_5_trunc_fu_1141_p2 = (7'd0 - tmp_4311_cast_fu_735_p1);

assign loc_V_184_6_trunc_ca_fu_1179_p1 = $signed(loc_V_184_6_trunc_fu_1173_p2);

assign loc_V_184_6_trunc_fu_1173_p2 = (7'd0 - tmp_4313_cast_fu_781_p1);

assign loc_V_187_0_trunc_fu_825_p2 = (tmp_3014_fu_815_p1 + tmp_80_fu_489_p1);

assign loc_V_187_1_trunc_fu_841_p2 = (grp_fu_279_p4 + tmp_82_fu_529_p1);

assign loc_V_187_2_trunc_fu_853_p2 = (grp_fu_298_p4 + tmp_84_fu_575_p1);

assign loc_V_187_3_trunc_fu_865_p2 = (grp_fu_317_p4 + tmp_86_fu_621_p1);

assign loc_V_187_4_trunc_fu_877_p2 = (grp_fu_336_p4 + tmp_88_fu_667_p1);

assign loc_V_187_5_trunc_fu_889_p2 = (grp_fu_355_p4 + tmp_90_fu_713_p1);

assign loc_V_187_6_trunc_fu_901_p2 = (grp_fu_374_p4 + tmp_92_fu_759_p1);

assign loc_V_188_0_trunc_fu_835_p2 = (tmp_3018_fu_831_p1 + tmp_81_fu_501_p1);

assign loc_V_188_1_trunc_fu_847_p2 = (grp_fu_288_p4 + tmp_83_fu_547_p1);

assign loc_V_188_2_trunc_fu_859_p2 = (grp_fu_307_p4 + tmp_85_fu_593_p1);

assign loc_V_188_3_trunc_fu_871_p2 = (grp_fu_326_p4 + tmp_87_fu_639_p1);

assign loc_V_188_4_trunc_fu_883_p2 = (grp_fu_345_p4 + tmp_89_fu_685_p1);

assign loc_V_188_5_trunc_fu_895_p2 = (grp_fu_364_p4 + tmp_91_fu_731_p1);

assign loc_V_188_6_trunc_fu_931_p2 = (grp_fu_383_p4 + tmp_93_fu_777_p1);

assign outStream_V_din = outputMinData_V_reg_1751;

assign p_Result_1077_6_fu_1237_p8 = {{{{{{{grp_fu_476_p2}, {grp_fu_462_p2}}, {grp_fu_448_p2}}, {grp_fu_434_p2}}, {grp_fu_420_p2}}, {grp_fu_406_p2}}, {loc_V_182_0_trunc_fu_1232_p2}};

assign p_Result_1080_6_fu_907_p8 = {{{{{{{loc_V_187_6_trunc_fu_901_p2}, {loc_V_187_5_trunc_fu_889_p2}}, {loc_V_187_4_trunc_fu_877_p2}}, {loc_V_187_3_trunc_fu_865_p2}}, {loc_V_187_2_trunc_fu_853_p2}}, {loc_V_187_1_trunc_fu_841_p2}}, {loc_V_187_0_trunc_fu_825_p2}};

assign p_Result_1083_6_fu_937_p8 = {{{{{{{loc_V_188_6_trunc_fu_931_p2}, {loc_V_188_5_trunc_fu_895_p2}}, {loc_V_188_4_trunc_fu_883_p2}}, {loc_V_188_3_trunc_fu_871_p2}}, {loc_V_188_2_trunc_fu_859_p2}}, {loc_V_188_1_trunc_fu_847_p2}}, {loc_V_188_0_trunc_fu_835_p2}};

assign p_Result_1101_0_1_fu_519_p4 = {{tagColValidCntStream_V_V_dout[11:6]}};

assign p_Result_1101_0_2_fu_565_p4 = {{tagColValidCntStream_V_V_dout[17:12]}};

assign p_Result_1101_0_3_fu_611_p4 = {{tagColValidCntStream_V_V_dout[23:18]}};

assign p_Result_1101_0_4_fu_657_p4 = {{tagColValidCntStream_V_V_dout[29:24]}};

assign p_Result_1101_0_5_fu_703_p4 = {{tagColValidCntStream_V_V_dout[35:30]}};

assign p_Result_1101_0_6_fu_749_p4 = {{tagColValidCntStream_V_V_dout[41:36]}};

assign p_Result_1104_0_1_fu_537_p4 = {{refTagValidCntStream_V_V_dout[11:6]}};

assign p_Result_1104_0_2_fu_583_p4 = {{refTagValidCntStream_V_V_dout[17:12]}};

assign p_Result_1104_0_3_fu_629_p4 = {{refTagValidCntStream_V_V_dout[23:18]}};

assign p_Result_1104_0_4_fu_675_p4 = {{refTagValidCntStream_V_V_dout[29:24]}};

assign p_Result_1104_0_5_fu_721_p4 = {{refTagValidCntStream_V_V_dout[35:30]}};

assign p_Result_1104_0_6_fu_767_p4 = {{refTagValidCntStream_V_V_dout[41:36]}};

assign p_loc_V_182_1_trunc_fu_1359_p3 = ((r_V_166_1_fu_1353_p2[0:0] === 1'b1) ? 16'd32767 : grp_fu_406_p2);

assign p_loc_V_182_2_trunc_fu_1389_p3 = ((r_V_166_2_fu_1383_p2[0:0] === 1'b1) ? 16'd32767 : grp_fu_420_p2);

assign p_loc_V_182_3_trunc_fu_1432_p3 = ((r_V_166_3_fu_1426_p2[0:0] === 1'b1) ? 16'd32767 : loc_V_182_3_trunc_reg_1711);

assign p_loc_V_182_4_trunc_fu_1460_p3 = ((r_V_166_4_fu_1454_p2[0:0] === 1'b1) ? 16'd32767 : loc_V_182_4_trunc_reg_1716);

assign p_loc_V_182_5_trunc_fu_1488_p3 = ((r_V_166_5_fu_1482_p2[0:0] === 1'b1) ? 16'd32767 : loc_V_182_5_trunc_reg_1721);

assign p_loc_V_182_6_trunc_fu_1521_p3 = ((r_V_166_6_fu_1515_p2[0:0] === 1'b1) ? 16'd32767 : loc_V_182_6_trunc_reg_1726);

assign p_s_fu_1329_p3 = ((r_V_s_fu_1323_p2[0:0] === 1'b1) ? 16'd32767 : loc_V_182_0_trunc_fu_1232_p2);

assign r_V_166_1_fu_1353_p2 = (tmp2_fu_1349_p2 | refValidCond_V_1_fu_1343_p2);

assign r_V_166_2_fu_1383_p2 = (tmp3_fu_1379_p2 | refValidCond_V_2_fu_1373_p2);

assign r_V_166_3_fu_1426_p2 = (tmp4_fu_1422_p2 | refValidCond_V_3_fu_1416_p2);

assign r_V_166_4_fu_1454_p2 = (tmp5_fu_1450_p2 | refValidCond_V_4_fu_1444_p2);

assign r_V_166_5_fu_1482_p2 = (tmp6_fu_1478_p2 | refValidCond_V_5_fu_1472_p2);

assign r_V_166_6_fu_1515_p2 = (tmp7_fu_1511_p2 | refValidCond_V_6_fu_1505_p2);

assign r_V_s_fu_1323_p2 = (tmp1_fu_1319_p2 | refValidCond_V_fu_1313_p2);

assign refTagValidCond_V_1_fu_1023_p2 = ((grp_fu_288_p4 == loc_V_184_1_trunc_ca_fu_1019_p1) ? 1'b1 : 1'b0);

assign refTagValidCond_V_2_fu_1055_p2 = ((grp_fu_307_p4 == loc_V_184_2_trunc_ca_fu_1051_p1) ? 1'b1 : 1'b0);

assign refTagValidCond_V_3_fu_1087_p2 = ((grp_fu_326_p4 == loc_V_184_3_trunc_ca_fu_1083_p1) ? 1'b1 : 1'b0);

assign refTagValidCond_V_4_fu_1119_p2 = ((grp_fu_345_p4 == loc_V_184_4_trunc_ca_fu_1115_p1) ? 1'b1 : 1'b0);

assign refTagValidCond_V_5_fu_1151_p2 = ((grp_fu_364_p4 == loc_V_184_5_trunc_ca_fu_1147_p1) ? 1'b1 : 1'b0);

assign refTagValidCond_V_6_fu_1183_p2 = ((grp_fu_383_p4 == loc_V_184_6_trunc_ca_fu_1179_p1) ? 1'b1 : 1'b0);

assign refTagValidCond_V_fu_991_p2 = ((tmp_3015_fu_961_p1 == loc_V_184_0_trunc_ca_fu_987_p1) ? 1'b1 : 1'b0);

assign refValidCond_V_1_fu_1343_p2 = ((tmp_1455_1_fu_1337_p2 == 16'd0) ? 1'b1 : 1'b0);

assign refValidCond_V_2_fu_1373_p2 = ((tmp_1455_2_fu_1367_p2 == 16'd0) ? 1'b1 : 1'b0);

assign refValidCond_V_3_fu_1416_p2 = ((tmp_1455_3_fu_1412_p2 == 16'd0) ? 1'b1 : 1'b0);

assign refValidCond_V_4_fu_1444_p2 = ((tmp_1455_4_fu_1439_p2 == 16'd0) ? 1'b1 : 1'b0);

assign refValidCond_V_5_fu_1472_p2 = ((tmp_1455_5_fu_1467_p2 == 16'd0) ? 1'b1 : 1'b0);

assign refValidCond_V_6_fu_1505_p2 = ((tmp_1455_5_fu_1467_p2 == tmp_1455_6_cast_fu_1501_p1) ? 1'b1 : 1'b0);

assign refValidCond_V_fu_1313_p2 = ((tmp_95_fu_1307_p2 == 16'd0) ? 1'b1 : 1'b0);

assign tagValidCond_V_1_fu_1007_p2 = ((grp_fu_279_p4 == loc_V_183_1_trunc_ca_fu_1003_p1) ? 1'b1 : 1'b0);

assign tagValidCond_V_2_fu_1039_p2 = ((grp_fu_298_p4 == loc_V_183_2_trunc_ca_fu_1035_p1) ? 1'b1 : 1'b0);

assign tagValidCond_V_3_fu_1071_p2 = ((grp_fu_317_p4 == loc_V_183_3_trunc_ca_fu_1067_p1) ? 1'b1 : 1'b0);

assign tagValidCond_V_4_fu_1103_p2 = ((grp_fu_336_p4 == loc_V_183_4_trunc_ca_fu_1099_p1) ? 1'b1 : 1'b0);

assign tagValidCond_V_5_fu_1135_p2 = ((grp_fu_355_p4 == loc_V_183_5_trunc_ca_fu_1131_p1) ? 1'b1 : 1'b0);

assign tagValidCond_V_6_fu_1167_p2 = ((grp_fu_374_p4 == loc_V_183_6_trunc_ca_fu_1163_p1) ? 1'b1 : 1'b0);

assign tagValidCond_V_fu_975_p2 = ((tmp_3014_fu_815_p1 == loc_V_183_0_trunc_ca_fu_971_p1) ? 1'b1 : 1'b0);

assign tmp10_cast_fu_1274_p1 = tmp10_fu_1267_p3;

assign tmp10_fu_1267_p3 = {{tmp_V_211_reg_1548}, {1'd0}};

assign tmp11_cast_fu_1291_p1 = tmp11_fu_1284_p3;

assign tmp11_fu_1284_p3 = {{tmp_V_211_reg_1548}, {2'd0}};

assign tmp1_fu_1319_p2 = (tagValidCond_V_reg_1605 | refTagValidCond_V_reg_1610);

assign tmp2_fu_1349_p2 = (tagValidCond_V_1_reg_1615 | refTagValidCond_V_1_reg_1620);

assign tmp3_fu_1379_p2 = (tagValidCond_V_2_reg_1625 | refTagValidCond_V_2_reg_1630);

assign tmp4_fu_1422_p2 = (tagValidCond_V_3_reg_1635_pp0_iter1_reg | refTagValidCond_V_3_reg_1640_pp0_iter1_reg);

assign tmp5_fu_1450_p2 = (tagValidCond_V_4_reg_1645_pp0_iter1_reg | refTagValidCond_V_4_reg_1650_pp0_iter1_reg);

assign tmp6_fu_1478_p2 = (tagValidCond_V_5_reg_1655_pp0_iter1_reg | refTagValidCond_V_5_reg_1660_pp0_iter1_reg);

assign tmp7_fu_1511_p2 = (tagValidCond_V_6_reg_1665_pp0_iter1_reg | refTagValidCond_V_6_reg_1670_pp0_iter1_reg);

assign tmp8_fu_1278_p2 = (tmp10_cast_fu_1274_p1 + tmp9_fu_1261_p2);

assign tmp9_fu_1261_p2 = (lastSumRefZeroCntSca_1 + tmp_94_fu_1215_p1);

assign tmp_1455_1_fu_1337_p2 = (tmp_94_fu_1215_p1 + tmp_95_fu_1307_p2);

assign tmp_1455_2_fu_1367_p2 = (tmp_94_fu_1215_p1 + tmp_1455_1_fu_1337_p2);

assign tmp_1455_3_fu_1412_p2 = (tmp_94_reg_1684 + tmp_1455_2_reg_1701);

assign tmp_1455_4_fu_1439_p2 = (tmp_94_reg_1684 + tmp_1455_3_fu_1412_p2);

assign tmp_1455_5_fu_1467_p2 = (tmp_94_reg_1684 + tmp_1455_4_fu_1439_p2);

assign tmp_1455_6_cast_fu_1501_p1 = $signed(tmp_1455_6_fu_1495_p2);

assign tmp_1455_6_fu_1495_p2 = (7'd0 - tmp_95_cast_fu_1409_p1);

assign tmp_1456_6_fu_1295_p2 = (tmp11_cast_fu_1291_p1 + tmp8_fu_1278_p2);

assign tmp_3010_fu_481_p1 = inStream_V_V_dout[15:0];

assign tmp_3011_fu_485_p1 = tagColValidCntStream_V_V_dout[5:0];

assign tmp_3012_fu_497_p1 = refTagValidCntStream_V_V_dout[5:0];

assign tmp_3013_fu_1228_p1 = lastSumDataWideScale[15:0];

assign tmp_3014_fu_815_p1 = lastTagColValidCntSu_2[8:0];

assign tmp_3015_fu_961_p1 = lastrefTagValidCntSu_2[8:0];

assign tmp_3018_fu_831_p1 = lastrefTagValidCntSu_2[8:0];

assign tmp_4300_cast_fu_493_p1 = tmp_3011_fu_485_p1;

assign tmp_4301_cast_fu_505_p1 = tmp_3012_fu_497_p1;

assign tmp_4302_cast_fu_533_p1 = p_Result_1101_0_1_fu_519_p4;

assign tmp_4303_cast_fu_551_p1 = p_Result_1104_0_1_fu_537_p4;

assign tmp_4304_cast_fu_579_p1 = p_Result_1101_0_2_fu_565_p4;

assign tmp_4305_cast_fu_597_p1 = p_Result_1104_0_2_fu_583_p4;

assign tmp_4306_cast_fu_625_p1 = p_Result_1101_0_3_fu_611_p4;

assign tmp_4307_cast_fu_643_p1 = p_Result_1104_0_3_fu_629_p4;

assign tmp_4308_cast_fu_671_p1 = p_Result_1101_0_4_fu_657_p4;

assign tmp_4309_cast_fu_689_p1 = p_Result_1104_0_4_fu_675_p4;

assign tmp_4310_cast_fu_717_p1 = p_Result_1101_0_5_fu_703_p4;

assign tmp_4311_cast_fu_735_p1 = p_Result_1104_0_5_fu_721_p4;

assign tmp_4312_cast_fu_763_p1 = p_Result_1101_0_6_fu_749_p4;

assign tmp_4313_cast_fu_781_p1 = p_Result_1104_0_6_fu_767_p4;

assign tmp_80_fu_489_p1 = tmp_3011_fu_485_p1;

assign tmp_81_fu_501_p1 = tmp_3012_fu_497_p1;

assign tmp_82_fu_529_p1 = p_Result_1101_0_1_fu_519_p4;

assign tmp_83_fu_547_p1 = p_Result_1104_0_1_fu_537_p4;

assign tmp_84_fu_575_p1 = p_Result_1101_0_2_fu_565_p4;

assign tmp_85_fu_593_p1 = p_Result_1104_0_2_fu_583_p4;

assign tmp_86_fu_621_p1 = p_Result_1101_0_3_fu_611_p4;

assign tmp_87_fu_639_p1 = p_Result_1104_0_3_fu_629_p4;

assign tmp_88_fu_667_p1 = p_Result_1101_0_4_fu_657_p4;

assign tmp_89_fu_685_p1 = p_Result_1104_0_4_fu_675_p4;

assign tmp_90_fu_713_p1 = p_Result_1101_0_5_fu_703_p4;

assign tmp_91_fu_731_p1 = p_Result_1104_0_5_fu_721_p4;

assign tmp_92_fu_759_p1 = p_Result_1101_0_6_fu_749_p4;

assign tmp_93_fu_777_p1 = p_Result_1104_0_6_fu_767_p4;

assign tmp_94_fu_1215_p1 = tmp_V_211_reg_1548;

assign tmp_95_cast_fu_1409_p1 = tmp_V_211_reg_1548_pp0_iter1_reg;

assign tmp_95_fu_1307_p2 = (tmp_94_fu_1215_p1 + lastSumRefZeroCntSca_1);

assign tmp_s_fu_799_p2 = ((k_fu_791_p3 > 4'd12) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_94_reg_1684[15:6] <= 10'b0000000000;
end

endmodule //accumulateStreamScal_3
