# VerilogPipeline
CS3220 - Assignment #3: A 5-stage pipelined processor implemented entirely in Verilog

Pipeline implementation is in 'Project.v'
