Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar  5 10:48:16 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: fc/cd/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.211        0.000                      0                   20        0.379        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.211        0.000                      0                   20        0.379        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 fc/cd/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 1.993ns (53.037%)  route 1.765ns (46.963%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.142    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y22         FDCE                                         r  fc/cd/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  fc/cd/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.330    fc/cd/r_counter[2]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.004 r  fc/cd/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    fc/cd/r_counter0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  fc/cd/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.118    fc/cd/r_counter0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  fc/cd/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.242    fc/cd/r_counter0_carry__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  fc/cd/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.356    fc/cd/r_counter0_carry__2_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.578 r  fc/cd/r_counter0_carry__3/O[0]
                         net (fo=1, routed)           1.024     8.601    fc/cd/r_counter0_carry__3_n_7
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.299     8.900 r  fc/cd/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.900    fc/cd/r_counter_0[17]
    SLICE_X62Y24         FDCE                                         r  fc/cd/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y24         FDCE                                         r  fc/cd/r_counter_reg[17]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.029    15.111    fc/cd/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 fc/cd/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 2.109ns (56.666%)  route 1.613ns (43.334%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.142    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y22         FDCE                                         r  fc/cd/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  fc/cd/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.330    fc/cd/r_counter[2]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.004 r  fc/cd/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    fc/cd/r_counter0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  fc/cd/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.118    fc/cd/r_counter0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  fc/cd/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.242    fc/cd/r_counter0_carry__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  fc/cd/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.356    fc/cd/r_counter0_carry__2_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.690 r  fc/cd/r_counter0_carry__3/O[1]
                         net (fo=1, routed)           0.872     8.561    fc/cd/r_counter0_carry__3_n_6
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.303     8.864 r  fc/cd/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.864    fc/cd/r_counter_0[18]
    SLICE_X62Y24         FDCE                                         r  fc/cd/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y24         FDCE                                         r  fc/cd/r_counter_reg[18]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.031    15.113    fc/cd/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 fc/cd/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 1.899ns (54.986%)  route 1.555ns (45.014%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.142    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y22         FDCE                                         r  fc/cd/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  fc/cd/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.330    fc/cd/r_counter[2]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.004 r  fc/cd/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    fc/cd/r_counter0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  fc/cd/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.118    fc/cd/r_counter0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  fc/cd/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.242    fc/cd/r_counter0_carry__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.481 r  fc/cd/r_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.813     8.294    fc/cd/r_counter0_carry__2_n_5
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.302     8.596 r  fc/cd/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.596    fc/cd/r_counter_0[15]
    SLICE_X62Y25         FDCE                                         r  fc/cd/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y25         FDCE                                         r  fc/cd/r_counter_reg[15]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.031    15.099    fc/cd/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  6.503    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 fc/cd/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 1.995ns (59.021%)  route 1.385ns (40.979%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.142    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y22         FDCE                                         r  fc/cd/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  fc/cd/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.330    fc/cd/r_counter[2]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.004 r  fc/cd/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    fc/cd/r_counter0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  fc/cd/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.118    fc/cd/r_counter0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  fc/cd/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.242    fc/cd/r_counter0_carry__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.576 r  fc/cd/r_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.644     8.219    fc/cd/r_counter0_carry__2_n_6
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.303     8.522 r  fc/cd/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.522    fc/cd/r_counter_0[14]
    SLICE_X62Y25         FDCE                                         r  fc/cd/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y25         FDCE                                         r  fc/cd/r_counter_reg[14]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.031    15.099    fc/cd/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 fc/cd/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 1.785ns (53.665%)  route 1.541ns (46.335%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.142    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y22         FDCE                                         r  fc/cd/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  fc/cd/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.330    fc/cd/r_counter[2]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.004 r  fc/cd/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    fc/cd/r_counter0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  fc/cd/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.118    fc/cd/r_counter0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.357 r  fc/cd/r_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.809     8.166    fc/cd/r_counter0_carry__1_n_5
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.302     8.468 r  fc/cd/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.468    fc/cd/r_counter_0[11]
    SLICE_X61Y24         FDCE                                         r  fc/cd/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.501    14.842    fc/cd/r_counter_reg[18]_0
    SLICE_X61Y24         FDCE                                         r  fc/cd/r_counter_reg[11]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.029    15.096    fc/cd/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 fc/cd/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 1.749ns (52.313%)  route 1.594ns (47.687%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.142    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y22         FDCE                                         r  fc/cd/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  fc/cd/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.330    fc/cd/r_counter[2]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.004 r  fc/cd/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    fc/cd/r_counter0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.317 r  fc/cd/r_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.862     8.180    fc/cd/r_counter0_carry__0_n_4
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.306     8.486 r  fc/cd/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.486    fc/cd/r_counter_0[8]
    SLICE_X62Y23         FDCE                                         r  fc/cd/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y23         FDCE                                         r  fc/cd/r_counter_reg[8]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDCE (Setup_fdce_C_D)        0.031    15.115    fc/cd/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  6.629    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 fc/cd/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 1.879ns (57.439%)  route 1.392ns (42.561%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.142    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y22         FDCE                                         r  fc/cd/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  fc/cd/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.330    fc/cd/r_counter[2]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.004 r  fc/cd/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    fc/cd/r_counter0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  fc/cd/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.118    fc/cd/r_counter0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  fc/cd/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.242    fc/cd/r_counter0_carry__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.464 r  fc/cd/r_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.651     8.115    fc/cd/r_counter0_carry__2_n_7
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.299     8.414 r  fc/cd/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.414    fc/cd/r_counter_0[13]
    SLICE_X62Y25         FDCE                                         r  fc/cd/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y25         FDCE                                         r  fc/cd/r_counter_reg[13]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.029    15.097    fc/cd/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 fc/cd/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.704ns (21.589%)  route 2.557ns (78.411%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y24         FDCE                                         r  fc/cd/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  fc/cd/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.820     6.416    fc/cd/r_counter[17]
    SLICE_X62Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.540 r  fc/cd/r_counter[18]_i_4/O
                         net (fo=19, routed)          1.737     8.276    fc/cd/r_counter[18]_i_4_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.400 r  fc/cd/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     8.400    fc/cd/r_counter_0[3]
    SLICE_X61Y22         FDCE                                         r  fc/cd/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    fc/cd/r_counter_reg[18]_0
    SLICE_X61Y22         FDCE                                         r  fc/cd/r_counter_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDCE (Setup_fdce_C_D)        0.029    15.099    fc/cd/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 fc/cd/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.671ns (52.037%)  route 1.540ns (47.963%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.142    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y22         FDCE                                         r  fc/cd/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  fc/cd/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.330    fc/cd/r_counter[2]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.004 r  fc/cd/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    fc/cd/r_counter0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.243 r  fc/cd/r_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.808     8.051    fc/cd/r_counter0_carry__0_n_5
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.302     8.353 r  fc/cd/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.353    fc/cd/r_counter_0[7]
    SLICE_X61Y23         FDCE                                         r  fc/cd/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.503    14.844    fc/cd/r_counter_reg[18]_0
    SLICE_X61Y23         FDCE                                         r  fc/cd/r_counter_reg[7]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y23         FDCE (Setup_fdce_C_D)        0.031    15.100    fc/cd/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.759ns  (required time - arrival time)
  Source:                 fc/cd/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.881ns (58.844%)  route 1.316ns (41.156%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.142    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y22         FDCE                                         r  fc/cd/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  fc/cd/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.330    fc/cd/r_counter[2]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.004 r  fc/cd/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    fc/cd/r_counter0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  fc/cd/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.118    fc/cd/r_counter0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.452 r  fc/cd/r_counter0_carry__1/O[1]
                         net (fo=1, routed)           0.583     8.036    fc/cd/r_counter0_carry__1_n_6
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.303     8.339 r  fc/cd/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.339    fc/cd/r_counter_0[10]
    SLICE_X61Y24         FDCE                                         r  fc/cd/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.501    14.842    fc/cd/r_counter_reg[18]_0
    SLICE_X61Y24         FDCE                                         r  fc/cd/r_counter_reg[10]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.031    15.098    fc/cd/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  6.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.231ns (45.685%)  route 0.275ns (54.315%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.581     1.464    fc/cd/r_counter_reg[18]_0
    SLICE_X61Y25         FDCE                                         r  fc/cd/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  fc/cd/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.130     1.735    fc/cd/r_counter[16]
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.780 r  fc/cd/r_counter[18]_i_3/O
                         net (fo=19, routed)          0.144     1.925    fc/cd/r_counter[18]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.970 r  fc/cd/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.970    fc/cd/r_counter_0[15]
    SLICE_X62Y25         FDCE                                         r  fc/cd/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y25         FDCE                                         r  fc/cd/r_counter_reg[15]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y25         FDCE (Hold_fdce_C_D)         0.092     1.591    fc/cd/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.231ns (46.655%)  route 0.264ns (53.345%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.581     1.464    fc/cd/r_counter_reg[18]_0
    SLICE_X61Y24         FDCE                                         r  fc/cd/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  fc/cd/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.148     1.753    fc/cd/r_counter[11]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.798 r  fc/cd/r_counter[18]_i_5/O
                         net (fo=19, routed)          0.116     1.914    fc/cd/r_counter[18]_i_5_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.959 r  fc/cd/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.959    fc/cd/r_counter_0[10]
    SLICE_X61Y24         FDCE                                         r  fc/cd/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.848     1.975    fc/cd/r_counter_reg[18]_0
    SLICE_X61Y24         FDCE                                         r  fc/cd/r_counter_reg[10]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y24         FDCE (Hold_fdce_C_D)         0.092     1.556    fc/cd/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.231ns (44.672%)  route 0.286ns (55.328%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.467    fc/cd/r_counter_reg[18]_0
    SLICE_X61Y22         FDCE                                         r  fc/cd/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  fc/cd/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.130     1.738    fc/cd/r_counter[3]
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.783 r  fc/cd/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.156     1.939    fc/cd/r_counter[18]_i_2_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.984 r  fc/cd/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.984    fc/cd/r_counter_0[3]
    SLICE_X61Y22         FDCE                                         r  fc/cd/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    fc/cd/r_counter_reg[18]_0
    SLICE_X61Y22         FDCE                                         r  fc/cd/r_counter_reg[3]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.091     1.558    fc/cd/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.231ns (41.344%)  route 0.328ns (58.656%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.581     1.464    fc/cd/r_counter_reg[18]_0
    SLICE_X61Y24         FDCE                                         r  fc/cd/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  fc/cd/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.148     1.753    fc/cd/r_counter[11]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.798 r  fc/cd/r_counter[18]_i_5/O
                         net (fo=19, routed)          0.179     1.978    fc/cd/r_counter[18]_i_5_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.045     2.023 r  fc/cd/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.023    fc/cd/r_counter_0[9]
    SLICE_X62Y24         FDCE                                         r  fc/cd/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y24         FDCE                                         r  fc/cd/r_counter_reg[9]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.092     1.591    fc/cd/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.231ns (41.154%)  route 0.330ns (58.846%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.467    fc/cd/r_counter_reg[18]_0
    SLICE_X61Y22         FDCE                                         r  fc/cd/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  fc/cd/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.130     1.738    fc/cd/r_counter[3]
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.783 r  fc/cd/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.200     1.983    fc/cd/r_counter[18]_i_2_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.045     2.028 r  fc/cd/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.028    fc/cd/r_counter_0[4]
    SLICE_X62Y22         FDCE                                         r  fc/cd/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y22         FDCE                                         r  fc/cd/r_counter_reg[4]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.092     1.594    fc/cd/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.272ns (51.596%)  route 0.255ns (48.404%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y24         FDCE                                         r  fc/cd/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.128     1.593 f  fc/cd/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.163     1.756    fc/cd/r_counter[0]
    SLICE_X62Y24         LUT3 (Prop_lut3_I2_O)        0.099     1.855 r  fc/cd/r_counter[18]_i_4/O
                         net (fo=19, routed)          0.093     1.947    fc/cd/r_counter[18]_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.992 r  fc/cd/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.992    fc/cd/r_counter_0[18]
    SLICE_X62Y24         FDCE                                         r  fc/cd/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y24         FDCE                                         r  fc/cd/r_counter_reg[18]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.092     1.557    fc/cd/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.272ns (51.498%)  route 0.256ns (48.502%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y24         FDCE                                         r  fc/cd/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.128     1.593 f  fc/cd/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.163     1.756    fc/cd/r_counter[0]
    SLICE_X62Y24         LUT3 (Prop_lut3_I2_O)        0.099     1.855 r  fc/cd/r_counter[18]_i_4/O
                         net (fo=19, routed)          0.094     1.948    fc/cd/r_counter[18]_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.993 r  fc/cd/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.993    fc/cd/r_counter_0[17]
    SLICE_X62Y24         FDCE                                         r  fc/cd/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y24         FDCE                                         r  fc/cd/r_counter_reg[17]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.091     1.556    fc/cd/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.231ns (37.685%)  route 0.382ns (62.315%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.467    fc/cd/r_counter_reg[18]_0
    SLICE_X61Y22         FDCE                                         r  fc/cd/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  fc/cd/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.130     1.738    fc/cd/r_counter[3]
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.783 r  fc/cd/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.252     2.035    fc/cd/r_counter[18]_i_2_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.045     2.080 r  fc/cd/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.080    fc/cd/r_counter_0[8]
    SLICE_X62Y23         FDCE                                         r  fc/cd/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y23         FDCE                                         r  fc/cd/r_counter_reg[8]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X62Y23         FDCE (Hold_fdce_C_D)         0.092     1.592    fc/cd/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.231ns (37.433%)  route 0.386ns (62.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.467    fc/cd/r_counter_reg[18]_0
    SLICE_X61Y22         FDCE                                         r  fc/cd/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  fc/cd/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.130     1.738    fc/cd/r_counter[3]
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.783 r  fc/cd/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.256     2.039    fc/cd/r_counter[18]_i_2_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.045     2.084 r  fc/cd/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.084    fc/cd/r_counter_0[2]
    SLICE_X62Y22         FDCE                                         r  fc/cd/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y22         FDCE                                         r  fc/cd/r_counter_reg[2]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.092     1.594    fc/cd/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.231ns (36.840%)  route 0.396ns (63.160%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.581     1.464    fc/cd/r_counter_reg[18]_0
    SLICE_X61Y25         FDCE                                         r  fc/cd/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  fc/cd/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.130     1.735    fc/cd/r_counter[16]
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.780 r  fc/cd/r_counter[18]_i_3/O
                         net (fo=19, routed)          0.266     2.046    fc/cd/r_counter[18]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.091 r  fc/cd/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.091    fc/cd/r_counter_0[14]
    SLICE_X62Y25         FDCE                                         r  fc/cd/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    fc/cd/r_counter_reg[18]_0
    SLICE_X62Y25         FDCE                                         r  fc/cd/r_counter_reg[14]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y25         FDCE (Hold_fdce_C_D)         0.092     1.591    fc/cd/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.500    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   fc/cd/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   fc/cd/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   fc/cd/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   fc/cd/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   fc/cd/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   fc/cd/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   fc/cd/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   fc/cd/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y25   fc/cd/r_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   fc/cd/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   fc/cd/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   fc/cd/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   fc/cd/r_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   fc/cd/r_counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   fc/cd/r_counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   fc/cd/r_counter_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   fc/cd/r_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   fc/cd/r_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   fc/cd/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   fc/cd/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   fc/cd/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   fc/cd/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   fc/cd/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   fc/cd/r_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   fc/cd/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   fc/cd/r_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   fc/cd/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   fc/cd/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   fc/cd/r_counter_reg[14]/C



