

================================================================
== Vitis HLS Report for 'pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26'
================================================================
* Date:           Thu Dec 18 21:18:51 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.736 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     4105|     4105|  41.050 us|  41.050 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_1_VITIS_LOOP_40_2  |     4103|     4103|         9|          1|          1|  4096|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     167|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     0|       98|      90|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        0|      72|    -|
|Register             |        -|     -|      321|     128|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      419|     457|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     2160|  2760|   663360|  331680|    0|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|  100|
+---------------------+---------+------+---------+--------+-----+
|Available            |     4320|  5520|  1326720|  663360|    0|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+----+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF | LUT| URAM|
    +---------------------------+----------------------+---------+----+----+----+-----+
    |mul_5ns_7ns_11_1_1_U327    |mul_5ns_7ns_11_1_1    |        0|   0|   0|  32|    0|
    |sparsemux_7_2_16_1_1_U329  |sparsemux_7_2_16_1_1  |        0|   0|   0|   9|    0|
    |urem_5ns_3ns_2_9_1_U328    |urem_5ns_3ns_2_9_1    |        0|   0|  98|  49|    0|
    +---------------------------+----------------------+---------+----+----+----+-----+
    |Total                      |                      |        0|   0|  98|  90|    0|
    +---------------------------+----------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln39_1_fu_225_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln39_fu_213_p2       |         +|   0|  0|  20|          13|           1|
    |add_ln40_fu_329_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln42_fu_295_p2       |         +|   0|  0|  19|          12|          12|
    |icmp_ln39_fu_207_p2      |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln40_fu_231_p2      |      icmp|   0|  0|  15|           7|           8|
    |select_ln39_1_fu_245_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln39_fu_237_p3    |    select|   0|  0|   7|           1|           1|
    |tmp_11_fu_395_p2         |    select|   0|  0|  16|           1|          16|
    |tmp_11_fu_395_p4         |    select|   0|  0|  16|           1|          16|
    |tmp_11_fu_395_p6         |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 167|          65|          95|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten55_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_x_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_y_load                 |   9|          2|    7|         14|
    |indvar_flatten55_fu_94                  |   9|          2|   13|         26|
    |x_fu_86                                 |   9|          2|    7|         14|
    |y_fu_90                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   56|        112|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln42_reg_446                  |  12|   0|   12|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |indvar_flatten55_fu_94            |  13|   0|   13|          0|
    |lshr_ln42_3_reg_451               |   4|   0|    4|          0|
    |tmp_66_cast_reg_456               |   4|   0|    4|          0|
    |tmp_reg_461                       |   1|   0|    1|          0|
    |x_fu_86                           |   7|   0|    7|          0|
    |y_fu_90                           |   7|   0|    7|          0|
    |add_ln42_reg_446                  |  64|  32|   12|          0|
    |lshr_ln42_3_reg_451               |  64|  32|    4|          0|
    |tmp_66_cast_reg_456               |  64|  32|    4|          0|
    |tmp_reg_461                       |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 321| 128|   86|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+
|                                           RTL Ports                                           | Dir | Bits|  Protocol  |                                     Source Object                                    |    C Type    |
+-----------------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                         |   in|    1|  ap_ctrl_hs|                                pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26|  return value|
|ap_rst                                                                                         |   in|    1|  ap_ctrl_hs|                                pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26|  return value|
|ap_start                                                                                       |   in|    1|  ap_ctrl_hs|                                pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26|  return value|
|ap_done                                                                                        |  out|    1|  ap_ctrl_hs|                                pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26|  return value|
|ap_idle                                                                                        |  out|    1|  ap_ctrl_hs|                                pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26|  return value|
|ap_ready                                                                                       |  out|    1|  ap_ctrl_hs|                                pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26|  return value|
|v_address0                                                                                     |  out|   12|   ap_memory|                                                                                     v|         array|
|v_ce0                                                                                          |  out|    1|   ap_memory|                                                                                     v|         array|
|v_we0                                                                                          |  out|    1|   ap_memory|                                                                                     v|         array|
|v_d0                                                                                           |  out|   16|   ap_memory|                                                                                     v|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0  |  out|    8|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_q0        |   in|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0  |  out|    8|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_q0        |   in|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0  |  out|    8|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_q0        |   in|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0  |  out|    8|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_q0        |   in|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0  |  out|    8|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_q0        |   in|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0  |  out|    8|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_q0        |   in|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18|         array|
+-----------------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.73>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:40->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 12 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 13 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten55 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %v, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.47ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten55"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 17 [1/1] (0.47ns)   --->   "%store_ln39 = store i7 0, i7 %y" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 17 'store' 'store_ln39' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 18 [1/1] (0.47ns)   --->   "%store_ln40 = store i7 0, i7 %x" [../HS_hls/src/pyramid_hls.cpp:40->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 18 'store' 'store_ln40' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i410"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten55_load = load i13 %indvar_flatten55" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 20 'load' 'indvar_flatten55_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.20ns)   --->   "%icmp_ln39 = icmp_eq  i13 %indvar_flatten55_load, i13 4096" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 21 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.20ns)   --->   "%add_ln39 = add i13 %indvar_flatten55_load, i13 1" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 22 'add' 'add_ln39' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc12.i413, void %for.body34.preheader.exitStub" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 23 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_load = load i7 %x" [../HS_hls/src/pyramid_hls.cpp:40->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 24 'load' 'x_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y_load = load i7 %y" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 25 'load' 'y_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.04ns)   --->   "%add_ln39_1 = add i7 %y_load, i7 1" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 26 'add' 'add_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.04ns)   --->   "%icmp_ln40 = icmp_eq  i7 %x_load, i7 64" [../HS_hls/src/pyramid_hls.cpp:40->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 27 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.31ns)   --->   "%select_ln39 = select i1 %icmp_ln40, i7 0, i7 %x_load" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 28 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.31ns)   --->   "%select_ln39_1 = select i1 %icmp_ln40, i7 %add_ln39_1, i7 %y_load" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 29 'select' 'select_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i7 %select_ln39_1" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 30 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln42, i6 0" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 31 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln42_5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln39_1, i32 1, i32 5" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 32 'partselect' 'trunc_ln42_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i5 %trunc_ln42_5" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 33 'zext' 'zext_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.90ns)   --->   "%mul_ln42 = mul i11 %zext_ln42, i11 43" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 34 'mul' 'mul_ln42' <Predicate = (!icmp_ln39)> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [9/9] (1.10ns)   --->   "%urem_ln42 = urem i5 %trunc_ln42_5, i5 3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 35 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i7 %select_ln39" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 36 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.18ns)   --->   "%add_ln42 = add i12 %tmp_s, i12 %zext_ln42_1" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 37 'add' 'add_ln42' <Predicate = (!icmp_ln39)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln42_3 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln39, i32 2, i32 5" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 38 'partselect' 'lshr_ln42_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_66_cast = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln42, i32 7, i32 10" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 39 'partselect' 'tmp_66_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %select_ln39, i32 1" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 40 'bitselect' 'tmp' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.04ns)   --->   "%add_ln40 = add i7 %select_ln39, i7 1" [../HS_hls/src/pyramid_hls.cpp:40->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 41 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.47ns)   --->   "%store_ln39 = store i13 %add_ln39, i13 %indvar_flatten55" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 42 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.47>
ST_1 : Operation 43 [1/1] (0.47ns)   --->   "%store_ln39 = store i7 %select_ln39_1, i7 %y" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 43 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.47>
ST_1 : Operation 44 [1/1] (0.47ns)   --->   "%store_ln40 = store i7 %add_ln40, i7 %x" [../HS_hls/src/pyramid_hls.cpp:40->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 44 'store' 'store_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.47>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 45 [8/9] (1.10ns)   --->   "%urem_ln42 = urem i5 %trunc_ln42_5, i5 3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 45 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.10>
ST_3 : Operation 46 [7/9] (1.10ns)   --->   "%urem_ln42 = urem i5 %trunc_ln42_5, i5 3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 46 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.10>
ST_4 : Operation 47 [6/9] (1.10ns)   --->   "%urem_ln42 = urem i5 %trunc_ln42_5, i5 3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 47 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.10>
ST_5 : Operation 48 [5/9] (1.10ns)   --->   "%urem_ln42 = urem i5 %trunc_ln42_5, i5 3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 48 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.10>
ST_6 : Operation 49 [4/9] (1.10ns)   --->   "%urem_ln42 = urem i5 %trunc_ln42_5, i5 3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 49 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.10>
ST_7 : Operation 50 [3/9] (1.10ns)   --->   "%urem_ln42 = urem i5 %trunc_ln42_5, i5 3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 50 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.42>
ST_8 : Operation 51 [2/9] (1.10ns)   --->   "%urem_ln42 = urem i5 %trunc_ln42_5, i5 3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 51 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_66_cast, i4 %lshr_ln42_3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 52 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i8 %tmp_10" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 53 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_75 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23, i64 0, i64 %zext_ln42_3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 54 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_75' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_76 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22, i64 0, i64 %zext_ln42_3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 55 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_76' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_77 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21, i64 0, i64 %zext_ln42_3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 56 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_78 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20, i64 0, i64 %zext_ln42_3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 57 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_78' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_79 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19, i64 0, i64 %zext_ln42_3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 58 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_79' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_80 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18, i64 0, i64 %zext_ln42_3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 59 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_80' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 60 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_81 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_75" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 60 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_81' <Predicate = (!tmp)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_8 : Operation 61 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_82 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_76" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 61 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_82' <Predicate = (tmp)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_8 : Operation 62 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_83 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_77" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 62 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_83' <Predicate = (!tmp)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_8 : Operation 63 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_84 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_78" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 63 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_84' <Predicate = (tmp)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_8 : Operation 64 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_85 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_79" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 64 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_85' <Predicate = (!tmp)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_8 : Operation 65 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_86 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_80" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 65 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_86' <Predicate = (tmp)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_8 : Operation 85 [1/1] (0.47ns)   --->   "%ret_ln0 = ret"   --->   Operation 85 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.47>

State 9 <SV = 8> <Delay = 2.26>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_39_1_VITIS_LOOP_40_2_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/9] (1.10ns)   --->   "%urem_ln42 = urem i5 %trunc_ln42_5, i5 3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 68 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i2 %urem_ln42" [../HS_hls/src/pyramid_hls.cpp:40->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 69 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i12 %add_ln42" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 70 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i16 %v, i64 0, i64 %zext_ln42_2" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 71 'getelementptr' 'v_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/pyramid_hls.cpp:41->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 72 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_81 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_75" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 73 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_81' <Predicate = (!tmp)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 74 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_82 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_76" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 74 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_82' <Predicate = (tmp)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 75 [1/1] (0.35ns)   --->   "%select_ln42 = select i1 %tmp, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_82, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_81" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 75 'select' 'select_ln42' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 76 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_83 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_77" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 76 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_83' <Predicate = (!tmp)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 77 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_84 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_78" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 77 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_84' <Predicate = (tmp)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 78 [1/1] (0.35ns)   --->   "%select_ln42_1 = select i1 %tmp, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_84, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_83" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 78 'select' 'select_ln42_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 79 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_85 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_79" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 79 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_85' <Predicate = (!tmp)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 80 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_86 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_80" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 80 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_86' <Predicate = (tmp)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 81 [1/1] (0.35ns)   --->   "%select_ln42_2 = select i1 %tmp, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_86, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_85" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 81 'select' 'select_ln42_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.47ns)   --->   "%tmp_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %select_ln42, i2 1, i16 %select_ln42_1, i2 2, i16 %select_ln42_2, i16 0, i2 %trunc_ln40" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 82 'sparsemux' 'tmp_11' <Predicate = true> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] ( I:0.00ns O:0.00ns )   --->   "%store_ln42 = store i16 %tmp_11, i12 %v_addr" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 83 'store' 'store_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc.i410" [../HS_hls/src/pyramid_hls.cpp:40->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 84 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                                                                                    (alloca           ) [ 0100000000]
y                                                                                    (alloca           ) [ 0100000000]
indvar_flatten55                                                                     (alloca           ) [ 0100000000]
specinterface_ln0                                                                    (specinterface    ) [ 0000000000]
store_ln0                                                                            (store            ) [ 0000000000]
store_ln39                                                                           (store            ) [ 0000000000]
store_ln40                                                                           (store            ) [ 0000000000]
br_ln0                                                                               (br               ) [ 0000000000]
indvar_flatten55_load                                                                (load             ) [ 0000000000]
icmp_ln39                                                                            (icmp             ) [ 0111111110]
add_ln39                                                                             (add              ) [ 0000000000]
br_ln39                                                                              (br               ) [ 0000000000]
x_load                                                                               (load             ) [ 0000000000]
y_load                                                                               (load             ) [ 0000000000]
add_ln39_1                                                                           (add              ) [ 0000000000]
icmp_ln40                                                                            (icmp             ) [ 0000000000]
select_ln39                                                                          (select           ) [ 0000000000]
select_ln39_1                                                                        (select           ) [ 0000000000]
trunc_ln42                                                                           (trunc            ) [ 0000000000]
tmp_s                                                                                (bitconcatenate   ) [ 0000000000]
trunc_ln42_5                                                                         (partselect       ) [ 0111111111]
zext_ln42                                                                            (zext             ) [ 0000000000]
mul_ln42                                                                             (mul              ) [ 0000000000]
zext_ln42_1                                                                          (zext             ) [ 0000000000]
add_ln42                                                                             (add              ) [ 0111111111]
lshr_ln42_3                                                                          (partselect       ) [ 0111111110]
tmp_66_cast                                                                          (partselect       ) [ 0111111110]
tmp                                                                                  (bitselect        ) [ 0111111111]
add_ln40                                                                             (add              ) [ 0000000000]
store_ln39                                                                           (store            ) [ 0000000000]
store_ln39                                                                           (store            ) [ 0000000000]
store_ln40                                                                           (store            ) [ 0000000000]
tmp_10                                                                               (bitconcatenate   ) [ 0000000000]
zext_ln42_3                                                                          (zext             ) [ 0000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_75 (getelementptr    ) [ 0100000001]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_76 (getelementptr    ) [ 0100000001]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_77 (getelementptr    ) [ 0100000001]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_78 (getelementptr    ) [ 0100000001]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_79 (getelementptr    ) [ 0100000001]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_80 (getelementptr    ) [ 0100000001]
specloopname_ln0                                                                     (specloopname     ) [ 0000000000]
speclooptripcount_ln0                                                                (speclooptripcount) [ 0000000000]
urem_ln42                                                                            (urem             ) [ 0000000000]
trunc_ln40                                                                           (trunc            ) [ 0000000000]
zext_ln42_2                                                                          (zext             ) [ 0000000000]
v_addr                                                                               (getelementptr    ) [ 0000000000]
specpipeline_ln41                                                                    (specpipeline     ) [ 0000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_81 (load             ) [ 0000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_82 (load             ) [ 0000000000]
select_ln42                                                                          (select           ) [ 0000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_83 (load             ) [ 0000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_84 (load             ) [ 0000000000]
select_ln42_1                                                                        (select           ) [ 0000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_85 (load             ) [ 0000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_86 (load             ) [ 0000000000]
select_ln42_2                                                                        (select           ) [ 0000000000]
tmp_11                                                                               (sparsemux        ) [ 0000000000]
store_ln42                                                                           (store            ) [ 0000000000]
br_ln40                                                                              (br               ) [ 0000000000]
ret_ln0                                                                              (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_39_1_VITIS_LOOP_40_2_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="x_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="y_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten55_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten55/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_75_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_75/8 "/>
</bind>
</comp>

<comp id="105" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_76_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="8" slack="0"/>
<pin id="109" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_76/8 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_77_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_77/8 "/>
</bind>
</comp>

<comp id="119" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_78_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_78/8 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_79_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="0"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_79/8 "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_80_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="0"/>
<pin id="137" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_80/8 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_81/8 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_82/8 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_83/8 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_84/8 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_85/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_86/8 "/>
</bind>
</comp>

<comp id="176" class="1004" name="v_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="12" slack="0"/>
<pin id="180" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr/9 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln42_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="12" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/9 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln0_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="13" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln39_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln40_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="7" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="indvar_flatten55_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="13" slack="0"/>
<pin id="206" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten55_load/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln39_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="13" slack="0"/>
<pin id="209" dir="0" index="1" bw="13" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln39_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="13" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="x_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="y_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln39_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln40_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="0" index="1" bw="7" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="select_ln39_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="7" slack="0"/>
<pin id="240" dir="0" index="2" bw="7" slack="0"/>
<pin id="241" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln39_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="7" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_1/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln42_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_s_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="12" slack="0"/>
<pin id="259" dir="0" index="1" bw="6" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln42_5_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="0" index="1" bw="7" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="0" index="3" bw="4" slack="0"/>
<pin id="270" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_5/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln42_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="mul_ln42_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="7" slack="0"/>
<pin id="282" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln42/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln42_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln42_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="0"/>
<pin id="297" dir="0" index="1" bw="7" slack="0"/>
<pin id="298" dir="1" index="2" bw="12" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="lshr_ln42_3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="7" slack="0"/>
<pin id="304" dir="0" index="2" bw="3" slack="0"/>
<pin id="305" dir="0" index="3" bw="4" slack="0"/>
<pin id="306" dir="1" index="4" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln42_3/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_66_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="11" slack="0"/>
<pin id="314" dir="0" index="2" bw="4" slack="0"/>
<pin id="315" dir="0" index="3" bw="5" slack="0"/>
<pin id="316" dir="1" index="4" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66_cast/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="7" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln40_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln39_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="13" slack="0"/>
<pin id="337" dir="0" index="1" bw="13" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln39_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="0" index="1" bw="7" slack="0"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln40_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="0" index="1" bw="7" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_10_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="7"/>
<pin id="353" dir="0" index="2" bw="4" slack="7"/>
<pin id="354" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln42_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_3/8 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln40_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/9 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln42_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="8"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/9 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln42_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="8"/>
<pin id="376" dir="0" index="1" bw="16" slack="0"/>
<pin id="377" dir="0" index="2" bw="16" slack="0"/>
<pin id="378" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/9 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln42_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="8"/>
<pin id="383" dir="0" index="1" bw="16" slack="0"/>
<pin id="384" dir="0" index="2" bw="16" slack="0"/>
<pin id="385" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_1/9 "/>
</bind>
</comp>

<comp id="388" class="1004" name="select_ln42_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="8"/>
<pin id="390" dir="0" index="1" bw="16" slack="0"/>
<pin id="391" dir="0" index="2" bw="16" slack="0"/>
<pin id="392" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_2/9 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_11_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="0"/>
<pin id="397" dir="0" index="1" bw="2" slack="0"/>
<pin id="398" dir="0" index="2" bw="16" slack="0"/>
<pin id="399" dir="0" index="3" bw="2" slack="0"/>
<pin id="400" dir="0" index="4" bw="16" slack="0"/>
<pin id="401" dir="0" index="5" bw="2" slack="0"/>
<pin id="402" dir="0" index="6" bw="16" slack="0"/>
<pin id="403" dir="0" index="7" bw="16" slack="0"/>
<pin id="404" dir="0" index="8" bw="2" slack="0"/>
<pin id="405" dir="1" index="9" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="416" class="1005" name="x_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="423" class="1005" name="y_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="430" class="1005" name="indvar_flatten55_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="13" slack="0"/>
<pin id="432" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten55 "/>
</bind>
</comp>

<comp id="437" class="1005" name="icmp_ln39_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="7"/>
<pin id="439" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="441" class="1005" name="trunc_ln42_5_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="1"/>
<pin id="443" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_5 "/>
</bind>
</comp>

<comp id="446" class="1005" name="add_ln42_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="8"/>
<pin id="448" dir="1" index="1" bw="12" slack="8"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="451" class="1005" name="lshr_ln42_3_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="7"/>
<pin id="453" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="lshr_ln42_3 "/>
</bind>
</comp>

<comp id="456" class="1005" name="tmp_66_cast_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="7"/>
<pin id="458" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="tmp_66_cast "/>
</bind>
</comp>

<comp id="461" class="1005" name="tmp_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="7"/>
<pin id="463" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="468" class="1005" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_75_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="1"/>
<pin id="470" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_75 "/>
</bind>
</comp>

<comp id="473" class="1005" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_76_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="1"/>
<pin id="475" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_76 "/>
</bind>
</comp>

<comp id="478" class="1005" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_77_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="1"/>
<pin id="480" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_77 "/>
</bind>
</comp>

<comp id="483" class="1005" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_78_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="1"/>
<pin id="485" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_78 "/>
</bind>
</comp>

<comp id="488" class="1005" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_79_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="1"/>
<pin id="490" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_79 "/>
</bind>
</comp>

<comp id="493" class="1005" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_80_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="1"/>
<pin id="495" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_80 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="64" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="64" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="64" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="64" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="64" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="64" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="98" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="105" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="112" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="119" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="126" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="133" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="64" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="204" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="34" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="219" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="219" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="231" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="225" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="222" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="245" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="278"><net_src comp="265" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="265" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="237" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="257" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="237" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="52" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="279" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="56" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="58" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="326"><net_src comp="60" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="237" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="14" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="237" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="34" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="213" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="245" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="329" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="62" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="350" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="365"><net_src comp="356" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="369"><net_src comp="285" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="370" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="379"><net_src comp="146" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="380"><net_src comp="140" pin="3"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="158" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="387"><net_src comp="152" pin="3"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="170" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="394"><net_src comp="164" pin="3"/><net_sink comp="388" pin=2"/></net>

<net id="406"><net_src comp="76" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="407"><net_src comp="78" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="408"><net_src comp="374" pin="3"/><net_sink comp="395" pin=2"/></net>

<net id="409"><net_src comp="80" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="410"><net_src comp="381" pin="3"/><net_sink comp="395" pin=4"/></net>

<net id="411"><net_src comp="82" pin="0"/><net_sink comp="395" pin=5"/></net>

<net id="412"><net_src comp="388" pin="3"/><net_sink comp="395" pin=6"/></net>

<net id="413"><net_src comp="84" pin="0"/><net_sink comp="395" pin=7"/></net>

<net id="414"><net_src comp="366" pin="1"/><net_sink comp="395" pin=8"/></net>

<net id="415"><net_src comp="395" pin="9"/><net_sink comp="183" pin=1"/></net>

<net id="419"><net_src comp="86" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="426"><net_src comp="90" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="433"><net_src comp="94" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="440"><net_src comp="207" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="265" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="449"><net_src comp="295" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="454"><net_src comp="301" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="459"><net_src comp="311" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="464"><net_src comp="321" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="467"><net_src comp="461" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="471"><net_src comp="98" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="476"><net_src comp="105" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="481"><net_src comp="112" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="486"><net_src comp="119" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="491"><net_src comp="126" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="496"><net_src comp="133" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="170" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v | {9 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23 | {}
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22 | {}
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21 | {}
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20 | {}
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19 | {}
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18 | {}
 - Input state : 
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 : v | {}
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23 | {8 9 }
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22 | {8 9 }
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21 | {8 9 }
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20 | {8 9 }
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19 | {8 9 }
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18 | {8 9 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln39 : 1
		store_ln40 : 1
		indvar_flatten55_load : 1
		icmp_ln39 : 2
		add_ln39 : 2
		br_ln39 : 3
		x_load : 1
		y_load : 1
		add_ln39_1 : 2
		icmp_ln40 : 2
		select_ln39 : 3
		select_ln39_1 : 3
		trunc_ln42 : 4
		tmp_s : 5
		trunc_ln42_5 : 4
		zext_ln42 : 5
		mul_ln42 : 6
		urem_ln42 : 5
		zext_ln42_1 : 4
		add_ln42 : 6
		lshr_ln42_3 : 4
		tmp_66_cast : 7
		tmp : 4
		add_ln40 : 4
		store_ln39 : 3
		store_ln39 : 4
		store_ln40 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		zext_ln42_3 : 1
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_75 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_76 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_77 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_78 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_79 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_80 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_81 : 3
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_82 : 3
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_83 : 3
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_84 : 3
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_85 : 3
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_86 : 3
	State 9
		trunc_ln40 : 1
		v_addr : 1
		select_ln42 : 1
		select_ln42_1 : 1
		select_ln42_2 : 1
		tmp_11 : 2
		store_ln42 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   urem   |      grp_fu_285      |    0    |    98   |    49   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln39_fu_213   |    0    |    0    |    20   |
|    add   |   add_ln39_1_fu_225  |    0    |    0    |    14   |
|          |    add_ln42_fu_295   |    0    |    0    |    19   |
|          |    add_ln40_fu_329   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln39_fu_237  |    0    |    0    |    7    |
|          | select_ln39_1_fu_245 |    0    |    0    |    7    |
|  select  |  select_ln42_fu_374  |    0    |    0    |    16   |
|          | select_ln42_1_fu_381 |    0    |    0    |    16   |
|          | select_ln42_2_fu_388 |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln39_fu_207   |    0    |    0    |    20   |
|          |   icmp_ln40_fu_231   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln42_fu_279   |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
| sparsemux|     tmp_11_fu_395    |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln42_fu_253  |    0    |    0    |    0    |
|          |   trunc_ln40_fu_366  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_s_fu_257     |    0    |    0    |    0    |
|          |     tmp_10_fu_350    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln42_5_fu_265 |    0    |    0    |    0    |
|partselect|  lshr_ln42_3_fu_301  |    0    |    0    |    0    |
|          |  tmp_66_cast_fu_311  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln42_fu_275   |    0    |    0    |    0    |
|   zext   |  zext_ln42_1_fu_291  |    0    |    0    |    0    |
|          |  zext_ln42_3_fu_356  |    0    |    0    |    0    |
|          |  zext_ln42_2_fu_370  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|      tmp_fu_321      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    98   |   253   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------------------------------------------------+--------+
|                                                                                            |   FF   |
+--------------------------------------------------------------------------------------------+--------+
|                                      add_ln42_reg_446                                      |   12   |
|                                      icmp_ln39_reg_437                                     |    1   |
|                                  indvar_flatten55_reg_430                                  |   13   |
|                                     lshr_ln42_3_reg_451                                    |    4   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_75_reg_468|    8   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_76_reg_473|    8   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_77_reg_478|    8   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_78_reg_483|    8   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_79_reg_488|    8   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_80_reg_493|    8   |
|                                     tmp_66_cast_reg_456                                    |    4   |
|                                         tmp_reg_461                                        |    1   |
|                                    trunc_ln42_5_reg_441                                    |    5   |
|                                          x_reg_416                                         |    7   |
|                                          y_reg_423                                         |    7   |
+--------------------------------------------------------------------------------------------+--------+
|                                            Total                                           |   102  |
+--------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_140 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_146 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_152 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_158 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_164 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_170 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_285    |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   106  ||  3.346  ||    0    ||    63   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   98   |   253  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   63   |
|  Register |    -   |    -   |   102  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   200  |   316  |
+-----------+--------+--------+--------+--------+
