-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity corr_accel_send_data_burst is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_out_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    data_out_ce0 : OUT STD_LOGIC;
    data_out_we0 : OUT STD_LOGIC;
    data_out_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    reg_file_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_0_0_ce0 : OUT STD_LOGIC;
    reg_file_0_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_0_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_0_0_ce1 : OUT STD_LOGIC;
    reg_file_0_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_0_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_0_1_ce0 : OUT STD_LOGIC;
    reg_file_0_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_0_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_0_1_ce1 : OUT STD_LOGIC;
    reg_file_0_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_1_0_ce0 : OUT STD_LOGIC;
    reg_file_1_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_1_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_1_0_ce1 : OUT STD_LOGIC;
    reg_file_1_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_1_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_1_1_ce0 : OUT STD_LOGIC;
    reg_file_1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_1_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_1_1_ce1 : OUT STD_LOGIC;
    reg_file_1_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_2_0_ce0 : OUT STD_LOGIC;
    reg_file_2_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_2_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_2_0_ce1 : OUT STD_LOGIC;
    reg_file_2_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_2_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_2_1_ce0 : OUT STD_LOGIC;
    reg_file_2_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_2_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_2_1_ce1 : OUT STD_LOGIC;
    reg_file_2_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_3_0_ce0 : OUT STD_LOGIC;
    reg_file_3_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_3_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_3_0_ce1 : OUT STD_LOGIC;
    reg_file_3_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_3_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_3_1_ce0 : OUT STD_LOGIC;
    reg_file_3_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_3_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_3_1_ce1 : OUT STD_LOGIC;
    reg_file_3_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_4_0_ce0 : OUT STD_LOGIC;
    reg_file_4_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_4_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_4_0_ce1 : OUT STD_LOGIC;
    reg_file_4_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_4_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_4_1_ce0 : OUT STD_LOGIC;
    reg_file_4_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_4_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_4_1_ce1 : OUT STD_LOGIC;
    reg_file_4_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_5_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_5_0_ce0 : OUT STD_LOGIC;
    reg_file_5_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_5_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_5_0_ce1 : OUT STD_LOGIC;
    reg_file_5_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_5_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_5_1_ce0 : OUT STD_LOGIC;
    reg_file_5_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_5_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_5_1_ce1 : OUT STD_LOGIC;
    reg_file_5_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_6_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_6_0_ce0 : OUT STD_LOGIC;
    reg_file_6_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_6_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_6_0_ce1 : OUT STD_LOGIC;
    reg_file_6_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_6_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_6_1_ce0 : OUT STD_LOGIC;
    reg_file_6_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_6_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_6_1_ce1 : OUT STD_LOGIC;
    reg_file_6_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_7_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_7_0_ce0 : OUT STD_LOGIC;
    reg_file_7_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_7_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_7_0_ce1 : OUT STD_LOGIC;
    reg_file_7_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_7_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_7_1_ce0 : OUT STD_LOGIC;
    reg_file_7_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_7_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_7_1_ce1 : OUT STD_LOGIC;
    reg_file_7_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_8_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_8_0_ce0 : OUT STD_LOGIC;
    reg_file_8_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_8_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_8_0_ce1 : OUT STD_LOGIC;
    reg_file_8_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_8_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_8_1_ce0 : OUT STD_LOGIC;
    reg_file_8_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_8_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_8_1_ce1 : OUT STD_LOGIC;
    reg_file_8_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_9_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_9_0_ce0 : OUT STD_LOGIC;
    reg_file_9_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_9_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_9_0_ce1 : OUT STD_LOGIC;
    reg_file_9_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_9_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_9_1_ce0 : OUT STD_LOGIC;
    reg_file_9_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_9_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_9_1_ce1 : OUT STD_LOGIC;
    reg_file_9_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_10_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_10_0_ce0 : OUT STD_LOGIC;
    reg_file_10_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_10_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_10_0_ce1 : OUT STD_LOGIC;
    reg_file_10_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_10_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_10_1_ce0 : OUT STD_LOGIC;
    reg_file_10_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_10_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_10_1_ce1 : OUT STD_LOGIC;
    reg_file_10_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_11_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_11_0_ce0 : OUT STD_LOGIC;
    reg_file_11_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_11_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_11_0_ce1 : OUT STD_LOGIC;
    reg_file_11_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_11_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_11_1_ce0 : OUT STD_LOGIC;
    reg_file_11_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_11_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_11_1_ce1 : OUT STD_LOGIC;
    reg_file_11_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_12_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_12_0_ce0 : OUT STD_LOGIC;
    reg_file_12_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_12_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_12_0_ce1 : OUT STD_LOGIC;
    reg_file_12_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_12_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_12_1_ce0 : OUT STD_LOGIC;
    reg_file_12_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_12_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_12_1_ce1 : OUT STD_LOGIC;
    reg_file_12_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_13_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_13_0_ce0 : OUT STD_LOGIC;
    reg_file_13_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_13_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_13_0_ce1 : OUT STD_LOGIC;
    reg_file_13_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_13_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_13_1_ce0 : OUT STD_LOGIC;
    reg_file_13_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_13_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_13_1_ce1 : OUT STD_LOGIC;
    reg_file_13_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_14_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_14_0_ce0 : OUT STD_LOGIC;
    reg_file_14_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_14_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_14_0_ce1 : OUT STD_LOGIC;
    reg_file_14_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_14_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_14_1_ce0 : OUT STD_LOGIC;
    reg_file_14_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_14_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_14_1_ce1 : OUT STD_LOGIC;
    reg_file_14_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_15_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_15_0_ce0 : OUT STD_LOGIC;
    reg_file_15_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_15_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_15_0_ce1 : OUT STD_LOGIC;
    reg_file_15_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_15_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_15_1_ce0 : OUT STD_LOGIC;
    reg_file_15_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_15_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_15_1_ce1 : OUT STD_LOGIC;
    reg_file_15_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of corr_accel_send_data_burst is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv15_4000 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv12_3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln83_fu_1492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal idx_1_reg_2618 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal idx_1_reg_2618_pp0_iter2_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln83_fu_1513_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln83_reg_2627 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln11_fu_1517_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln11_reg_2632 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln11_1_fu_1521_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln11_1_reg_2637 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln11_1_reg_2637_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln96_fu_1525_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln96_reg_2705 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln96_reg_2705_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln96_fu_1641_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln97_fu_1693_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_fu_1745_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln99_fu_1797_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln83_fu_1833_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_128 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_3_fu_1575_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal reg_id_fu_132 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_id_2_fu_1583_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_fu_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_2_fu_1591_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal idx_fu_140 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln83_fu_1498_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal j_1_fu_1529_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_1_fu_1541_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln106_fu_1547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln108_fu_1553_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln103_fu_1535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_fu_1559_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_id_1_fu_1567_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln_fu_1619_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_fu_1626_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln_fu_1631_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln97_fu_1677_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln1_fu_1683_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln98_fu_1729_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln2_fu_1735_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln99_fu_1781_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln3_fu_1787_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_1837_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_1846_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_1855_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_fu_1864_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_1873_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_1882_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_1891_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_fu_1900_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_fu_1909_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_1918_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_1927_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_1936_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_fu_1945_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_fu_1954_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_fu_1963_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_fu_1972_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_fu_2018_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_fu_2027_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_fu_2036_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_fu_2045_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_fu_2054_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_fu_2063_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_fu_2072_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_fu_2081_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_fu_2090_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_fu_2099_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_fu_2108_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_fu_2117_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_fu_2126_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_fu_2135_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_fu_2144_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_fu_2153_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_2199_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_fu_2208_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_fu_2217_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_fu_2226_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_fu_2235_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_fu_2244_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_fu_2253_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_fu_2262_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_41_fu_2271_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_fu_2280_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_fu_2289_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_fu_2298_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_45_fu_2307_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_46_fu_2316_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_fu_2325_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_fu_2334_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_fu_2380_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_fu_2389_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_fu_2398_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_53_fu_2407_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_54_fu_2416_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_55_fu_2425_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_fu_2434_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_fu_2443_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_58_fu_2452_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_fu_2461_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_fu_2470_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_61_fu_2479_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_62_fu_2488_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_63_fu_2497_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_64_fu_2506_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_65_fu_2515_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_fu_1981_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_fu_2162_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_fu_2343_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_66_fu_2524_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln24_fu_2573_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln23_fu_2569_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln22_fu_2565_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln21_fu_2561_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1434 : BOOLEAN;
    signal ap_condition_1447 : BOOLEAN;
    signal ap_condition_1451 : BOOLEAN;
    signal ap_condition_1455 : BOOLEAN;
    signal ap_condition_1459 : BOOLEAN;
    signal ap_condition_1463 : BOOLEAN;
    signal ap_condition_1467 : BOOLEAN;
    signal ap_condition_1470 : BOOLEAN;
    signal ap_condition_1473 : BOOLEAN;
    signal ap_condition_1476 : BOOLEAN;
    signal ap_condition_1479 : BOOLEAN;
    signal ap_condition_1482 : BOOLEAN;
    signal ap_condition_1485 : BOOLEAN;
    signal ap_condition_1488 : BOOLEAN;
    signal ap_condition_1491 : BOOLEAN;
    signal ap_condition_1494 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component corr_accel_mux_21_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component corr_accel_mux_164_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (15 downto 0);
        din15 : IN STD_LOGIC_VECTOR (15 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component corr_accel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_21_16_1_1_U140 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_0_0_q1,
        din1 => reg_file_0_1_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_fu_1837_p4);

    mux_21_16_1_1_U141 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_1_0_q1,
        din1 => reg_file_1_1_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_1_fu_1846_p4);

    mux_21_16_1_1_U142 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_2_0_q1,
        din1 => reg_file_2_1_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_2_fu_1855_p4);

    mux_21_16_1_1_U143 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_3_0_q1,
        din1 => reg_file_3_1_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_3_fu_1864_p4);

    mux_21_16_1_1_U144 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_4_0_q1,
        din1 => reg_file_4_1_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_4_fu_1873_p4);

    mux_21_16_1_1_U145 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_5_0_q1,
        din1 => reg_file_5_1_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_5_fu_1882_p4);

    mux_21_16_1_1_U146 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_6_0_q1,
        din1 => reg_file_6_1_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_6_fu_1891_p4);

    mux_21_16_1_1_U147 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_7_0_q1,
        din1 => reg_file_7_1_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_7_fu_1900_p4);

    mux_21_16_1_1_U148 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_8_0_q1,
        din1 => reg_file_8_1_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_8_fu_1909_p4);

    mux_21_16_1_1_U149 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_9_0_q1,
        din1 => reg_file_9_1_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_9_fu_1918_p4);

    mux_21_16_1_1_U150 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_10_0_q1,
        din1 => reg_file_10_1_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_s_fu_1927_p4);

    mux_21_16_1_1_U151 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_11_0_q1,
        din1 => reg_file_11_1_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_10_fu_1936_p4);

    mux_21_16_1_1_U152 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_12_0_q1,
        din1 => reg_file_12_1_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_11_fu_1945_p4);

    mux_21_16_1_1_U153 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_13_0_q1,
        din1 => reg_file_13_1_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_12_fu_1954_p4);

    mux_21_16_1_1_U154 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_14_0_q1,
        din1 => reg_file_14_1_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_13_fu_1963_p4);

    mux_21_16_1_1_U155 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_15_0_q1,
        din1 => reg_file_15_1_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_14_fu_1972_p4);

    mux_164_16_1_1_U156 : component corr_accel_mux_164_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_fu_1837_p4,
        din1 => tmp_1_fu_1846_p4,
        din2 => tmp_2_fu_1855_p4,
        din3 => tmp_3_fu_1864_p4,
        din4 => tmp_4_fu_1873_p4,
        din5 => tmp_5_fu_1882_p4,
        din6 => tmp_6_fu_1891_p4,
        din7 => tmp_7_fu_1900_p4,
        din8 => tmp_8_fu_1909_p4,
        din9 => tmp_9_fu_1918_p4,
        din10 => tmp_s_fu_1927_p4,
        din11 => tmp_10_fu_1936_p4,
        din12 => tmp_11_fu_1945_p4,
        din13 => tmp_12_fu_1954_p4,
        din14 => tmp_13_fu_1963_p4,
        din15 => tmp_14_fu_1972_p4,
        din16 => trunc_ln96_reg_2705_pp0_iter2_reg,
        dout => tmp_15_fu_1981_p18);

    mux_21_16_1_1_U157 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_0_1_q1,
        din1 => reg_file_0_0_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_16_fu_2018_p4);

    mux_21_16_1_1_U158 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_1_1_q1,
        din1 => reg_file_1_0_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_17_fu_2027_p4);

    mux_21_16_1_1_U159 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_2_1_q1,
        din1 => reg_file_2_0_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_18_fu_2036_p4);

    mux_21_16_1_1_U160 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_3_1_q1,
        din1 => reg_file_3_0_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_19_fu_2045_p4);

    mux_21_16_1_1_U161 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_4_1_q1,
        din1 => reg_file_4_0_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_20_fu_2054_p4);

    mux_21_16_1_1_U162 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_5_1_q1,
        din1 => reg_file_5_0_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_21_fu_2063_p4);

    mux_21_16_1_1_U163 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_6_1_q1,
        din1 => reg_file_6_0_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_22_fu_2072_p4);

    mux_21_16_1_1_U164 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_7_1_q1,
        din1 => reg_file_7_0_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_23_fu_2081_p4);

    mux_21_16_1_1_U165 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_8_1_q1,
        din1 => reg_file_8_0_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_24_fu_2090_p4);

    mux_21_16_1_1_U166 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_9_1_q1,
        din1 => reg_file_9_0_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_25_fu_2099_p4);

    mux_21_16_1_1_U167 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_10_1_q1,
        din1 => reg_file_10_0_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_26_fu_2108_p4);

    mux_21_16_1_1_U168 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_11_1_q1,
        din1 => reg_file_11_0_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_27_fu_2117_p4);

    mux_21_16_1_1_U169 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_12_1_q1,
        din1 => reg_file_12_0_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_28_fu_2126_p4);

    mux_21_16_1_1_U170 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_13_1_q1,
        din1 => reg_file_13_0_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_29_fu_2135_p4);

    mux_21_16_1_1_U171 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_14_1_q1,
        din1 => reg_file_14_0_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_30_fu_2144_p4);

    mux_21_16_1_1_U172 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_15_1_q1,
        din1 => reg_file_15_0_q1,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_31_fu_2153_p4);

    mux_164_16_1_1_U173 : component corr_accel_mux_164_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_16_fu_2018_p4,
        din1 => tmp_17_fu_2027_p4,
        din2 => tmp_18_fu_2036_p4,
        din3 => tmp_19_fu_2045_p4,
        din4 => tmp_20_fu_2054_p4,
        din5 => tmp_21_fu_2063_p4,
        din6 => tmp_22_fu_2072_p4,
        din7 => tmp_23_fu_2081_p4,
        din8 => tmp_24_fu_2090_p4,
        din9 => tmp_25_fu_2099_p4,
        din10 => tmp_26_fu_2108_p4,
        din11 => tmp_27_fu_2117_p4,
        din12 => tmp_28_fu_2126_p4,
        din13 => tmp_29_fu_2135_p4,
        din14 => tmp_30_fu_2144_p4,
        din15 => tmp_31_fu_2153_p4,
        din16 => trunc_ln96_reg_2705_pp0_iter2_reg,
        dout => tmp_32_fu_2162_p18);

    mux_21_16_1_1_U174 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_0_0_q0,
        din1 => reg_file_0_1_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_33_fu_2199_p4);

    mux_21_16_1_1_U175 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_1_0_q0,
        din1 => reg_file_1_1_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_34_fu_2208_p4);

    mux_21_16_1_1_U176 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_2_0_q0,
        din1 => reg_file_2_1_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_35_fu_2217_p4);

    mux_21_16_1_1_U177 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_3_0_q0,
        din1 => reg_file_3_1_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_36_fu_2226_p4);

    mux_21_16_1_1_U178 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_4_0_q0,
        din1 => reg_file_4_1_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_37_fu_2235_p4);

    mux_21_16_1_1_U179 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_5_0_q0,
        din1 => reg_file_5_1_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_38_fu_2244_p4);

    mux_21_16_1_1_U180 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_6_0_q0,
        din1 => reg_file_6_1_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_39_fu_2253_p4);

    mux_21_16_1_1_U181 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_7_0_q0,
        din1 => reg_file_7_1_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_40_fu_2262_p4);

    mux_21_16_1_1_U182 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_8_0_q0,
        din1 => reg_file_8_1_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_41_fu_2271_p4);

    mux_21_16_1_1_U183 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_9_0_q0,
        din1 => reg_file_9_1_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_42_fu_2280_p4);

    mux_21_16_1_1_U184 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_10_0_q0,
        din1 => reg_file_10_1_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_43_fu_2289_p4);

    mux_21_16_1_1_U185 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_11_0_q0,
        din1 => reg_file_11_1_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_44_fu_2298_p4);

    mux_21_16_1_1_U186 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_12_0_q0,
        din1 => reg_file_12_1_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_45_fu_2307_p4);

    mux_21_16_1_1_U187 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_13_0_q0,
        din1 => reg_file_13_1_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_46_fu_2316_p4);

    mux_21_16_1_1_U188 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_14_0_q0,
        din1 => reg_file_14_1_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_47_fu_2325_p4);

    mux_21_16_1_1_U189 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_15_0_q0,
        din1 => reg_file_15_1_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_48_fu_2334_p4);

    mux_164_16_1_1_U190 : component corr_accel_mux_164_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_33_fu_2199_p4,
        din1 => tmp_34_fu_2208_p4,
        din2 => tmp_35_fu_2217_p4,
        din3 => tmp_36_fu_2226_p4,
        din4 => tmp_37_fu_2235_p4,
        din5 => tmp_38_fu_2244_p4,
        din6 => tmp_39_fu_2253_p4,
        din7 => tmp_40_fu_2262_p4,
        din8 => tmp_41_fu_2271_p4,
        din9 => tmp_42_fu_2280_p4,
        din10 => tmp_43_fu_2289_p4,
        din11 => tmp_44_fu_2298_p4,
        din12 => tmp_45_fu_2307_p4,
        din13 => tmp_46_fu_2316_p4,
        din14 => tmp_47_fu_2325_p4,
        din15 => tmp_48_fu_2334_p4,
        din16 => trunc_ln96_reg_2705_pp0_iter2_reg,
        dout => tmp_49_fu_2343_p18);

    mux_21_16_1_1_U191 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_0_1_q0,
        din1 => reg_file_0_0_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_50_fu_2380_p4);

    mux_21_16_1_1_U192 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_1_1_q0,
        din1 => reg_file_1_0_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_51_fu_2389_p4);

    mux_21_16_1_1_U193 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_2_1_q0,
        din1 => reg_file_2_0_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_52_fu_2398_p4);

    mux_21_16_1_1_U194 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_3_1_q0,
        din1 => reg_file_3_0_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_53_fu_2407_p4);

    mux_21_16_1_1_U195 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_4_1_q0,
        din1 => reg_file_4_0_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_54_fu_2416_p4);

    mux_21_16_1_1_U196 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_5_1_q0,
        din1 => reg_file_5_0_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_55_fu_2425_p4);

    mux_21_16_1_1_U197 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_6_1_q0,
        din1 => reg_file_6_0_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_56_fu_2434_p4);

    mux_21_16_1_1_U198 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_7_1_q0,
        din1 => reg_file_7_0_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_57_fu_2443_p4);

    mux_21_16_1_1_U199 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_8_1_q0,
        din1 => reg_file_8_0_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_58_fu_2452_p4);

    mux_21_16_1_1_U200 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_9_1_q0,
        din1 => reg_file_9_0_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_59_fu_2461_p4);

    mux_21_16_1_1_U201 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_10_1_q0,
        din1 => reg_file_10_0_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_60_fu_2470_p4);

    mux_21_16_1_1_U202 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_11_1_q0,
        din1 => reg_file_11_0_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_61_fu_2479_p4);

    mux_21_16_1_1_U203 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_12_1_q0,
        din1 => reg_file_12_0_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_62_fu_2488_p4);

    mux_21_16_1_1_U204 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_13_1_q0,
        din1 => reg_file_13_0_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_63_fu_2497_p4);

    mux_21_16_1_1_U205 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_14_1_q0,
        din1 => reg_file_14_0_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_64_fu_2506_p4);

    mux_21_16_1_1_U206 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_15_1_q0,
        din1 => reg_file_15_0_q0,
        din2 => trunc_ln11_1_reg_2637_pp0_iter2_reg,
        dout => tmp_65_fu_2515_p4);

    mux_164_16_1_1_U207 : component corr_accel_mux_164_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_50_fu_2380_p4,
        din1 => tmp_51_fu_2389_p4,
        din2 => tmp_52_fu_2398_p4,
        din3 => tmp_53_fu_2407_p4,
        din4 => tmp_54_fu_2416_p4,
        din5 => tmp_55_fu_2425_p4,
        din6 => tmp_56_fu_2434_p4,
        din7 => tmp_57_fu_2443_p4,
        din8 => tmp_58_fu_2452_p4,
        din9 => tmp_59_fu_2461_p4,
        din10 => tmp_60_fu_2470_p4,
        din11 => tmp_61_fu_2479_p4,
        din12 => tmp_62_fu_2488_p4,
        din13 => tmp_63_fu_2497_p4,
        din14 => tmp_64_fu_2506_p4,
        din15 => tmp_65_fu_2515_p4,
        din16 => trunc_ln96_reg_2705_pp0_iter2_reg,
        dout => tmp_66_fu_2524_p18);

    flow_control_loop_pipe_sequential_init_U : component corr_accel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    i_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_128 <= ap_const_lv32_0;
                elsif (((icmp_ln83_fu_1492_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_fu_128 <= i_3_fu_1575_p3;
                end if;
            end if; 
        end if;
    end process;

    idx_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_140 <= ap_const_lv15_0;
                elsif (((icmp_ln83_fu_1492_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    idx_fu_140 <= add_ln83_fu_1498_p2;
                end if;
            end if; 
        end if;
    end process;

    j_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_136 <= ap_const_lv32_0;
                elsif (((icmp_ln83_fu_1492_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    j_fu_136 <= j_2_fu_1591_p3;
                end if;
            end if; 
        end if;
    end process;

    reg_id_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    reg_id_fu_132 <= ap_const_lv32_0;
                elsif (((icmp_ln83_fu_1492_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    reg_id_fu_132 <= reg_id_2_fu_1583_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                idx_1_reg_2618 <= idx_fu_140;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                idx_1_reg_2618_pp0_iter2_reg <= idx_1_reg_2618;
                trunc_ln11_1_reg_2637_pp0_iter2_reg <= trunc_ln11_1_reg_2637;
                trunc_ln96_reg_2705_pp0_iter2_reg <= trunc_ln96_reg_2705;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln83_fu_1492_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln11_1_reg_2637 <= trunc_ln11_1_fu_1521_p1;
                trunc_ln11_reg_2632 <= trunc_ln11_fu_1517_p1;
                trunc_ln83_reg_2627 <= trunc_ln83_fu_1513_p1;
                trunc_ln96_reg_2705 <= trunc_ln96_fu_1525_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln108_fu_1553_p2 <= std_logic_vector(unsigned(reg_id_fu_132) + unsigned(ap_const_lv32_1));
    add_ln83_fu_1498_p2 <= std_logic_vector(unsigned(idx_fu_140) + unsigned(ap_const_lv15_1));
    add_ln97_fu_1677_p2 <= std_logic_vector(unsigned(addr_fu_1626_p2) + unsigned(ap_const_lv12_1));
    add_ln98_fu_1729_p2 <= std_logic_vector(unsigned(addr_fu_1626_p2) + unsigned(ap_const_lv12_2));
    add_ln99_fu_1781_p2 <= std_logic_vector(unsigned(addr_fu_1626_p2) + unsigned(ap_const_lv12_3));
    addr_fu_1626_p2 <= std_logic_vector(unsigned(shl_ln_fu_1619_p3) + unsigned(trunc_ln83_reg_2627));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1434_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln96_reg_2705, ap_block_pp0_stage0)
    begin
                ap_condition_1434 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln96_reg_2705 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_1447_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln96_reg_2705, ap_block_pp0_stage0)
    begin
                ap_condition_1447 <= (not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln96_reg_2705 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_1451_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln96_reg_2705, ap_block_pp0_stage0)
    begin
                ap_condition_1451 <= (not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln96_reg_2705 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_1455_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln96_reg_2705, ap_block_pp0_stage0)
    begin
                ap_condition_1455 <= (not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln96_reg_2705 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_1459_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln96_reg_2705, ap_block_pp0_stage0)
    begin
                ap_condition_1459 <= (not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln96_reg_2705 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_1463_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln96_reg_2705, ap_block_pp0_stage0)
    begin
                ap_condition_1463 <= (not((trunc_ln96_reg_2705 = ap_const_lv4_D)) and not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln96_reg_2705 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_1467_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln96_reg_2705, ap_block_pp0_stage0)
    begin
                ap_condition_1467 <= (not((trunc_ln96_reg_2705 = ap_const_lv4_E)) and not((trunc_ln96_reg_2705 = ap_const_lv4_D)) and not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln96_reg_2705 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_1470_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln96_reg_2705, ap_block_pp0_stage0)
    begin
                ap_condition_1470 <= (not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln96_reg_2705 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_1473_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln96_reg_2705, ap_block_pp0_stage0)
    begin
                ap_condition_1473 <= (not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln96_reg_2705 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_1476_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln96_reg_2705, ap_block_pp0_stage0)
    begin
                ap_condition_1476 <= (not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln96_reg_2705 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_1479_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln96_reg_2705, ap_block_pp0_stage0)
    begin
                ap_condition_1479 <= (not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln96_reg_2705 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_1482_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln96_reg_2705, ap_block_pp0_stage0)
    begin
                ap_condition_1482 <= (not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln96_reg_2705 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_1485_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln96_reg_2705, ap_block_pp0_stage0)
    begin
                ap_condition_1485 <= (not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln96_reg_2705 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_1488_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln96_reg_2705, ap_block_pp0_stage0)
    begin
                ap_condition_1488 <= (not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln96_reg_2705 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_1491_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln96_reg_2705, ap_block_pp0_stage0)
    begin
                ap_condition_1491 <= (not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln96_reg_2705 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_1494_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln96_reg_2705, ap_block_pp0_stage0)
    begin
                ap_condition_1494 <= (not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln96_reg_2705 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln83_fu_1492_p2)
    begin
        if (((icmp_ln83_fu_1492_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln21_fu_2561_p1 <= tmp_15_fu_1981_p18;
    bitcast_ln22_fu_2565_p1 <= tmp_32_fu_2162_p18;
    bitcast_ln23_fu_2569_p1 <= tmp_49_fu_2343_p18;
    bitcast_ln24_fu_2573_p1 <= tmp_66_fu_2524_p18;
    data_out_address0 <= zext_ln83_fu_1833_p1(14 - 1 downto 0);

    data_out_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            data_out_ce0 <= ap_const_logic_1;
        else 
            data_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    data_out_d0 <= (((bitcast_ln24_fu_2573_p1 & bitcast_ln23_fu_2569_p1) & bitcast_ln22_fu_2565_p1) & bitcast_ln21_fu_2561_p1);

    data_out_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            data_out_we0 <= ap_const_logic_1;
        else 
            data_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    i_1_fu_1541_p2 <= std_logic_vector(unsigned(i_fu_128) + unsigned(ap_const_lv32_1));
    i_2_fu_1559_p3 <= 
        ap_const_lv32_0 when (icmp_ln106_fu_1547_p2(0) = '1') else 
        i_1_fu_1541_p2;
    i_3_fu_1575_p3 <= 
        i_2_fu_1559_p3 when (icmp_ln103_fu_1535_p2(0) = '1') else 
        i_fu_128;
    icmp_ln103_fu_1535_p2 <= "1" when (j_1_fu_1529_p2 = ap_const_lv32_40) else "0";
    icmp_ln106_fu_1547_p2 <= "1" when (i_1_fu_1541_p2 = ap_const_lv32_40) else "0";
    icmp_ln83_fu_1492_p2 <= "1" when (idx_fu_140 = ap_const_lv15_4000) else "0";
    j_1_fu_1529_p2 <= std_logic_vector(unsigned(j_fu_136) + unsigned(ap_const_lv32_4));
    j_2_fu_1591_p3 <= 
        ap_const_lv32_0 when (icmp_ln103_fu_1535_p2(0) = '1') else 
        j_1_fu_1529_p2;
    lshr_ln1_fu_1683_p4 <= add_ln97_fu_1677_p2(11 downto 1);
    lshr_ln2_fu_1735_p4 <= add_ln98_fu_1729_p2(11 downto 1);
    lshr_ln3_fu_1787_p4 <= add_ln99_fu_1781_p2(11 downto 1);
    lshr_ln_fu_1631_p4 <= addr_fu_1626_p2(11 downto 1);

    reg_file_0_0_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1434)
    begin
        if ((ap_const_boolean_1 = ap_condition_1434)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_0_0_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_0_0_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_0_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_0_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_0_0_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1434)
    begin
        if ((ap_const_boolean_1 = ap_condition_1434)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_0_0_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_0_0_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_0_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_0_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_0_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_0) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_0) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_0_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_0) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_0) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_0_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_0_1_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1434)
    begin
        if ((ap_const_boolean_1 = ap_condition_1434)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_0_1_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_0_1_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_0_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_0_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_0_1_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1434)
    begin
        if ((ap_const_boolean_1 = ap_condition_1434)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_0_1_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_0_1_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_0_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_0_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_0_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_0) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_0) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_0_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_0) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_0) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_0_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_10_0_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1447)
    begin
        if ((ap_const_boolean_1 = ap_condition_1447)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_10_0_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_10_0_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_10_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_10_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_10_0_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1447)
    begin
        if ((ap_const_boolean_1 = ap_condition_1447)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_10_0_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_10_0_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_10_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_10_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_10_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_A) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_A) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_10_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_10_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_10_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_A) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_A) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_10_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_10_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_10_1_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1447)
    begin
        if ((ap_const_boolean_1 = ap_condition_1447)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_10_1_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_10_1_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_10_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_10_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_10_1_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1447)
    begin
        if ((ap_const_boolean_1 = ap_condition_1447)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_10_1_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_10_1_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_10_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_10_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_10_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_A) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_A) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_10_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_10_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_10_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_A) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_A) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_10_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_10_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_11_0_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1451)
    begin
        if ((ap_const_boolean_1 = ap_condition_1451)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_11_0_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_11_0_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_11_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_11_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_11_0_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1451)
    begin
        if ((ap_const_boolean_1 = ap_condition_1451)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_11_0_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_11_0_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_11_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_11_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_11_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_B) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_B) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_11_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_11_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_11_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_B) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_B) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_11_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_11_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_11_1_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1451)
    begin
        if ((ap_const_boolean_1 = ap_condition_1451)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_11_1_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_11_1_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_11_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_11_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_11_1_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1451)
    begin
        if ((ap_const_boolean_1 = ap_condition_1451)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_11_1_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_11_1_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_11_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_11_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_11_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_B) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_B) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_11_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_11_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_11_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_B) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_B) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_11_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_11_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_12_0_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1455)
    begin
        if ((ap_const_boolean_1 = ap_condition_1455)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_12_0_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_12_0_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_12_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_12_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_12_0_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1455)
    begin
        if ((ap_const_boolean_1 = ap_condition_1455)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_12_0_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_12_0_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_12_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_12_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_12_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_C) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_C) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_12_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_12_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_12_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_C) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_C) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_12_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_12_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_12_1_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1455)
    begin
        if ((ap_const_boolean_1 = ap_condition_1455)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_12_1_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_12_1_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_12_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_12_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_12_1_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1455)
    begin
        if ((ap_const_boolean_1 = ap_condition_1455)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_12_1_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_12_1_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_12_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_12_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_12_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_C) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_C) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_12_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_12_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_12_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_C) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_C) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_12_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_12_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_13_0_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1459)
    begin
        if ((ap_const_boolean_1 = ap_condition_1459)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_13_0_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_13_0_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_13_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_13_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_13_0_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1459)
    begin
        if ((ap_const_boolean_1 = ap_condition_1459)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_13_0_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_13_0_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_13_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_13_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_13_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_D) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_D) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_13_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_13_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_13_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_D) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_D) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_13_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_13_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_13_1_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1459)
    begin
        if ((ap_const_boolean_1 = ap_condition_1459)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_13_1_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_13_1_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_13_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_13_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_13_1_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1459)
    begin
        if ((ap_const_boolean_1 = ap_condition_1459)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_13_1_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_13_1_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_13_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_13_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_13_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_D) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_D) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_13_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_13_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_13_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_D) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_D) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_13_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_13_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_14_0_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1463)
    begin
        if ((ap_const_boolean_1 = ap_condition_1463)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_14_0_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_14_0_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_14_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_14_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_14_0_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1463)
    begin
        if ((ap_const_boolean_1 = ap_condition_1463)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_14_0_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_14_0_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_14_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_14_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_14_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_D)) and not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_E) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_D)) and not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_E) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_14_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_14_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_14_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_D)) and not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_E) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_D)) and not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_E) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_14_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_14_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_14_1_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1463)
    begin
        if ((ap_const_boolean_1 = ap_condition_1463)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_14_1_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_14_1_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_14_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_14_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_14_1_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1463)
    begin
        if ((ap_const_boolean_1 = ap_condition_1463)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_14_1_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_14_1_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_14_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_14_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_14_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_D)) and not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_E) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_D)) and not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_E) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_14_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_14_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_14_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_D)) and not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_E) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_D)) and not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_E) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_14_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_14_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_15_0_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1467)
    begin
        if ((ap_const_boolean_1 = ap_condition_1467)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_15_0_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_15_0_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_15_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_15_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_15_0_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1467)
    begin
        if ((ap_const_boolean_1 = ap_condition_1467)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_15_0_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_15_0_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_15_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_15_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_15_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_E)) and not((trunc_ln96_reg_2705 = ap_const_lv4_D)) and not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_F) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_E)) and not((trunc_ln96_reg_2705 = ap_const_lv4_D)) and not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_F) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_15_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_15_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_15_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_E)) and not((trunc_ln96_reg_2705 = ap_const_lv4_D)) and not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_F) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_E)) and not((trunc_ln96_reg_2705 = ap_const_lv4_D)) and not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_F) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_15_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_15_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_15_1_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1467)
    begin
        if ((ap_const_boolean_1 = ap_condition_1467)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_15_1_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_15_1_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_15_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_15_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_15_1_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1467)
    begin
        if ((ap_const_boolean_1 = ap_condition_1467)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_15_1_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_15_1_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_15_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_15_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_15_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_E)) and not((trunc_ln96_reg_2705 = ap_const_lv4_D)) and not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_F) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_E)) and not((trunc_ln96_reg_2705 = ap_const_lv4_D)) and not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_F) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_15_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_15_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_15_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_E)) and not((trunc_ln96_reg_2705 = ap_const_lv4_D)) and not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_F) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_E)) and not((trunc_ln96_reg_2705 = ap_const_lv4_D)) and not((trunc_ln96_reg_2705 = ap_const_lv4_C)) and not((trunc_ln96_reg_2705 = ap_const_lv4_B)) and not((trunc_ln96_reg_2705 = ap_const_lv4_A)) and not((trunc_ln96_reg_2705 = ap_const_lv4_9)) and not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_F) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_15_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_15_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_1_0_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1470)
    begin
        if ((ap_const_boolean_1 = ap_condition_1470)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_1_0_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_1_0_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_1_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_1_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_1_0_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1470)
    begin
        if ((ap_const_boolean_1 = ap_condition_1470)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_1_0_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_1_0_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_1_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_1_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_1_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_1) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_1) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_1_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_1) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_1) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_1_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_1_1_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1470)
    begin
        if ((ap_const_boolean_1 = ap_condition_1470)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_1_1_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_1_1_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_1_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_1_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_1_1_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1470)
    begin
        if ((ap_const_boolean_1 = ap_condition_1470)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_1_1_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_1_1_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_1_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_1_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_1_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_1) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_1) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_1_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_1) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_1) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_1_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_2_0_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1473)
    begin
        if ((ap_const_boolean_1 = ap_condition_1473)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_2_0_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_2_0_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_2_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_2_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_2_0_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1473)
    begin
        if ((ap_const_boolean_1 = ap_condition_1473)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_2_0_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_2_0_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_2_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_2_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_2_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_2) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_2) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_2_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_2_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_2) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_2) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_2_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_2_1_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1473)
    begin
        if ((ap_const_boolean_1 = ap_condition_1473)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_2_1_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_2_1_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_2_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_2_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_2_1_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1473)
    begin
        if ((ap_const_boolean_1 = ap_condition_1473)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_2_1_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_2_1_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_2_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_2_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_2_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_2) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_2) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_2_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_2) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_2) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_2_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_3_0_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1476)
    begin
        if ((ap_const_boolean_1 = ap_condition_1476)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_3_0_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_3_0_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_3_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_3_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_3_0_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1476)
    begin
        if ((ap_const_boolean_1 = ap_condition_1476)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_3_0_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_3_0_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_3_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_3_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_3_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_3) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_3) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_3_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_3_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_3) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_3) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_3_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_3_1_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1476)
    begin
        if ((ap_const_boolean_1 = ap_condition_1476)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_3_1_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_3_1_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_3_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_3_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_3_1_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1476)
    begin
        if ((ap_const_boolean_1 = ap_condition_1476)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_3_1_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_3_1_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_3_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_3_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_3_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_3) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_3) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_3_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_3_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_3) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_3) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_3_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_4_0_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1479)
    begin
        if ((ap_const_boolean_1 = ap_condition_1479)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_4_0_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_4_0_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_4_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_4_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_4_0_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1479)
    begin
        if ((ap_const_boolean_1 = ap_condition_1479)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_4_0_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_4_0_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_4_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_4_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_4_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_4) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_4) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_4_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_4_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_4) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_4) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_4_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_4_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_4_1_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1479)
    begin
        if ((ap_const_boolean_1 = ap_condition_1479)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_4_1_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_4_1_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_4_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_4_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_4_1_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1479)
    begin
        if ((ap_const_boolean_1 = ap_condition_1479)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_4_1_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_4_1_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_4_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_4_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_4_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_4) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_4) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_4_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_4_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_4_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_4) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_4) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_4_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_4_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_0_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1482)
    begin
        if ((ap_const_boolean_1 = ap_condition_1482)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_5_0_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_5_0_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_5_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_5_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_5_0_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1482)
    begin
        if ((ap_const_boolean_1 = ap_condition_1482)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_5_0_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_5_0_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_5_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_5_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_5_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_5) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_5) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_5_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_5_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_5) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_5) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_5_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_5_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_1_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1482)
    begin
        if ((ap_const_boolean_1 = ap_condition_1482)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_5_1_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_5_1_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_5_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_5_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_5_1_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1482)
    begin
        if ((ap_const_boolean_1 = ap_condition_1482)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_5_1_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_5_1_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_5_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_5_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_5_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_5) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_5) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_5_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_5_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_5) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_5) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_5_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_5_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_6_0_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1485)
    begin
        if ((ap_const_boolean_1 = ap_condition_1485)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_6_0_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_6_0_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_6_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_6_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_6_0_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1485)
    begin
        if ((ap_const_boolean_1 = ap_condition_1485)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_6_0_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_6_0_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_6_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_6_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_6_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_6) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_6) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_6_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_6_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_6_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_6) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_6) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_6_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_6_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_6_1_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1485)
    begin
        if ((ap_const_boolean_1 = ap_condition_1485)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_6_1_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_6_1_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_6_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_6_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_6_1_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1485)
    begin
        if ((ap_const_boolean_1 = ap_condition_1485)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_6_1_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_6_1_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_6_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_6_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_6_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_6) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_6) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_6_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_6_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_6_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_6) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_6) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_6_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_6_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_7_0_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1488)
    begin
        if ((ap_const_boolean_1 = ap_condition_1488)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_7_0_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_7_0_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_7_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_7_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_7_0_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1488)
    begin
        if ((ap_const_boolean_1 = ap_condition_1488)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_7_0_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_7_0_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_7_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_7_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_7_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_7) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_7) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_7_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_7_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_7_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_7) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_7) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_7_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_7_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_7_1_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1488)
    begin
        if ((ap_const_boolean_1 = ap_condition_1488)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_7_1_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_7_1_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_7_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_7_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_7_1_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1488)
    begin
        if ((ap_const_boolean_1 = ap_condition_1488)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_7_1_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_7_1_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_7_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_7_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_7_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_7) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_7) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_7_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_7_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_7_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_7) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_7) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_7_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_7_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_8_0_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1491)
    begin
        if ((ap_const_boolean_1 = ap_condition_1491)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_8_0_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_8_0_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_8_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_8_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_8_0_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1491)
    begin
        if ((ap_const_boolean_1 = ap_condition_1491)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_8_0_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_8_0_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_8_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_8_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_8_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_8) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_8) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_8_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_8_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_8_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_8) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_8) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_8_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_8_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_8_1_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1491)
    begin
        if ((ap_const_boolean_1 = ap_condition_1491)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_8_1_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_8_1_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_8_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_8_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_8_1_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1491)
    begin
        if ((ap_const_boolean_1 = ap_condition_1491)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_8_1_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_8_1_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_8_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_8_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_8_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_8) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_8) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_8_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_8_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_8_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_8) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_8) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_8_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_8_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_9_0_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1494)
    begin
        if ((ap_const_boolean_1 = ap_condition_1494)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_9_0_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_9_0_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_9_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_9_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_9_0_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1494)
    begin
        if ((ap_const_boolean_1 = ap_condition_1494)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_9_0_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_9_0_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_9_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_9_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_9_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_9) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_9) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_9_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_9_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_9_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_9) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_9) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_9_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_9_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_9_1_address0_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln98_fu_1745_p1, zext_ln99_fu_1797_p1, ap_condition_1494)
    begin
        if ((ap_const_boolean_1 = ap_condition_1494)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_9_1_address0 <= zext_ln99_fu_1797_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_9_1_address0 <= zext_ln98_fu_1745_p1(11 - 1 downto 0);
            else 
                reg_file_9_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_9_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_9_1_address1_assign_proc : process(trunc_ln11_1_reg_2637, zext_ln96_fu_1641_p1, zext_ln97_fu_1693_p1, ap_condition_1494)
    begin
        if ((ap_const_boolean_1 = ap_condition_1494)) then
            if ((trunc_ln11_1_reg_2637 = ap_const_lv1_0)) then 
                reg_file_9_1_address1 <= zext_ln97_fu_1693_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_2637 = ap_const_lv1_1)) then 
                reg_file_9_1_address1 <= zext_ln96_fu_1641_p1(11 - 1 downto 0);
            else 
                reg_file_9_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_9_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_9_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_9) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_9) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_9_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_9_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_9_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln11_1_reg_2637, trunc_ln96_reg_2705)
    begin
        if (((not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_9) and (trunc_ln11_1_reg_2637 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((trunc_ln96_reg_2705 = ap_const_lv4_8)) and not((trunc_ln96_reg_2705 = ap_const_lv4_7)) and not((trunc_ln96_reg_2705 = ap_const_lv4_6)) and not((trunc_ln96_reg_2705 = ap_const_lv4_5)) and not((trunc_ln96_reg_2705 = ap_const_lv4_4)) and not((trunc_ln96_reg_2705 = ap_const_lv4_3)) and not((trunc_ln96_reg_2705 = ap_const_lv4_2)) and not((trunc_ln96_reg_2705 = ap_const_lv4_1)) and not((trunc_ln96_reg_2705 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln96_reg_2705 = ap_const_lv4_9) and (trunc_ln11_1_reg_2637 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            reg_file_9_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_9_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    reg_id_1_fu_1567_p3 <= 
        add_ln108_fu_1553_p2 when (icmp_ln106_fu_1547_p2(0) = '1') else 
        reg_id_fu_132;
    reg_id_2_fu_1583_p3 <= 
        reg_id_1_fu_1567_p3 when (icmp_ln103_fu_1535_p2(0) = '1') else 
        reg_id_fu_132;
    shl_ln_fu_1619_p3 <= (trunc_ln11_reg_2632 & ap_const_lv6_0);
    trunc_ln11_1_fu_1521_p1 <= j_fu_136(1 - 1 downto 0);
    trunc_ln11_fu_1517_p1 <= i_fu_128(6 - 1 downto 0);
    trunc_ln83_fu_1513_p1 <= j_fu_136(12 - 1 downto 0);
    trunc_ln96_fu_1525_p1 <= reg_id_fu_132(4 - 1 downto 0);
    zext_ln83_fu_1833_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx_1_reg_2618_pp0_iter2_reg),64));
    zext_ln96_fu_1641_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_1631_p4),64));
    zext_ln97_fu_1693_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_fu_1683_p4),64));
    zext_ln98_fu_1745_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln2_fu_1735_p4),64));
    zext_ln99_fu_1797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln3_fu_1787_p4),64));
end behav;
