<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3575' ll='3577' type='bool llvm::TargetLowering::mayBeEmittedAsTailCall(const llvm::CallInst * ) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3572'>/// Return true if the target may be able emit the call instruction as a tail
  /// call. This is used by optimization passes to determine if it&apos;s profitable
  /// to duplicate return instructions to enable tailcall optimization.</doc>
<use f='llvm/llvm/lib/CodeGen/CodeGenPrepare.cpp' l='2034' u='c' c='_ZN12_GLOBAL__N_114CodeGenPrepare26dupRetToEnableTailCallOptsEPN4llvm10BasicBlockERb'/>
<use f='llvm/llvm/lib/CodeGen/CodeGenPrepare.cpp' l='2052' u='c' c='_ZN12_GLOBAL__N_114CodeGenPrepare26dupRetToEnableTailCallOptsEPN4llvm10BasicBlockERb'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11486' c='_ZNK4llvm21AArch64TargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2493' c='_ZNK4llvm16SITargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2704' c='_ZNK4llvm17ARMTargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='234' c='_ZNK4llvm21HexagonTargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='15060' c='_ZNK4llvm17PPCTargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='1181' c='_ZNK4llvm21SystemZTargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2951' c='_ZNK4llvm17X86TargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE'/>
