initSidebarItems({"enum":[["LPUART1SMEN_A","Low power UART 1 clock enable during CPU1 Csleep and CStop modes."]],"struct":[["APB1SMENR2_SPEC","APB1 peripheral clocks enable in Sleep mode register 2"],["LPTIM2SMEN_W","Field `LPTIM2SMEN` writer - Low power timer 2 clock enable during CPU1 Csleep and CStop modes"],["LPTIM3SMEN_W","Field `LPTIM3SMEN` writer - Low power timer 3 clock enable during CPU1 Csleep and CStop modes"],["LPUART1SMEN_R","Field `LPUART1SMEN` reader - Low power UART 1 clock enable during CPU1 Csleep and CStop modes."],["LPUART1SMEN_W","Field `LPUART1SMEN` writer - Low power UART 1 clock enable during CPU1 Csleep and CStop modes."],["R","Register `APB1SMENR2` reader"],["W","Register `APB1SMENR2` writer"]],"type":[["LPTIM2SMEN_A","Low power timer 2 clock enable during CPU1 Csleep and CStop modes"],["LPTIM2SMEN_R","Field `LPTIM2SMEN` reader - Low power timer 2 clock enable during CPU1 Csleep and CStop modes"],["LPTIM3SMEN_A","Low power timer 3 clock enable during CPU1 Csleep and CStop modes"],["LPTIM3SMEN_R","Field `LPTIM3SMEN` reader - Low power timer 3 clock enable during CPU1 Csleep and CStop modes"]]});