Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Dec 12 22:28:05 2017
| Host         : alga-satellite running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ov13850_demo_timing_summary_routed.rpt -rpx ov13850_demo_timing_summary_routed.rpx
| Design       : ov13850_demo
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6835 register/latch pins with no clock driven by root clock pin: clock_p (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16807 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 497 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.234       -0.895                      4                 1133        0.084        0.000                      0                 1119        1.029        0.000                       0                   499  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
csi           {0.000 1.250}        2.500           400.000         
  link_n_1_1  {0.000 5.000}        10.000          100.000         
csi2          {1.250 2.500}        2.500           400.000         
  link_n_1    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
csi                -0.234       -0.895                      4                    4        0.221        0.000                      0                    4        1.029        0.000                       0                    10  
  link_n_1_1        3.981        0.000                      0                 1115        0.422        0.000                      0                 1115        4.500        0.000                       0                   489  
csi2                                                                                                                                                            1.029        0.000                       0                    10  
  link_n_1          3.981        0.000                      0                 1115        0.422        0.000                      0                 1115        4.500        0.000                       0                   489  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
link_n_1      link_n_1_1          3.875        0.000                      0                 1115        0.088        0.000                      0                 1115  
csi           csi2               -0.232       -0.887                      4                    4        0.219        0.000                      0                    4  
link_n_1_1    link_n_1            3.879        0.000                      0                 1115        0.084        0.000                      0                 1115  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**                                     2.264        0.000                      0                   14                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  csi

Setup :            4  Failing Endpoints,  Worst Slack       -0.234ns,  Total Violation       -0.895ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.234ns  (required time - arrival time)
  Source:                 csi0_d2[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            csi_rx/link/d2phy/gen_7s.ideser/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        1.588ns  (logic 1.588ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 3.624 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    P3                                                0.000     2.250 f  csi0_d2[0] (IN)
                         net (fo=0)                   0.000     2.250    csi_rx/link/d2phy/csi0_d2[0]
    P4                   IBUFDS (Prop_ibufds_IB_O)    0.407     2.657 r  csi_rx/link/d2phy/inbuf/O
                         net (fo=1, routed)           0.000     2.657    csi_rx/link/d2phy/in_se
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.181     3.838 r  csi_rx/link/d2phy/gen_7s.indelay/DATAOUT
                         net (fo=1, routed)           0.000     3.838    csi_rx/link/d2phy/in_delayed
    ILOGIC_X1Y72         ISERDESE2                                    r  csi_rx/link/d2phy/gen_7s.ideser/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    N5                                                0.000     2.500 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     2.500    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     2.874 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.179     3.053    csi_rx/link/clkphy/bit_clock_int_pre
    BUFIO_X1Y5           BUFIO (Prop_bufio_I_O)       0.484     3.537 r  csi_rx/link/clkphy/iclkbufio/O
                         net (fo=8, routed)           0.087     3.624    csi_rx/link/d2phy/csi0_clk[0]
    ILOGIC_X1Y72         ISERDESE2                                    r  csi_rx/link/d2phy/gen_7s.ideser/CLK
                         clock pessimism              0.000     3.624    
                         clock uncertainty           -0.035     3.588    
    ILOGIC_X1Y72         ISERDESE2 (Setup_iserdese2_CLK_DDLY)
                                                      0.016     3.604    csi_rx/link/d2phy/gen_7s.ideser
  -------------------------------------------------------------------
                         required time                          3.604    
                         arrival time                          -3.838    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.230ns  (required time - arrival time)
  Source:                 csi0_d0[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            csi_rx/link/d0phy/gen_7s.ideser/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        1.591ns  (logic 1.591ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns = ( 3.631 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    N6                                                0.000     2.250 f  csi0_d0[0] (IN)
                         net (fo=0)                   0.000     2.250    csi_rx/link/d0phy/csi0_d0[0]
    M6                   IBUFDS (Prop_ibufds_IB_O)    0.410     2.660 r  csi_rx/link/d0phy/inbuf/O
                         net (fo=1, routed)           0.000     2.660    csi_rx/link/d0phy/in_se
    IDELAY_X1Y64         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.181     3.841 r  csi_rx/link/d0phy/gen_7s.indelay/DATAOUT
                         net (fo=1, routed)           0.000     3.841    csi_rx/link/d0phy/in_delayed
    ILOGIC_X1Y64         ISERDESE2                                    r  csi_rx/link/d0phy/gen_7s.ideser/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    N5                                                0.000     2.500 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     2.500    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     2.874 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.179     3.053    csi_rx/link/clkphy/bit_clock_int_pre
    BUFIO_X1Y5           BUFIO (Prop_bufio_I_O)       0.484     3.537 r  csi_rx/link/clkphy/iclkbufio/O
                         net (fo=8, routed)           0.094     3.631    csi_rx/link/d0phy/csi0_clk[0]
    ILOGIC_X1Y64         ISERDESE2                                    r  csi_rx/link/d0phy/gen_7s.ideser/CLK
                         clock pessimism              0.000     3.631    
                         clock uncertainty           -0.035     3.595    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLK_DDLY)
                                                      0.016     3.611    csi_rx/link/d0phy/gen_7s.ideser
  -------------------------------------------------------------------
                         required time                          3.611    
                         arrival time                          -3.841    
  -------------------------------------------------------------------
                         slack                                 -0.230    

Slack (VIOLATED) :        -0.222ns  (required time - arrival time)
  Source:                 csi0_d1[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            csi_rx/link/d1phy/gen_7s.ideser/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        1.583ns  (logic 1.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns = ( 3.631 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    L5                                                0.000     2.250 f  csi0_d1[0] (IN)
                         net (fo=0)                   0.000     2.250    csi_rx/link/d1phy/csi0_d1[0]
    L6                   IBUFDS (Prop_ibufds_IB_O)    0.402     2.652 r  csi_rx/link/d1phy/inbuf/O
                         net (fo=1, routed)           0.000     2.652    csi_rx/link/d1phy/in_se
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.181     3.833 r  csi_rx/link/d1phy/gen_7s.indelay/DATAOUT
                         net (fo=1, routed)           0.000     3.833    csi_rx/link/d1phy/in_delayed
    ILOGIC_X1Y88         ISERDESE2                                    r  csi_rx/link/d1phy/gen_7s.ideser/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    N5                                                0.000     2.500 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     2.500    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     2.874 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.179     3.053    csi_rx/link/clkphy/bit_clock_int_pre
    BUFIO_X1Y5           BUFIO (Prop_bufio_I_O)       0.484     3.537 r  csi_rx/link/clkphy/iclkbufio/O
                         net (fo=8, routed)           0.094     3.631    csi_rx/link/d1phy/csi0_clk[0]
    ILOGIC_X1Y88         ISERDESE2                                    r  csi_rx/link/d1phy/gen_7s.ideser/CLK
                         clock pessimism              0.000     3.631    
                         clock uncertainty           -0.035     3.595    
    ILOGIC_X1Y88         ISERDESE2 (Setup_iserdese2_CLK_DDLY)
                                                      0.016     3.611    csi_rx/link/d1phy/gen_7s.ideser
  -------------------------------------------------------------------
                         required time                          3.611    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                 -0.222    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 csi0_d3[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            csi_rx/link/d3phy/gen_7s.ideser/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        1.568ns  (logic 1.568ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 3.628 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    N4                                                0.000     2.250 f  csi0_d3[0] (IN)
                         net (fo=0)                   0.000     2.250    csi_rx/link/d3phy/csi0_d3[0]
    M4                   IBUFDS (Prop_ibufds_IB_O)    0.387     2.637 r  csi_rx/link/d3phy/inbuf/O
                         net (fo=1, routed)           0.000     2.637    csi_rx/link/d3phy/in_se
    IDELAY_X1Y68         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.181     3.818 r  csi_rx/link/d3phy/gen_7s.indelay/DATAOUT
                         net (fo=1, routed)           0.000     3.818    csi_rx/link/d3phy/in_delayed
    ILOGIC_X1Y68         ISERDESE2                                    r  csi_rx/link/d3phy/gen_7s.ideser/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    N5                                                0.000     2.500 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     2.500    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     2.874 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.179     3.053    csi_rx/link/clkphy/bit_clock_int_pre
    BUFIO_X1Y5           BUFIO (Prop_bufio_I_O)       0.484     3.537 r  csi_rx/link/clkphy/iclkbufio/O
                         net (fo=8, routed)           0.091     3.628    csi_rx/link/d3phy/csi0_clk[0]
    ILOGIC_X1Y68         ISERDESE2                                    r  csi_rx/link/d3phy/gen_7s.ideser/CLK
                         clock pessimism              0.000     3.628    
                         clock uncertainty           -0.035     3.592    
    ILOGIC_X1Y68         ISERDESE2 (Setup_iserdese2_CLK_DDLY)
                                                      0.016     3.608    csi_rx/link/d3phy/gen_7s.ideser
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -3.818    
  -------------------------------------------------------------------
                         slack                                 -0.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 csi0_d3[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            csi_rx/link/d3phy/gen_7s.ideser/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        2.155ns  (logic 2.155ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 4.017 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    M4                                                0.000     2.250 r  csi0_d3[1] (IN)
                         net (fo=0)                   0.000     2.250    csi_rx/link/d3phy/csi0_d3[1]
    M4                   IBUFDS (Prop_ibufds_I_O)     0.815     3.065 r  csi_rx/link/d3phy/inbuf/O
                         net (fo=1, routed)           0.000     3.065    csi_rx/link/d3phy/in_se
    IDELAY_X1Y68         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.340     4.405 r  csi_rx/link/d3phy/gen_7s.indelay/DATAOUT
                         net (fo=1, routed)           0.000     4.405    csi_rx/link/d3phy/in_delayed
    ILOGIC_X1Y68         ISERDESE2                                    r  csi_rx/link/d3phy/gen_7s.ideser/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    N5                                                0.000     1.250 f  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     1.250    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     2.128 f  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.364     2.492    csi_rx/link/clkphy/bit_clock_int_pre
    BUFIO_X1Y5           BUFIO (Prop_bufio_I_O)       1.257     3.749 f  csi_rx/link/clkphy/iclkbufio/O
                         net (fo=8, routed)           0.268     4.017    csi_rx/link/d3phy/ddr_bit_clock_b
    ILOGIC_X1Y68         ISERDESE2                                    r  csi_rx/link/d3phy/gen_7s.ideser/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     4.017    
                         clock uncertainty            0.035     4.052    
    ILOGIC_X1Y68         ISERDESE2 (Hold_iserdese2_CLKB_DDLY)
                                                      0.132     4.184    csi_rx/link/d3phy/gen_7s.ideser
  -------------------------------------------------------------------
                         required time                         -4.184    
                         arrival time                           4.405    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 csi0_d1[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            csi_rx/link/d1phy/gen_7s.ideser/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        2.170ns  (logic 2.170ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 4.023 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    L6                                                0.000     2.250 r  csi0_d1[1] (IN)
                         net (fo=0)                   0.000     2.250    csi_rx/link/d1phy/csi0_d1[1]
    L6                   IBUFDS (Prop_ibufds_I_O)     0.829     3.079 r  csi_rx/link/d1phy/inbuf/O
                         net (fo=1, routed)           0.000     3.079    csi_rx/link/d1phy/in_se
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.340     4.420 r  csi_rx/link/d1phy/gen_7s.indelay/DATAOUT
                         net (fo=1, routed)           0.000     4.420    csi_rx/link/d1phy/in_delayed
    ILOGIC_X1Y88         ISERDESE2                                    r  csi_rx/link/d1phy/gen_7s.ideser/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    N5                                                0.000     1.250 f  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     1.250    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     2.128 f  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.364     2.492    csi_rx/link/clkphy/bit_clock_int_pre
    BUFIO_X1Y5           BUFIO (Prop_bufio_I_O)       1.257     3.749 f  csi_rx/link/clkphy/iclkbufio/O
                         net (fo=8, routed)           0.274     4.023    csi_rx/link/d1phy/ddr_bit_clock_b
    ILOGIC_X1Y88         ISERDESE2                                    r  csi_rx/link/d1phy/gen_7s.ideser/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     4.023    
                         clock uncertainty            0.035     4.058    
    ILOGIC_X1Y88         ISERDESE2 (Hold_iserdese2_CLKB_DDLY)
                                                      0.132     4.190    csi_rx/link/d1phy/gen_7s.ideser
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           4.420    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 csi0_d0[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            csi_rx/link/d0phy/gen_7s.ideser/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        2.178ns  (logic 2.178ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 4.023 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    M6                                                0.000     2.250 r  csi0_d0[1] (IN)
                         net (fo=0)                   0.000     2.250    csi_rx/link/d0phy/csi0_d0[1]
    M6                   IBUFDS (Prop_ibufds_I_O)     0.837     3.087 r  csi_rx/link/d0phy/inbuf/O
                         net (fo=1, routed)           0.000     3.087    csi_rx/link/d0phy/in_se
    IDELAY_X1Y64         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.340     4.428 r  csi_rx/link/d0phy/gen_7s.indelay/DATAOUT
                         net (fo=1, routed)           0.000     4.428    csi_rx/link/d0phy/in_delayed
    ILOGIC_X1Y64         ISERDESE2                                    r  csi_rx/link/d0phy/gen_7s.ideser/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    N5                                                0.000     1.250 f  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     1.250    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     2.128 f  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.364     2.492    csi_rx/link/clkphy/bit_clock_int_pre
    BUFIO_X1Y5           BUFIO (Prop_bufio_I_O)       1.257     3.749 f  csi_rx/link/clkphy/iclkbufio/O
                         net (fo=8, routed)           0.274     4.023    csi_rx/link/d0phy/ddr_bit_clock_b
    ILOGIC_X1Y64         ISERDESE2                                    r  csi_rx/link/d0phy/gen_7s.ideser/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     4.023    
                         clock uncertainty            0.035     4.058    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLKB_DDLY)
                                                      0.132     4.190    csi_rx/link/d0phy/gen_7s.ideser
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 csi0_d2[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            csi_rx/link/d2phy/gen_7s.ideser/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        2.175ns  (logic 2.175ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 4.011 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    P4                                                0.000     2.250 r  csi0_d2[1] (IN)
                         net (fo=0)                   0.000     2.250    csi_rx/link/d2phy/csi0_d2[1]
    P4                   IBUFDS (Prop_ibufds_I_O)     0.835     3.085 r  csi_rx/link/d2phy/inbuf/O
                         net (fo=1, routed)           0.000     3.085    csi_rx/link/d2phy/in_se
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.340     4.425 r  csi_rx/link/d2phy/gen_7s.indelay/DATAOUT
                         net (fo=1, routed)           0.000     4.425    csi_rx/link/d2phy/in_delayed
    ILOGIC_X1Y72         ISERDESE2                                    r  csi_rx/link/d2phy/gen_7s.ideser/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    N5                                                0.000     1.250 f  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     1.250    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     2.128 f  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.364     2.492    csi_rx/link/clkphy/bit_clock_int_pre
    BUFIO_X1Y5           BUFIO (Prop_bufio_I_O)       1.257     3.749 f  csi_rx/link/clkphy/iclkbufio/O
                         net (fo=8, routed)           0.262     4.011    csi_rx/link/d2phy/ddr_bit_clock_b
    ILOGIC_X1Y72         ISERDESE2                                    r  csi_rx/link/d2phy/gen_7s.ideser/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     4.011    
                         clock uncertainty            0.035     4.046    
    ILOGIC_X1Y72         ISERDESE2 (Hold_iserdese2_CLKB_DDLY)
                                                      0.132     4.178    csi_rx/link/d2phy/gen_7s.ideser
  -------------------------------------------------------------------
                         required time                         -4.178    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { csi0_clk[1] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y64  csi_rx/link/d0phy/gen_7s.ideser/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y64  csi_rx/link/d0phy/gen_7s.ideser/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y88  csi_rx/link/d1phy/gen_7s.ideser/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y88  csi_rx/link/d1phy/gen_7s.ideser/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y72  csi_rx/link/d2phy/gen_7s.ideser/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y72  csi_rx/link/d2phy/gen_7s.ideser/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y68  csi_rx/link/d3phy/gen_7s.ideser/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y68  csi_rx/link/d3phy/gen_7s.ideser/CLKB
Min Period  n/a     BUFR/I          n/a            1.470         2.500       1.030      BUFR_X1Y5     csi_rx/link/clkphy/clkdiv/I
Min Period  n/a     BUFIO/I         n/a            1.470         2.500       1.030      BUFIO_X1Y5    csi_rx/link/clkphy/iclkbufio/I



---------------------------------------------------------------------------------------------------
From Clock:  link_n_1_1
  To Clock:  link_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        3.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.589ns (10.146%)  route 5.216ns (89.854%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          1.030     7.499    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X72Y84         LUT4 (Prop_lut4_I0_O)        0.105     7.604 r  csi_rx/link/clkdet/bytes_int[23]_i_1/O
                         net (fo=32, routed)          0.964     8.568    csi_rx/unpack10/count_value_reg[3]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.616    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[15]/C
                         clock pessimism              0.105    12.721    
                         clock uncertainty           -0.035    12.685    
    SLICE_X78Y89         FDRE (Setup_fdre_C_CE)      -0.136    12.549    csi_rx/unpack10/bytes_int_reg[15]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.589ns (10.146%)  route 5.216ns (89.854%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          1.030     7.499    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X72Y84         LUT4 (Prop_lut4_I0_O)        0.105     7.604 r  csi_rx/link/clkdet/bytes_int[23]_i_1/O
                         net (fo=32, routed)          0.964     8.568    csi_rx/unpack10/count_value_reg[3]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.616    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[23]/C
                         clock pessimism              0.105    12.721    
                         clock uncertainty           -0.035    12.685    
    SLICE_X78Y89         FDRE (Setup_fdre_C_CE)      -0.136    12.549    csi_rx/unpack10/bytes_int_reg[23]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.589ns (10.146%)  route 5.216ns (89.854%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          1.030     7.499    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X72Y84         LUT4 (Prop_lut4_I0_O)        0.105     7.604 r  csi_rx/link/clkdet/bytes_int[23]_i_1/O
                         net (fo=32, routed)          0.964     8.568    csi_rx/unpack10/count_value_reg[3]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.616    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[7]/C
                         clock pessimism              0.105    12.721    
                         clock uncertainty           -0.035    12.685    
    SLICE_X78Y89         FDRE (Setup_fdre_C_CE)      -0.136    12.549    csi_rx/unpack10/bytes_int_reg[7]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 0.589ns (10.208%)  route 5.181ns (89.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 12.617 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          1.030     7.499    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X72Y84         LUT4 (Prop_lut4_I0_O)        0.105     7.604 r  csi_rx/link/clkdet/bytes_int[23]_i_1/O
                         net (fo=32, routed)          0.929     8.532    csi_rx/unpack10/count_value_reg[3]
    SLICE_X77Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.638    12.617    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X77Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[31]/C
                         clock pessimism              0.105    12.722    
                         clock uncertainty           -0.035    12.686    
    SLICE_X77Y89         FDRE (Setup_fdre_C_CE)      -0.168    12.518    csi_rx/unpack10/bytes_int_reg[31]
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.226    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.331 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.222    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.616    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[24]/C
                         clock pessimism              0.105    12.721    
                         clock uncertainty           -0.035    12.685    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.262    csi_rx/unpack10/bytes_int_reg[24]
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.226    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.331 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.222    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.616    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[25]/C
                         clock pessimism              0.105    12.721    
                         clock uncertainty           -0.035    12.685    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.262    csi_rx/unpack10/bytes_int_reg[25]
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.226    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.331 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.222    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.616    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[27]/C
                         clock pessimism              0.105    12.721    
                         clock uncertainty           -0.035    12.685    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.262    csi_rx/unpack10/bytes_int_reg[27]
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.226    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.331 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.222    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.616    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[28]/C
                         clock pessimism              0.105    12.721    
                         clock uncertainty           -0.035    12.685    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.262    csi_rx/unpack10/bytes_int_reg[28]
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.226    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.331 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.222    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.616    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[29]/C
                         clock pessimism              0.105    12.721    
                         clock uncertainty           -0.035    12.685    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.262    csi_rx/unpack10/bytes_int_reg[29]
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.226    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.331 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.222    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.616    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[30]/C
                         clock pessimism              0.105    12.721    
                         clock uncertainty           -0.035    12.685    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.262    csi_rx/unpack10/bytes_int_reg[30]
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  4.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 csi_rx/link/gen_bytealign[1].ba/last_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/link/gen_bytealign[1].ba/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.254ns (47.981%)  route 0.275ns (52.019%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.266     1.117    csi_rx/link/gen_bytealign[1].ba/statecntr_reg[16]
    SLICE_X88Y88         FDRE                                         r  csi_rx/link/gen_bytealign[1].ba/last_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDRE (Prop_fdre_C_Q)         0.164     1.281 r  csi_rx/link/gen_bytealign[1].ba/last_byte_reg[6]/Q
                         net (fo=9, routed)           0.114     1.395    csi_rx/link/gen_bytealign[1].ba/last_byte_reg_n_0_[6]
    SLICE_X87Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.440 r  csi_rx/link/gen_bytealign[1].ba/data_out[3]_i_2__0/O
                         net (fo=1, routed)           0.161     1.601    csi_rx/link/gen_bytealign[1].ba/data_out[3]_i_2__0_n_0
    SLICE_X86Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.646 r  csi_rx/link/gen_bytealign[1].ba/data_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.646    csi_rx/link/gen_bytealign[1].ba/data_out[3]_i_1__0_n_0
    SLICE_X86Y88         FDRE                                         r  csi_rx/link/gen_bytealign[1].ba/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.302     1.453    csi_rx/link/gen_bytealign[1].ba/statecntr_reg[16]
    SLICE_X86Y88         FDRE                                         r  csi_rx/link/gen_bytealign[1].ba/data_out_reg[3]/C
                         clock pessimism             -0.321     1.133    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.091     1.224    csi_rx/link/gen_bytealign[1].ba/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/bytes_int_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/dout_int_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.396%)  route 0.388ns (67.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.270     1.121    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X77Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y89         FDRE (Prop_fdre_C_Q)         0.141     1.262 r  csi_rx/unpack10/bytes_int_reg[31]/Q
                         net (fo=1, routed)           0.388     1.650    csi_rx/unpack10/bytes_int_reg_n_0_[31]
    SLICE_X79Y89         LUT5 (Prop_lut5_I2_O)        0.045     1.695 r  csi_rx/unpack10/dout_int[31]_i_1/O
                         net (fo=1, routed)           0.000     1.695    csi_rx/unpack10/dout_int_0[31]
    SLICE_X79Y89         FDRE                                         r  csi_rx/unpack10/dout_int_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.306     1.457    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X79Y89         FDRE                                         r  csi_rx/unpack10/dout_int_reg[31]/C
                         clock pessimism             -0.301     1.157    
    SLICE_X79Y89         FDRE (Hold_fdre_C_D)         0.092     1.249    csi_rx/unpack10/dout_int_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/bytes_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/dout_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.754%)  route 0.400ns (68.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.270     1.121    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X77Y88         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.141     1.262 r  csi_rx/unpack10/bytes_int_reg[5]/Q
                         net (fo=1, routed)           0.400     1.661    csi_rx/unpack10/bytes_int_reg_n_0_[5]
    SLICE_X74Y87         LUT5 (Prop_lut5_I4_O)        0.045     1.706 r  csi_rx/unpack10/dout_int[5]_i_1/O
                         net (fo=1, routed)           0.000     1.706    csi_rx/unpack10/dout_int_0[5]
    SLICE_X74Y87         FDRE                                         r  csi_rx/unpack10/dout_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.305     1.456    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X74Y87         FDRE                                         r  csi_rx/unpack10/dout_int_reg[5]/C
                         clock pessimism             -0.322     1.135    
    SLICE_X74Y87         FDRE (Hold_fdre_C_D)         0.121     1.256    csi_rx/unpack10/dout_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 csi_rx/link/wordalign/word_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/depacket/in_frame_d_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.209ns (34.489%)  route 0.397ns (65.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.267     1.118    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X80Y83         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.164     1.282 r  csi_rx/link/wordalign/word_out_reg[1]/Q
                         net (fo=8, routed)           0.397     1.679    csi_rx/link/wordalign/Q[1]
    SLICE_X78Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.724 r  csi_rx/link/wordalign/in_frame_d_i_1/O
                         net (fo=1, routed)           0.000     1.724    csi_rx/depacket/word_out_reg[0]
    SLICE_X78Y84         FDRE                                         r  csi_rx/depacket/in_frame_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.302     1.453    csi_rx/depacket/statecntr_reg[16]
    SLICE_X78Y84         FDRE                                         r  csi_rx/depacket/in_frame_d_reg/C
                         clock pessimism             -0.301     1.153    
    SLICE_X78Y84         FDRE (Hold_fdre_C_D)         0.120     1.273    csi_rx/depacket/in_frame_d_reg
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/bytes_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/dout_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.209ns (35.861%)  route 0.374ns (64.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.270     1.121    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDRE (Prop_fdre_C_Q)         0.164     1.285 r  csi_rx/unpack10/bytes_int_reg[7]/Q
                         net (fo=1, routed)           0.374     1.658    csi_rx/unpack10/bytes_int_reg_n_0_[7]
    SLICE_X75Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.703 r  csi_rx/unpack10/dout_int[7]_i_1/O
                         net (fo=1, routed)           0.000     1.703    csi_rx/unpack10/dout_int_0[7]
    SLICE_X75Y89         FDRE                                         r  csi_rx/unpack10/dout_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.307     1.458    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y89         FDRE                                         r  csi_rx/unpack10/dout_int_reg[7]/C
                         clock pessimism             -0.301     1.158    
    SLICE_X75Y89         FDRE (Hold_fdre_C_D)         0.092     1.250    csi_rx/unpack10/dout_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 csi_rx/link/wordalign/word_dly_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/link/wordalign/word_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.226ns (38.752%)  route 0.357ns (61.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.267     1.118    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X85Y89         FDRE                                         r  csi_rx/link/wordalign/word_dly_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.128     1.246 r  csi_rx/link/wordalign/word_dly_2_reg[14]/Q
                         net (fo=1, routed)           0.357     1.603    csi_rx/link/wordalign/word_dly_2[14]
    SLICE_X81Y88         LUT5 (Prop_lut5_I0_O)        0.098     1.701 r  csi_rx/link/wordalign/word_out[14]_i_1/O
                         net (fo=1, routed)           0.000     1.701    csi_rx/link/wordalign/aligned_word[14]
    SLICE_X81Y88         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.305     1.456    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X81Y88         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[14]/C
                         clock pessimism             -0.301     1.156    
    SLICE_X81Y88         FDRE (Hold_fdre_C_D)         0.091     1.247    csi_rx/link/wordalign/word_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 csi_rx/vout/csi_in_line_last_reg/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/vout/csi_in_line_last_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.111%)  route 0.359ns (65.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.267     1.118    csi_rx/vout/statecntr_reg[16]
    SLICE_X75Y83         FDRE                                         r  csi_rx/vout/csi_in_line_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y83         FDRE (Prop_fdre_C_Q)         0.141     1.259 r  csi_rx/vout/csi_in_line_last_reg/Q
                         net (fo=3, routed)           0.359     1.618    csi_rx/vout/csi_in_line_last
    SLICE_X75Y83         LUT4 (Prop_lut4_I0_O)        0.045     1.663 r  csi_rx/vout/csi_in_line_last_i_1/O
                         net (fo=1, routed)           0.000     1.663    csi_rx/vout/csi_in_line_last_i_1_n_0
    SLICE_X75Y83         FDRE                                         r  csi_rx/vout/csi_in_line_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.302     1.453    csi_rx/vout/statecntr_reg[16]
    SLICE_X75Y83         FDRE                                         r  csi_rx/vout/csi_in_line_last_reg/C
                         clock pessimism             -0.336     1.118    
    SLICE_X75Y83         FDRE (Hold_fdre_C_D)         0.091     1.209    csi_rx/vout/csi_in_line_last_reg
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/dout_unpacked_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/data_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.620%)  route 0.335ns (72.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.268     1.119    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y85         FDRE                                         r  csi_rx/unpack10/dout_unpacked_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y85         FDRE (Prop_fdre_C_Q)         0.128     1.247 r  csi_rx/unpack10/dout_unpacked_reg[17]/Q
                         net (fo=1, routed)           0.335     1.582    csi_rx/unpack10/dout_unpacked[17]
    SLICE_X75Y85         FDRE                                         r  csi_rx/unpack10/data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.304     1.455    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y85         FDRE                                         r  csi_rx/unpack10/data_out_reg[17]/C
                         clock pessimism             -0.337     1.119    
    SLICE_X75Y85         FDRE (Hold_fdre_C_D)         0.007     1.126    csi_rx/unpack10/data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/dout_unpacked_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/data_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.633%)  route 0.335ns (72.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.270     1.121    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y88         FDRE                                         r  csi_rx/unpack10/dout_unpacked_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDRE (Prop_fdre_C_Q)         0.128     1.249 r  csi_rx/unpack10/dout_unpacked_reg[38]/Q
                         net (fo=1, routed)           0.335     1.584    csi_rx/unpack10/dout_unpacked[38]
    SLICE_X75Y88         FDRE                                         r  csi_rx/unpack10/data_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.307     1.458    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y88         FDRE                                         r  csi_rx/unpack10/data_out_reg[38]/C
                         clock pessimism             -0.338     1.121    
    SLICE_X75Y88         FDRE (Hold_fdre_C_D)         0.006     1.127    csi_rx/unpack10/data_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 csi_rx/link/wordalign/word_dly_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/link/wordalign/word_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.768%)  route 0.399ns (68.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.267     1.118    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X85Y88         FDRE                                         r  csi_rx/link/wordalign/word_dly_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.141     1.259 r  csi_rx/link/wordalign/word_dly_2_reg[12]/Q
                         net (fo=1, routed)           0.399     1.658    csi_rx/link/wordalign/word_dly_2[12]
    SLICE_X86Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.703 r  csi_rx/link/wordalign/word_out[12]_i_1/O
                         net (fo=1, routed)           0.000     1.703    csi_rx/link/wordalign/aligned_word[12]
    SLICE_X86Y88         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.302     1.453    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X86Y88         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[12]/C
                         clock pessimism             -0.301     1.153    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.092     1.245    csi_rx/link/wordalign/word_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.458    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         link_n_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { csi_rx/link/clkphy/clkdiv/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y64  csi_rx/link/d0phy/gen_7s.indelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y88  csi_rx/link/d1phy/gen_7s.indelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y72  csi_rx/link/d2phy/gen_7s.indelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y68  csi_rx/link/d3phy/gen_7s.indelay/C
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y16  csi_rx/vout/even_linebuf/linebuf_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y38  csi_rx/vout/even_linebuf/linebuf_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y17  csi_rx/vout/odd_linebuf/linebuf_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y39  csi_rx/vout/odd_linebuf/linebuf_reg_1/CLKARDCLK
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         10.000      8.529      ILOGIC_X1Y64  csi_rx/link/d0phy/gen_7s.ideser/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         10.000      8.529      ILOGIC_X1Y88  csi_rx/link/d1phy/gen_7s.ideser/CLKDIV
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y84  csi_rx/depacket/in_frame_d_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y84  csi_rx/depacket/in_line_d_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y87  csi_rx/depacket/packet_len_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y87  csi_rx/depacket/packet_len_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y87  csi_rx/depacket/packet_len_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y87  csi_rx/depacket/packet_len_q_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X76Y82  csi_rx/link/clkdet/count_value_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X76Y82  csi_rx/link/clkdet/count_value_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X76Y82  csi_rx/link/clkdet/count_value_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X76Y82  csi_rx/link/clkdet/count_value_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y90  csi_rx/depacket/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y90  csi_rx/depacket/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y90  csi_rx/depacket/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y91  csi_rx/depacket/bytes_read_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90  csi_rx/depacket/bytes_read_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90  csi_rx/depacket/bytes_read_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90  csi_rx/depacket/bytes_read_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y91  csi_rx/depacket/bytes_read_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y91  csi_rx/depacket/bytes_read_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90  csi_rx/depacket/bytes_read_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  csi2
  To Clock:  csi2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi2
Waveform(ns):       { 1.250 2.500 }
Period(ns):         2.500
Sources:            { csi0_clk[0] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y64  csi_rx/link/d0phy/gen_7s.ideser/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y64  csi_rx/link/d0phy/gen_7s.ideser/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y88  csi_rx/link/d1phy/gen_7s.ideser/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y88  csi_rx/link/d1phy/gen_7s.ideser/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y72  csi_rx/link/d2phy/gen_7s.ideser/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y72  csi_rx/link/d2phy/gen_7s.ideser/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y68  csi_rx/link/d3phy/gen_7s.ideser/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y68  csi_rx/link/d3phy/gen_7s.ideser/CLKB
Min Period  n/a     BUFR/I          n/a            1.470         2.500       1.030      BUFR_X1Y5     csi_rx/link/clkphy/clkdiv/I
Min Period  n/a     BUFIO/I         n/a            1.470         2.500       1.030      BUFIO_X1Y5    csi_rx/link/clkphy/iclkbufio/I



---------------------------------------------------------------------------------------------------
From Clock:  link_n_1
  To Clock:  link_n_1

Setup :            0  Failing Endpoints,  Worst Slack        3.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.589ns (10.146%)  route 5.216ns (89.854%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 12.618 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          1.030     7.501    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X72Y84         LUT4 (Prop_lut4_I0_O)        0.105     7.606 r  csi_rx/link/clkdet/bytes_int[23]_i_1/O
                         net (fo=32, routed)          0.964     8.570    csi_rx/unpack10/count_value_reg[3]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.618    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[15]/C
                         clock pessimism              0.105    12.723    
                         clock uncertainty           -0.035    12.687    
    SLICE_X78Y89         FDRE (Setup_fdre_C_CE)      -0.136    12.551    csi_rx/unpack10/bytes_int_reg[15]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.589ns (10.146%)  route 5.216ns (89.854%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 12.618 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          1.030     7.501    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X72Y84         LUT4 (Prop_lut4_I0_O)        0.105     7.606 r  csi_rx/link/clkdet/bytes_int[23]_i_1/O
                         net (fo=32, routed)          0.964     8.570    csi_rx/unpack10/count_value_reg[3]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.618    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[23]/C
                         clock pessimism              0.105    12.723    
                         clock uncertainty           -0.035    12.687    
    SLICE_X78Y89         FDRE (Setup_fdre_C_CE)      -0.136    12.551    csi_rx/unpack10/bytes_int_reg[23]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.589ns (10.146%)  route 5.216ns (89.854%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 12.618 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          1.030     7.501    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X72Y84         LUT4 (Prop_lut4_I0_O)        0.105     7.606 r  csi_rx/link/clkdet/bytes_int[23]_i_1/O
                         net (fo=32, routed)          0.964     8.570    csi_rx/unpack10/count_value_reg[3]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.618    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[7]/C
                         clock pessimism              0.105    12.723    
                         clock uncertainty           -0.035    12.687    
    SLICE_X78Y89         FDRE (Setup_fdre_C_CE)      -0.136    12.551    csi_rx/unpack10/bytes_int_reg[7]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 0.589ns (10.208%)  route 5.181ns (89.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 12.619 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          1.030     7.501    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X72Y84         LUT4 (Prop_lut4_I0_O)        0.105     7.606 r  csi_rx/link/clkdet/bytes_int[23]_i_1/O
                         net (fo=32, routed)          0.929     8.534    csi_rx/unpack10/count_value_reg[3]
    SLICE_X77Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.638    12.619    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X77Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[31]/C
                         clock pessimism              0.105    12.724    
                         clock uncertainty           -0.035    12.688    
    SLICE_X77Y89         FDRE (Setup_fdre_C_CE)      -0.168    12.520    csi_rx/unpack10/bytes_int_reg[31]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 12.618 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.228    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.333 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.224    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.618    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[24]/C
                         clock pessimism              0.105    12.723    
                         clock uncertainty           -0.035    12.687    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.264    csi_rx/unpack10/bytes_int_reg[24]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 12.618 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.228    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.333 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.224    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.618    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[25]/C
                         clock pessimism              0.105    12.723    
                         clock uncertainty           -0.035    12.687    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.264    csi_rx/unpack10/bytes_int_reg[25]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 12.618 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.228    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.333 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.224    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.618    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[27]/C
                         clock pessimism              0.105    12.723    
                         clock uncertainty           -0.035    12.687    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.264    csi_rx/unpack10/bytes_int_reg[27]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 12.618 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.228    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.333 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.224    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.618    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[28]/C
                         clock pessimism              0.105    12.723    
                         clock uncertainty           -0.035    12.687    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.264    csi_rx/unpack10/bytes_int_reg[28]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 12.618 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.228    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.333 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.224    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.618    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[29]/C
                         clock pessimism              0.105    12.723    
                         clock uncertainty           -0.035    12.687    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.264    csi_rx/unpack10/bytes_int_reg[29]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 12.618 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.228    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.333 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.224    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.618    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[30]/C
                         clock pessimism              0.105    12.723    
                         clock uncertainty           -0.035    12.687    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.264    csi_rx/unpack10/bytes_int_reg[30]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  4.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 csi_rx/link/gen_bytealign[1].ba/last_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/link/gen_bytealign[1].ba/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.254ns (47.981%)  route 0.275ns (52.019%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.266     1.119    csi_rx/link/gen_bytealign[1].ba/statecntr_reg[16]
    SLICE_X88Y88         FDRE                                         r  csi_rx/link/gen_bytealign[1].ba/last_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDRE (Prop_fdre_C_Q)         0.164     1.283 r  csi_rx/link/gen_bytealign[1].ba/last_byte_reg[6]/Q
                         net (fo=9, routed)           0.114     1.397    csi_rx/link/gen_bytealign[1].ba/last_byte_reg_n_0_[6]
    SLICE_X87Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.442 r  csi_rx/link/gen_bytealign[1].ba/data_out[3]_i_2__0/O
                         net (fo=1, routed)           0.161     1.603    csi_rx/link/gen_bytealign[1].ba/data_out[3]_i_2__0_n_0
    SLICE_X86Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.648 r  csi_rx/link/gen_bytealign[1].ba/data_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.648    csi_rx/link/gen_bytealign[1].ba/data_out[3]_i_1__0_n_0
    SLICE_X86Y88         FDRE                                         r  csi_rx/link/gen_bytealign[1].ba/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.302     1.455    csi_rx/link/gen_bytealign[1].ba/statecntr_reg[16]
    SLICE_X86Y88         FDRE                                         r  csi_rx/link/gen_bytealign[1].ba/data_out_reg[3]/C
                         clock pessimism             -0.321     1.135    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.091     1.226    csi_rx/link/gen_bytealign[1].ba/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/bytes_int_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/dout_int_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.396%)  route 0.388ns (67.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.270     1.123    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X77Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y89         FDRE (Prop_fdre_C_Q)         0.141     1.264 r  csi_rx/unpack10/bytes_int_reg[31]/Q
                         net (fo=1, routed)           0.388     1.652    csi_rx/unpack10/bytes_int_reg_n_0_[31]
    SLICE_X79Y89         LUT5 (Prop_lut5_I2_O)        0.045     1.697 r  csi_rx/unpack10/dout_int[31]_i_1/O
                         net (fo=1, routed)           0.000     1.697    csi_rx/unpack10/dout_int_0[31]
    SLICE_X79Y89         FDRE                                         r  csi_rx/unpack10/dout_int_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.306     1.459    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X79Y89         FDRE                                         r  csi_rx/unpack10/dout_int_reg[31]/C
                         clock pessimism             -0.301     1.159    
    SLICE_X79Y89         FDRE (Hold_fdre_C_D)         0.092     1.251    csi_rx/unpack10/dout_int_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/bytes_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/dout_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.754%)  route 0.400ns (68.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.270     1.123    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X77Y88         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.141     1.264 r  csi_rx/unpack10/bytes_int_reg[5]/Q
                         net (fo=1, routed)           0.400     1.663    csi_rx/unpack10/bytes_int_reg_n_0_[5]
    SLICE_X74Y87         LUT5 (Prop_lut5_I4_O)        0.045     1.708 r  csi_rx/unpack10/dout_int[5]_i_1/O
                         net (fo=1, routed)           0.000     1.708    csi_rx/unpack10/dout_int_0[5]
    SLICE_X74Y87         FDRE                                         r  csi_rx/unpack10/dout_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.305     1.458    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X74Y87         FDRE                                         r  csi_rx/unpack10/dout_int_reg[5]/C
                         clock pessimism             -0.322     1.137    
    SLICE_X74Y87         FDRE (Hold_fdre_C_D)         0.121     1.258    csi_rx/unpack10/dout_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 csi_rx/link/wordalign/word_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/depacket/in_frame_d_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.209ns (34.489%)  route 0.397ns (65.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.267     1.120    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X80Y83         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.164     1.284 r  csi_rx/link/wordalign/word_out_reg[1]/Q
                         net (fo=8, routed)           0.397     1.681    csi_rx/link/wordalign/Q[1]
    SLICE_X78Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.726 r  csi_rx/link/wordalign/in_frame_d_i_1/O
                         net (fo=1, routed)           0.000     1.726    csi_rx/depacket/word_out_reg[0]
    SLICE_X78Y84         FDRE                                         r  csi_rx/depacket/in_frame_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.302     1.455    csi_rx/depacket/statecntr_reg[16]
    SLICE_X78Y84         FDRE                                         r  csi_rx/depacket/in_frame_d_reg/C
                         clock pessimism             -0.301     1.155    
    SLICE_X78Y84         FDRE (Hold_fdre_C_D)         0.120     1.275    csi_rx/depacket/in_frame_d_reg
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/bytes_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/dout_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.209ns (35.861%)  route 0.374ns (64.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.270     1.123    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDRE (Prop_fdre_C_Q)         0.164     1.287 r  csi_rx/unpack10/bytes_int_reg[7]/Q
                         net (fo=1, routed)           0.374     1.660    csi_rx/unpack10/bytes_int_reg_n_0_[7]
    SLICE_X75Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.705 r  csi_rx/unpack10/dout_int[7]_i_1/O
                         net (fo=1, routed)           0.000     1.705    csi_rx/unpack10/dout_int_0[7]
    SLICE_X75Y89         FDRE                                         r  csi_rx/unpack10/dout_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.307     1.460    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y89         FDRE                                         r  csi_rx/unpack10/dout_int_reg[7]/C
                         clock pessimism             -0.301     1.160    
    SLICE_X75Y89         FDRE (Hold_fdre_C_D)         0.092     1.252    csi_rx/unpack10/dout_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 csi_rx/link/wordalign/word_dly_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/link/wordalign/word_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.226ns (38.752%)  route 0.357ns (61.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.267     1.120    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X85Y89         FDRE                                         r  csi_rx/link/wordalign/word_dly_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.128     1.248 r  csi_rx/link/wordalign/word_dly_2_reg[14]/Q
                         net (fo=1, routed)           0.357     1.605    csi_rx/link/wordalign/word_dly_2[14]
    SLICE_X81Y88         LUT5 (Prop_lut5_I0_O)        0.098     1.703 r  csi_rx/link/wordalign/word_out[14]_i_1/O
                         net (fo=1, routed)           0.000     1.703    csi_rx/link/wordalign/aligned_word[14]
    SLICE_X81Y88         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.305     1.458    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X81Y88         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[14]/C
                         clock pessimism             -0.301     1.158    
    SLICE_X81Y88         FDRE (Hold_fdre_C_D)         0.091     1.249    csi_rx/link/wordalign/word_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 csi_rx/vout/csi_in_line_last_reg/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/vout/csi_in_line_last_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.111%)  route 0.359ns (65.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.267     1.120    csi_rx/vout/statecntr_reg[16]
    SLICE_X75Y83         FDRE                                         r  csi_rx/vout/csi_in_line_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y83         FDRE (Prop_fdre_C_Q)         0.141     1.261 r  csi_rx/vout/csi_in_line_last_reg/Q
                         net (fo=3, routed)           0.359     1.620    csi_rx/vout/csi_in_line_last
    SLICE_X75Y83         LUT4 (Prop_lut4_I0_O)        0.045     1.665 r  csi_rx/vout/csi_in_line_last_i_1/O
                         net (fo=1, routed)           0.000     1.665    csi_rx/vout/csi_in_line_last_i_1_n_0
    SLICE_X75Y83         FDRE                                         r  csi_rx/vout/csi_in_line_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.302     1.455    csi_rx/vout/statecntr_reg[16]
    SLICE_X75Y83         FDRE                                         r  csi_rx/vout/csi_in_line_last_reg/C
                         clock pessimism             -0.336     1.120    
    SLICE_X75Y83         FDRE (Hold_fdre_C_D)         0.091     1.211    csi_rx/vout/csi_in_line_last_reg
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/dout_unpacked_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/data_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.620%)  route 0.335ns (72.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.268     1.121    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y85         FDRE                                         r  csi_rx/unpack10/dout_unpacked_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y85         FDRE (Prop_fdre_C_Q)         0.128     1.249 r  csi_rx/unpack10/dout_unpacked_reg[17]/Q
                         net (fo=1, routed)           0.335     1.584    csi_rx/unpack10/dout_unpacked[17]
    SLICE_X75Y85         FDRE                                         r  csi_rx/unpack10/data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.304     1.457    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y85         FDRE                                         r  csi_rx/unpack10/data_out_reg[17]/C
                         clock pessimism             -0.337     1.121    
    SLICE_X75Y85         FDRE (Hold_fdre_C_D)         0.007     1.128    csi_rx/unpack10/data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/dout_unpacked_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/data_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.633%)  route 0.335ns (72.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.270     1.123    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y88         FDRE                                         r  csi_rx/unpack10/dout_unpacked_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDRE (Prop_fdre_C_Q)         0.128     1.251 r  csi_rx/unpack10/dout_unpacked_reg[38]/Q
                         net (fo=1, routed)           0.335     1.586    csi_rx/unpack10/dout_unpacked[38]
    SLICE_X75Y88         FDRE                                         r  csi_rx/unpack10/data_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.307     1.460    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y88         FDRE                                         r  csi_rx/unpack10/data_out_reg[38]/C
                         clock pessimism             -0.338     1.123    
    SLICE_X75Y88         FDRE (Hold_fdre_C_D)         0.006     1.129    csi_rx/unpack10/data_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 csi_rx/link/wordalign/word_dly_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/link/wordalign/word_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.768%)  route 0.399ns (68.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.267     1.120    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X85Y88         FDRE                                         r  csi_rx/link/wordalign/word_dly_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.141     1.261 r  csi_rx/link/wordalign/word_dly_2_reg[12]/Q
                         net (fo=1, routed)           0.399     1.660    csi_rx/link/wordalign/word_dly_2[12]
    SLICE_X86Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.705 r  csi_rx/link/wordalign/word_out[12]_i_1/O
                         net (fo=1, routed)           0.000     1.705    csi_rx/link/wordalign/aligned_word[12]
    SLICE_X86Y88         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.302     1.455    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X86Y88         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[12]/C
                         clock pessimism             -0.301     1.155    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.092     1.247    csi_rx/link/wordalign/word_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.458    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         link_n_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { csi_rx/link/clkphy/clkdiv/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y64  csi_rx/link/d0phy/gen_7s.indelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y88  csi_rx/link/d1phy/gen_7s.indelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y72  csi_rx/link/d2phy/gen_7s.indelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y68  csi_rx/link/d3phy/gen_7s.indelay/C
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y16  csi_rx/vout/even_linebuf/linebuf_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y38  csi_rx/vout/even_linebuf/linebuf_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y17  csi_rx/vout/odd_linebuf/linebuf_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y39  csi_rx/vout/odd_linebuf/linebuf_reg_1/CLKARDCLK
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         10.000      8.529      ILOGIC_X1Y64  csi_rx/link/d0phy/gen_7s.ideser/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         10.000      8.529      ILOGIC_X1Y88  csi_rx/link/d1phy/gen_7s.ideser/CLKDIV
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y89  csi_rx/unpack10/bytes_int_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y89  csi_rx/unpack10/bytes_int_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y89  csi_rx/unpack10/bytes_int_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y88  csi_rx/unpack10/dout_int_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y89  csi_rx/unpack10/dout_int_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y89  csi_rx/unpack10/dout_int_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y89  csi_rx/unpack10/dout_int_reg[39]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y84  csi_rx/depacket/in_frame_d_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y84  csi_rx/depacket/in_line_d_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y87  csi_rx/depacket/packet_len_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y90  csi_rx/depacket/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y90  csi_rx/depacket/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y90  csi_rx/depacket/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y91  csi_rx/depacket/bytes_read_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90  csi_rx/depacket/bytes_read_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90  csi_rx/depacket/bytes_read_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90  csi_rx/depacket/bytes_read_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y91  csi_rx/depacket/bytes_read_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y91  csi_rx/depacket/bytes_read_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90  csi_rx/depacket/bytes_read_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  link_n_1
  To Clock:  link_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        3.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.589ns (10.146%)  route 5.216ns (89.854%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          1.030     7.501    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X72Y84         LUT4 (Prop_lut4_I0_O)        0.105     7.606 r  csi_rx/link/clkdet/bytes_int[23]_i_1/O
                         net (fo=32, routed)          0.964     8.570    csi_rx/unpack10/count_value_reg[3]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.616    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[15]/C
                         clock pessimism              0.000    12.616    
                         clock uncertainty           -0.035    12.581    
    SLICE_X78Y89         FDRE (Setup_fdre_C_CE)      -0.136    12.445    csi_rx/unpack10/bytes_int_reg[15]
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.589ns (10.146%)  route 5.216ns (89.854%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          1.030     7.501    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X72Y84         LUT4 (Prop_lut4_I0_O)        0.105     7.606 r  csi_rx/link/clkdet/bytes_int[23]_i_1/O
                         net (fo=32, routed)          0.964     8.570    csi_rx/unpack10/count_value_reg[3]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.616    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[23]/C
                         clock pessimism              0.000    12.616    
                         clock uncertainty           -0.035    12.581    
    SLICE_X78Y89         FDRE (Setup_fdre_C_CE)      -0.136    12.445    csi_rx/unpack10/bytes_int_reg[23]
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.589ns (10.146%)  route 5.216ns (89.854%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          1.030     7.501    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X72Y84         LUT4 (Prop_lut4_I0_O)        0.105     7.606 r  csi_rx/link/clkdet/bytes_int[23]_i_1/O
                         net (fo=32, routed)          0.964     8.570    csi_rx/unpack10/count_value_reg[3]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.616    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[7]/C
                         clock pessimism              0.000    12.616    
                         clock uncertainty           -0.035    12.581    
    SLICE_X78Y89         FDRE (Setup_fdre_C_CE)      -0.136    12.445    csi_rx/unpack10/bytes_int_reg[7]
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 0.589ns (10.208%)  route 5.181ns (89.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 12.617 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          1.030     7.501    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X72Y84         LUT4 (Prop_lut4_I0_O)        0.105     7.606 r  csi_rx/link/clkdet/bytes_int[23]_i_1/O
                         net (fo=32, routed)          0.929     8.534    csi_rx/unpack10/count_value_reg[3]
    SLICE_X77Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.638    12.617    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X77Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[31]/C
                         clock pessimism              0.000    12.617    
                         clock uncertainty           -0.035    12.582    
    SLICE_X77Y89         FDRE (Setup_fdre_C_CE)      -0.168    12.414    csi_rx/unpack10/bytes_int_reg[31]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.228    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.333 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.224    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.616    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[24]/C
                         clock pessimism              0.000    12.616    
                         clock uncertainty           -0.035    12.581    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.158    csi_rx/unpack10/bytes_int_reg[24]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.228    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.333 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.224    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.616    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[25]/C
                         clock pessimism              0.000    12.616    
                         clock uncertainty           -0.035    12.581    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.158    csi_rx/unpack10/bytes_int_reg[25]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.228    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.333 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.224    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.616    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[27]/C
                         clock pessimism              0.000    12.616    
                         clock uncertainty           -0.035    12.581    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.158    csi_rx/unpack10/bytes_int_reg[27]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.228    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.333 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.224    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.616    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[28]/C
                         clock pessimism              0.000    12.616    
                         clock uncertainty           -0.035    12.581    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.158    csi_rx/unpack10/bytes_int_reg[28]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.228    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.333 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.224    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.616    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[29]/C
                         clock pessimism              0.000    12.616    
                         clock uncertainty           -0.035    12.581    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.158    csi_rx/unpack10/bytes_int_reg[29]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     0.880 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.329    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.086 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.765    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.144 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.366    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.471 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.228    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.333 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.224    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    N5                                                0.000    10.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.838    10.838 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.253    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.979 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.616    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[30]/C
                         clock pessimism              0.000    12.616    
                         clock uncertainty           -0.035    12.581    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.158    csi_rx/unpack10/bytes_int_reg[30]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  3.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 csi_rx/link/gen_bytealign[1].ba/last_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/link/gen_bytealign[1].ba/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.254ns (47.981%)  route 0.275ns (52.019%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.266     1.119    csi_rx/link/gen_bytealign[1].ba/statecntr_reg[16]
    SLICE_X88Y88         FDRE                                         r  csi_rx/link/gen_bytealign[1].ba/last_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDRE (Prop_fdre_C_Q)         0.164     1.283 r  csi_rx/link/gen_bytealign[1].ba/last_byte_reg[6]/Q
                         net (fo=9, routed)           0.114     1.397    csi_rx/link/gen_bytealign[1].ba/last_byte_reg_n_0_[6]
    SLICE_X87Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.442 r  csi_rx/link/gen_bytealign[1].ba/data_out[3]_i_2__0/O
                         net (fo=1, routed)           0.161     1.603    csi_rx/link/gen_bytealign[1].ba/data_out[3]_i_2__0_n_0
    SLICE_X86Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.648 r  csi_rx/link/gen_bytealign[1].ba/data_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.648    csi_rx/link/gen_bytealign[1].ba/data_out[3]_i_1__0_n_0
    SLICE_X86Y88         FDRE                                         r  csi_rx/link/gen_bytealign[1].ba/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.302     1.453    csi_rx/link/gen_bytealign[1].ba/statecntr_reg[16]
    SLICE_X86Y88         FDRE                                         r  csi_rx/link/gen_bytealign[1].ba/data_out_reg[3]/C
                         clock pessimism             -0.020     1.433    
                         clock uncertainty            0.035     1.469    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.091     1.560    csi_rx/link/gen_bytealign[1].ba/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/bytes_int_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/dout_int_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.396%)  route 0.388ns (67.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.270     1.123    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X77Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y89         FDRE (Prop_fdre_C_Q)         0.141     1.264 r  csi_rx/unpack10/bytes_int_reg[31]/Q
                         net (fo=1, routed)           0.388     1.652    csi_rx/unpack10/bytes_int_reg_n_0_[31]
    SLICE_X79Y89         LUT5 (Prop_lut5_I2_O)        0.045     1.697 r  csi_rx/unpack10/dout_int[31]_i_1/O
                         net (fo=1, routed)           0.000     1.697    csi_rx/unpack10/dout_int_0[31]
    SLICE_X79Y89         FDRE                                         r  csi_rx/unpack10/dout_int_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.306     1.457    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X79Y89         FDRE                                         r  csi_rx/unpack10/dout_int_reg[31]/C
                         clock pessimism              0.000     1.457    
                         clock uncertainty            0.035     1.493    
    SLICE_X79Y89         FDRE (Hold_fdre_C_D)         0.092     1.585    csi_rx/unpack10/dout_int_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/bytes_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/dout_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.754%)  route 0.400ns (68.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.270     1.123    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X77Y88         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.141     1.264 r  csi_rx/unpack10/bytes_int_reg[5]/Q
                         net (fo=1, routed)           0.400     1.663    csi_rx/unpack10/bytes_int_reg_n_0_[5]
    SLICE_X74Y87         LUT5 (Prop_lut5_I4_O)        0.045     1.708 r  csi_rx/unpack10/dout_int[5]_i_1/O
                         net (fo=1, routed)           0.000     1.708    csi_rx/unpack10/dout_int_0[5]
    SLICE_X74Y87         FDRE                                         r  csi_rx/unpack10/dout_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.305     1.456    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X74Y87         FDRE                                         r  csi_rx/unpack10/dout_int_reg[5]/C
                         clock pessimism             -0.021     1.435    
                         clock uncertainty            0.035     1.471    
    SLICE_X74Y87         FDRE (Hold_fdre_C_D)         0.121     1.592    csi_rx/unpack10/dout_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 csi_rx/link/wordalign/word_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/depacket/in_frame_d_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.209ns (34.489%)  route 0.397ns (65.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.267     1.120    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X80Y83         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.164     1.284 r  csi_rx/link/wordalign/word_out_reg[1]/Q
                         net (fo=8, routed)           0.397     1.681    csi_rx/link/wordalign/Q[1]
    SLICE_X78Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.726 r  csi_rx/link/wordalign/in_frame_d_i_1/O
                         net (fo=1, routed)           0.000     1.726    csi_rx/depacket/word_out_reg[0]
    SLICE_X78Y84         FDRE                                         r  csi_rx/depacket/in_frame_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.302     1.453    csi_rx/depacket/statecntr_reg[16]
    SLICE_X78Y84         FDRE                                         r  csi_rx/depacket/in_frame_d_reg/C
                         clock pessimism              0.000     1.453    
                         clock uncertainty            0.035     1.489    
    SLICE_X78Y84         FDRE (Hold_fdre_C_D)         0.120     1.609    csi_rx/depacket/in_frame_d_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/bytes_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/dout_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.209ns (35.861%)  route 0.374ns (64.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.270     1.123    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDRE (Prop_fdre_C_Q)         0.164     1.287 r  csi_rx/unpack10/bytes_int_reg[7]/Q
                         net (fo=1, routed)           0.374     1.660    csi_rx/unpack10/bytes_int_reg_n_0_[7]
    SLICE_X75Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.705 r  csi_rx/unpack10/dout_int[7]_i_1/O
                         net (fo=1, routed)           0.000     1.705    csi_rx/unpack10/dout_int_0[7]
    SLICE_X75Y89         FDRE                                         r  csi_rx/unpack10/dout_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.307     1.458    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y89         FDRE                                         r  csi_rx/unpack10/dout_int_reg[7]/C
                         clock pessimism              0.000     1.458    
                         clock uncertainty            0.035     1.494    
    SLICE_X75Y89         FDRE (Hold_fdre_C_D)         0.092     1.586    csi_rx/unpack10/dout_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 csi_rx/link/wordalign/word_dly_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/link/wordalign/word_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.226ns (38.752%)  route 0.357ns (61.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.267     1.120    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X85Y89         FDRE                                         r  csi_rx/link/wordalign/word_dly_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.128     1.248 r  csi_rx/link/wordalign/word_dly_2_reg[14]/Q
                         net (fo=1, routed)           0.357     1.605    csi_rx/link/wordalign/word_dly_2[14]
    SLICE_X81Y88         LUT5 (Prop_lut5_I0_O)        0.098     1.703 r  csi_rx/link/wordalign/word_out[14]_i_1/O
                         net (fo=1, routed)           0.000     1.703    csi_rx/link/wordalign/aligned_word[14]
    SLICE_X81Y88         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.305     1.456    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X81Y88         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[14]/C
                         clock pessimism              0.000     1.456    
                         clock uncertainty            0.035     1.492    
    SLICE_X81Y88         FDRE (Hold_fdre_C_D)         0.091     1.583    csi_rx/link/wordalign/word_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 csi_rx/vout/csi_in_line_last_reg/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/vout/csi_in_line_last_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.111%)  route 0.359ns (65.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.267     1.120    csi_rx/vout/statecntr_reg[16]
    SLICE_X75Y83         FDRE                                         r  csi_rx/vout/csi_in_line_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y83         FDRE (Prop_fdre_C_Q)         0.141     1.261 r  csi_rx/vout/csi_in_line_last_reg/Q
                         net (fo=3, routed)           0.359     1.620    csi_rx/vout/csi_in_line_last
    SLICE_X75Y83         LUT4 (Prop_lut4_I0_O)        0.045     1.665 r  csi_rx/vout/csi_in_line_last_i_1/O
                         net (fo=1, routed)           0.000     1.665    csi_rx/vout/csi_in_line_last_i_1_n_0
    SLICE_X75Y83         FDRE                                         r  csi_rx/vout/csi_in_line_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.302     1.453    csi_rx/vout/statecntr_reg[16]
    SLICE_X75Y83         FDRE                                         r  csi_rx/vout/csi_in_line_last_reg/C
                         clock pessimism             -0.035     1.418    
                         clock uncertainty            0.035     1.454    
    SLICE_X75Y83         FDRE (Hold_fdre_C_D)         0.091     1.545    csi_rx/vout/csi_in_line_last_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/dout_unpacked_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/data_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.620%)  route 0.335ns (72.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.268     1.121    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y85         FDRE                                         r  csi_rx/unpack10/dout_unpacked_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y85         FDRE (Prop_fdre_C_Q)         0.128     1.249 r  csi_rx/unpack10/dout_unpacked_reg[17]/Q
                         net (fo=1, routed)           0.335     1.584    csi_rx/unpack10/dout_unpacked[17]
    SLICE_X75Y85         FDRE                                         r  csi_rx/unpack10/data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.304     1.455    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y85         FDRE                                         r  csi_rx/unpack10/data_out_reg[17]/C
                         clock pessimism             -0.036     1.419    
                         clock uncertainty            0.035     1.455    
    SLICE_X75Y85         FDRE (Hold_fdre_C_D)         0.007     1.462    csi_rx/unpack10/data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/dout_unpacked_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/data_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.633%)  route 0.335ns (72.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.270     1.123    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y88         FDRE                                         r  csi_rx/unpack10/dout_unpacked_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDRE (Prop_fdre_C_Q)         0.128     1.251 r  csi_rx/unpack10/dout_unpacked_reg[38]/Q
                         net (fo=1, routed)           0.335     1.586    csi_rx/unpack10/dout_unpacked[38]
    SLICE_X75Y88         FDRE                                         r  csi_rx/unpack10/data_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.307     1.458    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y88         FDRE                                         r  csi_rx/unpack10/data_out_reg[38]/C
                         clock pessimism             -0.037     1.421    
                         clock uncertainty            0.035     1.457    
    SLICE_X75Y88         FDRE (Hold_fdre_C_D)         0.006     1.463    csi_rx/unpack10/data_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 csi_rx/link/wordalign/word_dly_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/link/wordalign/word_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.768%)  route 0.399ns (68.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     0.376 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.582    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.853 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.267     1.120    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X85Y88         FDRE                                         r  csi_rx/link/wordalign/word_dly_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.141     1.261 r  csi_rx/link/wordalign/word_dly_2_reg[12]/Q
                         net (fo=1, routed)           0.399     1.660    csi_rx/link/wordalign/word_dly_2[12]
    SLICE_X86Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.705 r  csi_rx/link/wordalign/word_out[12]_i_1/O
                         net (fo=1, routed)           0.000     1.705    csi_rx/link/wordalign/aligned_word[12]
    SLICE_X86Y88         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.719    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.151 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.302     1.453    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X86Y88         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[12]/C
                         clock pessimism              0.000     1.453    
                         clock uncertainty            0.035     1.489    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.092     1.581    csi_rx/link/wordalign/word_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  csi2

Setup :            4  Failing Endpoints,  Worst Slack       -0.232ns,  Total Violation       -0.887ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 csi0_d2[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            csi_rx/link/d2phy/gen_7s.ideser/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi2 fall@2.500ns - csi fall@1.250ns)
  Data Path Delay:        1.588ns  (logic 1.588ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 3.626 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    P3                                                0.000     2.250 f  csi0_d2[0] (IN)
                         net (fo=0)                   0.000     2.250    csi_rx/link/d2phy/csi0_d2[0]
    P4                   IBUFDS (Prop_ibufds_IB_O)    0.407     2.657 r  csi_rx/link/d2phy/inbuf/O
                         net (fo=1, routed)           0.000     2.657    csi_rx/link/d2phy/in_se
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.181     3.838 r  csi_rx/link/d2phy/gen_7s.indelay/DATAOUT
                         net (fo=1, routed)           0.000     3.838    csi_rx/link/d2phy/in_delayed
    ILOGIC_X1Y72         ISERDESE2                                    r  csi_rx/link/d2phy/gen_7s.ideser/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       2.500     2.500 f  
    P5                                                0.000     2.500 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     2.500    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     2.876 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.179     3.055    csi_rx/link/clkphy/bit_clock_int_pre
    BUFIO_X1Y5           BUFIO (Prop_bufio_I_O)       0.484     3.539 r  csi_rx/link/clkphy/iclkbufio/O
                         net (fo=8, routed)           0.087     3.626    csi_rx/link/d2phy/csi0_clk[0]
    ILOGIC_X1Y72         ISERDESE2                                    r  csi_rx/link/d2phy/gen_7s.ideser/CLK
                         clock pessimism              0.000     3.626    
                         clock uncertainty           -0.035     3.590    
    ILOGIC_X1Y72         ISERDESE2 (Setup_iserdese2_CLK_DDLY)
                                                      0.016     3.606    csi_rx/link/d2phy/gen_7s.ideser
  -------------------------------------------------------------------
                         required time                          3.606    
                         arrival time                          -3.838    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.228ns  (required time - arrival time)
  Source:                 csi0_d0[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            csi_rx/link/d0phy/gen_7s.ideser/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi2 fall@2.500ns - csi fall@1.250ns)
  Data Path Delay:        1.591ns  (logic 1.591ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 3.633 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    N6                                                0.000     2.250 f  csi0_d0[0] (IN)
                         net (fo=0)                   0.000     2.250    csi_rx/link/d0phy/csi0_d0[0]
    M6                   IBUFDS (Prop_ibufds_IB_O)    0.410     2.660 r  csi_rx/link/d0phy/inbuf/O
                         net (fo=1, routed)           0.000     2.660    csi_rx/link/d0phy/in_se
    IDELAY_X1Y64         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.181     3.841 r  csi_rx/link/d0phy/gen_7s.indelay/DATAOUT
                         net (fo=1, routed)           0.000     3.841    csi_rx/link/d0phy/in_delayed
    ILOGIC_X1Y64         ISERDESE2                                    r  csi_rx/link/d0phy/gen_7s.ideser/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       2.500     2.500 f  
    P5                                                0.000     2.500 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     2.500    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     2.876 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.179     3.055    csi_rx/link/clkphy/bit_clock_int_pre
    BUFIO_X1Y5           BUFIO (Prop_bufio_I_O)       0.484     3.539 r  csi_rx/link/clkphy/iclkbufio/O
                         net (fo=8, routed)           0.094     3.633    csi_rx/link/d0phy/csi0_clk[0]
    ILOGIC_X1Y64         ISERDESE2                                    r  csi_rx/link/d0phy/gen_7s.ideser/CLK
                         clock pessimism              0.000     3.633    
                         clock uncertainty           -0.035     3.597    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLK_DDLY)
                                                      0.016     3.613    csi_rx/link/d0phy/gen_7s.ideser
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -3.841    
  -------------------------------------------------------------------
                         slack                                 -0.228    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 csi0_d1[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            csi_rx/link/d1phy/gen_7s.ideser/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi2 fall@2.500ns - csi fall@1.250ns)
  Data Path Delay:        1.583ns  (logic 1.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 3.633 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    L5                                                0.000     2.250 f  csi0_d1[0] (IN)
                         net (fo=0)                   0.000     2.250    csi_rx/link/d1phy/csi0_d1[0]
    L6                   IBUFDS (Prop_ibufds_IB_O)    0.402     2.652 r  csi_rx/link/d1phy/inbuf/O
                         net (fo=1, routed)           0.000     2.652    csi_rx/link/d1phy/in_se
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.181     3.833 r  csi_rx/link/d1phy/gen_7s.indelay/DATAOUT
                         net (fo=1, routed)           0.000     3.833    csi_rx/link/d1phy/in_delayed
    ILOGIC_X1Y88         ISERDESE2                                    r  csi_rx/link/d1phy/gen_7s.ideser/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       2.500     2.500 f  
    P5                                                0.000     2.500 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     2.500    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     2.876 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.179     3.055    csi_rx/link/clkphy/bit_clock_int_pre
    BUFIO_X1Y5           BUFIO (Prop_bufio_I_O)       0.484     3.539 r  csi_rx/link/clkphy/iclkbufio/O
                         net (fo=8, routed)           0.094     3.633    csi_rx/link/d1phy/csi0_clk[0]
    ILOGIC_X1Y88         ISERDESE2                                    r  csi_rx/link/d1phy/gen_7s.ideser/CLK
                         clock pessimism              0.000     3.633    
                         clock uncertainty           -0.035     3.597    
    ILOGIC_X1Y88         ISERDESE2 (Setup_iserdese2_CLK_DDLY)
                                                      0.016     3.613    csi_rx/link/d1phy/gen_7s.ideser
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 csi0_d3[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            csi_rx/link/d3phy/gen_7s.ideser/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi2 fall@2.500ns - csi fall@1.250ns)
  Data Path Delay:        1.568ns  (logic 1.568ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 3.630 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    N4                                                0.000     2.250 f  csi0_d3[0] (IN)
                         net (fo=0)                   0.000     2.250    csi_rx/link/d3phy/csi0_d3[0]
    M4                   IBUFDS (Prop_ibufds_IB_O)    0.387     2.637 r  csi_rx/link/d3phy/inbuf/O
                         net (fo=1, routed)           0.000     2.637    csi_rx/link/d3phy/in_se
    IDELAY_X1Y68         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.181     3.818 r  csi_rx/link/d3phy/gen_7s.indelay/DATAOUT
                         net (fo=1, routed)           0.000     3.818    csi_rx/link/d3phy/in_delayed
    ILOGIC_X1Y68         ISERDESE2                                    r  csi_rx/link/d3phy/gen_7s.ideser/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       2.500     2.500 f  
    P5                                                0.000     2.500 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     2.500    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.376     2.876 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.179     3.055    csi_rx/link/clkphy/bit_clock_int_pre
    BUFIO_X1Y5           BUFIO (Prop_bufio_I_O)       0.484     3.539 r  csi_rx/link/clkphy/iclkbufio/O
                         net (fo=8, routed)           0.091     3.630    csi_rx/link/d3phy/csi0_clk[0]
    ILOGIC_X1Y68         ISERDESE2                                    r  csi_rx/link/d3phy/gen_7s.ideser/CLK
                         clock pessimism              0.000     3.630    
                         clock uncertainty           -0.035     3.594    
    ILOGIC_X1Y68         ISERDESE2 (Setup_iserdese2_CLK_DDLY)
                                                      0.016     3.610    csi_rx/link/d3phy/gen_7s.ideser
  -------------------------------------------------------------------
                         required time                          3.610    
                         arrival time                          -3.818    
  -------------------------------------------------------------------
                         slack                                 -0.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 csi0_d3[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            csi_rx/link/d3phy/gen_7s.ideser/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi2 rise@1.250ns - csi fall@1.250ns)
  Data Path Delay:        2.155ns  (logic 2.155ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 4.019 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    M4                                                0.000     2.250 r  csi0_d3[1] (IN)
                         net (fo=0)                   0.000     2.250    csi_rx/link/d3phy/csi0_d3[1]
    M4                   IBUFDS (Prop_ibufds_I_O)     0.815     3.065 r  csi_rx/link/d3phy/inbuf/O
                         net (fo=1, routed)           0.000     3.065    csi_rx/link/d3phy/in_se
    IDELAY_X1Y68         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.340     4.405 r  csi_rx/link/d3phy/gen_7s.indelay/DATAOUT
                         net (fo=1, routed)           0.000     4.405    csi_rx/link/d3phy/in_delayed
    ILOGIC_X1Y68         ISERDESE2                                    r  csi_rx/link/d3phy/gen_7s.ideser/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock csi2 rise edge)       1.250     1.250 r  
    P5                                                0.000     1.250 r  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     1.250    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     2.130 f  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.364     2.494    csi_rx/link/clkphy/bit_clock_int_pre
    BUFIO_X1Y5           BUFIO (Prop_bufio_I_O)       1.257     3.751 f  csi_rx/link/clkphy/iclkbufio/O
                         net (fo=8, routed)           0.268     4.019    csi_rx/link/d3phy/ddr_bit_clock_b
    ILOGIC_X1Y68         ISERDESE2                                    r  csi_rx/link/d3phy/gen_7s.ideser/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     4.019    
                         clock uncertainty            0.035     4.054    
    ILOGIC_X1Y68         ISERDESE2 (Hold_iserdese2_CLKB_DDLY)
                                                      0.132     4.186    csi_rx/link/d3phy/gen_7s.ideser
  -------------------------------------------------------------------
                         required time                         -4.186    
                         arrival time                           4.405    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 csi0_d1[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            csi_rx/link/d1phy/gen_7s.ideser/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi2 rise@1.250ns - csi fall@1.250ns)
  Data Path Delay:        2.170ns  (logic 2.170ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 4.025 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    L6                                                0.000     2.250 r  csi0_d1[1] (IN)
                         net (fo=0)                   0.000     2.250    csi_rx/link/d1phy/csi0_d1[1]
    L6                   IBUFDS (Prop_ibufds_I_O)     0.829     3.079 r  csi_rx/link/d1phy/inbuf/O
                         net (fo=1, routed)           0.000     3.079    csi_rx/link/d1phy/in_se
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.340     4.420 r  csi_rx/link/d1phy/gen_7s.indelay/DATAOUT
                         net (fo=1, routed)           0.000     4.420    csi_rx/link/d1phy/in_delayed
    ILOGIC_X1Y88         ISERDESE2                                    r  csi_rx/link/d1phy/gen_7s.ideser/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock csi2 rise edge)       1.250     1.250 r  
    P5                                                0.000     1.250 r  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     1.250    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     2.130 f  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.364     2.494    csi_rx/link/clkphy/bit_clock_int_pre
    BUFIO_X1Y5           BUFIO (Prop_bufio_I_O)       1.257     3.751 f  csi_rx/link/clkphy/iclkbufio/O
                         net (fo=8, routed)           0.274     4.025    csi_rx/link/d1phy/ddr_bit_clock_b
    ILOGIC_X1Y88         ISERDESE2                                    r  csi_rx/link/d1phy/gen_7s.ideser/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     4.025    
                         clock uncertainty            0.035     4.060    
    ILOGIC_X1Y88         ISERDESE2 (Hold_iserdese2_CLKB_DDLY)
                                                      0.132     4.192    csi_rx/link/d1phy/gen_7s.ideser
  -------------------------------------------------------------------
                         required time                         -4.192    
                         arrival time                           4.420    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 csi0_d0[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            csi_rx/link/d0phy/gen_7s.ideser/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi2 rise@1.250ns - csi fall@1.250ns)
  Data Path Delay:        2.178ns  (logic 2.178ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 4.025 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    M6                                                0.000     2.250 r  csi0_d0[1] (IN)
                         net (fo=0)                   0.000     2.250    csi_rx/link/d0phy/csi0_d0[1]
    M6                   IBUFDS (Prop_ibufds_I_O)     0.837     3.087 r  csi_rx/link/d0phy/inbuf/O
                         net (fo=1, routed)           0.000     3.087    csi_rx/link/d0phy/in_se
    IDELAY_X1Y64         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.340     4.428 r  csi_rx/link/d0phy/gen_7s.indelay/DATAOUT
                         net (fo=1, routed)           0.000     4.428    csi_rx/link/d0phy/in_delayed
    ILOGIC_X1Y64         ISERDESE2                                    r  csi_rx/link/d0phy/gen_7s.ideser/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock csi2 rise edge)       1.250     1.250 r  
    P5                                                0.000     1.250 r  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     1.250    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     2.130 f  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.364     2.494    csi_rx/link/clkphy/bit_clock_int_pre
    BUFIO_X1Y5           BUFIO (Prop_bufio_I_O)       1.257     3.751 f  csi_rx/link/clkphy/iclkbufio/O
                         net (fo=8, routed)           0.274     4.025    csi_rx/link/d0phy/ddr_bit_clock_b
    ILOGIC_X1Y64         ISERDESE2                                    r  csi_rx/link/d0phy/gen_7s.ideser/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     4.025    
                         clock uncertainty            0.035     4.060    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLKB_DDLY)
                                                      0.132     4.192    csi_rx/link/d0phy/gen_7s.ideser
  -------------------------------------------------------------------
                         required time                         -4.192    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 csi0_d2[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            csi_rx/link/d2phy/gen_7s.ideser/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi2 rise@1.250ns - csi fall@1.250ns)
  Data Path Delay:        2.175ns  (logic 2.175ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 4.013 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    P4                                                0.000     2.250 r  csi0_d2[1] (IN)
                         net (fo=0)                   0.000     2.250    csi_rx/link/d2phy/csi0_d2[1]
    P4                   IBUFDS (Prop_ibufds_I_O)     0.835     3.085 r  csi_rx/link/d2phy/inbuf/O
                         net (fo=1, routed)           0.000     3.085    csi_rx/link/d2phy/in_se
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.340     4.425 r  csi_rx/link/d2phy/gen_7s.indelay/DATAOUT
                         net (fo=1, routed)           0.000     4.425    csi_rx/link/d2phy/in_delayed
    ILOGIC_X1Y72         ISERDESE2                                    r  csi_rx/link/d2phy/gen_7s.ideser/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock csi2 rise edge)       1.250     1.250 r  
    P5                                                0.000     1.250 r  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     1.250    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.880     2.130 f  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.364     2.494    csi_rx/link/clkphy/bit_clock_int_pre
    BUFIO_X1Y5           BUFIO (Prop_bufio_I_O)       1.257     3.751 f  csi_rx/link/clkphy/iclkbufio/O
                         net (fo=8, routed)           0.262     4.013    csi_rx/link/d2phy/ddr_bit_clock_b
    ILOGIC_X1Y72         ISERDESE2                                    r  csi_rx/link/d2phy/gen_7s.ideser/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     4.013    
                         clock uncertainty            0.035     4.048    
    ILOGIC_X1Y72         ISERDESE2 (Hold_iserdese2_CLKB_DDLY)
                                                      0.132     4.180    csi_rx/link/d2phy/gen_7s.ideser
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  0.245    





---------------------------------------------------------------------------------------------------
From Clock:  link_n_1_1
  To Clock:  link_n_1

Setup :            0  Failing Endpoints,  Worst Slack        3.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.589ns (10.146%)  route 5.216ns (89.854%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 12.618 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          1.030     7.499    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X72Y84         LUT4 (Prop_lut4_I0_O)        0.105     7.604 r  csi_rx/link/clkdet/bytes_int[23]_i_1/O
                         net (fo=32, routed)          0.964     8.568    csi_rx/unpack10/count_value_reg[3]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.618    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[15]/C
                         clock pessimism              0.000    12.618    
                         clock uncertainty           -0.035    12.583    
    SLICE_X78Y89         FDRE (Setup_fdre_C_CE)      -0.136    12.447    csi_rx/unpack10/bytes_int_reg[15]
  -------------------------------------------------------------------
                         required time                         12.447    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.589ns (10.146%)  route 5.216ns (89.854%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 12.618 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          1.030     7.499    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X72Y84         LUT4 (Prop_lut4_I0_O)        0.105     7.604 r  csi_rx/link/clkdet/bytes_int[23]_i_1/O
                         net (fo=32, routed)          0.964     8.568    csi_rx/unpack10/count_value_reg[3]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.618    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[23]/C
                         clock pessimism              0.000    12.618    
                         clock uncertainty           -0.035    12.583    
    SLICE_X78Y89         FDRE (Setup_fdre_C_CE)      -0.136    12.447    csi_rx/unpack10/bytes_int_reg[23]
  -------------------------------------------------------------------
                         required time                         12.447    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.589ns (10.146%)  route 5.216ns (89.854%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 12.618 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          1.030     7.499    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X72Y84         LUT4 (Prop_lut4_I0_O)        0.105     7.604 r  csi_rx/link/clkdet/bytes_int[23]_i_1/O
                         net (fo=32, routed)          0.964     8.568    csi_rx/unpack10/count_value_reg[3]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.618    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[7]/C
                         clock pessimism              0.000    12.618    
                         clock uncertainty           -0.035    12.583    
    SLICE_X78Y89         FDRE (Setup_fdre_C_CE)      -0.136    12.447    csi_rx/unpack10/bytes_int_reg[7]
  -------------------------------------------------------------------
                         required time                         12.447    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 0.589ns (10.208%)  route 5.181ns (89.792%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 12.619 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          1.030     7.499    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X72Y84         LUT4 (Prop_lut4_I0_O)        0.105     7.604 r  csi_rx/link/clkdet/bytes_int[23]_i_1/O
                         net (fo=32, routed)          0.929     8.532    csi_rx/unpack10/count_value_reg[3]
    SLICE_X77Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.638    12.619    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X77Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[31]/C
                         clock pessimism              0.000    12.619    
                         clock uncertainty           -0.035    12.584    
    SLICE_X77Y89         FDRE (Setup_fdre_C_CE)      -0.168    12.416    csi_rx/unpack10/bytes_int_reg[31]
  -------------------------------------------------------------------
                         required time                         12.416    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 12.618 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.226    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.331 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.222    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.618    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[24]/C
                         clock pessimism              0.000    12.618    
                         clock uncertainty           -0.035    12.583    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.160    csi_rx/unpack10/bytes_int_reg[24]
  -------------------------------------------------------------------
                         required time                         12.160    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 12.618 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.226    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.331 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.222    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.618    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[25]/C
                         clock pessimism              0.000    12.618    
                         clock uncertainty           -0.035    12.583    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.160    csi_rx/unpack10/bytes_int_reg[25]
  -------------------------------------------------------------------
                         required time                         12.160    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 12.618 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.226    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.331 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.222    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.618    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[27]/C
                         clock pessimism              0.000    12.618    
                         clock uncertainty           -0.035    12.583    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.160    csi_rx/unpack10/bytes_int_reg[27]
  -------------------------------------------------------------------
                         required time                         12.160    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 12.618 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.226    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.331 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.222    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.618    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[28]/C
                         clock pessimism              0.000    12.618    
                         clock uncertainty           -0.035    12.583    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.160    csi_rx/unpack10/bytes_int_reg[28]
  -------------------------------------------------------------------
                         required time                         12.160    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 12.618 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.226    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.331 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.222    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.618    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[29]/C
                         clock pessimism              0.000    12.618    
                         clock uncertainty           -0.035    12.583    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.160    csi_rx/unpack10/bytes_int_reg[29]
  -------------------------------------------------------------------
                         required time                         12.160    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 csi_rx/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/bytes_int_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.589ns (10.789%)  route 4.870ns (89.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 12.618 - 10.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.449     1.327    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.084 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.679     2.763    csi_rx/depacket/statecntr_reg[16]
    SLICE_X85Y90         FDRE                                         r  csi_rx/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.379     3.142 r  csi_rx/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=103, routed)         3.222     6.364    csi_rx/depacket/out[0]
    SLICE_X73Y87         LUT4 (Prop_lut4_I2_O)        0.105     6.469 r  csi_rx/depacket/dout_int[39]_i_1/O
                         net (fo=42, routed)          0.757     7.226    csi_rx/link/clkdet/FSM_sequential_state_reg[0][0]
    SLICE_X75Y84         LUT5 (Prop_lut5_I3_O)        0.105     7.331 r  csi_rx/link/clkdet/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.891     8.222    csi_rx/unpack10/count_value_reg[1]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    P5                                                0.000    10.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000    10.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.840    10.840 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.415    11.255    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    11.981 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.637    12.618    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X76Y87         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[30]/C
                         clock pessimism              0.000    12.618    
                         clock uncertainty           -0.035    12.583    
    SLICE_X76Y87         FDRE (Setup_fdre_C_R)       -0.423    12.160    csi_rx/unpack10/bytes_int_reg[30]
  -------------------------------------------------------------------
                         required time                         12.160    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  3.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 csi_rx/link/gen_bytealign[1].ba/last_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/link/gen_bytealign[1].ba/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.254ns (47.981%)  route 0.275ns (52.019%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.266     1.117    csi_rx/link/gen_bytealign[1].ba/statecntr_reg[16]
    SLICE_X88Y88         FDRE                                         r  csi_rx/link/gen_bytealign[1].ba/last_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDRE (Prop_fdre_C_Q)         0.164     1.281 r  csi_rx/link/gen_bytealign[1].ba/last_byte_reg[6]/Q
                         net (fo=9, routed)           0.114     1.395    csi_rx/link/gen_bytealign[1].ba/last_byte_reg_n_0_[6]
    SLICE_X87Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.440 r  csi_rx/link/gen_bytealign[1].ba/data_out[3]_i_2__0/O
                         net (fo=1, routed)           0.161     1.601    csi_rx/link/gen_bytealign[1].ba/data_out[3]_i_2__0_n_0
    SLICE_X86Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.646 r  csi_rx/link/gen_bytealign[1].ba/data_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.646    csi_rx/link/gen_bytealign[1].ba/data_out[3]_i_1__0_n_0
    SLICE_X86Y88         FDRE                                         r  csi_rx/link/gen_bytealign[1].ba/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.302     1.455    csi_rx/link/gen_bytealign[1].ba/statecntr_reg[16]
    SLICE_X86Y88         FDRE                                         r  csi_rx/link/gen_bytealign[1].ba/data_out_reg[3]/C
                         clock pessimism             -0.020     1.435    
                         clock uncertainty            0.035     1.471    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.091     1.562    csi_rx/link/gen_bytealign[1].ba/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/bytes_int_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/dout_int_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.396%)  route 0.388ns (67.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.270     1.121    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X77Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y89         FDRE (Prop_fdre_C_Q)         0.141     1.262 r  csi_rx/unpack10/bytes_int_reg[31]/Q
                         net (fo=1, routed)           0.388     1.650    csi_rx/unpack10/bytes_int_reg_n_0_[31]
    SLICE_X79Y89         LUT5 (Prop_lut5_I2_O)        0.045     1.695 r  csi_rx/unpack10/dout_int[31]_i_1/O
                         net (fo=1, routed)           0.000     1.695    csi_rx/unpack10/dout_int_0[31]
    SLICE_X79Y89         FDRE                                         r  csi_rx/unpack10/dout_int_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.306     1.459    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X79Y89         FDRE                                         r  csi_rx/unpack10/dout_int_reg[31]/C
                         clock pessimism              0.000     1.459    
                         clock uncertainty            0.035     1.495    
    SLICE_X79Y89         FDRE (Hold_fdre_C_D)         0.092     1.587    csi_rx/unpack10/dout_int_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/bytes_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/dout_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.754%)  route 0.400ns (68.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.270     1.121    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X77Y88         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.141     1.262 r  csi_rx/unpack10/bytes_int_reg[5]/Q
                         net (fo=1, routed)           0.400     1.661    csi_rx/unpack10/bytes_int_reg_n_0_[5]
    SLICE_X74Y87         LUT5 (Prop_lut5_I4_O)        0.045     1.706 r  csi_rx/unpack10/dout_int[5]_i_1/O
                         net (fo=1, routed)           0.000     1.706    csi_rx/unpack10/dout_int_0[5]
    SLICE_X74Y87         FDRE                                         r  csi_rx/unpack10/dout_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.305     1.458    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X74Y87         FDRE                                         r  csi_rx/unpack10/dout_int_reg[5]/C
                         clock pessimism             -0.021     1.437    
                         clock uncertainty            0.035     1.473    
    SLICE_X74Y87         FDRE (Hold_fdre_C_D)         0.121     1.594    csi_rx/unpack10/dout_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 csi_rx/link/wordalign/word_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/depacket/in_frame_d_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.209ns (34.489%)  route 0.397ns (65.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.267     1.118    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X80Y83         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.164     1.282 r  csi_rx/link/wordalign/word_out_reg[1]/Q
                         net (fo=8, routed)           0.397     1.679    csi_rx/link/wordalign/Q[1]
    SLICE_X78Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.724 r  csi_rx/link/wordalign/in_frame_d_i_1/O
                         net (fo=1, routed)           0.000     1.724    csi_rx/depacket/word_out_reg[0]
    SLICE_X78Y84         FDRE                                         r  csi_rx/depacket/in_frame_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.302     1.455    csi_rx/depacket/statecntr_reg[16]
    SLICE_X78Y84         FDRE                                         r  csi_rx/depacket/in_frame_d_reg/C
                         clock pessimism              0.000     1.455    
                         clock uncertainty            0.035     1.491    
    SLICE_X78Y84         FDRE (Hold_fdre_C_D)         0.120     1.611    csi_rx/depacket/in_frame_d_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/bytes_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/dout_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.209ns (35.861%)  route 0.374ns (64.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.270     1.121    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X78Y89         FDRE                                         r  csi_rx/unpack10/bytes_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDRE (Prop_fdre_C_Q)         0.164     1.285 r  csi_rx/unpack10/bytes_int_reg[7]/Q
                         net (fo=1, routed)           0.374     1.658    csi_rx/unpack10/bytes_int_reg_n_0_[7]
    SLICE_X75Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.703 r  csi_rx/unpack10/dout_int[7]_i_1/O
                         net (fo=1, routed)           0.000     1.703    csi_rx/unpack10/dout_int_0[7]
    SLICE_X75Y89         FDRE                                         r  csi_rx/unpack10/dout_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.307     1.460    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y89         FDRE                                         r  csi_rx/unpack10/dout_int_reg[7]/C
                         clock pessimism              0.000     1.460    
                         clock uncertainty            0.035     1.496    
    SLICE_X75Y89         FDRE (Hold_fdre_C_D)         0.092     1.588    csi_rx/unpack10/dout_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 csi_rx/link/wordalign/word_dly_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/link/wordalign/word_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.226ns (38.752%)  route 0.357ns (61.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.267     1.118    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X85Y89         FDRE                                         r  csi_rx/link/wordalign/word_dly_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.128     1.246 r  csi_rx/link/wordalign/word_dly_2_reg[14]/Q
                         net (fo=1, routed)           0.357     1.603    csi_rx/link/wordalign/word_dly_2[14]
    SLICE_X81Y88         LUT5 (Prop_lut5_I0_O)        0.098     1.701 r  csi_rx/link/wordalign/word_out[14]_i_1/O
                         net (fo=1, routed)           0.000     1.701    csi_rx/link/wordalign/aligned_word[14]
    SLICE_X81Y88         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.305     1.458    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X81Y88         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[14]/C
                         clock pessimism              0.000     1.458    
                         clock uncertainty            0.035     1.494    
    SLICE_X81Y88         FDRE (Hold_fdre_C_D)         0.091     1.585    csi_rx/link/wordalign/word_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 csi_rx/vout/csi_in_line_last_reg/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/vout/csi_in_line_last_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.111%)  route 0.359ns (65.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.267     1.118    csi_rx/vout/statecntr_reg[16]
    SLICE_X75Y83         FDRE                                         r  csi_rx/vout/csi_in_line_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y83         FDRE (Prop_fdre_C_Q)         0.141     1.259 r  csi_rx/vout/csi_in_line_last_reg/Q
                         net (fo=3, routed)           0.359     1.618    csi_rx/vout/csi_in_line_last
    SLICE_X75Y83         LUT4 (Prop_lut4_I0_O)        0.045     1.663 r  csi_rx/vout/csi_in_line_last_i_1/O
                         net (fo=1, routed)           0.000     1.663    csi_rx/vout/csi_in_line_last_i_1_n_0
    SLICE_X75Y83         FDRE                                         r  csi_rx/vout/csi_in_line_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.302     1.455    csi_rx/vout/statecntr_reg[16]
    SLICE_X75Y83         FDRE                                         r  csi_rx/vout/csi_in_line_last_reg/C
                         clock pessimism             -0.035     1.420    
                         clock uncertainty            0.035     1.456    
    SLICE_X75Y83         FDRE (Hold_fdre_C_D)         0.091     1.547    csi_rx/vout/csi_in_line_last_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/dout_unpacked_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/data_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.620%)  route 0.335ns (72.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.268     1.119    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y85         FDRE                                         r  csi_rx/unpack10/dout_unpacked_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y85         FDRE (Prop_fdre_C_Q)         0.128     1.247 r  csi_rx/unpack10/dout_unpacked_reg[17]/Q
                         net (fo=1, routed)           0.335     1.582    csi_rx/unpack10/dout_unpacked[17]
    SLICE_X75Y85         FDRE                                         r  csi_rx/unpack10/data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.304     1.457    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y85         FDRE                                         r  csi_rx/unpack10/data_out_reg[17]/C
                         clock pessimism             -0.036     1.421    
                         clock uncertainty            0.035     1.457    
    SLICE_X75Y85         FDRE (Hold_fdre_C_D)         0.007     1.464    csi_rx/unpack10/data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 csi_rx/unpack10/dout_unpacked_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/unpack10/data_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.633%)  route 0.335ns (72.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.270     1.121    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y88         FDRE                                         r  csi_rx/unpack10/dout_unpacked_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDRE (Prop_fdre_C_Q)         0.128     1.249 r  csi_rx/unpack10/dout_unpacked_reg[38]/Q
                         net (fo=1, routed)           0.335     1.584    csi_rx/unpack10/dout_unpacked[38]
    SLICE_X75Y88         FDRE                                         r  csi_rx/unpack10/data_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.307     1.460    csi_rx/unpack10/statecntr_reg[16]
    SLICE_X75Y88         FDRE                                         r  csi_rx/unpack10/data_out_reg[38]/C
                         clock pessimism             -0.037     1.423    
                         clock uncertainty            0.035     1.459    
    SLICE_X75Y88         FDRE (Hold_fdre_C_D)         0.006     1.465    csi_rx/unpack10/data_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 csi_rx/link/wordalign/word_dly_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csi_rx/link/wordalign/word_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.768%)  route 0.399ns (68.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    N5                                                0.000     0.000 r  csi0_clk[1] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[1]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.206     0.580    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.851 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.267     1.118    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X85Y88         FDRE                                         r  csi_rx/link/wordalign/word_dly_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.141     1.259 r  csi_rx/link/wordalign/word_dly_2_reg[12]/Q
                         net (fo=1, routed)           0.399     1.658    csi_rx/link/wordalign/word_dly_2[12]
    SLICE_X86Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.703 r  csi_rx/link/wordalign/word_out[12]_i_1/O
                         net (fo=1, routed)           0.000     1.703    csi_rx/link/wordalign/aligned_word[12]
    SLICE_X86Y88         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    P5                                                0.000     0.000 f  csi0_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    csi_rx/link/clkphy/csi0_clk[0]
    N5                   IBUFDS (Prop_ibufds_IB_O)    0.410     0.410 r  csi_rx/link/clkphy/iclkdbuf/O
                         net (fo=2, routed)           0.311     0.721    csi_rx/link/clkphy/bit_clock_int_pre
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.153 r  csi_rx/link/clkphy/clkdiv/O
                         net (fo=490, routed)         0.302     1.455    csi_rx/link/wordalign/statecntr_reg[16]
    SLICE_X86Y88         FDRE                                         r  csi_rx/link/wordalign/word_out_reg[12]/C
                         clock pessimism              0.000     1.455    
                         clock uncertainty            0.035     1.491    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.092     1.583    csi_rx/link/wordalign/word_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.264ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.736ns  (logic 0.433ns (15.825%)  route 2.303ns (84.175%))
  Logic Levels:           1  (FDPE=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y124        FDPE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X58Y124        FDPE (Prop_fdpe_C_Q)         0.433     0.433 r  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=50, routed)          2.303     2.736    fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y2     PHY_CONTROL                  0.000     5.000    fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -2.736    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             18.786ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.052ns  (logic 0.398ns (37.818%)  route 0.654ns (62.182%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           0.654     1.052    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X52Y129        FDRE                                         r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X52Y129        FDRE (Setup_fdre_C_D)       -0.162    19.838    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         19.838    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 18.786    

Slack (MET) :             18.849ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.118ns  (logic 0.433ns (38.738%)  route 0.685ns (61.262%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y124        FDPE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X58Y124        FDPE (Prop_fdpe_C_Q)         0.433     0.433 r  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=50, routed)          0.685     1.118    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X50Y126        FDRE                                         r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X50Y126        FDRE (Setup_fdre_C_D)       -0.033    19.967    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                 18.849    

Slack (MET) :             18.931ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.908ns  (logic 0.398ns (43.815%)  route 0.510ns (56.185%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           0.510     0.908    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X53Y125        FDRE                                         r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X53Y125        FDRE (Setup_fdre_C_D)       -0.161    19.839    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         19.839    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                 18.931    

Slack (MET) :             18.932ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.909ns  (logic 0.398ns (43.783%)  route 0.511ns (56.217%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           0.511     0.909    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X52Y125        FDRE                                         r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X52Y125        FDRE (Setup_fdre_C_D)       -0.159    19.841    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         19.841    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                 18.932    

Slack (MET) :             18.987ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.981ns  (logic 0.433ns (44.155%)  route 0.548ns (55.845%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           0.548     0.981    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X52Y127        FDRE                                         r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X52Y127        FDRE (Setup_fdre_C_D)       -0.032    19.968    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         19.968    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                 18.987    

Slack (MET) :             19.037ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.959ns  (logic 0.433ns (45.159%)  route 0.526ns (54.841%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           0.526     0.959    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X56Y126        FDRE                                         r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X56Y126        FDRE (Setup_fdre_C_D)       -0.004    19.996    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         19.996    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                 19.037    

Slack (MET) :             19.051ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.945ns  (logic 0.433ns (45.808%)  route 0.512ns (54.192%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           0.512     0.945    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X54Y127        FDRE                                         r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X54Y127        FDRE (Setup_fdre_C_D)       -0.004    19.996    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         19.996    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                 19.051    

Slack (MET) :             19.064ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.777ns  (logic 0.398ns (51.204%)  route 0.379ns (48.796%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           0.379     0.777    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X51Y127        FDRE                                         r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X51Y127        FDRE (Setup_fdre_C_D)       -0.159    19.841    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         19.841    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                 19.064    

Slack (MET) :             19.073ns  (required time - arrival time)
  Source:                 fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.923ns  (logic 0.379ns (41.049%)  route 0.544ns (58.951%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDRE                         0.000     0.000 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
    SLICE_X48Y128        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           0.544     0.923    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X54Y129        FDRE                                         r  fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X54Y129        FDRE (Setup_fdre_C_D)       -0.004    19.996    fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         19.996    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                 19.073    





