<<<<<<< HEAD
vendor_name = ModelSim
source_file = 1, N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd
source_file = 1, segment7_mux.vhd
source_file = 1, SevenSegment.vhd
source_file = 1, compx4.vhd
source_file = 1, compx1.vhd
source_file = 1, N:/ECE124/Lab4/Bidir_shift_reg.vhd
source_file = 1, N:/ECE124/Lab4/Waveform.vwf
source_file = 1, N:/ECE124/Lab4/Bin_Counter4bit.vhd
source_file = 1, N:/ECE124/Lab4/Bit_Counter_Simulation.vwf
source_file = 1, c:/software/altera/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/software/altera/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/software/altera/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/software/altera/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, N:/ECE124/Lab4/db/LogicalStep_Lab4_top.cbx.xml
design_name = LogicalStep_Lab4_top
instance = comp, \leds[0]~output , leds[0]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[1]~output , leds[1]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[2]~output , leds[2]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[3]~output , leds[3]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[4]~output , leds[4]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[5]~output , leds[5]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[6]~output , leds[6]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[7]~output , leds[7]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[0]~output , seg7_data[0]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[1]~output , seg7_data[1]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[2]~output , seg7_data[2]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[3]~output , seg7_data[3]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[4]~output , seg7_data[4]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[5]~output , seg7_data[5]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[6]~output , seg7_data[6]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_char1~output , seg7_char1~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_char2~output , seg7_char2~output, LogicalStep_Lab4_top, 1
instance = comp, \clkin_50~input , clkin_50~input, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[0]~8 , INST2|ud_bin_counter[0]~8, LogicalStep_Lab4_top, 1
instance = comp, \pb[1]~input , pb[1]~input, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[0] , INST2|ud_bin_counter[0], LogicalStep_Lab4_top, 1
instance = comp, \pb[0]~input , pb[0]~input, LogicalStep_Lab4_top, 1
instance = comp, \INST2|process_0~0 , INST2|process_0~0, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[1]~10 , INST2|ud_bin_counter[1]~10, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[1] , INST2|ud_bin_counter[1], LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[2]~12 , INST2|ud_bin_counter[2]~12, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[2] , INST2|ud_bin_counter[2], LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[3]~14 , INST2|ud_bin_counter[3]~14, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[3] , INST2|ud_bin_counter[3], LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[4]~16 , INST2|ud_bin_counter[4]~16, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[4] , INST2|ud_bin_counter[4], LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[5]~18 , INST2|ud_bin_counter[5]~18, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[5] , INST2|ud_bin_counter[5], LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[6]~20 , INST2|ud_bin_counter[6]~20, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[6] , INST2|ud_bin_counter[6], LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[7]~22 , INST2|ud_bin_counter[7]~22, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[7] , INST2|ud_bin_counter[7], LogicalStep_Lab4_top, 1
instance = comp, \rst_n~input , rst_n~input, LogicalStep_Lab4_top, 1
instance = comp, \pb[2]~input , pb[2]~input, LogicalStep_Lab4_top, 1
instance = comp, \pb[3]~input , pb[3]~input, LogicalStep_Lab4_top, 1
instance = comp, \sw[0]~input , sw[0]~input, LogicalStep_Lab4_top, 1
instance = comp, \sw[1]~input , sw[1]~input, LogicalStep_Lab4_top, 1
instance = comp, \sw[2]~input , sw[2]~input, LogicalStep_Lab4_top, 1
instance = comp, \sw[3]~input , sw[3]~input, LogicalStep_Lab4_top, 1
instance = comp, \sw[4]~input , sw[4]~input, LogicalStep_Lab4_top, 1
instance = comp, \sw[5]~input , sw[5]~input, LogicalStep_Lab4_top, 1
instance = comp, \sw[6]~input , sw[6]~input, LogicalStep_Lab4_top, 1
instance = comp, \sw[7]~input , sw[7]~input, LogicalStep_Lab4_top, 1
=======
vendor_name = ModelSim
source_file = 1, N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd
source_file = 1, segment7_mux.vhd
source_file = 1, SevenSegment.vhd
source_file = 1, compx4.vhd
source_file = 1, compx1.vhd
source_file = 1, N:/ECE124/Lab4/Bidir_shift_reg.vhd
source_file = 1, N:/ECE124/Lab4/Waveform.vwf
source_file = 1, N:/ECE124/Lab4/Bin_Counter4bit.vhd
source_file = 1, N:/ECE124/Lab4/Bit_Counter_Simulation.vwf
source_file = 1, c:/software/altera/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/software/altera/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/software/altera/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/software/altera/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, N:/ECE124/Lab4/db/LogicalStep_Lab4_top.cbx.xml
design_name = LogicalStep_Lab4_top
instance = comp, \leds[0]~output , leds[0]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[1]~output , leds[1]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[2]~output , leds[2]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[3]~output , leds[3]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[4]~output , leds[4]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[5]~output , leds[5]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[6]~output , leds[6]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[7]~output , leds[7]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[0]~output , seg7_data[0]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[1]~output , seg7_data[1]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[2]~output , seg7_data[2]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[3]~output , seg7_data[3]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[4]~output , seg7_data[4]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[5]~output , seg7_data[5]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[6]~output , seg7_data[6]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_char1~output , seg7_char1~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_char2~output , seg7_char2~output, LogicalStep_Lab4_top, 1
instance = comp, \clkin_50~input , clkin_50~input, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[0]~8 , INST2|ud_bin_counter[0]~8, LogicalStep_Lab4_top, 1
instance = comp, \pb[1]~input , pb[1]~input, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[0] , INST2|ud_bin_counter[0], LogicalStep_Lab4_top, 1
instance = comp, \pb[0]~input , pb[0]~input, LogicalStep_Lab4_top, 1
instance = comp, \INST2|process_0~0 , INST2|process_0~0, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[1]~10 , INST2|ud_bin_counter[1]~10, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[1] , INST2|ud_bin_counter[1], LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[2]~12 , INST2|ud_bin_counter[2]~12, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[2] , INST2|ud_bin_counter[2], LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[3]~14 , INST2|ud_bin_counter[3]~14, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[3] , INST2|ud_bin_counter[3], LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[4]~16 , INST2|ud_bin_counter[4]~16, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[4] , INST2|ud_bin_counter[4], LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[5]~18 , INST2|ud_bin_counter[5]~18, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[5] , INST2|ud_bin_counter[5], LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[6]~20 , INST2|ud_bin_counter[6]~20, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[6] , INST2|ud_bin_counter[6], LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[7]~22 , INST2|ud_bin_counter[7]~22, LogicalStep_Lab4_top, 1
instance = comp, \INST2|ud_bin_counter[7] , INST2|ud_bin_counter[7], LogicalStep_Lab4_top, 1
instance = comp, \rst_n~input , rst_n~input, LogicalStep_Lab4_top, 1
instance = comp, \pb[2]~input , pb[2]~input, LogicalStep_Lab4_top, 1
instance = comp, \pb[3]~input , pb[3]~input, LogicalStep_Lab4_top, 1
instance = comp, \sw[0]~input , sw[0]~input, LogicalStep_Lab4_top, 1
instance = comp, \sw[1]~input , sw[1]~input, LogicalStep_Lab4_top, 1
instance = comp, \sw[2]~input , sw[2]~input, LogicalStep_Lab4_top, 1
instance = comp, \sw[3]~input , sw[3]~input, LogicalStep_Lab4_top, 1
instance = comp, \sw[4]~input , sw[4]~input, LogicalStep_Lab4_top, 1
instance = comp, \sw[5]~input , sw[5]~input, LogicalStep_Lab4_top, 1
instance = comp, \sw[6]~input , sw[6]~input, LogicalStep_Lab4_top, 1
instance = comp, \sw[7]~input , sw[7]~input, LogicalStep_Lab4_top, 1
>>>>>>> cfef051bb3bf4a0568bc19b66a91f7a9f79c087f
