<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Building the Design</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part75.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part77.htm">Next &gt;</a></p><p class="s2" style="padding-top: 8pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark80">&zwnj;</a>Building the Design</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="661" height="1" alt="image" src="Image_542.png"/></span></p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The designs make use of a consistent build environment, using a makefile and scripts to run both Synplify Pro and ACE in batch mode.</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part77.htm">Prerequisites</a><a class="toc0" href="part78.htm">I/O Ring Files</a><a class="toc1" href="part79.htm">I/O Ring Batch Flow</a><a class="toc1" href="part80.htm">I/O Ring GUI Flow</a><a class="toc1" href="part81.htm">Changing Speed Grades</a><a class="toc0" href="part82.htm">Batch Flow</a><a class="toc1" href="part83.htm">ACE-Driven Integrated Synthesis (default)</a><a class="toc1" href="part84.htm">Standalone Synthesis in Synplify Pro</a><a class="toc1" href="part85.htm">Change Default Flow</a><a class="toc1" href="part86.htm">Makefile Options</a><a class="toc1" href="part87.htm">Constraint Files</a><a class="toc0" href="part88.htm">GUI Flow</a><a class="toc0" href="part89.htm">Timing Closure</a><a class="toc0" href="part90.htm">Device Setup</a><a class="toc1" href="part91.htm">Verilog Macro Defines</a><a class="toc1" href="part92.htm">GUI Flow</a><a class="toc1" href="part93.htm">Batch Flow</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part75.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part77.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
