# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../aars_video_out.srcs/sources_1/ip/clk_wiz_0" \
"../../../../aars_video_out.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../aars_video_out.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../aars_video_out.srcs/sources_1/ip/ila_0/sim/ila_0.v" \

sv xil_defaultlib  --include "../../../../aars_video_out.srcs/sources_1/ip/clk_wiz_0" \
"../../../../aars_video_out.srcs/sources_1/new/aars_video_top.sv" \
"../../../../aars_video_out.srcs/sources_1/new/content_routine.sv" \
"../../../../aars_video_out.srcs/sources_1/new/signal_generator.sv" \
"../../../../aars_video_out.srcs/sources_1/new/simulation_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
