 
****************************************
Report : qor
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Fri Jul 10 04:10:56 2020
****************************************


  Timing Path Group 'clk_ext'
  -----------------------------------
  Levels of Logic:             45.000
  Critical Path Length:         6.598
  Critical Path Slack:         13.272
  Critical Path Clk Period:    20.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.010
  Total Hold Violation:       -10.301
  No. of Hold Violations:    1044.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         42
  Hierarchical Port Count:       5252
  Leaf Cell Count:              16179
  Buf/Inv Cell Count:            3199
  Buf Cell Count:                 722
  Inv Cell Count:                2477
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     12935
  Sequential Cell Count:         3244
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       26826.240
  Noncombinational Area:    28028.161
  Buf/Inv Area:              3302.080
  Total Buffer Area:          924.160
  Total Inverter Area:       2377.920
  Macro/Black Box Area:         0.000
  Net Area:                     0.000
  -----------------------------------
  Cell Area:                54854.401
  Design Area:              54854.401


  Design Rules
  -----------------------------------
  Total Number of Nets:         18022
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hades

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.015
  Logic Optimization:                 1.424
  Mapping Optimization:              10.012
  -----------------------------------------
  Overall Compile Time:              27.684
  Overall Compile Wall Clock Time:   22.357

  --------------------------------------------------------------------

  Design  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.010  TNS: 10.301  Number of Violating Paths: 1044

  --------------------------------------------------------------------


1
