

================================================================
== Vivado HLS Report for 'update_knn16'
================================================================
* Date:           Sun Sep  6 16:09:44 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dg_reg
* Solution:       knn_cluster4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.677 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      493|    18496| 4.930 us | 0.185 ms |  493|  18496|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STORE_LOCAL                 |     3600|     3600|         8|          8|          1|   450|    yes   |
        |- TRANSFER_LOOP               |    14400|    14400|         9|          8|          1|  1800|    yes   |
        |- TRAINING_LOOP_LANES         |      460|      460|        12|          1|          1|   450|    yes   |
        |- LANES_INSERTION_SORT_OUTER  |        6|        6|         2|          1|          1|     6|    yes   |
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 8
  * Pipeline-1: initiation interval (II) = 8, depth = 9
  * Pipeline-2: initiation interval (II) = 1, depth = 12
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 58
* Pipeline : 4
  Pipeline-0 : II = 8, D = 8, States = { 2 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 8, D = 9, States = { 11 12 13 14 15 16 17 18 19 }
  Pipeline-2 : II = 1, D = 12, States = { 36 37 38 39 40 41 42 43 44 45 46 47 }
  Pipeline-3 : II = 1, D = 2, States = { 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 20 2 
2 --> 10 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 11 
11 --> 20 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 11 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 48 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 36 
48 --> 49 
49 --> 51 50 
50 --> 49 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%index_4_load = load i1* @index_4, align 1" [dg_reg/src/sdsoc/digitrec.cpp:6857]   --->   Operation 60 'load' 'index_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %index_4_load, label %._crit_edge1606, label %.preheader1603.preheader" [dg_reg/src/sdsoc/digitrec.cpp:6857]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader1603" [dg_reg/src/sdsoc/digitrec.cpp:6860]   --->   Operation 62 'br' <Predicate = (!index_4_load)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %STORE_LOCAL ], [ 0, %.preheader1603.preheader ]"   --->   Operation 63 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.66ns)   --->   "%icmp_ln6860 = icmp eq i9 %i_0, -62" [dg_reg/src/sdsoc/digitrec.cpp:6860]   --->   Operation 64 'icmp' 'icmp_ln6860' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450)"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [dg_reg/src/sdsoc/digitrec.cpp:6860]   --->   Operation 66 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6860, label %.preheader1602.preheader, label %STORE_LOCAL" [dg_reg/src/sdsoc/digitrec.cpp:6860]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6863]   --->   Operation 68 'read' 'tmp_V' <Predicate = (!icmp_ln6860)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_V_151 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6864]   --->   Operation 69 'read' 'tmp_V_151' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_V_152 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6865]   --->   Operation 70 'read' 'tmp_V_152' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_V_153 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6866]   --->   Operation 71 'read' 'tmp_V_153' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_V_154 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6867]   --->   Operation 72 'read' 'tmp_V_154' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_V_155 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6868]   --->   Operation 73 'read' 'tmp_V_155' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_V_156 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6869]   --->   Operation 74 'read' 'tmp_V_156' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str145) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:6861]   --->   Operation 75 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str145)" [dg_reg/src/sdsoc/digitrec.cpp:6861]   --->   Operation 76 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:6862]   --->   Operation 77 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln6863 = zext i9 %i_0 to i64" [dg_reg/src/sdsoc/digitrec.cpp:6863]   --->   Operation 78 'zext' 'zext_ln6863' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%training_set_V_addr = getelementptr [450 x i256]* @training_set_V, i64 0, i64 %zext_ln6863" [dg_reg/src/sdsoc/digitrec.cpp:6863]   --->   Operation 79 'getelementptr' 'training_set_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_V_157 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6870]   --->   Operation 80 'read' 'tmp_V_157' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_s = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %tmp_V, i32 %tmp_V_151, i32 %tmp_V_152, i32 %tmp_V_153, i32 %tmp_V_154, i32 %tmp_V_155, i32 %tmp_V_156, i32 %tmp_V_157)" [dg_reg/src/sdsoc/digitrec.cpp:6870]   --->   Operation 81 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (3.25ns)   --->   "store i256 %p_Result_s, i256* %training_set_V_addr, align 32" [dg_reg/src/sdsoc/digitrec.cpp:6870]   --->   Operation 82 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str145, i32 %tmp)" [dg_reg/src/sdsoc/digitrec.cpp:6871]   --->   Operation 83 'specregionend' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader1603" [dg_reg/src/sdsoc/digitrec.cpp:6860]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 1.76>
ST_10 : Operation 85 [1/1] (1.76ns)   --->   "br label %.preheader1602" [dg_reg/src/sdsoc/digitrec.cpp:6874]   --->   Operation 85 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 3> <Delay = 2.85>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%i1_0 = phi i11 [ %i_9, %TRANSFER_LOOP ], [ 0, %.preheader1602.preheader ]"   --->   Operation 86 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (1.88ns)   --->   "%icmp_ln6874 = icmp eq i11 %i1_0, -248" [dg_reg/src/sdsoc/digitrec.cpp:6874]   --->   Operation 87 'icmp' 'icmp_ln6874' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)"   --->   Operation 88 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (1.63ns)   --->   "%i_9 = add i11 %i1_0, 1" [dg_reg/src/sdsoc/digitrec.cpp:6874]   --->   Operation 89 'add' 'i_9' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6874, label %0, label %TRANSFER_LOOP" [dg_reg/src/sdsoc/digitrec.cpp:6874]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_V_158 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6877]   --->   Operation 91 'read' 'tmp_V_158' <Predicate = (!icmp_ln6874)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 3.63>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_V_159 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6878]   --->   Operation 92 'read' 'tmp_V_159' <Predicate = (!icmp_ln6874)> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_158)" [dg_reg/src/sdsoc/digitrec.cpp:6885]   --->   Operation 93 'write' <Predicate = (!icmp_ln6874)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 13 <SV = 5> <Delay = 3.63>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_V_160 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6879]   --->   Operation 94 'read' 'tmp_V_160' <Predicate = (!icmp_ln6874)> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_159)" [dg_reg/src/sdsoc/digitrec.cpp:6886]   --->   Operation 95 'write' <Predicate = (!icmp_ln6874)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 14 <SV = 6> <Delay = 3.63>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_V_161 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6880]   --->   Operation 96 'read' 'tmp_V_161' <Predicate = (!icmp_ln6874)> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_160)" [dg_reg/src/sdsoc/digitrec.cpp:6887]   --->   Operation 97 'write' <Predicate = (!icmp_ln6874)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 15 <SV = 7> <Delay = 3.63>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_V_162 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6881]   --->   Operation 98 'read' 'tmp_V_162' <Predicate = (!icmp_ln6874)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_161)" [dg_reg/src/sdsoc/digitrec.cpp:6888]   --->   Operation 99 'write' <Predicate = (!icmp_ln6874)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 16 <SV = 8> <Delay = 3.63>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_V_163 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6882]   --->   Operation 100 'read' 'tmp_V_163' <Predicate = (!icmp_ln6874)> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_162)" [dg_reg/src/sdsoc/digitrec.cpp:6889]   --->   Operation 101 'write' <Predicate = (!icmp_ln6874)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 17 <SV = 9> <Delay = 3.63>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_V_164 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6883]   --->   Operation 102 'read' 'tmp_V_164' <Predicate = (!icmp_ln6874)> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_163)" [dg_reg/src/sdsoc/digitrec.cpp:6890]   --->   Operation 103 'write' <Predicate = (!icmp_ln6874)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 18 <SV = 10> <Delay = 3.63>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_V_165 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6884]   --->   Operation 104 'read' 'tmp_V_165' <Predicate = (!icmp_ln6874)> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_164)" [dg_reg/src/sdsoc/digitrec.cpp:6891]   --->   Operation 105 'write' <Predicate = (!icmp_ln6874)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 19 <SV = 11> <Delay = 3.63>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str146) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:6875]   --->   Operation 106 'specloopname' <Predicate = (!icmp_ln6874)> <Delay = 0.00>
ST_19 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str146)" [dg_reg/src/sdsoc/digitrec.cpp:6875]   --->   Operation 107 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln6874)> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:6876]   --->   Operation 108 'specpipeline' <Predicate = (!icmp_ln6874)> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_165)" [dg_reg/src/sdsoc/digitrec.cpp:6892]   --->   Operation 109 'write' <Predicate = (!icmp_ln6874)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str146, i32 %tmp_s)" [dg_reg/src/sdsoc/digitrec.cpp:6893]   --->   Operation 110 'specregionend' 'empty_39' <Predicate = (!icmp_ln6874)> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "br label %.preheader1602" [dg_reg/src/sdsoc/digitrec.cpp:6874]   --->   Operation 111 'br' <Predicate = (!icmp_ln6874)> <Delay = 0.00>

State 20 <SV = 4> <Delay = 3.63>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "store i1 true, i1* @index_4, align 1" [dg_reg/src/sdsoc/digitrec.cpp:6895]   --->   Operation 112 'store' <Predicate = (!index_4_load)> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "br label %._crit_edge1606" [dg_reg/src/sdsoc/digitrec.cpp:6896]   --->   Operation 113 'br' <Predicate = (!index_4_load)> <Delay = 0.00>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_V_166 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6899]   --->   Operation 114 'read' 'tmp_V_166' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 115 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_166)" [dg_reg/src/sdsoc/digitrec.cpp:6907]   --->   Operation 115 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_20 : Operation 116 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:6941]   --->   Operation 116 'store' <Predicate = true> <Delay = 1.76>
ST_20 : Operation 117 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:6941]   --->   Operation 117 'store' <Predicate = true> <Delay = 1.76>
ST_20 : Operation 118 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:6941]   --->   Operation 118 'store' <Predicate = true> <Delay = 1.76>
ST_20 : Operation 119 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:6941]   --->   Operation 119 'store' <Predicate = true> <Delay = 1.76>
ST_20 : Operation 120 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:6941]   --->   Operation 120 'store' <Predicate = true> <Delay = 1.76>
ST_20 : Operation 121 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4_5, align 2" [dg_reg/src/sdsoc/digitrec.cpp:6941]   --->   Operation 121 'store' <Predicate = true> <Delay = 1.76>

State 21 <SV = 5> <Delay = 3.63>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_V_167 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6900]   --->   Operation 122 'read' 'tmp_V_167' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i32 %tmp_V_167 to i4" [dg_reg/src/sdsoc/digitrec.cpp:6906]   --->   Operation 123 'trunc' 'trunc_ln414' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_167)" [dg_reg/src/sdsoc/digitrec.cpp:6908]   --->   Operation 124 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 22 <SV = 6> <Delay = 3.63>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_V_168 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6901]   --->   Operation 125 'read' 'tmp_V_168' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_168)" [dg_reg/src/sdsoc/digitrec.cpp:6909]   --->   Operation 126 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 23 <SV = 7> <Delay = 3.63>
ST_23 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_V_169 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6902]   --->   Operation 127 'read' 'tmp_V_169' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 128 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_169)" [dg_reg/src/sdsoc/digitrec.cpp:6910]   --->   Operation 128 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 24 <SV = 8> <Delay = 3.63>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_V_170 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6903]   --->   Operation 129 'read' 'tmp_V_170' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 130 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_170)" [dg_reg/src/sdsoc/digitrec.cpp:6911]   --->   Operation 130 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 25 <SV = 9> <Delay = 3.63>
ST_25 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_V_171 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6904]   --->   Operation 131 'read' 'tmp_V_171' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 132 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_171)" [dg_reg/src/sdsoc/digitrec.cpp:6912]   --->   Operation 132 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 26 <SV = 10> <Delay = 3.63>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_V_172 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6905]   --->   Operation 133 'read' 'tmp_V_172' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 134 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_172)" [dg_reg/src/sdsoc/digitrec.cpp:6913]   --->   Operation 134 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 27 <SV = 11> <Delay = 3.63>
ST_27 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_V_173 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6906]   --->   Operation 135 'read' 'tmp_V_173' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 136 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_173)" [dg_reg/src/sdsoc/digitrec.cpp:6914]   --->   Operation 136 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 28 <SV = 12> <Delay = 0.00>
ST_28 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_V_312_0 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6920]   --->   Operation 137 'read' 'tmp_V_312_0' <Predicate = true> <Delay = 0.00>

State 29 <SV = 13> <Delay = 0.00>
ST_29 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_V_186 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6921]   --->   Operation 138 'read' 'tmp_V_186' <Predicate = true> <Delay = 0.00>

State 30 <SV = 14> <Delay = 0.00>
ST_30 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_V_187 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6922]   --->   Operation 139 'read' 'tmp_V_187' <Predicate = true> <Delay = 0.00>

State 31 <SV = 15> <Delay = 0.00>
ST_31 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_V_188 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6923]   --->   Operation 140 'read' 'tmp_V_188' <Predicate = true> <Delay = 0.00>

State 32 <SV = 16> <Delay = 0.00>
ST_32 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_V_316_0 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6924]   --->   Operation 141 'read' 'tmp_V_316_0' <Predicate = true> <Delay = 0.00>

State 33 <SV = 17> <Delay = 0.00>
ST_33 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_V_189 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6925]   --->   Operation 142 'read' 'tmp_V_189' <Predicate = true> <Delay = 0.00>

State 34 <SV = 18> <Delay = 0.00>
ST_34 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_V_190 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6926]   --->   Operation 143 'read' 'tmp_V_190' <Predicate = true> <Delay = 0.00>

State 35 <SV = 19> <Delay = 1.76>
ST_35 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_V_191 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6927]   --->   Operation 144 'read' 'tmp_V_191' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 145 [1/1] (0.00ns)   --->   "%lhs_V = call i196 @_ssdm_op_BitConcatenate.i196.i4.i32.i32.i32.i32.i32.i32(i4 %trunc_ln414, i32 %tmp_V_168, i32 %tmp_V_169, i32 %tmp_V_170, i32 %tmp_V_171, i32 %tmp_V_172, i32 %tmp_V_173)" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 145 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 146 [1/1] (1.76ns)   --->   "br label %1" [dg_reg/src/sdsoc/digitrec.cpp:6944]   --->   Operation 146 'br' <Predicate = true> <Delay = 1.76>

State 36 <SV = 20> <Delay = 8.14>
ST_36 : Operation 147 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %._crit_edge1606 ], [ %add_ln6944, %LANES_end ]" [dg_reg/src/sdsoc/digitrec.cpp:6944]   --->   Operation 147 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 148 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %._crit_edge1606 ], [ %select_ln6951_1, %LANES_end ]" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 148 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 149 [1/1] (0.00ns)   --->   "%i4_0 = phi i8 [ 0, %._crit_edge1606 ], [ %i_10, %LANES_end ]"   --->   Operation 149 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln6951 = zext i2 %j_0 to i3" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 150 'zext' 'zext_ln6951' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln6951 = trunc i2 %j_0 to i1" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 151 'trunc' 'trunc_ln6951' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln6951, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 152 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 153 [1/1] (1.65ns)   --->   "%sub_ln6951 = sub i3 %shl_ln, %zext_ln6951" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 153 'sub' 'sub_ln6951' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 154 [1/1] (1.13ns)   --->   "%icmp_ln4141 = icmp eq i3 %shl_ln, %zext_ln6951" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 154 'icmp' 'icmp_ln4141' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 155 [1/1] (1.66ns)   --->   "%icmp_ln6944 = icmp eq i9 %indvar_flatten, -62" [dg_reg/src/sdsoc/digitrec.cpp:6944]   --->   Operation 155 'icmp' 'icmp_ln6944' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 156 [1/1] (1.82ns)   --->   "%add_ln6944 = add i9 1, %indvar_flatten" [dg_reg/src/sdsoc/digitrec.cpp:6944]   --->   Operation 156 'add' 'add_ln6944' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6944, label %.preheader88.preheader.preheader, label %LANES_begin" [dg_reg/src/sdsoc/digitrec.cpp:6944]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 158 [1/1] (1.55ns)   --->   "%icmp_ln6947 = icmp eq i8 %i4_0, -31" [dg_reg/src/sdsoc/digitrec.cpp:6947]   --->   Operation 158 'icmp' 'icmp_ln6947' <Predicate = (!icmp_ln6944)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 159 [1/1] (1.24ns)   --->   "%select_ln6951 = select i1 %icmp_ln6947, i8 0, i8 %i4_0" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 159 'select' 'select_ln6951' <Predicate = (!icmp_ln6944)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 160 [1/1] (1.56ns)   --->   "%add_ln6944_1 = add i2 1, %j_0" [dg_reg/src/sdsoc/digitrec.cpp:6944]   --->   Operation 160 'add' 'add_ln6944_1' <Predicate = (!icmp_ln6944)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln6951_1 = zext i2 %add_ln6944_1 to i3" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 161 'zext' 'zext_ln6951_1' <Predicate = (!icmp_ln6944)> <Delay = 0.00>
ST_36 : Operation 162 [1/1] (0.99ns)   --->   "%select_ln6951_1 = select i1 %icmp_ln6947, i2 %add_ln6944_1, i2 %j_0" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 162 'select' 'select_ln6951_1' <Predicate = (!icmp_ln6944)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln6951_2 = zext i2 %select_ln6951_1 to i15" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 163 'zext' 'zext_ln6951_2' <Predicate = (!icmp_ln6944)> <Delay = 0.00>
ST_36 : Operation 164 [1/1] (5.59ns)   --->   "%mul_ln6951 = mul i15 -14768, %zext_ln6951_2" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 164 'mul' 'mul_ln6951' <Predicate = (!icmp_ln6944)> <Delay = 5.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln6951_1 = trunc i2 %add_ln6944_1 to i1" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 165 'trunc' 'trunc_ln6951_1' <Predicate = (!icmp_ln6944)> <Delay = 0.00>
ST_36 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln6951_mid1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln6951_1, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 166 'bitconcatenate' 'shl_ln6951_mid1' <Predicate = (!icmp_ln6944)> <Delay = 0.00>
ST_36 : Operation 167 [1/1] (1.65ns)   --->   "%sub_ln6951_1 = sub i3 %shl_ln6951_mid1, %zext_ln6951_1" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 167 'sub' 'sub_ln6951_1' <Predicate = (!icmp_ln6944)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 168 [1/1] (0.98ns)   --->   "%select_ln6951_2 = select i1 %icmp_ln6947, i3 %sub_ln6951_1, i3 %sub_ln6951" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 168 'select' 'select_ln6951_2' <Predicate = (!icmp_ln6944)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 169 [1/1] (1.13ns)   --->   "%icmp_ln4141_7 = icmp eq i3 %shl_ln6951_mid1, %zext_ln6951_1" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 169 'icmp' 'icmp_ln4141_7' <Predicate = (!icmp_ln6944)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 170 [1/1] (0.99ns)   --->   "%select_ln6951_3 = select i1 %icmp_ln6947, i1 %icmp_ln4141_7, i1 %icmp_ln4141" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 170 'select' 'select_ln6951_3' <Predicate = (!icmp_ln6944)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str89)" [dg_reg/src/sdsoc/digitrec.cpp:6948]   --->   Operation 171 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln6944)> <Delay = 0.00>
ST_36 : Operation 172 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str89, i32 %tmp_5)" [dg_reg/src/sdsoc/digitrec.cpp:6952]   --->   Operation 172 'specregionend' 'empty_40' <Predicate = (!icmp_ln6944)> <Delay = 0.00>
ST_36 : Operation 173 [1/1] (1.91ns)   --->   "%i_10 = add i8 %select_ln6951, 1" [dg_reg/src/sdsoc/digitrec.cpp:6947]   --->   Operation 173 'add' 'i_10' <Predicate = (!icmp_ln6944)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 174 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 174 'br' <Predicate = (!icmp_ln6944)> <Delay = 0.00>

State 37 <SV = 21> <Delay = 6.38>
ST_37 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln6951_3 = zext i15 %mul_ln6951 to i32" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 175 'zext' 'zext_ln6951_3' <Predicate = (!icmp_ln6944)> <Delay = 0.00>
ST_37 : Operation 176 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln6951_1 = mul i32 52429, %zext_ln6951_3" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 176 'mul' 'mul_ln6951_1' <Predicate = (!icmp_ln6944)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln6951_mid2 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %mul_ln6951_1, i32 22, i32 30)" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 177 'partselect' 'trunc_ln6951_mid2' <Predicate = (!icmp_ln6944)> <Delay = 0.00>

State 38 <SV = 22> <Delay = 5.07>
ST_38 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln6947 = zext i8 %select_ln6951 to i9" [dg_reg/src/sdsoc/digitrec.cpp:6947]   --->   Operation 178 'zext' 'zext_ln6947' <Predicate = (!icmp_ln6944)> <Delay = 0.00>
ST_38 : Operation 179 [1/1] (1.82ns)   --->   "%add_ln6950 = add i9 %trunc_ln6951_mid2, %zext_ln6947" [dg_reg/src/sdsoc/digitrec.cpp:6950]   --->   Operation 179 'add' 'add_ln6950' <Predicate = (!icmp_ln6944)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln6950 = zext i9 %add_ln6950 to i64" [dg_reg/src/sdsoc/digitrec.cpp:6950]   --->   Operation 180 'zext' 'zext_ln6950' <Predicate = (!icmp_ln6944)> <Delay = 0.00>
ST_38 : Operation 181 [1/1] (0.00ns)   --->   "%training_set_V_addr_1 = getelementptr [450 x i256]* @training_set_V, i64 0, i64 %zext_ln6950" [dg_reg/src/sdsoc/digitrec.cpp:6950]   --->   Operation 181 'getelementptr' 'training_set_V_addr_1' <Predicate = (!icmp_ln6944)> <Delay = 0.00>
ST_38 : Operation 182 [2/2] (3.25ns)   --->   "%training_instance_V = load i256* %training_set_V_addr_1, align 32" [dg_reg/src/sdsoc/digitrec.cpp:6950]   --->   Operation 182 'load' 'training_instance_V' <Predicate = (!icmp_ln6944)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>

State 39 <SV = 23> <Delay = 4.29>
ST_39 : Operation 183 [1/2] (3.25ns)   --->   "%training_instance_V = load i256* %training_set_V_addr_1, align 32" [dg_reg/src/sdsoc/digitrec.cpp:6950]   --->   Operation 183 'load' 'training_instance_V' <Predicate = (!icmp_ln6944)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>
ST_39 : Operation 184 [1/1] (0.00ns)   --->   "%rhs_V = trunc i256 %training_instance_V to i196" [dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 184 'trunc' 'rhs_V' <Predicate = (!icmp_ln6944)> <Delay = 0.00>
ST_39 : Operation 185 [1/1] (1.03ns)   --->   "%ret_V = xor i196 %lhs_V, %rhs_V" [dg_reg/src/sdsoc/digitrec.cpp:4128->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 185 'xor' 'ret_V' <Predicate = (!icmp_ln6944)> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 24> <Delay = 7.02>
ST_40 : Operation 186 [8/8] (7.02ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 186 'call' 'dist' <Predicate = (!icmp_ln6944)> <Delay = 7.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 25> <Delay = 8.67>
ST_41 : Operation 187 [7/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 187 'call' 'dist' <Predicate = (!icmp_ln6944)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 26> <Delay = 8.67>
ST_42 : Operation 188 [6/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 188 'call' 'dist' <Predicate = (!icmp_ln6944)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 27> <Delay = 8.67>
ST_43 : Operation 189 [5/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 189 'call' 'dist' <Predicate = (!icmp_ln6944)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 28> <Delay = 8.67>
ST_44 : Operation 190 [4/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 190 'call' 'dist' <Predicate = (!icmp_ln6944)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 29> <Delay = 8.67>
ST_45 : Operation 191 [3/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 191 'call' 'dist' <Predicate = (!icmp_ln6944)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 30> <Delay = 8.67>
ST_46 : Operation 192 [2/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 192 'call' 'dist' <Predicate = (!icmp_ln6944)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 193 [1/1] (0.00ns)   --->   "%knn_set_4_0_load = load i11* @knn_set_4_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 193 'load' 'knn_set_4_0_load' <Predicate = (!icmp_ln6944 & select_ln6951_3)> <Delay = 0.00>
ST_46 : Operation 194 [1/1] (0.00ns)   --->   "%knn_set_4_3_load = load i11* @knn_set_4_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 194 'load' 'knn_set_4_3_load' <Predicate = (!icmp_ln6944 & !select_ln6951_3)> <Delay = 0.00>
ST_46 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln4141 = trunc i11 %knn_set_4_0_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 195 'trunc' 'trunc_ln4141' <Predicate = (!icmp_ln6944 & select_ln6951_3)> <Delay = 0.00>
ST_46 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln4141_21 = trunc i11 %knn_set_4_3_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 196 'trunc' 'trunc_ln4141_21' <Predicate = (!icmp_ln6944 & !select_ln6951_3)> <Delay = 0.00>
ST_46 : Operation 197 [1/1] (0.96ns)   --->   "%select_ln4141 = select i1 %select_ln6951_3, i9 %trunc_ln4141, i9 %trunc_ln4141_21" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 197 'select' 'select_ln4141' <Predicate = (!icmp_ln6944)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 198 [1/1] (0.00ns)   --->   "%knn_set_4_1_load = load i11* @knn_set_4_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 198 'load' 'knn_set_4_1_load' <Predicate = (!icmp_ln6944 & select_ln6951_3)> <Delay = 0.00>
ST_46 : Operation 199 [1/1] (0.00ns)   --->   "%knn_set_4_4_load = load i11* @knn_set_4_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 199 'load' 'knn_set_4_4_load' <Predicate = (!icmp_ln6944 & !select_ln6951_3)> <Delay = 0.00>
ST_46 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln4141_22 = trunc i11 %knn_set_4_1_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 200 'trunc' 'trunc_ln4141_22' <Predicate = (!icmp_ln6944 & select_ln6951_3)> <Delay = 0.00>
ST_46 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln4141_23 = trunc i11 %knn_set_4_4_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 201 'trunc' 'trunc_ln4141_23' <Predicate = (!icmp_ln6944 & !select_ln6951_3)> <Delay = 0.00>
ST_46 : Operation 202 [1/1] (0.96ns)   --->   "%select_ln4141_25 = select i1 %select_ln6951_3, i9 %trunc_ln4141_22, i9 %trunc_ln4141_23" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 202 'select' 'select_ln4141_25' <Predicate = (!icmp_ln6944)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 203 [1/1] (1.66ns)   --->   "%icmp_ln4141_1 = icmp ugt i9 %select_ln4141_25, %select_ln4141" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 203 'icmp' 'icmp_ln4141_1' <Predicate = (!icmp_ln6944)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 204 [1/1] (0.96ns)   --->   "%select_ln4141_26 = select i1 %icmp_ln4141_1, i9 %select_ln4141_25, i9 %select_ln4141" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 204 'select' 'select_ln4141_26' <Predicate = (!icmp_ln6944)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 205 [1/1] (0.00ns)   --->   "%knn_set_4_2_load = load i11* @knn_set_4_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 205 'load' 'knn_set_4_2_load' <Predicate = (!icmp_ln6944 & select_ln6951_3)> <Delay = 0.00>
ST_46 : Operation 206 [1/1] (0.00ns)   --->   "%knn_set_4_5_load = load i11* @knn_set_4_5, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 206 'load' 'knn_set_4_5_load' <Predicate = (!icmp_ln6944 & !select_ln6951_3)> <Delay = 0.00>
ST_46 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln4141_24 = trunc i11 %knn_set_4_2_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 207 'trunc' 'trunc_ln4141_24' <Predicate = (!icmp_ln6944 & select_ln6951_3)> <Delay = 0.00>
ST_46 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln4141_25 = trunc i11 %knn_set_4_5_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 208 'trunc' 'trunc_ln4141_25' <Predicate = (!icmp_ln6944 & !select_ln6951_3)> <Delay = 0.00>
ST_46 : Operation 209 [1/1] (0.96ns)   --->   "%select_ln4141_27 = select i1 %select_ln6951_3, i9 %trunc_ln4141_24, i9 %trunc_ln4141_25" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 209 'select' 'select_ln4141_27' <Predicate = (!icmp_ln6944)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 210 [1/1] (1.66ns)   --->   "%icmp_ln4141_2 = icmp ugt i9 %select_ln4141_27, %select_ln4141_26" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 210 'icmp' 'icmp_ln4141_2' <Predicate = (!icmp_ln6944)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln4141_30)   --->   "%select_ln4141_29 = select i1 %icmp_ln4141_2, i2 -2, i2 1" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 211 'select' 'select_ln4141_29' <Predicate = (!icmp_ln6944)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln4141_30)   --->   "%or_ln4141 = or i1 %icmp_ln4141_2, %icmp_ln4141_1" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 212 'or' 'or_ln4141' <Predicate = (!icmp_ln6944)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 213 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln4141_30 = select i1 %or_ln4141, i2 %select_ln4141_29, i2 0" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 213 'select' 'select_ln4141_30' <Predicate = (!icmp_ln6944)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 47 <SV = 31> <Delay = 5.43>
ST_47 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @TRAINING_LOOP_LANES_s)"   --->   Operation 214 'specloopname' <Predicate = (!icmp_ln6944)> <Delay = 0.00>
ST_47 : Operation 215 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450)"   --->   Operation 215 'speclooptripcount' 'empty_41' <Predicate = (!icmp_ln6944)> <Delay = 0.00>
ST_47 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str89) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:6948]   --->   Operation 216 'specloopname' <Predicate = (!icmp_ln6944)> <Delay = 0.00>
ST_47 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:6949]   --->   Operation 217 'specpipeline' <Predicate = (!icmp_ln6944)> <Delay = 0.00>
ST_47 : Operation 218 [1/8] (3.66ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 218 'call' 'dist' <Predicate = (!icmp_ln6944)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln4149)   --->   "%zext_ln4141 = zext i8 %dist to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 219 'zext' 'zext_ln4141' <Predicate = (!icmp_ln6944)> <Delay = 0.00>
ST_47 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln4149)   --->   "%select_ln4141_28 = select i1 %icmp_ln4141_2, i9 %select_ln4141_27, i9 %select_ln4141_26" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 220 'select' 'select_ln4141_28' <Predicate = (!icmp_ln6944)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln4141_5 = zext i2 %select_ln4141_30 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 221 'zext' 'zext_ln4141_5' <Predicate = (!icmp_ln6944)> <Delay = 0.00>
ST_47 : Operation 222 [1/1] (1.66ns) (out node of the LUT)   --->   "%icmp_ln4149 = icmp ult i9 %zext_ln4141, %select_ln4141_28" [dg_reg/src/sdsoc/digitrec.cpp:4149->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 222 'icmp' 'icmp_ln4149' <Predicate = (!icmp_ln6944)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 223 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4149, label %2, label %LANES_end" [dg_reg/src/sdsoc/digitrec.cpp:4149->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 223 'br' <Predicate = (!icmp_ln6944)> <Delay = 0.00>
ST_47 : Operation 224 [1/1] (1.65ns)   --->   "%add_ln4150 = add i3 %select_ln6951_2, %zext_ln4141_5" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 224 'add' 'add_ln4150' <Predicate = (icmp_ln4149)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 225 [1/1] (1.30ns)   --->   "switch i3 %add_ln4150, label %branch17 [
    i3 0, label %branch12
    i3 1, label %branch13
    i3 2, label %branch14
    i3 3, label %branch15
    i3 -4, label %branch16
  ]" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 225 'switch' <Predicate = (icmp_ln4149)> <Delay = 1.30>
ST_47 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln4150_25 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 226 'zext' 'zext_ln4150_25' <Predicate = (icmp_ln4149 & add_ln4150 == 4)> <Delay = 0.00>
ST_47 : Operation 227 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_25, i11* @knn_set_4_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 227 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 4)> <Delay = 1.76>
ST_47 : Operation 228 [1/1] (0.00ns)   --->   "br label %3" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 228 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 4)> <Delay = 0.00>
ST_47 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln4150_24 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 229 'zext' 'zext_ln4150_24' <Predicate = (icmp_ln4149 & add_ln4150 == 3)> <Delay = 0.00>
ST_47 : Operation 230 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_24, i11* @knn_set_4_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 230 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 3)> <Delay = 1.76>
ST_47 : Operation 231 [1/1] (0.00ns)   --->   "br label %3" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 231 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 3)> <Delay = 0.00>
ST_47 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln4150_23 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 232 'zext' 'zext_ln4150_23' <Predicate = (icmp_ln4149 & add_ln4150 == 2)> <Delay = 0.00>
ST_47 : Operation 233 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_23, i11* @knn_set_4_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 233 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 2)> <Delay = 1.76>
ST_47 : Operation 234 [1/1] (0.00ns)   --->   "br label %3" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 234 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 2)> <Delay = 0.00>
ST_47 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln4150_22 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 235 'zext' 'zext_ln4150_22' <Predicate = (icmp_ln4149 & add_ln4150 == 1)> <Delay = 0.00>
ST_47 : Operation 236 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_22, i11* @knn_set_4_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 236 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 1)> <Delay = 1.76>
ST_47 : Operation 237 [1/1] (0.00ns)   --->   "br label %3" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 237 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 1)> <Delay = 0.00>
ST_47 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln4150_21 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 238 'zext' 'zext_ln4150_21' <Predicate = (icmp_ln4149 & add_ln4150 == 0)> <Delay = 0.00>
ST_47 : Operation 239 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_21, i11* @knn_set_4_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 239 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 0)> <Delay = 1.76>
ST_47 : Operation 240 [1/1] (0.00ns)   --->   "br label %3" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 240 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 0)> <Delay = 0.00>
ST_47 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln4150 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 241 'zext' 'zext_ln4150' <Predicate = (icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 0.00>
ST_47 : Operation 242 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150, i11* @knn_set_4_5, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 242 'store' <Predicate = (icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 1.76>
ST_47 : Operation 243 [1/1] (0.00ns)   --->   "br label %3" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 243 'br' <Predicate = (icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 0.00>
ST_47 : Operation 244 [1/1] (0.00ns)   --->   "br label %LANES_end" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951]   --->   Operation 244 'br' <Predicate = (icmp_ln4149)> <Delay = 0.00>

State 48 <SV = 21> <Delay = 1.76>
ST_48 : Operation 245 [1/1] (1.76ns)   --->   "br label %.preheader88.preheader" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 245 'br' <Predicate = true> <Delay = 1.76>

State 49 <SV = 22> <Delay = 7.19>
ST_49 : Operation 246 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i3 [ %add_ln4454, %INSERTION_SORT_OUTER ], [ 0, %.preheader88.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 246 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 247 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ %select_ln4454, %INSERTION_SORT_OUTER ], [ 0, %.preheader88.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 247 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_V_183 = phi i32 [ %select_ln4474, %INSERTION_SORT_OUTER ], [ %tmp_V_189, %.preheader88.preheader.preheader ]"   --->   Operation 248 'phi' 'tmp_V_183' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 249 [1/1] (0.00ns)   --->   "%label_list_2_8 = phi i32 [ %select_ln4474_16, %INSERTION_SORT_OUTER ], [ %tmp_V_190, %.preheader88.preheader.preheader ]"   --->   Operation 249 'phi' 'label_list_2_8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 250 [1/1] (0.00ns)   --->   "%label_list_1_5 = phi i32 [ %select_ln4479_19, %INSERTION_SORT_OUTER ], [ %tmp_V_191, %.preheader88.preheader.preheader ]"   --->   Operation 250 'phi' 'label_list_1_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_V_180 = phi i32 [ %min_distance_list_2_21, %INSERTION_SORT_OUTER ], [ %tmp_V_186, %.preheader88.preheader.preheader ]"   --->   Operation 251 'phi' 'tmp_V_180' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 252 [1/1] (0.00ns)   --->   "%min_distance_list_2_18 = phi i32 [ %select_ln4474_17, %INSERTION_SORT_OUTER ], [ %tmp_V_187, %.preheader88.preheader.preheader ]"   --->   Operation 252 'phi' 'min_distance_list_2_18' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 253 [1/1] (0.00ns)   --->   "%min_distance_list_1_10 = phi i32 [ %select_ln4479_20, %INSERTION_SORT_OUTER ], [ %tmp_V_188, %.preheader88.preheader.preheader ]"   --->   Operation 253 'phi' 'min_distance_list_1_10' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 254 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ %j, %INSERTION_SORT_OUTER ], [ 0, %.preheader88.preheader.preheader ]"   --->   Operation 254 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln4463 = zext i2 %i_0_i to i3" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 255 'zext' 'zext_ln4463' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln4463 = trunc i2 %i_0_i to i1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 256 'trunc' 'trunc_ln4463' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln5 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln4463, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 257 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 258 [1/1] (1.65ns)   --->   "%sub_ln4463 = sub i3 %shl_ln5, %zext_ln4463" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 258 'sub' 'sub_ln4463' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 259 [1/1] (1.13ns)   --->   "%icmp_ln4454 = icmp eq i3 %indvar_flatten11, -2" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 259 'icmp' 'icmp_ln4454' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 260 [1/1] (1.65ns)   --->   "%add_ln4454 = add i3 1, %indvar_flatten11" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 260 'add' 'add_ln4454' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4454, label %knn_vote_small.exit.0, label %INSERTION_SORT_OUTER" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 262 [1/1] (0.95ns)   --->   "%icmp_ln4456 = icmp eq i2 %j_0_i, -1" [dg_reg/src/sdsoc/digitrec.cpp:4456->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 262 'icmp' 'icmp_ln4456' <Predicate = (!icmp_ln4454)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 263 [1/1] (0.99ns)   --->   "%select_ln4463_11 = select i1 %icmp_ln4456, i2 0, i2 %j_0_i" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 263 'select' 'select_ln4463_11' <Predicate = (!icmp_ln4454)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 264 [1/1] (1.56ns)   --->   "%add_ln4454_5 = add i2 1, %i_0_i" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 264 'add' 'add_ln4454_5' <Predicate = (!icmp_ln4454)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln4463_32 = zext i2 %add_ln4454_5 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 265 'zext' 'zext_ln4463_32' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_49 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln4463_9 = trunc i2 %add_ln4454_5 to i1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 266 'trunc' 'trunc_ln4463_9' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_49 : Operation 267 [1/1] (0.00ns)   --->   "%shl_ln4463_mid1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln4463_9, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 267 'bitconcatenate' 'shl_ln4463_mid1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_49 : Operation 268 [1/1] (1.65ns)   --->   "%sub_ln4463_5 = sub i3 %shl_ln4463_mid1, %zext_ln4463_32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 268 'sub' 'sub_ln4463_5' <Predicate = (!icmp_ln4454)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln4463)   --->   "%select_ln4463_12 = select i1 %icmp_ln4456, i3 %sub_ln4463_5, i3 %sub_ln4463" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 269 'select' 'select_ln4463_12' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 270 [1/1] (0.99ns)   --->   "%select_ln4454 = select i1 %icmp_ln4456, i2 %add_ln4454_5, i2 %i_0_i" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 270 'select' 'select_ln4454' <Predicate = (!icmp_ln4454)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln4463)   --->   "%zext_ln4463_5 = zext i2 %select_ln4463_11 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 271 'zext' 'zext_ln4463_5' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_49 : Operation 272 [1/1] (1.65ns) (out node of the LUT)   --->   "%add_ln4463 = add i3 %select_ln4463_12, %zext_ln4463_5" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 272 'add' 'add_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 273 [1/1] (0.00ns)   --->   "%knn_set_4_0_load_1 = load i11* @knn_set_4_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 273 'load' 'knn_set_4_0_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_49 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln4463_26 = zext i11 %knn_set_4_0_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 274 'zext' 'zext_ln4463_26' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_49 : Operation 275 [1/1] (0.00ns)   --->   "%knn_set_4_1_load_1 = load i11* @knn_set_4_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 275 'load' 'knn_set_4_1_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_49 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln4463_27 = zext i11 %knn_set_4_1_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 276 'zext' 'zext_ln4463_27' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_49 : Operation 277 [1/1] (0.00ns)   --->   "%knn_set_4_2_load_1 = load i11* @knn_set_4_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 277 'load' 'knn_set_4_2_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_49 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln4463_28 = zext i11 %knn_set_4_2_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 278 'zext' 'zext_ln4463_28' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_49 : Operation 279 [1/1] (0.00ns)   --->   "%knn_set_4_3_load_1 = load i11* @knn_set_4_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 279 'load' 'knn_set_4_3_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_49 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln4463_29 = zext i11 %knn_set_4_3_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 280 'zext' 'zext_ln4463_29' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_49 : Operation 281 [1/1] (0.00ns)   --->   "%knn_set_4_4_load_1 = load i11* @knn_set_4_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 281 'load' 'knn_set_4_4_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_49 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln4463_30 = zext i11 %knn_set_4_4_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 282 'zext' 'zext_ln4463_30' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_49 : Operation 283 [1/1] (0.00ns)   --->   "%knn_set_4_5_load_1 = load i11* @knn_set_4_5, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 283 'load' 'knn_set_4_5_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_49 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln4463_31 = zext i11 %knn_set_4_5_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 284 'zext' 'zext_ln4463_31' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_49 : Operation 285 [1/1] (2.32ns)   --->   "%min_distance_list_0 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %zext_ln4463_26, i32 %zext_ln4463_27, i32 %zext_ln4463_28, i32 %zext_ln4463_29, i32 %zext_ln4463_30, i32 %zext_ln4463_31, i3 %add_ln4463)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 285 'mux' 'min_distance_list_0' <Predicate = (!icmp_ln4454)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 286 [1/1] (1.56ns)   --->   "%j = add i2 1, %select_ln4463_11" [dg_reg/src/sdsoc/digitrec.cpp:4456->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 286 'add' 'j' <Predicate = (!icmp_ln4454)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 23> <Delay = 8.27>
ST_50 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @LANES_INSERTION_SORT)"   --->   Operation 287 'specloopname' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_50 : Operation 288 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 288 'speclooptripcount' 'empty_42' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_50 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str90) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4457->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 289 'specloopname' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_50 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str90)" [dg_reg/src/sdsoc/digitrec.cpp:4457->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 290 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_50 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4458->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 291 'specpipeline' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_50 : Operation 292 [1/1] (2.47ns)   --->   "%icmp_ln4463 = icmp slt i32 %min_distance_list_0, %min_distance_list_1_10" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 292 'icmp' 'icmp_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_9)   --->   "%select_ln4463 = select i1 %icmp_ln4463, i6 0, i6 -24" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 293 'select' 'select_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 294 [1/1] (2.47ns)   --->   "%icmp_ln4463_1 = icmp slt i32 %min_distance_list_0, %min_distance_list_2_18" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 294 'icmp' 'icmp_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_9)   --->   "%not_icmp_ln4463 = xor i1 %icmp_ln4463, true" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 295 'xor' 'not_icmp_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_9)   --->   "%phitmp_i_1_cast_cast = zext i1 %not_icmp_ln4463 to i6" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 296 'zext' 'phitmp_i_1_cast_cast' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_50 : Operation 297 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln4463_9 = select i1 %icmp_ln4463_1, i6 %phitmp_i_1_cast_cast, i6 %select_ln4463" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 297 'select' 'select_ln4463_9' <Predicate = (!icmp_ln4454)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_10)   --->   "%trunc_ln4463_10 = trunc i6 %select_ln4463_9 to i2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 298 'trunc' 'trunc_ln4463_10' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_50 : Operation 299 [1/1] (2.47ns)   --->   "%icmp_ln4463_2 = icmp slt i32 %min_distance_list_0, %tmp_V_180" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 299 'icmp' 'icmp_ln4463_2' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %select_ln4463_9, i32 2, i32 5)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 300 'partselect' 'tmp_12' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_50 : Operation 301 [1/1] (1.30ns)   --->   "%icmp_ln4463_8 = icmp ne i4 %tmp_12, 0" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 301 'icmp' 'icmp_ln4463_8' <Predicate = (!icmp_ln4454)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_10)   --->   "%phitmp_i_2 = select i1 %icmp_ln4463_8, i2 -2, i2 %trunc_ln4463_10" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 302 'select' 'phitmp_i_2' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_10)   --->   "%phitmp_i_2_cast_cast = zext i2 %phitmp_i_2 to i6" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 303 'zext' 'phitmp_i_2_cast_cast' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_50 : Operation 304 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln4463_10 = select i1 %icmp_ln4463_2, i6 %phitmp_i_2_cast_cast, i6 %select_ln4463_9" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 304 'select' 'select_ln4463_10' <Predicate = (!icmp_ln4454)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_13 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %select_ln4463_10, i32 1, i32 5)" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 305 'partselect' 'tmp_13' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_50 : Operation 306 [1/1] (1.36ns)   --->   "%icmp_ln4474 = icmp eq i5 %tmp_13, 0" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 306 'icmp' 'icmp_ln4474' <Predicate = (!icmp_ln4454)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 307 [1/1] (1.42ns)   --->   "%icmp_ln4479 = icmp eq i6 %select_ln4463_10, 2" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 307 'icmp' 'icmp_ln4479' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln4474)   --->   "%select_ln4479 = select i1 %icmp_ln4479, i32 7, i32 %tmp_V_183" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 308 'select' 'select_ln4479' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node min_distance_list_2_21)   --->   "%min_distance_list_2_20 = select i1 %icmp_ln4479, i32 %min_distance_list_0, i32 %tmp_V_180" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 309 'select' 'min_distance_list_2_20' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 310 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln4474 = select i1 %icmp_ln4474, i32 %label_list_2_8, i32 %select_ln4479" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 310 'select' 'select_ln4474' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 311 [1/1] (0.69ns) (out node of the LUT)   --->   "%min_distance_list_2_21 = select i1 %icmp_ln4474, i32 %min_distance_list_2_18, i32 %min_distance_list_2_20" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 311 'select' 'min_distance_list_2_21' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 312 [1/1] (1.42ns)   --->   "%icmp_ln4474_1 = icmp eq i6 %select_ln4463_10, 0" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 312 'icmp' 'icmp_ln4474_1' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 313 [1/1] (1.42ns)   --->   "%icmp_ln4479_1 = icmp eq i6 %select_ln4463_10, 1" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 313 'icmp' 'icmp_ln4479_1' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln4474_16)   --->   "%label_list_2_9 = select i1 %icmp_ln4479_1, i32 7, i32 %label_list_2_8" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 314 'select' 'label_list_2_9' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln4474_17)   --->   "%min_distance_list_2_22 = select i1 %icmp_ln4479_1, i32 %min_distance_list_0, i32 %min_distance_list_2_18" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 315 'select' 'min_distance_list_2_22' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 316 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln4474_16 = select i1 %icmp_ln4474_1, i32 %label_list_1_5, i32 %label_list_2_9" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 316 'select' 'select_ln4474_16' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 317 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln4474_17 = select i1 %icmp_ln4474_1, i32 %min_distance_list_1_10, i32 %min_distance_list_2_22" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 317 'select' 'select_ln4474_17' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 318 [1/1] (0.69ns)   --->   "%select_ln4479_19 = select i1 %icmp_ln4474_1, i32 7, i32 %label_list_1_5" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 318 'select' 'select_ln4479_19' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 319 [1/1] (0.69ns)   --->   "%select_ln4479_20 = select i1 %icmp_ln4474_1, i32 %min_distance_list_0, i32 %min_distance_list_1_10" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 319 'select' 'select_ln4479_20' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 320 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str90, i32 %tmp_6)" [dg_reg/src/sdsoc/digitrec.cpp:4499->dg_reg/src/sdsoc/digitrec.cpp:6966]   --->   Operation 320 'specregionend' 'empty_43' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_50 : Operation 321 [1/1] (0.00ns)   --->   "br label %.preheader88.preheader"   --->   Operation 321 'br' <Predicate = (!icmp_ln4454)> <Delay = 0.00>

State 51 <SV = 23> <Delay = 3.63>
ST_51 : Operation 322 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 undef)" [dg_reg/src/sdsoc/digitrec.cpp:6978]   --->   Operation 322 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 52 <SV = 24> <Delay = 3.63>
ST_52 : Operation 323 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_180)" [dg_reg/src/sdsoc/digitrec.cpp:6979]   --->   Operation 323 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 53 <SV = 25> <Delay = 3.63>
ST_53 : Operation 324 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %min_distance_list_2_18)" [dg_reg/src/sdsoc/digitrec.cpp:6980]   --->   Operation 324 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 54 <SV = 26> <Delay = 3.63>
ST_54 : Operation 325 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %min_distance_list_1_10)" [dg_reg/src/sdsoc/digitrec.cpp:6981]   --->   Operation 325 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 55 <SV = 27> <Delay = 3.63>
ST_55 : Operation 326 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 undef)" [dg_reg/src/sdsoc/digitrec.cpp:6982]   --->   Operation 326 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 56 <SV = 28> <Delay = 3.63>
ST_56 : Operation 327 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_183)" [dg_reg/src/sdsoc/digitrec.cpp:6983]   --->   Operation 327 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 57 <SV = 29> <Delay = 3.63>
ST_57 : Operation 328 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %label_list_2_8)" [dg_reg/src/sdsoc/digitrec.cpp:6984]   --->   Operation 328 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 58 <SV = 30> <Delay = 3.63>
ST_58 : Operation 329 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %Output_1_V_V, i32 %label_list_1_5)" [dg_reg/src/sdsoc/digitrec.cpp:6985]   --->   Operation 329 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_58 : Operation 330 [1/1] (0.00ns)   --->   "ret void" [dg_reg/src/sdsoc/digitrec.cpp:6986]   --->   Operation 330 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', dg_reg/src/sdsoc/digitrec.cpp:6860) [20]  (1.77 ns)

 <State 2>: 2.64ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln6860', dg_reg/src/sdsoc/digitrec.cpp:6860) [21]  (1.66 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('training_set_V_addr', dg_reg/src/sdsoc/digitrec.cpp:6863) [31]  (0 ns)
	'store' operation ('store_ln6870', dg_reg/src/sdsoc/digitrec.cpp:6870) of variable '__Result__', dg_reg/src/sdsoc/digitrec.cpp:6870 on array 'training_set_V' [40]  (3.25 ns)

 <State 10>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', dg_reg/src/sdsoc/digitrec.cpp:6874) [46]  (1.77 ns)

 <State 11>: 2.86ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln6874', dg_reg/src/sdsoc/digitrec.cpp:6874) [47]  (1.88 ns)
	blocking operation 0.978 ns on control path)

 <State 12>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6885) [63]  (3.63 ns)

 <State 13>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6886) [64]  (3.63 ns)

 <State 14>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6887) [65]  (3.63 ns)

 <State 15>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6888) [66]  (3.63 ns)

 <State 16>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6889) [67]  (3.63 ns)

 <State 17>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6890) [68]  (3.63 ns)

 <State 18>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6891) [69]  (3.63 ns)

 <State 19>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6892) [70]  (3.63 ns)

 <State 20>: 3.63ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6899) [77]  (0 ns)
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6907) [86]  (3.63 ns)

 <State 21>: 3.63ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6900) [78]  (0 ns)
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6908) [87]  (3.63 ns)

 <State 22>: 3.63ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6901) [79]  (0 ns)
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6909) [88]  (3.63 ns)

 <State 23>: 3.63ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6902) [80]  (0 ns)
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6910) [89]  (3.63 ns)

 <State 24>: 3.63ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6903) [81]  (0 ns)
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6911) [90]  (3.63 ns)

 <State 25>: 3.63ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6904) [82]  (0 ns)
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6912) [91]  (3.63 ns)

 <State 26>: 3.63ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6905) [83]  (0 ns)
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6913) [92]  (3.63 ns)

 <State 27>: 3.63ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6906) [84]  (0 ns)
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6914) [93]  (3.63 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', dg_reg/src/sdsoc/digitrec.cpp:6944) with incoming values : ('add_ln6944', dg_reg/src/sdsoc/digitrec.cpp:6944) [111]  (1.77 ns)

 <State 36>: 8.15ns
The critical path consists of the following:
	'phi' operation ('j_0', dg_reg/src/sdsoc/digitrec.cpp:6951) with incoming values : ('select_ln6951_1', dg_reg/src/sdsoc/digitrec.cpp:6951) [112]  (0 ns)
	'add' operation ('add_ln6944_1', dg_reg/src/sdsoc/digitrec.cpp:6944) [127]  (1.56 ns)
	'select' operation ('select_ln6951_1', dg_reg/src/sdsoc/digitrec.cpp:6951) [129]  (0.993 ns)
	'mul' operation ('mul_ln6951', dg_reg/src/sdsoc/digitrec.cpp:6951) [131]  (5.59 ns)

 <State 37>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[133] ('mul_ln6951_1', dg_reg/src/sdsoc/digitrec.cpp:6951) [133]  (6.38 ns)

 <State 38>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln6950', dg_reg/src/sdsoc/digitrec.cpp:6950) [145]  (1.82 ns)
	'getelementptr' operation ('training_set_V_addr_1', dg_reg/src/sdsoc/digitrec.cpp:6950) [147]  (0 ns)
	'load' operation ('training_instance.V', dg_reg/src/sdsoc/digitrec.cpp:6950) on array 'training_set_V' [148]  (3.25 ns)

 <State 39>: 4.29ns
The critical path consists of the following:
	'load' operation ('training_instance.V', dg_reg/src/sdsoc/digitrec.cpp:6950) on array 'training_set_V' [148]  (3.25 ns)
	'xor' operation ('ret.V', dg_reg/src/sdsoc/digitrec.cpp:4128->dg_reg/src/sdsoc/digitrec.cpp:6951) [150]  (1.04 ns)

 <State 40>: 7.02ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6951) to 'popcount' [151]  (7.02 ns)

 <State 41>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6951) to 'popcount' [151]  (8.68 ns)

 <State 42>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6951) to 'popcount' [151]  (8.68 ns)

 <State 43>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6951) to 'popcount' [151]  (8.68 ns)

 <State 44>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6951) to 'popcount' [151]  (8.68 ns)

 <State 45>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6951) to 'popcount' [151]  (8.68 ns)

 <State 46>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6951) to 'popcount' [151]  (8.68 ns)

 <State 47>: 5.44ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6951) to 'popcount' [151]  (3.67 ns)
	'store' operation ('store_ln4150', dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951) of variable 'zext_ln4150_25', dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6951 on static variable 'knn_set_4_4' [183]  (1.77 ns)

 <State 48>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten11', dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6966) with incoming values : ('add_ln4454', dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6966) [214]  (1.77 ns)

 <State 49>: 7.19ns
The critical path consists of the following:
	'phi' operation ('i_0_i', dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6966) with incoming values : ('select_ln4454', dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6966) [215]  (0 ns)
	'add' operation ('add_ln4454_5', dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6966) [235]  (1.56 ns)
	'sub' operation ('sub_ln4463_5', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966) [239]  (1.65 ns)
	'select' operation ('select_ln4463_12', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966) [240]  (0 ns)
	'add' operation ('add_ln4463', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966) [246]  (1.65 ns)
	'mux' operation ('min_distance_list[0]', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966) [259]  (2.33 ns)

 <State 50>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln4463', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966) [260]  (2.47 ns)
	'select' operation ('select_ln4463', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966) [261]  (0 ns)
	'select' operation ('select_ln4463_9', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966) [265]  (1.19 ns)
	'icmp' operation ('icmp_ln4463_8', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966) [269]  (1.3 ns)
	'select' operation ('phitmp_i_2', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966) [270]  (0 ns)
	'select' operation ('select_ln4463_10', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6966) [272]  (1.19 ns)
	'icmp' operation ('icmp_ln4479', dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6966) [275]  (1.43 ns)
	'select' operation ('select_ln4479', dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6966) [276]  (0 ns)
	'select' operation ('select_ln4474', dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:6966) [278]  (0.698 ns)

 <State 51>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6978) [292]  (3.63 ns)

 <State 52>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6979) [293]  (3.63 ns)

 <State 53>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6980) [294]  (3.63 ns)

 <State 54>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6981) [295]  (3.63 ns)

 <State 55>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6982) [296]  (3.63 ns)

 <State 56>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6983) [297]  (3.63 ns)

 <State 57>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6984) [298]  (3.63 ns)

 <State 58>: 3.63ns
The critical path consists of the following:
	fifo write on port 'Output_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6985) [299]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
