{"RISC": {"name": "RISC", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Instruction Set Architecture _ISA_"}, "CISC": {"name": "CISC", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Instruction Set Architecture _ISA_"}, "VLIW": {"name": "VLIW", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Instruction Set Architecture _ISA_"}, "SIMD": {"name": "SIMD", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Instruction Set Architecture _ISA_"}, "name": "Instruction Set Architecture _ISA_", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design"}