[2025-09-16 22:30:10] START suite=cs trace=cloud9_phase1_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2302721 heartbeat IPC: 4.343 cumulative IPC: 4.343 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 4471056 heartbeat IPC: 4.612 cumulative IPC: 4.473 (Simulation time: 00 hr 01 min 01 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4471056 cumulative IPC: 4.473 (Simulation time: 00 hr 01 min 01 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4471056 cumulative IPC: 4.473 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 15425367 heartbeat IPC: 0.9129 cumulative IPC: 0.9129 (Simulation time: 00 hr 02 min 08 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 26574058 heartbeat IPC: 0.897 cumulative IPC: 0.9049 (Simulation time: 00 hr 03 min 08 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 37693779 heartbeat IPC: 0.8993 cumulative IPC: 0.903 (Simulation time: 00 hr 04 min 15 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 48929669 heartbeat IPC: 0.89 cumulative IPC: 0.8997 (Simulation time: 00 hr 05 min 16 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 60163701 heartbeat IPC: 0.8902 cumulative IPC: 0.8978 (Simulation time: 00 hr 06 min 23 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 71339780 heartbeat IPC: 0.8948 cumulative IPC: 0.8973 (Simulation time: 00 hr 07 min 26 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 82578029 heartbeat IPC: 0.8898 cumulative IPC: 0.8962 (Simulation time: 00 hr 08 min 30 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 93744469 heartbeat IPC: 0.8955 cumulative IPC: 0.8961 (Simulation time: 00 hr 09 min 38 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 104650454 heartbeat IPC: 0.9169 cumulative IPC: 0.8984 (Simulation time: 00 hr 10 min 43 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 111070305 cumulative IPC: 0.9003 (Simulation time: 00 hr 11 min 47 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 111070305 cumulative IPC: 0.9003 (Simulation time: 00 hr 11 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9003 instructions: 100000000 cycles: 111070305
CPU 0 Branch Prediction Accuracy: 96.39% MPKI: 0.6355 Average ROB Occupancy at Mispredict: 768.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6334
BRANCH_INDIRECT: 5e-05
BRANCH_CONDITIONAL: 0.0021
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 28845
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 156.84445
REPLAY_LOAD: 117.223526
NON_REPLAY_LOAD: 37.29653

== Total ==
ADDR_TRANS: 7058
REPLAY_LOAD: 9964
NON_REPLAY_LOAD: 11823

== Counts ==
ADDR_TRANS: 45
REPLAY_LOAD: 85
NON_REPLAY_LOAD: 317

cpu0->cpu0_STLB TOTAL        ACCESS:      81155 HIT:      78987 MISS:       2168 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      81155 HIT:      78987 MISS:       2168 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 300.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     323437 HIT:     137691 MISS:     185746 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     203294 HIT:      24583 MISS:     178711 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       3869 HIT:       1427 MISS:       2442 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     111618 HIT:     111574 MISS:         44 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       4656 HIT:        107 MISS:       4549 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 84.49 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12449658 HIT:   12449598 MISS:         60 MSHR_MERGE:         21
cpu0->cpu0_L1I LOAD         ACCESS:   12449658 HIT:   12449598 MISS:         60 MSHR_MERGE:         21
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 149.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   18956647 HIT:   18700546 MISS:     256101 MSHR_MERGE:      44321
cpu0->cpu0_L1D LOAD         ACCESS:   12856532 HIT:   12614176 MISS:     242356 MSHR_MERGE:      39101
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6095077 HIT:    6086015 MISS:       9062 MSHR_MERGE:       5193
cpu0->cpu0_L1D TRANSLATION  ACCESS:       5038 HIT:        355 MISS:       4683 MSHR_MERGE:         27
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 84.96 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10609825 HIT:   10609788 MISS:         37 MSHR_MERGE:         14
cpu0->cpu0_ITLB LOAD         ACCESS:   10609825 HIT:   10609788 MISS:         37 MSHR_MERGE:         14
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 178.6 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18835101 HIT:   18746252 MISS:      88849 MSHR_MERGE:       7717
cpu0->cpu0_DTLB LOAD         ACCESS:   18835101 HIT:   18746252 MISS:      88849 MSHR_MERGE:       7717
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.91 cycles
cpu0->LLC TOTAL        ACCESS:     288907 HIT:     159095 MISS:     129812 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     178711 HIT:      54700 MISS:     124011 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       2442 HIT:        449 MISS:       1993 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     103205 HIT:     103129 MISS:         76 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       4549 HIT:        817 MISS:       3732 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 82.96 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        224
  ROW_BUFFER_MISS:     129512
  AVG DBUS CONGESTED CYCLE: 6.715
Channel 0 WQ ROW_BUFFER_HIT:       5699
  ROW_BUFFER_MISS:      70373
  FULL:          0
Channel 0 REFRESHES ISSUED:       9256

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        29359         9229        18365        26425
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            7          107          619
  STLB miss resolved @ L2C                0            1            0           30          190
  STLB miss resolved @ LLC                0           17            8          197         1060
  STLB miss resolved @ MEM                0           12           49          791         3444

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 20            0            0            0            3
---------------------------------------------------------------
  STLB miss resolved @ L1D                7            0            0            2            8
  STLB miss resolved @ L2C                0            0            0            0            3
  STLB miss resolved @ LLC                4            3            0            2            4
  STLB miss resolved @ MEM               11            2            0            1           10
[2025-09-16 22:41:58] END   suite=cs trace=cloud9_phase1_core1 (rc=0)
