$date
	Sat Oct 22 23:48:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#714846
b110 &
b110 %
1$
b110 !
1"
#714847
0"
#714850
b11 &
b11 %
#714854
b1010 &
b1010 %
#714858
b101 &
b101 %
#714862
b10000 &
b10000 %
#714866
b1000 &
b1000 %
#714870
b100 &
b100 %
#714874
b10 &
b10 %
#714878
b1 &
1#
b1 %
#714882
b0 &
b0 %
0#
0$
#1772465
b10000 !
1"
#1772466
b10000 &
b10000 %
1$
#1772467
0"
#1772470
b1000 &
b1000 %
#1772474
b100 &
b100 %
#1772478
b10 &
b10 %
#1772482
b1 &
b1 %
1#
#1772486
b0 &
0#
b0 %
0$
#2732129
b11101 !
1"
#2732130
b11101 &
b11101 %
1$
#2732131
0"
#2732134
b1011000 &
b1011000 %
#2732138
b101100 &
b101100 %
#2732142
b10110 &
b10110 %
#2732146
b1011 &
b1011 %
#2732150
b100010 &
b100010 %
#2732154
b10001 &
b10001 %
#2732158
b110100 &
b110100 %
#2732162
b11010 &
b11010 %
#2732166
b1101 &
b1101 %
#2732170
b101000 &
b101000 %
#2732174
b10100 &
b10100 %
#2732178
b1010 &
b1010 %
#2732182
b101 &
b101 %
#2732186
b10000 &
b10000 %
#2732190
b1000 &
b1000 %
#2732194
b100 &
b100 %
#2732198
b10 &
b10 %
#2732202
b1 &
b1 %
1#
#2732206
b0 &
0#
b0 %
0$
#4500012
