Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/amf01/Documents/DLP/P1/Ejercicio3/TopContador_isim_beh.exe -prj C:/Users/amf01/Documents/DLP/P1/Ejercicio3/TopContador_beh.prj work.TopContador 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/amf01/Documents/DLP/P1/Ejercicio3/disp.vhd" into library work
Parsing VHDL file "C:/Users/amf01/Documents/DLP/P1/Ejercicio3/controlador_display.vhd" into library work
Parsing VHDL file "C:/Users/amf01/Documents/DLP/P1/Ejercicio3/Contador_binario.vhd" into library work
Parsing VHDL file "C:/Users/amf01/Documents/DLP/P1/Ejercicio3/TopContador.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity contador_binario [contador_binario_default]
Compiling architecture disp of entity DISPLAYS [displays_default]
Compiling architecture behavioral of entity DIV_CLK [div_clk_default]
Compiling architecture behavioral of entity topcontador
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/Users/amf01/Documents/DLP/P1/Ejercicio3/TopContador_isim_beh.exe
Fuse Memory Usage: 33804 KB
Fuse CPU Usage: 717 ms
