#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:37:02 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Tue Nov 19 18:04:50 2013
# Process ID: 6196
# Log file: C:/Users/Gary/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/Gary/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project C:/Speedway/ZynqHW/2013_3/ZynqDesign/ZynqDesign.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository 'c:/Speedway/ZynqHW/2013_3/IP/PWM_w_Int_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository 'C:/Xilinx/Vivado/2013.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 726.367 ; gain = 42.535
set_property ip_repo_paths  C:/Speedway/ZynqHW/2013_3/IP [current_fileset]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository 'c:/Speedway/ZynqHW/2013_3/IP'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository 'c:/Speedway/ZynqHW/2013_3/IP'.
open_bd_design {C:/Speedway/ZynqHW/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/Z_system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <Z_system> from BD file <C:/Speedway/ZynqHW/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/Z_system.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 799.980 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv Avnet:user:PWM_w_Int:1.0 PWM_w_Int_0
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells axi_interconnect_0]
create_bd_cell: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 842.684 ; gain = 8.836
0
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins PWM_w_Int_0/S00_AXI]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_reset0_n] [get_bd_pins PWM_w_Int_0/s00_axi_aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins PWM_w_Int_0/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_reset0_n] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins PWM_w_Int_0/Interrupt_out] [get_bd_pins processing_system7_0/IRQ_F2P]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:3.0 ila_0
INFO: [xilinx.com:ip:ila:3.0-345] Z_system_ila_0_0: Test 11
endgroup
INFO: [xilinx.com:ip:ila:3.0-345] Z_system_ila_0_0: Test 11
startgroup
set_property -dict [list CONFIG.C_PROBE2_WIDTH {32} CONFIG.C_PROBE1_WIDTH {20} CONFIG.C_PROBE0_WIDTH {8} CONFIG.C_NUM_OF_PROBES {4}] [get_bd_cells ila_0]
endgroup
set_property location {4.5 1383 346} [get_bd_cells ila_0]
connect_bd_net [get_bd_pins PWM_w_Int_0/LEDs] [get_bd_pins ila_0/probe0]
connect_bd_net [get_bd_pins PWM_w_Int_0/PWM_Counter] [get_bd_pins ila_0/probe1]
connect_bd_net [get_bd_pins PWM_w_Int_0/DutyCycle] [get_bd_pins ila_0/probe2]
connect_bd_net -net [get_bd_nets pwm_w_int_0_interrupt_out] [get_bd_pins ila_0/probe3] [get_bd_pins PWM_w_Int_0/Interrupt_out]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
assign_bd_address
</PWM_w_Int_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 4K ]>
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.0 jtag_axi_0
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {2}] [get_bd_cells axi_interconnect_0]
delete_bd_objs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1081.480 ; gain = 0.000
0
endgroup
set_property location {1 261 80} [get_bd_cells jtag_axi_0]
connect_bd_intf_net [get_bd_intf_pins jtag_axi_0/M_AXI] [get_bd_intf_pins axi_interconnect_0/S01_AXI]
set_property location {1 236 107} [get_bd_cells jtag_axi_0]
set_property location {1 232 60} [get_bd_cells jtag_axi_0]
set_property location {1 234 68} [get_bd_cells jtag_axi_0]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_reset0_n] [get_bd_pins jtag_axi_0/aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins jtag_axi_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_interconnect_0/S01_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_reset0_n] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
validate_bd_design
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] Z_system_axi_bram_ctrl_0_0: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_interconnect_0/xbar/S00_AXI(1) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S00_AXI(1) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_interconnect_0/xbar/S00_AXI(2) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_interconnect_0/xbar/S00_AXI(2) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_interconnect_0/xbar/S00_AXI(256) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_interconnect_0/xbar/S01_AXI(1) and /axi_interconnect_0/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S01_AXI(1) and /axi_interconnect_0/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_interconnect_0/xbar/S01_AXI(256) and /axi_interconnect_0/s01_couplers/auto_us/M_AXI(128)
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1136.629 ; gain = 0.000
success
save_bd_design
Wrote  : <C:/Speedway/ZynqHW/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/Z_system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_interconnect_0/xbar/S00_AXI(1) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S00_AXI(1) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_interconnect_0/xbar/S00_AXI(2) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_interconnect_0/xbar/S00_AXI(2) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_interconnect_0/xbar/S00_AXI(256) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_interconnect_0/xbar/S01_AXI(1) and /axi_interconnect_0/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S01_AXI(1) and /axi_interconnect_0/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_interconnect_0/xbar/S01_AXI(256) and /axi_interconnect_0/s01_couplers/auto_us/M_AXI(128)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : Z_system.v
Verilog Output written to : Z_system_wrapper.v
Wrote  : <C:/Speedway/ZynqHW/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/Z_system.bd> 
Delivering 'Vivado Synthesis' files for IP 'Z_system_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Z_system_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'Z_system_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'Z_system_blk_mem_gen_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blk_mem_gen_0 .
Delivering 'Verilog Synthesis' files for IP 'Z_system_PWM_w_Int_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /PWM_w_Int_0 .
Delivering 'Verilog Synthesis' files for IP 'Z_system_xbar_0'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/xbar .
Delivering 'Synthesis' files for IP 'Z_system_ila_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ila_0 .
Delivering 'Verilog Synthesis' files for IP 'Z_system_jtag_axi_0_0'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /jtag_axi_0 .
Delivering 'Verilog Synthesis' files for IP 'Z_system_auto_ds_5'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m01_couplers/auto_ds .
Delivering 'Verilog Synthesis' files for IP 'Z_system_auto_pc_4'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m01_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'Z_system_auto_pc_5'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'Z_system_auto_us_6'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s00_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'Z_system_auto_us_7'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s01_couplers/auto_us .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design Z_system
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /PWM_w_Int_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s01_couplers/auto_us .
[Tue Nov 19 18:18:44 2013] Launched synth_1...
Run output will be captured here: C:/Speedway/ZynqHW/2013_3/ZynqDesign/ZynqDesign.runs/synth_1/runme.log
[Tue Nov 19 18:18:44 2013] Launched impl_1...
Run output will be captured here: C:/Speedway/ZynqHW/2013_3/ZynqDesign/ZynqDesign.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1169.234 ; gain = 32.605
open_run impl_1
INFO: [Netlist 29-17] Analyzing 298 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.3/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [c:/Users/Gary/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6196-MININT-INSDLU0/dcp/Z_system_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Speedway/ZynqHW/2013_3/ZynqDesign/ZynqDesign.runs/impl_1/.Xil/Vivado-3680-MININT-INSDLU0/dbg_hub_CV.xdc:6]
Finished Parsing XDC File [c:/Users/Gary/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6196-MININT-INSDLU0/dcp/Z_system_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.578 . Memory (MB): peak = 1778.105 ; gain = 6.336
Restoring placement.
Restored 2752 out of 2752 XDEF sites from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 294 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 38 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 160 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1949.676 ; gain = 763.953
archive_project C:/Speedway/ZynqHW/2013_3/ZynqHW_Lab7_Solution.xpr.zip -force
INFO: [Coretcl 2-137] starting archive...
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository 'c:/Speedway/ZynqHW/2013_3/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository 'C:/Xilinx/Vivado/2013.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [Designutils 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [Designutils 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Speedway/ZynqHW/2013_3/ZynqHW_Lab7_Solution.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 2055.574 ; gain = 105.898
export_hardware [get_files C:/Speedway/ZynqHW/2013_3/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/Z_system.bd] [get_runs impl_1] -bitstream -dir C:/Speedway/ZynqHW/2013_3/SDK_PWM
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:C:/Speedway/ZynqHW/2013_3/ZynqDesign/ZynqDesign.runs/impl_1/Z_system_wrapper_bd.bmm
Exporting to file C:/Speedway/ZynqHW/2013_3/SDK_PWM/hw/Z_system.xml
INFO: [BD 41-436] exporting bit file 'C:/Speedway/ZynqHW/2013_3/ZynqDesign/ZynqDesign.runs/impl_1/Z_system_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2072.938 ; gain = 17.363
launch_sdk -bit C:/Speedway/ZynqHW/2013_3/SDK_PWM/hw/Z_system_wrapper.bit -workspace C:/Speedway/ZynqHW/2013_3/SDK_PWM -hwspec C:/Speedway/ZynqHW/2013_3/SDK_PWM/hw/Z_system.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -bit C:/Speedway/ZynqHW/2013_3/SDK_PWM/hw/Z_system_wrapper.bit -workspace C:/Speedway/ZynqHW/2013_3/SDK_PWM -hwspec C:/Speedway/ZynqHW/2013_3/SDK_PWM/hw/Z_system.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
INFO: [Labtools 27-109] Started Vivado Cse Server instance on port: 60001
INFO: [Labtools 27-147] vcse_server: Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connection established.
INFO: [Labtools 27-147] vcse_server: Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connection established.
INFO: [Labtools 27-147] vcse_server: Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connection established.
connect_hw_server -host localhost -port 60001
INFO: [Labtools 27-147] vcse_server: Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connection established.
INFO: [Labtools 27-147] vcse_server: Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connection established.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210248483661]
open_hw_target
INFO: [Labtools 27-147] vcse_server: Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connection established.
set_property PROGRAM.FILE {C:/Speedway/ZynqHW/2013_3/ZynqDesign/ZynqDesign.runs/impl_1/Z_system_wrapper.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {C:/Speedway/ZynqHW/2013_3/ZynqDesign/ZynqDesign.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2024] Device XC7Z020 ( JTAG device index=1) has 1 JTAG_AXI cores.
INFO: [Labtools 27-1432] Device XC7Z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s) in it.
run_hw_ila hw_ila_1 -trigger_now 1
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2013-Nov-19 19:55:01
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2013-Nov-19 19:55:01
add_wave -into {hw_ila_data_1.wcfg} -radix bin [get_hw_probes {Z_system_i/pwm_w_int_0_interrupt_out}]
run_hw_ila hw_ila_1 -trigger_now 1
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2013-Nov-19 19:58:37
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2013-Nov-19 19:58:37
run_hw_ila hw_ila_1 -trigger_now 1
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2013-Nov-19 19:59:01
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2013-Nov-19 19:59:01
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes Z_system_i/pwm_w_int_0_interrupt_out -of_objects [get_hw_ilas hw_ila_1]]
run_hw_ila hw_ila_1
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2013-Nov-19 20:00:41
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2013-Nov-19 20:00:58
run_hw_ila hw_ila_1
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2013-Nov-19 20:01:58
set_property CONTROL.TRIGGER_POSITION 500 [get_hw_ilas hw_ila_1]
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2013-Nov-19 20:02:38
run_hw_ila hw_ila_1
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2013-Nov-19 20:02:49
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2013-Nov-19 20:02:57
set_property CONTROL.TRIGGER_POSITION 3 [get_hw_ilas hw_ila_1]
run_hw_ila hw_ila_1
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2013-Nov-19 20:03:32
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2013-Nov-19 20:03:43
run_hw_ila hw_ila_1
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2013-Nov-19 20:03:51
set_property CONTROL.TRIGGER_POSITION 500 [get_hw_ilas hw_ila_1]
run_hw_ila hw_ila_1
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2013-Nov-19 20:04:00
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2013-Nov-19 20:04:06
reset_hw_axi [get_hw_axis hw_axi_1]
create_hw_axi_txn write_txn [get_hw_axis hw_axi_1] -type WRITE -address 43c00000 -len 1 -data 000a1220
write_txn
run_hw_axi [get_hw_axi_txns write_txn]
INFO: [Labtools 27-147] vcse_server: WRITE DATA is : 000A1220
run_hw_ila hw_ila_1 -trigger_now 1
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2013-Nov-19 20:14:20
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2013-Nov-19 20:14:21
set_property DATA 000fffff [get_hw_axi_txns write_txn]
000a1220
run_hw_ila hw_ila_1
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2013-Nov-19 20:15:30
run_hw_axi [get_hw_axi_txns write_txn]
INFO: [Labtools 27-147] vcse_server: WRITE DATA is : 000FFFFF
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2013-Nov-19 20:16:02
create_hw_axi_txn read_txn [get_hw_axis hw_axi_1] -type READ -address 400000000 - len 4
ERROR: [Common 17-165] Too many positional options when parsing '4', please type 'create_hw_axi_txn -help' for usage info.
create_hw_axi_txn read_txn [get_hw_axis hw_axi_1] -type READ -address 40000000 - len 4
ERROR: [Common 17-165] Too many positional options when parsing '4', please type 'create_hw_axi_txn -help' for usage info.
create_hw_axi_txn read_txn [get_hw_axis hw_axi_1] -type READ -address 40000000 -len 4
read_txn
run_hw_axi [get_hw_axi_txns read_txn]
INFO: [Labtools 27-147] vcse_server: READ DATA is : 00000000000000000000000000000000
create_hw_axi_txn write_bram [get_hw_axis hw_axi_1] -type WRITE -address 40000000 -len 4 -data {44444444_33333333_22222222_11111111}
write_bram
run_hw_axi [get_hw_axi_txns write_bram]
INFO: [Labtools 27-147] vcse_server: WRITE DATA is : 44444444333333332222222211111111
run_hw_axi [get_hw_axi_txns read_txn]
INFO: [Labtools 27-147] vcse_server: READ DATA is : 44444444333333332222222211111111
archive_project C:/Speedway/ZynqHW/2013_3/ZynqHW_Lab8_Solution.xpr.zip -force
INFO: [Coretcl 2-137] starting archive...
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository 'c:/Speedway/ZynqHW/2013_3/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository 'C:/Xilinx/Vivado/2013.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [Designutils 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [Designutils 20-348] Importing the appropriate files for fileset: 'sources_1'
