// Seed: 1041462414
module module_0;
  logic id_1;
endmodule
module module_1 (
    output tri1 id_0,
    output wor  id_1,
    output wand id_2,
    output wand id_3,
    input  tri  id_4,
    output wor  id_5,
    input  tri0 id_6,
    input  tri0 id_7
);
  wire id_9;
  wire id_10;
  assign id_1 = id_9;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd87
) (
    input wor id_0,
    input tri _id_1,
    input wand id_2,
    input supply1 id_3,
    input tri1 id_4
);
  wire id_6;
  wire id_7 [-1 : id_1];
  ;
  module_0 modCall_1 ();
endmodule
