Analysis & Synthesis report for addr_card
Fri Apr 08 11:07:57 2016
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |addr_card|fpga_thermo:fpga_thermo0|current_state
 12. State Machine - |addr_card|fpga_thermo:fpga_thermo0|ctrl_ps
 13. State Machine - |addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state
 14. State Machine - |addr_card|id_thermo:id_thermo0|wb_ps
 15. State Machine - |addr_card|id_thermo:id_thermo0|ctrl_ps
 16. State Machine - |addr_card|id_thermo:id_thermo0|one_wire_master:master|pres_state
 17. State Machine - |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state
 18. State Machine - |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state
 19. State Machine - |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state
 20. State Machine - |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state
 21. State Machine - |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|current_state
 22. State Machine - |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state
 23. State Machine - |addr_card|leds:leds_slave|pres_state
 24. State Machine - |addr_card|dispatch:cmd0|pres_state
 25. State Machine - |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state
 26. State Machine - |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state
 27. State Machine - |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state
 28. State Machine - |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state
 29. State Machine - |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state
 30. Registers Protected by Synthesis
 31. Registers Removed During Synthesis
 32. Removed Registers Triggering Further Register Optimizations
 33. General Register Statistics
 34. Inverted Register Statistics
 35. Multiplexer Restructuring Statistics (No Restructuring Performed)
 36. Source assignments for dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer
 37. Source assignments for dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_cd32:auto_generated
 38. Source assignments for dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_cd32:auto_generated|alt_sync_fifo_qcj:sync_fifo|dpram_t441:dpram4|altsyncram_6rh1:altsyncram14
 39. Source assignments for dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated
 40. Source assignments for dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated
 41. Source assignments for dispatch:cmd0|altsyncram:buf|altsyncram_h9u3:auto_generated
 42. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 43. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 44. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 45. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 46. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 47. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 48. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 49. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated
 50. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 51. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 52. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 53. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 54. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 55. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 56. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 57. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 58. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 59. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 60. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 61. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 62. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 63. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 64. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 65. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 66. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 67. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 68. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 69. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 70. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 71. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 72. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 73. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 74. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 75. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 76. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 77. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 78. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 79. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 80. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 81. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 82. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 83. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 84. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 85. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 86. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 87. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 88. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 89. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 90. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 91. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 92. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 93. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 94. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 95. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 96. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 97. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 98. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
 99. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
100. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
101. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
102. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
103. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
104. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
105. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
106. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
107. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
108. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
109. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
110. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
111. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
112. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
113. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
114. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
115. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
116. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
117. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
118. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
119. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
120. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
121. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
122. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
123. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
124. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
125. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
126. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
127. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
128. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
129. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
130. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated
131. Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated
132. Parameter Settings for User Entity Instance: ac_pll:pll0|altpll:altpll_component
133. Parameter Settings for User Entity Instance: dispatch:cmd0
134. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver
135. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx
136. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter
137. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample
138. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer
139. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer
140. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc
141. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0
142. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr1
143. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|binary_counter:word_counter
144. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter
145. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer
146. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage
147. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer
148. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:read_pointer
149. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer
150. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|counter:bit_counter
151. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer
152. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage
153. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:write_pointer
154. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:read_pointer
155. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|shift_reg:tx_buffer
156. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc
157. Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|binary_counter:word_counter
158. Parameter Settings for User Entity Instance: dispatch:cmd0|reg:hdr0
159. Parameter Settings for User Entity Instance: dispatch:cmd0|reg:hdr1
160. Parameter Settings for User Entity Instance: dispatch:cmd0|altsyncram:buf
161. Parameter Settings for User Entity Instance: all_cards:i_all_cards
162. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:0:all_cards_reg
163. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:1:all_cards_reg
164. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:2:all_cards_reg
165. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg
166. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:4:all_cards_reg
167. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:5:all_cards_reg
168. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg
169. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:7:all_cards_reg
170. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component
171. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component
172. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component
173. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component
174. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:heater_bias_len_reg
175. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:mux_en_reg
176. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:fast_dac_reg
177. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:heater_bias_reg
178. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:val_reg
179. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:mode_reg
180. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component
181. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:fast_dac_reg
182. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:heater_bias_reg
183. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:val_reg
184. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:mode_reg
185. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component
186. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:fast_dac_reg
187. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:heater_bias_reg
188. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:val_reg
189. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:mode_reg
190. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component
191. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:fast_dac_reg
192. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:heater_bias_reg
193. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:val_reg
194. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:mode_reg
195. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component
196. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:fast_dac_reg
197. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:heater_bias_reg
198. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:val_reg
199. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:mode_reg
200. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component
201. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:fast_dac_reg
202. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:heater_bias_reg
203. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:val_reg
204. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:mode_reg
205. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component
206. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:fast_dac_reg
207. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:heater_bias_reg
208. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:val_reg
209. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:mode_reg
210. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component
211. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:fast_dac_reg
212. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:heater_bias_reg
213. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:val_reg
214. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:mode_reg
215. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component
216. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:fast_dac_reg
217. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:heater_bias_reg
218. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:val_reg
219. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:mode_reg
220. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component
221. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:fast_dac_reg
222. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:heater_bias_reg
223. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:val_reg
224. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:mode_reg
225. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component
226. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:fast_dac_reg
227. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:heater_bias_reg
228. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:val_reg
229. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:mode_reg
230. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component
231. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:fast_dac_reg
232. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:heater_bias_reg
233. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:val_reg
234. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:mode_reg
235. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component
236. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:fast_dac_reg
237. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:heater_bias_reg
238. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:val_reg
239. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:mode_reg
240. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component
241. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:fast_dac_reg
242. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:heater_bias_reg
243. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:val_reg
244. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:mode_reg
245. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component
246. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:fast_dac_reg
247. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:heater_bias_reg
248. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:val_reg
249. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:mode_reg
250. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component
251. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:fast_dac_reg
252. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:heater_bias_reg
253. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:val_reg
254. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:mode_reg
255. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component
256. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:fast_dac_reg
257. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:heater_bias_reg
258. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:val_reg
259. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:mode_reg
260. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component
261. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:fast_dac_reg
262. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:heater_bias_reg
263. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:val_reg
264. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:mode_reg
265. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component
266. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:fast_dac_reg
267. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:heater_bias_reg
268. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:val_reg
269. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:mode_reg
270. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component
271. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:fast_dac_reg
272. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:heater_bias_reg
273. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:val_reg
274. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:mode_reg
275. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component
276. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:fast_dac_reg
277. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:heater_bias_reg
278. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:val_reg
279. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:mode_reg
280. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component
281. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:fast_dac_reg
282. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:heater_bias_reg
283. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:val_reg
284. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:mode_reg
285. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component
286. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:fast_dac_reg
287. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:heater_bias_reg
288. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:val_reg
289. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:mode_reg
290. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component
291. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:fast_dac_reg
292. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:heater_bias_reg
293. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:val_reg
294. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:mode_reg
295. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component
296. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:fast_dac_reg
297. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:heater_bias_reg
298. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:val_reg
299. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:mode_reg
300. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component
301. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:fast_dac_reg
302. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:heater_bias_reg
303. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:val_reg
304. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:mode_reg
305. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component
306. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:fast_dac_reg
307. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:heater_bias_reg
308. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:val_reg
309. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:mode_reg
310. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component
311. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:fast_dac_reg
312. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:heater_bias_reg
313. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:val_reg
314. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:mode_reg
315. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component
316. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:fast_dac_reg
317. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:heater_bias_reg
318. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:val_reg
319. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:mode_reg
320. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component
321. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:fast_dac_reg
322. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:heater_bias_reg
323. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:val_reg
324. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:mode_reg
325. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component
326. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:fast_dac_reg
327. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:heater_bias_reg
328. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:val_reg
329. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:mode_reg
330. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component
331. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:fast_dac_reg
332. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:heater_bias_reg
333. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:val_reg
334. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:mode_reg
335. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component
336. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:fast_dac_reg
337. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:heater_bias_reg
338. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:val_reg
339. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:mode_reg
340. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component
341. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:fast_dac_reg
342. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:heater_bias_reg
343. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:val_reg
344. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:mode_reg
345. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component
346. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:fast_dac_reg
347. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:heater_bias_reg
348. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:val_reg
349. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:mode_reg
350. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component
351. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:fast_dac_reg
352. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:heater_bias_reg
353. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:val_reg
354. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:mode_reg
355. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component
356. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:fast_dac_reg
357. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:heater_bias_reg
358. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:val_reg
359. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:mode_reg
360. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component
361. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:fast_dac_reg
362. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:heater_bias_reg
363. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:val_reg
364. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:mode_reg
365. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component
366. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:fast_dac_reg
367. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:heater_bias_reg
368. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:val_reg
369. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:mode_reg
370. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component
371. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:fast_dac_reg
372. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:heater_bias_reg
373. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:val_reg
374. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:mode_reg
375. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component
376. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:fast_dac_reg
377. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:heater_bias_reg
378. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:val_reg
379. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:mode_reg
380. Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component
381. Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg
382. Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg
383. Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg
384. Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg
385. Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg
386. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master
387. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|shift_reg:tx_data_reg
388. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|shift_reg:rx_data_reg
389. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|binary_counter:bit_counter
390. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|binary_counter:timer_counter
391. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|counter:byte_counter
392. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data0
393. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data1
394. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data2
395. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data3
396. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data4
397. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data5
398. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:thermo_data0
399. Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:thermo_data1
400. Parameter Settings for User Entity Instance: fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg
401. Parameter Settings for User Entity Instance: fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:rx_data_reg
402. Parameter Settings for User Entity Instance: fpga_thermo:fpga_thermo0|reg:thermo_data
403. Parameter Settings for Inferred Entity Instance: frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:Mult0
404. altpll Parameter Settings by Entity Instance
405. dcfifo Parameter Settings by Entity Instance
406. altsyncram Parameter Settings by Entity Instance
407. lpm_mult Parameter Settings by Entity Instance
408. Port Connectivity Checks: "fpga_thermo:fpga_thermo0|reg:thermo_data"
409. Port Connectivity Checks: "fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:rx_data_reg"
410. Port Connectivity Checks: "fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg"
411. Port Connectivity Checks: "fpga_thermo:fpga_thermo0|smb_master:master2"
412. Port Connectivity Checks: "fpga_thermo:fpga_thermo0"
413. Port Connectivity Checks: "id_thermo:id_thermo0|reg:thermo_data0"
414. Port Connectivity Checks: "id_thermo:id_thermo0|reg:id_data5"
415. Port Connectivity Checks: "id_thermo:id_thermo0|reg:id_data4"
416. Port Connectivity Checks: "id_thermo:id_thermo0|counter:byte_counter"
417. Port Connectivity Checks: "id_thermo:id_thermo0|one_wire_master:master|binary_counter:timer_counter"
418. Port Connectivity Checks: "id_thermo:id_thermo0|one_wire_master:master|binary_counter:bit_counter"
419. Port Connectivity Checks: "id_thermo:id_thermo0|one_wire_master:master|shift_reg:rx_data_reg"
420. Port Connectivity Checks: "id_thermo:id_thermo0|one_wire_master:master|shift_reg:tx_data_reg"
421. Port Connectivity Checks: "id_thermo:id_thermo0|one_wire_master:master"
422. Port Connectivity Checks: "frame_timing:frame_timing_slave|frame_timing_core:ftc"
423. Port Connectivity Checks: "frame_timing:frame_timing_slave"
424. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:fast_dac_reg"
425. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:fast_dac_reg"
426. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:fast_dac_reg"
427. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:fast_dac_reg"
428. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:fast_dac_reg"
429. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:fast_dac_reg"
430. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:fast_dac_reg"
431. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:fast_dac_reg"
432. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:fast_dac_reg"
433. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:fast_dac_reg"
434. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:fast_dac_reg"
435. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:fast_dac_reg"
436. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:fast_dac_reg"
437. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:fast_dac_reg"
438. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:fast_dac_reg"
439. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:fast_dac_reg"
440. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:fast_dac_reg"
441. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:fast_dac_reg"
442. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:fast_dac_reg"
443. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:fast_dac_reg"
444. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:fast_dac_reg"
445. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:fast_dac_reg"
446. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:fast_dac_reg"
447. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:fast_dac_reg"
448. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:fast_dac_reg"
449. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:fast_dac_reg"
450. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:fast_dac_reg"
451. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:fast_dac_reg"
452. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:fast_dac_reg"
453. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:fast_dac_reg"
454. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:fast_dac_reg"
455. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:fast_dac_reg"
456. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:fast_dac_reg"
457. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:fast_dac_reg"
458. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:fast_dac_reg"
459. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:fast_dac_reg"
460. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:fast_dac_reg"
461. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:fast_dac_reg"
462. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:fast_dac_reg"
463. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:fast_dac_reg"
464. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:fast_dac_reg"
465. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram"
466. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram"
467. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram"
468. Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram"
469. Port Connectivity Checks: "all_cards:i_all_cards"
470. Port Connectivity Checks: "dispatch:cmd0|dispatch_reply_transmit:transmitter|binary_counter:word_counter"
471. Port Connectivity Checks: "dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc"
472. Port Connectivity Checks: "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer"
473. Port Connectivity Checks: "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer"
474. Port Connectivity Checks: "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter"
475. Port Connectivity Checks: "dispatch:cmd0|dispatch_cmd_receive:receiver|binary_counter:word_counter"
476. Port Connectivity Checks: "dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc"
477. Port Connectivity Checks: "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer"
478. Port Connectivity Checks: "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample"
479. Port Connectivity Checks: "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter"
480. Port Connectivity Checks: "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx"
481. Port Connectivity Checks: "dispatch:cmd0|dispatch_cmd_receive:receiver"
482. Port Connectivity Checks: "dispatch:cmd0"
483. Port Connectivity Checks: "ac_pll:pll0"
484. Elapsed Time Per Partition
485. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Apr 08 11:07:56 2016          ;
; Quartus II 64-Bit Version   ; 11.1 Build 259 01/25/2012 SP 2 SJ Full Version ;
; Revision Name               ; addr_card                                      ;
; Top-level Entity Name       ; addr_card                                      ;
; Family                      ; Stratix                                        ;
; Total logic elements        ; 10,999                                         ;
; Total pins                  ; 279                                            ;
; Total virtual pins          ; 0                                              ;
; Total memory bits           ; 151,936                                        ;
; DSP block 9-bit elements    ; 8                                              ;
; Total PLLs                  ; 1                                              ;
; Total DLLs                  ; 0                                              ;
+-----------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1S10F780C5       ;                    ;
; Top-level entity name                                                      ; addr_card          ; addr_card          ;
; Family name                                                                ; Stratix            ; Cyclone IV GX      ;
; State Machine Processing                                                   ; One-Hot            ; Auto               ;
; Safe State Machine                                                         ; On                 ; Off                ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ;
+--------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+
; ../../../library/components/source/rtl/parallel_crc.vhd            ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/parallel_crc.vhd            ;
; ../../../library/components/source/rtl/binary_counter.vhd          ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/binary_counter.vhd          ;
; ../../../library/sys_param/source/rtl/command_pack.vhd             ; yes             ; User VHDL File               ; C:/mce/cards/library/sys_param/source/rtl/command_pack.vhd             ;
; ../../../library/sys_param/source/rtl/wishbone_pack.vhd            ; yes             ; User VHDL File               ; C:/mce/cards/library/sys_param/source/rtl/wishbone_pack.vhd            ;
; ../../../library/sys_param/source/rtl/data_types_pack.vhd          ; yes             ; User VHDL File               ; C:/mce/cards/library/sys_param/source/rtl/data_types_pack.vhd          ;
; ../../../library/sys_param/source/rtl/general_pack.vhd             ; yes             ; User VHDL File               ; C:/mce/cards/library/sys_param/source/rtl/general_pack.vhd             ;
; ../../../library/components/source/rtl/component_pack.vhd          ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/component_pack.vhd          ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing_pack.vhd   ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing_pack.vhd   ;
; ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd                  ; yes             ; User VHDL File               ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd     ;
; ../../../all_cards/all_cards/source/rtl/all_cards_pack.vhd         ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/all_cards/source/rtl/all_cards_pack.vhd         ;
; ../../../all_cards/all_cards/source/rtl/all_cards.vhd              ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/all_cards/source/rtl/all_cards.vhd              ;
; ../../../library/components/source/rtl/smb_master.vhd              ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/smb_master.vhd              ;
; ../../../library/components/source/rtl/one_wire_master.vhd         ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/one_wire_master.vhd         ;
; ../../../all_cards/id_thermo/source/rtl/id_thermo.vhd              ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/id_thermo/source/rtl/id_thermo.vhd              ;
; ../../../all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd          ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd          ;
; ../../../all_cards/leds/source/rtl/leds.vhd                        ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/leds/source/rtl/leds.vhd                        ;
; ../../../all_cards/async/source/rtl/lvds_rx.vhd                    ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/async/source/rtl/lvds_rx.vhd                    ;
; ../../../all_cards/async/source/rtl/lvds_tx.vhd                    ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/async/source/rtl/lvds_tx.vhd                    ;
; ../../../all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd ;
; ../../../all_cards/dispatch/source/rtl/dispatch_wishbone.vhd       ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_wishbone.vhd       ;
; ../../../all_cards/dispatch/source/rtl/dispatch.vhd                ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/dispatch/source/rtl/dispatch.vhd                ;
; ../../../all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd    ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd    ;
; ../../pll/source/rtl/ac_pll.vhd                                    ; yes             ; User Wizard-Generated File   ; C:/mce/cards/addr_card/pll/source/rtl/ac_pll.vhd                       ;
; ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd                       ; yes             ; User VHDL File               ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd          ;
; ../../ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd                  ; yes             ; User Wizard-Generated File   ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd     ;
; ../../ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd                  ; yes             ; User Wizard-Generated File   ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd     ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing.vhd        ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing.vhd        ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing_core.vhd   ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing_core.vhd   ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd    ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd    ;
; ../../../library/components/source/rtl/counter.vhd                 ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/counter.vhd                 ;
; ../../../library/components/source/rtl/fifo.vhd                    ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/fifo.vhd                    ;
; ../../../library/components/source/rtl/reg.vhd                     ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/reg.vhd                     ;
; ../../../library/components/source/rtl/shift_reg.vhd               ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/shift_reg.vhd               ;
; ../../../library/components/source/rtl/us_timer.vhd                ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/us_timer.vhd                ;
; ../source/rtl/addr_card_pack.vhd                                   ; yes             ; User VHDL File               ; C:/mce/cards/addr_card/addr_card/source/rtl/addr_card_pack.vhd         ;
; ../source/rtl/addr_card.vhd                                        ; yes             ; User VHDL File               ; C:/mce/cards/addr_card/addr_card/source/rtl/addr_card.vhd              ;
; altpll.tdf                                                         ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf              ;
; aglobal111.inc                                                     ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc          ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_pll.inc         ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/dcfifo.tdf              ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_counter.inc         ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; altdpram.inc                                                       ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altdpram.inc            ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/a_graycounter.inc       ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/a_fefifo.inc            ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/a_gray2bin.inc          ;
; dffpipe.inc                                                        ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/dffpipe.inc             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/alt_sync_fifo.inc       ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_compare.inc         ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altsyncram_fifo.inc     ;
; db/dcfifo_cd32.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/addr_card/synth/db/dcfifo_cd32.tdf              ;
; db/alt_sync_fifo_qcj.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/addr_card/synth/db/alt_sync_fifo_qcj.tdf        ;
; db/dpram_t441.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/addr_card/synth/db/dpram_t441.tdf               ;
; db/altsyncram_6rh1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/addr_card/synth/db/altsyncram_6rh1.tdf          ;
; db/add_sub_pf8.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/addr_card/synth/db/add_sub_pf8.tdf              ;
; db/add_sub_v08.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/addr_card/synth/db/add_sub_v08.tdf              ;
; db/cntr_aua.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/addr_card/synth/db/cntr_aua.tdf                 ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf          ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.inc             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_decode.inc          ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;
; altrom.inc                                                         ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altrom.inc              ;
; altram.inc                                                         ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altram.inc              ;
; db/altsyncram_tpb1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/addr_card/synth/db/altsyncram_tpb1.tdf          ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_constant.inc        ;
; cmpconst.inc                                                       ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/cmpconst.inc            ;
; dffeea.inc                                                         ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; db/cntr_gvi.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/addr_card/synth/db/cntr_gvi.tdf                 ;
; db/altsyncram_h9u3.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/addr_card/synth/db/altsyncram_h9u3.tdf          ;
; alt3pram.tdf                                                       ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/alt3pram.tdf            ;
; altdpram.tdf                                                       ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altdpram.tdf            ;
; memmodes.inc                                                       ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/others/maxplus2/memmodes.inc          ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/a_hdffe.inc             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc     ;
; altsyncram.inc                                                     ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.inc          ;
; db/altsyncram_7lo1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/addr_card/synth/db/altsyncram_7lo1.tdf          ;
; db/altsyncram_8lo1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/addr_card/synth/db/altsyncram_8lo1.tdf          ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;
; multcore.inc                                                       ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/multcore.inc            ;
; bypassff.inc                                                       ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                                                       ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altshift.inc            ;
; db/mult_tqs.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/addr_card/synth/db/mult_tqs.tdf                 ;
+--------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                             ;
+---------------------------------------------+-------------------------------------------+
; Resource                                    ; Usage                                     ;
+---------------------------------------------+-------------------------------------------+
; Total logic elements                        ; 10999                                     ;
;     -- Combinational with no register       ; 6433                                      ;
;     -- Register only                        ; 3253                                      ;
;     -- Combinational with a register        ; 1313                                      ;
;                                             ;                                           ;
; Logic element usage by number of LUT inputs ;                                           ;
;     -- 4 input functions                    ; 5841                                      ;
;     -- 3 input functions                    ; 1320                                      ;
;     -- 2 input functions                    ; 556                                       ;
;     -- 1 input functions                    ; 26                                        ;
;     -- 0 input functions                    ; 3                                         ;
;                                             ;                                           ;
; Logic elements by mode                      ;                                           ;
;     -- normal mode                          ; 10576                                     ;
;     -- arithmetic mode                      ; 423                                       ;
;     -- qfbk mode                            ; 0                                         ;
;     -- register cascade mode                ; 0                                         ;
;     -- synchronous clear/load mode          ; 998                                       ;
;     -- asynchronous clear/load mode         ; 4458                                      ;
;                                             ;                                           ;
; Total registers                             ; 4566                                      ;
; Total logic cells in carry chains           ; 460                                       ;
; I/O pins                                    ; 279                                       ;
; Total memory bits                           ; 151936                                    ;
; DSP block 9-bit elements                    ; 8                                         ;
; Total PLLs                                  ; 1                                         ;
;     -- PLLs                                 ; 1                                         ;
;                                             ;                                           ;
; Maximum fan-out node                        ; ac_pll:pll0|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 6061                                      ;
; Total fan-out                               ; 63824                                     ;
; Average fan-out                             ; 5.01                                      ;
+---------------------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; Logic Cells ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                                            ; Library Name ;
+--------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |addr_card                                             ; 10999 (396) ; 4566         ; 151936      ; 8            ; 0       ; 0         ; 1         ; 279  ; 0            ; 6433 (396)   ; 3253 (0)          ; 1313 (0)         ; 460 (0)         ; 0 (0)      ; |addr_card                                                                                                                                                                                     ;              ;
;    |ac_dac_ctrl:ac_dac_ctrl_slave|                     ; 7392 (4294) ; 3178         ; 84864       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4214 (4214)  ; 2537 (13)         ; 641 (67)         ; 53 (53)         ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave                                                                                                                                                       ;              ;
;       |reg:\ram_bank:0:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:fast_dac_reg                                                                                                                          ;              ;
;       |reg:\ram_bank:0:heater_bias_reg|                ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:heater_bias_reg                                                                                                                       ;              ;
;       |reg:\ram_bank:0:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:mode_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:0:val_reg|                        ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:val_reg                                                                                                                               ;              ;
;       |reg:\ram_bank:10:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:10:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:10:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:10:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:11:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:11:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:11:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:11:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:12:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:12:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:12:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:12:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:13:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:13:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:13:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:13:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:14:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:14:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:14:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:14:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:15:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:15:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:15:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:15:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:16:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:16:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:16:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:16:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:17:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:17:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:17:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:17:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:18:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:18:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:18:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:18:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:19:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:19:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:19:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:19:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:1:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:fast_dac_reg                                                                                                                          ;              ;
;       |reg:\ram_bank:1:heater_bias_reg|                ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:heater_bias_reg                                                                                                                       ;              ;
;       |reg:\ram_bank:1:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:mode_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:1:val_reg|                        ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:val_reg                                                                                                                               ;              ;
;       |reg:\ram_bank:20:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:20:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:20:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:20:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:21:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:21:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:21:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:21:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:22:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:22:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:22:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:22:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:23:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:23:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:23:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:23:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:24:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:24:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:24:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:24:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:25:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:25:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:25:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:25:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:26:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:26:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:26:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:26:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:27:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:27:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:27:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:27:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:28:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:28:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:28:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:28:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:29:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:29:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:29:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:29:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:2:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:fast_dac_reg                                                                                                                          ;              ;
;       |reg:\ram_bank:2:heater_bias_reg|                ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:heater_bias_reg                                                                                                                       ;              ;
;       |reg:\ram_bank:2:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:mode_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:2:val_reg|                        ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:val_reg                                                                                                                               ;              ;
;       |reg:\ram_bank:30:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:30:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:30:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:30:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:31:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:31:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:31:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:31:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:32:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:32:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:32:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:32:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:33:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:33:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:33:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:33:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:34:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:34:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:34:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:34:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:35:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:35:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:35:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:35:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:36:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:36:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:36:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:36:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:37:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:37:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:37:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:37:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:38:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:38:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:38:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:38:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:39:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:39:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:39:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:39:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:3:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:fast_dac_reg                                                                                                                          ;              ;
;       |reg:\ram_bank:3:heater_bias_reg|                ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:heater_bias_reg                                                                                                                       ;              ;
;       |reg:\ram_bank:3:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:mode_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:3:val_reg|                        ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:val_reg                                                                                                                               ;              ;
;       |reg:\ram_bank:40:fast_dac_reg|                  ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:fast_dac_reg                                                                                                                         ;              ;
;       |reg:\ram_bank:40:heater_bias_reg|               ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:heater_bias_reg                                                                                                                      ;              ;
;       |reg:\ram_bank:40:mode_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:mode_reg                                                                                                                             ;              ;
;       |reg:\ram_bank:40:val_reg|                       ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:val_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:4:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:fast_dac_reg                                                                                                                          ;              ;
;       |reg:\ram_bank:4:heater_bias_reg|                ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:heater_bias_reg                                                                                                                       ;              ;
;       |reg:\ram_bank:4:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:mode_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:4:val_reg|                        ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:val_reg                                                                                                                               ;              ;
;       |reg:\ram_bank:5:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:fast_dac_reg                                                                                                                          ;              ;
;       |reg:\ram_bank:5:heater_bias_reg|                ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:heater_bias_reg                                                                                                                       ;              ;
;       |reg:\ram_bank:5:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:mode_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:5:val_reg|                        ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:val_reg                                                                                                                               ;              ;
;       |reg:\ram_bank:6:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:fast_dac_reg                                                                                                                          ;              ;
;       |reg:\ram_bank:6:heater_bias_reg|                ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:heater_bias_reg                                                                                                                       ;              ;
;       |reg:\ram_bank:6:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:mode_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:6:val_reg|                        ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:val_reg                                                                                                                               ;              ;
;       |reg:\ram_bank:7:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:fast_dac_reg                                                                                                                          ;              ;
;       |reg:\ram_bank:7:heater_bias_reg|                ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:heater_bias_reg                                                                                                                       ;              ;
;       |reg:\ram_bank:7:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:mode_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:7:val_reg|                        ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:val_reg                                                                                                                               ;              ;
;       |reg:\ram_bank:8:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:fast_dac_reg                                                                                                                          ;              ;
;       |reg:\ram_bank:8:heater_bias_reg|                ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:heater_bias_reg                                                                                                                       ;              ;
;       |reg:\ram_bank:8:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:mode_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:8:val_reg|                        ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:val_reg                                                                                                                               ;              ;
;       |reg:\ram_bank:9:fast_dac_reg|                   ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:fast_dac_reg                                                                                                                          ;              ;
;       |reg:\ram_bank:9:heater_bias_reg|                ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:heater_bias_reg                                                                                                                       ;              ;
;       |reg:\ram_bank:9:mode_reg|                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:mode_reg                                                                                                                              ;              ;
;       |reg:\ram_bank:9:val_reg|                        ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:val_reg                                                                                                                               ;              ;
;       |reg:heater_bias_len_reg|                        ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:heater_bias_len_reg                                                                                                                               ;              ;
;       |reg:mux_en_reg|                                 ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:mux_en_reg                                                                                                                                        ;              ;
;       |tpram_14bit_x_64:\ram_bank:0:ram|               ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram                                                                                                                      ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component                                                                                          ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;       |tpram_14bit_x_64:\ram_bank:10:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:10:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:11:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:11:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:12:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:12:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:13:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:13:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:14:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:14:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:15:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:15:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:16:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:16:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:17:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:17:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:18:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:18:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:19:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:19:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:1:ram|               ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:1:ram                                                                                                                      ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component                                                                                          ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;       |tpram_14bit_x_64:\ram_bank:20:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:20:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:21:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:21:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:22:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:22:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:23:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:23:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:24:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:24:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:25:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:25:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:26:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:26:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:27:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:27:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:28:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:28:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:29:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:29:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:2:ram|               ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:2:ram                                                                                                                      ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component                                                                                          ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;       |tpram_14bit_x_64:\ram_bank:30:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:30:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:31:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:31:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:32:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:32:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:33:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:33:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:34:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:34:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:35:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:35:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:36:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:36:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:37:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:37:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:38:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:38:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:39:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:39:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:3:ram|               ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:3:ram                                                                                                                      ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component                                                                                          ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;       |tpram_14bit_x_64:\ram_bank:40:ram|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:40:ram                                                                                                                     ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component                                                                                         ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                            ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                       ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated        ;              ;
;       |tpram_14bit_x_64:\ram_bank:4:ram|               ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:4:ram                                                                                                                      ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component                                                                                          ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;       |tpram_14bit_x_64:\ram_bank:5:ram|               ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:5:ram                                                                                                                      ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component                                                                                          ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;       |tpram_14bit_x_64:\ram_bank:6:ram|               ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:6:ram                                                                                                                      ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component                                                                                          ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;       |tpram_14bit_x_64:\ram_bank:7:ram|               ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:7:ram                                                                                                                      ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component                                                                                          ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;       |tpram_14bit_x_64:\ram_bank:8:ram|               ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:8:ram                                                                                                                      ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component                                                                                          ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;       |tpram_14bit_x_64:\ram_bank:9:ram|               ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:9:ram                                                                                                                      ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component                                                                                          ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;              ;
;                   |altsyncram_8lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated         ;              ;
;       |tpram_32bit_x_64:bias_start_ram|                ; 0 (0)       ; 0            ; 3072        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram                                                                                                                       ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 3072        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component                                                                                           ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                              ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                         ;              ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated          ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                              ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                         ;              ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated          ;              ;
;       |tpram_32bit_x_64:off_ram|                       ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram                                                                                                                              ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component                                                                                                  ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                     ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                ;              ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated                 ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                     ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                ;              ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated                 ;              ;
;       |tpram_32bit_x_64:on_ram|                        ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram                                                                                                                               ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component                                                                                                   ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                      ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                 ;              ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated                  ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                      ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                 ;              ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated                  ;              ;
;       |tpram_32bit_x_64:row_order_ram|                 ; 0 (0)       ; 0            ; 2432        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram                                                                                                                        ;              ;
;          |alt3pram:alt3pram_component|                 ; 0 (0)       ; 0            ; 2432        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component                                                                                            ;              ;
;             |altdpram:altdpram_component1|             ; 0 (0)       ; 0            ; 384         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                               ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 384         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                          ;              ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 384         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated           ;              ;
;             |altdpram:altdpram_component2|             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                               ;              ;
;                |altsyncram:ram_block|                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                          ;              ;
;                   |altsyncram_7lo1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated           ;              ;
;    |ac_pll:pll0|                                       ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_pll:pll0                                                                                                                                                                         ;              ;
;       |altpll:altpll_component|                        ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|ac_pll:pll0|altpll:altpll_component                                                                                                                                                 ;              ;
;    |all_cards:i_all_cards|                             ; 401 (145)   ; 256          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 145 (145)    ; 256 (0)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|all_cards:i_all_cards                                                                                                                                                               ;              ;
;       |reg:\i_all_cards_bank:0:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|all_cards:i_all_cards|reg:\i_all_cards_bank:0:all_cards_reg                                                                                                                         ;              ;
;       |reg:\i_all_cards_bank:1:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|all_cards:i_all_cards|reg:\i_all_cards_bank:1:all_cards_reg                                                                                                                         ;              ;
;       |reg:\i_all_cards_bank:2:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|all_cards:i_all_cards|reg:\i_all_cards_bank:2:all_cards_reg                                                                                                                         ;              ;
;       |reg:\i_all_cards_bank:3:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg                                                                                                                         ;              ;
;       |reg:\i_all_cards_bank:4:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|all_cards:i_all_cards|reg:\i_all_cards_bank:4:all_cards_reg                                                                                                                         ;              ;
;       |reg:\i_all_cards_bank:5:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|all_cards:i_all_cards|reg:\i_all_cards_bank:5:all_cards_reg                                                                                                                         ;              ;
;       |reg:\i_all_cards_bank:6:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg                                                                                                                         ;              ;
;       |reg:\i_all_cards_bank:7:all_cards_reg|          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|all_cards:i_all_cards|reg:\i_all_cards_bank:7:all_cards_reg                                                                                                                         ;              ;
;    |dispatch:cmd0|                                     ; 1328 (97)   ; 421          ; 67072       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 907 (90)     ; 108 (0)           ; 313 (7)          ; 186 (0)         ; 0 (0)      ; |addr_card|dispatch:cmd0                                                                                                                                                                       ;              ;
;       |altsyncram:buf|                                 ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|altsyncram:buf                                                                                                                                                        ;              ;
;          |altsyncram_h9u3:auto_generated|              ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|altsyncram:buf|altsyncram_h9u3:auto_generated                                                                                                                         ;              ;
;       |dispatch_cmd_receive:receiver|                  ; 405 (72)    ; 153          ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 252 (64)     ; 75 (0)            ; 78 (8)           ; 54 (11)         ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver                                                                                                                                         ;              ;
;          |binary_counter:word_counter|                 ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|binary_counter:word_counter                                                                                                             ;              ;
;          |lvds_rx:cmd_rx|                              ; 92 (8)      ; 73           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (4)       ; 17 (2)            ; 56 (2)           ; 32 (0)          ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx                                                                                                                          ;              ;
;             |binary_counter:sample_counter|            ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter                                                                                            ;              ;
;             |dcfifo:data_buffer|                       ; 40 (0)      ; 25           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (0)       ; 15 (0)            ; 10 (0)           ; 24 (0)          ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer                                                                                                       ;              ;
;                |dcfifo_cd32:auto_generated|            ; 40 (0)      ; 25           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (0)       ; 15 (0)            ; 10 (0)           ; 24 (0)          ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_cd32:auto_generated                                                                            ;              ;
;                   |alt_sync_fifo_qcj:sync_fifo|        ; 40 (30)     ; 25           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (10)      ; 15 (15)           ; 10 (5)           ; 24 (14)         ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_cd32:auto_generated|alt_sync_fifo_qcj:sync_fifo                                                ;              ;
;                      |add_sub_pf8:add_sub2|            ; 5 (5)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_cd32:auto_generated|alt_sync_fifo_qcj:sync_fifo|add_sub_pf8:add_sub2                           ;              ;
;                      |cntr_aua:cntr1|                  ; 5 (5)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_cd32:auto_generated|alt_sync_fifo_qcj:sync_fifo|cntr_aua:cntr1                                 ;              ;
;                      |dpram_t441:dpram4|               ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_cd32:auto_generated|alt_sync_fifo_qcj:sync_fifo|dpram_t441:dpram4                              ;              ;
;                         |altsyncram_6rh1:altsyncram14| ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_cd32:auto_generated|alt_sync_fifo_qcj:sync_fifo|dpram_t441:dpram4|altsyncram_6rh1:altsyncram14 ;              ;
;             |shift_reg:rx_buffer|                      ; 33 (33)     ; 33           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer                                                                                                      ;              ;
;             |shift_reg:rx_sample|                      ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample                                                                                                      ;              ;
;          |parallel_crc:crc_calc|                       ; 201 (201)   ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 169 (169)    ; 30 (30)           ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc                                                                                                                   ;              ;
;          |reg:hdr0|                                    ; 13 (13)     ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0                                                                                                                                ;              ;
;          |reg:hdr1|                                    ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr1                                                                                                                                ;              ;
;       |dispatch_reply_transmit:transmitter|            ; 641 (249)   ; 170          ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 471 (242)    ; 30 (0)            ; 140 (7)          ; 74 (20)         ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter                                                                                                                                   ;              ;
;          |binary_counter:word_counter|                 ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|binary_counter:word_counter                                                                                                       ;              ;
;          |lvds_tx:reply_tx_a|                          ; 75 (12)     ; 54           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 21 (8)       ; 0 (0)             ; 54 (4)           ; 15 (0)          ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a                                                                                                                ;              ;
;             |counter:bit_counter|                      ; 15 (15)     ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter                                                                                            ;              ;
;             |fifo:data_buffer|                         ; 14 (6)      ; 9            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 9 (1)            ; 8 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer                                                                                               ;              ;
;                |altsyncram:fifo_storage|               ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage                                                                       ;              ;
;                   |altsyncram_tpb1:auto_generated|     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated                                        ;              ;
;                |lpm_counter:read_pointer|              ; 4 (0)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:read_pointer                                                                      ;              ;
;                   |cntr_gvi:auto_generated|            ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:read_pointer|cntr_gvi:auto_generated                                              ;              ;
;                |lpm_counter:write_pointer|             ; 4 (0)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer                                                                     ;              ;
;                   |cntr_gvi:auto_generated|            ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer|cntr_gvi:auto_generated                                             ;              ;
;             |shift_reg:tx_buffer|                      ; 34 (34)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 34 (34)          ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer                                                                                            ;              ;
;          |lvds_tx:reply_tx_b|                          ; 75 (12)     ; 54           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 21 (8)       ; 0 (0)             ; 54 (4)           ; 15 (0)          ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b                                                                                                                ;              ;
;             |counter:bit_counter|                      ; 15 (15)     ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|counter:bit_counter                                                                                            ;              ;
;             |fifo:data_buffer|                         ; 14 (6)      ; 9            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 9 (1)            ; 8 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer                                                                                               ;              ;
;                |altsyncram:fifo_storage|               ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage                                                                       ;              ;
;                   |altsyncram_tpb1:auto_generated|     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated                                        ;              ;
;                |lpm_counter:read_pointer|              ; 4 (0)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:read_pointer                                                                      ;              ;
;                   |cntr_gvi:auto_generated|            ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:read_pointer|cntr_gvi:auto_generated                                              ;              ;
;                |lpm_counter:write_pointer|             ; 4 (0)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:write_pointer                                                                     ;              ;
;                   |cntr_gvi:auto_generated|            ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:write_pointer|cntr_gvi:auto_generated                                             ;              ;
;             |shift_reg:tx_buffer|                      ; 34 (34)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 34 (34)          ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|shift_reg:tx_buffer                                                                                            ;              ;
;          |parallel_crc:crc_calc|                       ; 231 (231)   ; 44           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 187 (187)    ; 30 (30)           ; 14 (14)          ; 13 (13)         ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc                                                                                                             ;              ;
;       |dispatch_wishbone:wishbone|                     ; 147 (102)   ; 53           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 94 (85)      ; 3 (0)             ; 50 (17)          ; 58 (22)         ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone                                                                                                                                            ;              ;
;          |us_timer:wdt|                                ; 45 (45)     ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 3 (3)             ; 33 (33)          ; 36 (36)         ; 0 (0)      ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt                                                                                                                               ;              ;
;       |reg:hdr0|                                       ; 22 (22)     ; 22           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (22)          ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|reg:hdr0                                                                                                                                                              ;              ;
;       |reg:hdr1|                                       ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |addr_card|dispatch:cmd0|reg:hdr1                                                                                                                                                              ;              ;
;    |fpga_thermo:fpga_thermo0|                          ; 222 (27)    ; 138          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 84 (19)      ; 15 (1)            ; 123 (7)          ; 76 (0)          ; 0 (0)      ; |addr_card|fpga_thermo:fpga_thermo0                                                                                                                                                            ;              ;
;       |reg:thermo_data|                                ; 31 (31)     ; 31           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; 0 (0)           ; 0 (0)      ; |addr_card|fpga_thermo:fpga_thermo0|reg:thermo_data                                                                                                                                            ;              ;
;       |smb_master:master2|                             ; 118 (60)    ; 63           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 55 (45)      ; 11 (0)            ; 52 (15)          ; 40 (4)          ; 0 (0)      ; |addr_card|fpga_thermo:fpga_thermo0|smb_master:master2                                                                                                                                         ;              ;
;          |shift_reg:rx_data_reg|                       ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:rx_data_reg                                                                                                                   ;              ;
;          |shift_reg:tx_addr_reg|                       ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg                                                                                                                   ;              ;
;          |us_timer:smb_timer|                          ; 46 (46)     ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 3 (3)             ; 33 (33)          ; 36 (36)         ; 0 (0)      ; |addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|us_timer:smb_timer                                                                                                                      ;              ;
;       |us_timer:timeout_timer|                         ; 46 (46)     ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 3 (3)             ; 33 (33)          ; 36 (36)         ; 0 (0)      ; |addr_card|fpga_thermo:fpga_thermo0|us_timer:timeout_timer                                                                                                                                     ;              ;
;    |frame_timing:frame_timing_slave|                   ; 1036 (0)    ; 453          ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 583 (0)      ; 282 (0)           ; 171 (0)          ; 127 (0)         ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave                                                                                                                                                     ;              ;
;       |frame_timing_core:ftc|                          ; 217 (217)   ; 66           ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 151 (151)    ; 2 (2)             ; 64 (64)          ; 127 (127)       ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc                                                                                                                               ;              ;
;          |lpm_mult:Mult0|                              ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:Mult0                                                                                                                ;              ;
;             |mult_tqs:auto_generated|                  ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:Mult0|mult_tqs:auto_generated                                                                                        ;              ;
;       |frame_timing_wbs:wbi|                           ; 819 (659)   ; 387          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 432 (432)    ; 280 (120)         ; 107 (107)        ; 0 (0)           ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi                                                                                                                                ;              ;
;          |reg:address_on_delay_reg|                    ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg                                                                                                       ;              ;
;          |reg:feedback_delay_reg|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg                                                                                                         ;              ;
;          |reg:resync_req_reg|                          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg                                                                                                             ;              ;
;          |reg:sample_delay_reg|                        ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg                                                                                                           ;              ;
;          |reg:sample_num_reg|                          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg                                                                                                             ;              ;
;    |id_thermo:id_thermo0|                              ; 213 (59)    ; 113          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 100 (41)     ; 55 (0)            ; 58 (18)          ; 18 (0)          ; 0 (0)      ; |addr_card|id_thermo:id_thermo0                                                                                                                                                                ;              ;
;       |counter:byte_counter|                           ; 8 (8)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|counter:byte_counter                                                                                                                                           ;              ;
;       |one_wire_master:master|                         ; 100 (62)    ; 45           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 55 (54)      ; 9 (0)             ; 36 (8)           ; 18 (0)          ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|one_wire_master:master                                                                                                                                         ;              ;
;          |binary_counter:bit_counter|                  ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|one_wire_master:master|binary_counter:bit_counter                                                                                                              ;              ;
;          |binary_counter:timer_counter|                ; 18 (18)     ; 18           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (18)          ; 18 (18)         ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|one_wire_master:master|binary_counter:timer_counter                                                                                                            ;              ;
;          |shift_reg:rx_data_reg|                       ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|one_wire_master:master|shift_reg:rx_data_reg                                                                                                                   ;              ;
;          |shift_reg:tx_data_reg|                       ; 9 (9)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|one_wire_master:master|shift_reg:tx_data_reg                                                                                                                   ;              ;
;       |reg:id_data0|                                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|reg:id_data0                                                                                                                                                   ;              ;
;       |reg:id_data1|                                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|reg:id_data1                                                                                                                                                   ;              ;
;       |reg:id_data2|                                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|reg:id_data2                                                                                                                                                   ;              ;
;       |reg:id_data3|                                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|reg:id_data3                                                                                                                                                   ;              ;
;       |reg:thermo_data0|                               ; 6 (6)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|reg:thermo_data0                                                                                                                                               ;              ;
;       |reg:thermo_data1|                               ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |addr_card|id_thermo:id_thermo0|reg:thermo_data1                                                                                                                                               ;              ;
;    |leds:leds_slave|                                   ; 11 (11)     ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |addr_card|leds:leds_slave                                                                                                                                                                     ;              ;
+--------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; dispatch:cmd0|altsyncram:buf|altsyncram_h9u3:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_cd32:auto_generated|alt_sync_fifo_qcj:sync_fifo|dpram_t441:dpram4|altsyncram_6rh1:altsyncram14|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary   ;
+----------------------------------+-------------+
; Statistic                        ; Number Used ;
+----------------------------------+-------------+
; Simple Multipliers (9-bit)       ; 0           ;
; Simple Multipliers (18-bit)      ; 0           ;
; Simple Multipliers (36-bit)      ; 1           ;
; Multiply Accumulators (18-bit)   ; 0           ;
; Two-Multipliers Adders (9-bit)   ; 0           ;
; Two-Multipliers Adders (18-bit)  ; 0           ;
; Four-Multipliers Adders (9-bit)  ; 0           ;
; Four-Multipliers Adders (18-bit) ; 0           ;
; DSP Blocks                       ; --          ;
; DSP Block 9-bit Elements         ; 8           ;
; Signed Multipliers               ; 1           ;
; Unsigned Multipliers             ; 0           ;
; Mixed Sign Multipliers           ; 0           ;
; Variable Sign Multipliers        ; 0           ;
; Dedicated Shift Register Chains  ; 0           ;
+----------------------------------+-------------+
Note: number of DSP Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                            ; IP Include File                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram  ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:10:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:11:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:12:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:13:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:14:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:15:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:16:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:17:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:18:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:19:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:1:ram  ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:20:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:21:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:22:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:23:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:24:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:25:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:26:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:27:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:28:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:29:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:2:ram  ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:30:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:31:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:32:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:33:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:34:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:35:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:36:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:37:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:38:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:39:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:3:ram  ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:40:ram ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:4:ram  ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:5:ram  ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:6:ram  ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:7:ram  ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:8:ram  ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:9:ram  ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram   ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram          ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram           ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd ;
; Altera ; RAM: 3-PORT  ; N/A     ; N/A          ; N/A          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram    ; C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |addr_card|ac_pll:pll0                                                     ; C:/mce/cards/addr_card/pll/source/rtl/ac_pll.vhd                   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+


Encoding Type: Safe One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |addr_card|fpga_thermo:fpga_thermo0|current_state             ;
+--------------------+------------------+------------------+--------------------+
; Name               ; current_state.RD ; current_state.WR ; current_state.IDLE ;
+--------------------+------------------+------------------+--------------------+
; current_state.IDLE ; 0                ; 0                ; 0                  ;
; current_state.WR   ; 0                ; 1                ; 1                  ;
; current_state.RD   ; 1                ; 0                ; 1                  ;
+--------------------+------------------+------------------+--------------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |addr_card|fpga_thermo:fpga_thermo0|ctrl_ps                                ;
+--------------------------+-----------------------+--------------------------+--------------+
; Name                     ; ctrl_ps.REGISTER_TEMP ; ctrl_ps.START_SMB_MASTER ; ctrl_ps.IDLE ;
+--------------------------+-----------------------+--------------------------+--------------+
; ctrl_ps.IDLE             ; 0                     ; 0                        ; 0            ;
; ctrl_ps.START_SMB_MASTER ; 0                     ; 1                        ; 1            ;
; ctrl_ps.REGISTER_TEMP    ; 1                     ; 0                        ; 1            ;
+--------------------------+-----------------------+--------------------------+--------------+


Encoding Type: Safe One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state                                                                                                                                                                                 ;
+----------------------------+-----------------+---------------------------+-----------------+-------------------------+------------------------+-------------------+--------------------+----------------------------+---------------------------+-----------------+
; Name                       ; pres_state.DONE ; pres_state.STOP_CONDITION ; pres_state.DATA ; pres_state.ACKNOWLEDGE2 ; pres_state.ACKNOWLEDGE ; pres_state.nWRITE ; pres_state.ADDRESS ; pres_state.START_CONDITION ; pres_state.SETTLE_COUNTER ; pres_state.IDLE ;
+----------------------------+-----------------+---------------------------+-----------------+-------------------------+------------------------+-------------------+--------------------+----------------------------+---------------------------+-----------------+
; pres_state.IDLE            ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 0               ;
; pres_state.SETTLE_COUNTER  ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 1                         ; 1               ;
; pres_state.START_CONDITION ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 1                          ; 0                         ; 1               ;
; pres_state.ADDRESS         ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 1                  ; 0                          ; 0                         ; 1               ;
; pres_state.nWRITE          ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 1                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.ACKNOWLEDGE     ; 0               ; 0                         ; 0               ; 0                       ; 1                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.ACKNOWLEDGE2    ; 0               ; 0                         ; 0               ; 1                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.DATA            ; 0               ; 0                         ; 1               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.STOP_CONDITION  ; 0               ; 1                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.DONE            ; 1               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
+----------------------------+-----------------+---------------------------+-----------------+-------------------------+------------------------+-------------------+--------------------+----------------------------+---------------------------+-----------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |addr_card|id_thermo:id_thermo0|wb_ps                              ;
+-----------------+----------------+-----------------+---------------+---------------+
; Name            ; wb_ps.WB_ERROR ; wb_ps.SEND_TEMP ; wb_ps.SEND_ID ; wb_ps.WB_IDLE ;
+-----------------+----------------+-----------------+---------------+---------------+
; wb_ps.WB_IDLE   ; 0              ; 0               ; 0             ; 0             ;
; wb_ps.SEND_ID   ; 0              ; 0               ; 1             ; 1             ;
; wb_ps.SEND_TEMP ; 0              ; 1               ; 0             ; 1             ;
; wb_ps.WB_ERROR  ; 1              ; 0               ; 0             ; 1             ;
+-----------------+----------------+-----------------+---------------+---------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|id_thermo:id_thermo0|ctrl_ps                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------------------+-----------------------------+-------------------------+---------------------+--------------------+--------------------------+-------------------------+---------------------+----------------+-------------------------+---------------------+-------------------+
; Name                        ; ctrl_ps.SET_VALID_FLAG ; ctrl_ps.GET_TEMP ; ctrl_ps.PHASE3_READ_SCRATCH ; ctrl_ps.PHASE3_SKIP_ROM ; ctrl_ps.PHASE3_INIT ; ctrl_ps.GET_STATUS ; ctrl_ps.PHASE2_CONVERT_T ; ctrl_ps.PHASE2_SKIP_ROM ; ctrl_ps.PHASE2_INIT ; ctrl_ps.GET_ID ; ctrl_ps.PHASE1_READ_ROM ; ctrl_ps.PHASE1_INIT ; ctrl_ps.CTRL_IDLE ;
+-----------------------------+------------------------+------------------+-----------------------------+-------------------------+---------------------+--------------------+--------------------------+-------------------------+---------------------+----------------+-------------------------+---------------------+-------------------+
; ctrl_ps.CTRL_IDLE           ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 0                 ;
; ctrl_ps.PHASE1_INIT         ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 1                   ; 1                 ;
; ctrl_ps.PHASE1_READ_ROM     ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 1                       ; 0                   ; 1                 ;
; ctrl_ps.GET_ID              ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 1              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE2_INIT         ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 1                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE2_SKIP_ROM     ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 1                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE2_CONVERT_T    ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 1                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.GET_STATUS          ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 1                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE3_INIT         ; 0                      ; 0                ; 0                           ; 0                       ; 1                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE3_SKIP_ROM     ; 0                      ; 0                ; 0                           ; 1                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE3_READ_SCRATCH ; 0                      ; 0                ; 1                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.GET_TEMP            ; 0                      ; 1                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.SET_VALID_FLAG      ; 1                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
+-----------------------------+------------------------+------------------+-----------------------------+-------------------------+---------------------+--------------------+--------------------------+-------------------------+---------------------+----------------+-------------------------+---------------------+-------------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|id_thermo:id_thermo0|one_wire_master:master|pres_state                                                                                                                            ;
+-----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------+
; Name                  ; pres_state.READ_DONE ; pres_state.WRITE_DONE ; pres_state.INIT_DONE ; pres_state.READ_SLOT ; pres_state.WRITE_SLOT ; pres_state.INIT_REPLY ; pres_state.INIT_PULSE ; pres_state.IDLE ;
+-----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------+
; pres_state.IDLE       ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 0               ;
; pres_state.INIT_PULSE ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 1                     ; 1               ;
; pres_state.INIT_REPLY ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 1                     ; 0                     ; 1               ;
; pres_state.WRITE_SLOT ; 0                    ; 0                     ; 0                    ; 0                    ; 1                     ; 0                     ; 0                     ; 1               ;
; pres_state.READ_SLOT  ; 0                    ; 0                     ; 0                    ; 1                    ; 0                     ; 0                     ; 0                     ; 1               ;
; pres_state.INIT_DONE  ; 0                    ; 0                     ; 1                    ; 0                    ; 0                     ; 0                     ; 0                     ; 1               ;
; pres_state.WRITE_DONE ; 0                    ; 1                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 1               ;
; pres_state.READ_DONE  ; 1                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 1               ;
+-----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state                                                                                                            ;
+----------------------------+----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+--------------------+
; Name                       ; current_state.WAIT_FRM_RST ; current_state.GOT_SYNC ; current_state.GOT_BIT3 ; current_state.GOT_BIT2 ; current_state.GOT_BIT1 ; current_state.GOT_BIT0 ; current_state.IDLE ;
+----------------------------+----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+--------------------+
; current_state.IDLE         ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ;
; current_state.GOT_BIT0     ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 1                  ;
; current_state.GOT_BIT1     ; 0                          ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 1                  ;
; current_state.GOT_BIT2     ; 0                          ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 1                  ;
; current_state.GOT_BIT3     ; 0                          ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 1                  ;
; current_state.GOT_SYNC     ; 0                          ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                  ;
; current_state.WAIT_FRM_RST ; 1                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                  ;
+----------------------------+----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+--------------------+


Encoding Type: Safe One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state                                                                                                                                                                                                                                                              ;
+---------------------------------------+---------------------------------+----------------------------+---------------------------------------+-------------------------------------+--------------------------------------+------------------------------------+----------------------------------+--------------------------------+---------------------------------+
; Name                                  ; current_init_win_state.SET_HOLD ; current_init_win_state.SET ; current_init_win_state.SERVO_RST_HOLD ; current_init_win_state.SERVO_RST_ON ; current_init_win_state.FLTR_RST_HOLD ; current_init_win_state.FLTR_RST_ON ; current_init_win_state.INIT_HOLD ; current_init_win_state.INIT_ON ; current_init_win_state.INIT_OFF ;
+---------------------------------------+---------------------------------+----------------------------+---------------------------------------+-------------------------------------+--------------------------------------+------------------------------------+----------------------------------+--------------------------------+---------------------------------+
; current_init_win_state.INIT_OFF       ; 0                               ; 0                          ; 0                                     ; 0                                   ; 0                                    ; 0                                  ; 0                                ; 0                              ; 0                               ;
; current_init_win_state.INIT_ON        ; 0                               ; 0                          ; 0                                     ; 0                                   ; 0                                    ; 0                                  ; 0                                ; 1                              ; 1                               ;
; current_init_win_state.INIT_HOLD      ; 0                               ; 0                          ; 0                                     ; 0                                   ; 0                                    ; 0                                  ; 1                                ; 0                              ; 1                               ;
; current_init_win_state.FLTR_RST_ON    ; 0                               ; 0                          ; 0                                     ; 0                                   ; 0                                    ; 1                                  ; 0                                ; 0                              ; 1                               ;
; current_init_win_state.FLTR_RST_HOLD  ; 0                               ; 0                          ; 0                                     ; 0                                   ; 1                                    ; 0                                  ; 0                                ; 0                              ; 1                               ;
; current_init_win_state.SERVO_RST_ON   ; 0                               ; 0                          ; 0                                     ; 1                                   ; 0                                    ; 0                                  ; 0                                ; 0                              ; 1                               ;
; current_init_win_state.SERVO_RST_HOLD ; 0                               ; 0                          ; 1                                     ; 0                                   ; 0                                    ; 0                                  ; 0                                ; 0                              ; 1                               ;
; current_init_win_state.SET            ; 0                               ; 1                          ; 0                                     ; 0                                   ; 0                                    ; 0                                  ; 0                                ; 0                              ; 1                               ;
; current_init_win_state.SET_HOLD       ; 1                               ; 0                          ; 0                                     ; 0                                   ; 0                                    ; 0                                  ; 0                                ; 0                              ; 1                               ;
+---------------------------------------+---------------------------------+----------------------------+---------------------------------------+-------------------------------------+--------------------------------------+------------------------------------+----------------------------------+--------------------------------+---------------------------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state ;
+--------------------+------------------+------------------+------------------------------------+
; Name               ; current_state.RD ; current_state.WR ; current_state.IDLE                 ;
+--------------------+------------------+------------------+------------------------------------+
; current_state.IDLE ; 0                ; 0                ; 0                                  ;
; current_state.WR   ; 0                ; 1                ; 1                                  ;
; current_state.RD   ; 1                ; 0                ; 1                                  ;
+--------------------+------------------+------------------+------------------------------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state                                                                                                                                          ;
+---------------------------------+---------------------------------+--------------------------+------------------------------+------------------------------+-----------------------------+----------------------------+
; Name                            ; const_current_state.READY_DELAY ; const_current_state.IDLE ; const_current_state.WRITING3 ; const_current_state.WRITING2 ; const_current_state.WRITING ; const_current_state.UPDATE ;
+---------------------------------+---------------------------------+--------------------------+------------------------------+------------------------------+-----------------------------+----------------------------+
; const_current_state.UPDATE      ; 0                               ; 0                        ; 0                            ; 0                            ; 0                           ; 0                          ;
; const_current_state.WRITING     ; 0                               ; 0                        ; 0                            ; 0                            ; 1                           ; 1                          ;
; const_current_state.WRITING2    ; 0                               ; 0                        ; 0                            ; 1                            ; 0                           ; 1                          ;
; const_current_state.WRITING3    ; 0                               ; 0                        ; 1                            ; 0                            ; 0                           ; 1                          ;
; const_current_state.IDLE        ; 0                               ; 1                        ; 0                            ; 0                            ; 0                           ; 1                          ;
; const_current_state.READY_DELAY ; 1                               ; 0                        ; 0                            ; 0                            ; 0                           ; 1                          ;
+---------------------------------+---------------------------------+--------------------------+------------------------------+------------------------------+-----------------------------+----------------------------+


Encoding Type: Safe One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|current_state                             ;
+--------------------+-------------------+-------------------+------------------+--------------------+
; Name               ; current_state.RD2 ; current_state.RD1 ; current_state.WR ; current_state.IDLE ;
+--------------------+-------------------+-------------------+------------------+--------------------+
; current_state.IDLE ; 0                 ; 0                 ; 0                ; 0                  ;
; current_state.WR   ; 0                 ; 0                 ; 1                ; 1                  ;
; current_state.RD1  ; 0                 ; 1                 ; 0                ; 1                  ;
; current_state.RD2  ; 1                 ; 0                 ; 0                ; 1                  ;
+--------------------+-------------------+-------------------+------------------+--------------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------+----------------------------------+---------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------------+-------------------------------+------------------------------+--------------------------------+------------------------------------------+------------------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------+
; Name                                        ; row_current_state.MODE3_WAIT_FOR_ROW_SWITCH ; row_current_state.MODE3_LATCH_NEW_ROW_INDEX ; row_current_state.MODE3_ROW_ON_DELAY ; row_current_state.MODE3_ROW_ON ; row_current_state.MODE3_HEAT_OFF ; row_current_state.MODE3_HEATING ; row_current_state.MODE3_HEAT4_ON ; row_current_state.MODE3_HEAT3_ON ; row_current_state.MODE3_HEAT2_ON ; row_current_state.MODE3_HEAT1_ON ; row_current_state.AC_WAIT_FOR_ROW_SWITCH ; row_current_state.AC_LATCH_NEW_ROW_INDEX ; row_current_state.AC_LATCH_ON ; row_current_state.AC_ROW_DLY ; row_current_state.AC_LATCH_OFF ; row_current_state.BC_WAIT_FOR_ROW_SWITCH ; row_current_state.BC_LATCH_NEW_ROW_INDEX ; row_current_state.BC_LATCH4 ; row_current_state.BC_LATCH3 ; row_current_state.BC_LATCH2 ; row_current_state.BC_LATCH1 ; row_current_state.IDLE ;
+---------------------------------------------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------+----------------------------------+---------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------------+-------------------------------+------------------------------+--------------------------------+------------------------------------------+------------------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------+
; row_current_state.IDLE                      ; 0                                           ; 0                                           ; 0                                    ; 0                              ; 0                                ; 0                               ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                        ; 0                                        ; 0                             ; 0                            ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 0                      ;
; row_current_state.BC_LATCH1                 ; 0                                           ; 0                                           ; 0                                    ; 0                              ; 0                                ; 0                               ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                        ; 0                                        ; 0                             ; 0                            ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 1                           ; 1                      ;
; row_current_state.BC_LATCH2                 ; 0                                           ; 0                                           ; 0                                    ; 0                              ; 0                                ; 0                               ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                        ; 0                                        ; 0                             ; 0                            ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 1                           ; 0                           ; 1                      ;
; row_current_state.BC_LATCH3                 ; 0                                           ; 0                                           ; 0                                    ; 0                              ; 0                                ; 0                               ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                        ; 0                                        ; 0                             ; 0                            ; 0                              ; 0                                        ; 0                                        ; 0                           ; 1                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.BC_LATCH4                 ; 0                                           ; 0                                           ; 0                                    ; 0                              ; 0                                ; 0                               ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                        ; 0                                        ; 0                             ; 0                            ; 0                              ; 0                                        ; 0                                        ; 1                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.BC_LATCH_NEW_ROW_INDEX    ; 0                                           ; 0                                           ; 0                                    ; 0                              ; 0                                ; 0                               ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                        ; 0                                        ; 0                             ; 0                            ; 0                              ; 0                                        ; 1                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.BC_WAIT_FOR_ROW_SWITCH    ; 0                                           ; 0                                           ; 0                                    ; 0                              ; 0                                ; 0                               ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                        ; 0                                        ; 0                             ; 0                            ; 0                              ; 1                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.AC_LATCH_OFF              ; 0                                           ; 0                                           ; 0                                    ; 0                              ; 0                                ; 0                               ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                        ; 0                                        ; 0                             ; 0                            ; 1                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.AC_ROW_DLY                ; 0                                           ; 0                                           ; 0                                    ; 0                              ; 0                                ; 0                               ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                        ; 0                                        ; 0                             ; 1                            ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.AC_LATCH_ON               ; 0                                           ; 0                                           ; 0                                    ; 0                              ; 0                                ; 0                               ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                        ; 0                                        ; 1                             ; 0                            ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.AC_LATCH_NEW_ROW_INDEX    ; 0                                           ; 0                                           ; 0                                    ; 0                              ; 0                                ; 0                               ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                        ; 1                                        ; 0                             ; 0                            ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.AC_WAIT_FOR_ROW_SWITCH    ; 0                                           ; 0                                           ; 0                                    ; 0                              ; 0                                ; 0                               ; 0                                ; 0                                ; 0                                ; 0                                ; 1                                        ; 0                                        ; 0                             ; 0                            ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.MODE3_HEAT1_ON            ; 0                                           ; 0                                           ; 0                                    ; 0                              ; 0                                ; 0                               ; 0                                ; 0                                ; 0                                ; 1                                ; 0                                        ; 0                                        ; 0                             ; 0                            ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.MODE3_HEAT2_ON            ; 0                                           ; 0                                           ; 0                                    ; 0                              ; 0                                ; 0                               ; 0                                ; 0                                ; 1                                ; 0                                ; 0                                        ; 0                                        ; 0                             ; 0                            ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.MODE3_HEAT3_ON            ; 0                                           ; 0                                           ; 0                                    ; 0                              ; 0                                ; 0                               ; 0                                ; 1                                ; 0                                ; 0                                ; 0                                        ; 0                                        ; 0                             ; 0                            ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.MODE3_HEAT4_ON            ; 0                                           ; 0                                           ; 0                                    ; 0                              ; 0                                ; 0                               ; 1                                ; 0                                ; 0                                ; 0                                ; 0                                        ; 0                                        ; 0                             ; 0                            ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.MODE3_HEATING             ; 0                                           ; 0                                           ; 0                                    ; 0                              ; 0                                ; 1                               ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                        ; 0                                        ; 0                             ; 0                            ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.MODE3_HEAT_OFF            ; 0                                           ; 0                                           ; 0                                    ; 0                              ; 1                                ; 0                               ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                        ; 0                                        ; 0                             ; 0                            ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.MODE3_ROW_ON              ; 0                                           ; 0                                           ; 0                                    ; 1                              ; 0                                ; 0                               ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                        ; 0                                        ; 0                             ; 0                            ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.MODE3_ROW_ON_DELAY        ; 0                                           ; 0                                           ; 1                                    ; 0                              ; 0                                ; 0                               ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                        ; 0                                        ; 0                             ; 0                            ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.MODE3_LATCH_NEW_ROW_INDEX ; 0                                           ; 1                                           ; 0                                    ; 0                              ; 0                                ; 0                               ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                        ; 0                                        ; 0                             ; 0                            ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
; row_current_state.MODE3_WAIT_FOR_ROW_SWITCH ; 1                                           ; 0                                           ; 0                                    ; 0                              ; 0                                ; 0                               ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                        ; 0                                        ; 0                             ; 0                            ; 0                              ; 0                                        ; 0                                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ;
+---------------------------------------------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------+----------------------------------+---------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------------+-------------------------------+------------------------------+--------------------------------+------------------------------------------+------------------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------+


Encoding Type: Safe One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|leds:leds_slave|pres_state                                                       ;
+------------------------+-----------------+------------------------+-----------------------+-----------------+
; Name                   ; pres_state.DONE ; pres_state.SEND_PACKET ; pres_state.GET_PACKET ; pres_state.IDLE ;
+------------------------+-----------------+------------------------+-----------------------+-----------------+
; pres_state.IDLE        ; 0               ; 0                      ; 0                     ; 0               ;
; pres_state.GET_PACKET  ; 0               ; 0                      ; 1                     ; 1               ;
; pres_state.SEND_PACKET ; 0               ; 1                      ; 0                     ; 1               ;
; pres_state.DONE        ; 1               ; 0                      ; 0                     ; 1               ;
+------------------------+-----------------+------------------------+-----------------------+-----------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|dispatch:cmd0|pres_state                                                                         ;
+-----------------------+------------------+------------------+--------------------+------------------+-----------------------+
; Name                  ; pres_state.DUMMY ; pres_state.REPLY ; pres_state.EXECUTE ; pres_state.FETCH ; pres_state.INITIALIZE ;
+-----------------------+------------------+------------------+--------------------+------------------+-----------------------+
; pres_state.INITIALIZE ; 0                ; 0                ; 0                  ; 0                ; 0                     ;
; pres_state.FETCH      ; 0                ; 0                ; 0                  ; 1                ; 1                     ;
; pres_state.EXECUTE    ; 0                ; 0                ; 1                  ; 0                ; 1                     ;
; pres_state.REPLY      ; 0                ; 1                ; 0                  ; 0                ; 1                     ;
; pres_state.DUMMY      ; 1                ; 0                ; 0                  ; 0                ; 1                     ;
+-----------------------+------------------+------------------+--------------------+------------------+-----------------------+


Encoding Type: Safe One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state                                                ;
+--------------------+-----------------+-------------------+--------------------+------------------+-------------------+-----------------+
; Name               ; pres_state.DONE ; pres_state.TX_CRC ; pres_state.TX_DATA ; pres_state.FETCH ; pres_state.TX_HDR ; pres_state.IDLE ;
+--------------------+-----------------+-------------------+--------------------+------------------+-------------------+-----------------+
; pres_state.IDLE    ; 0               ; 0                 ; 0                  ; 0                ; 0                 ; 0               ;
; pres_state.TX_HDR  ; 0               ; 0                 ; 0                  ; 0                ; 1                 ; 1               ;
; pres_state.FETCH   ; 0               ; 0                 ; 0                  ; 1                ; 0                 ; 1               ;
; pres_state.TX_DATA ; 0               ; 0                 ; 1                  ; 0                ; 0                 ; 1               ;
; pres_state.TX_CRC  ; 0               ; 1                 ; 0                  ; 0                ; 0                 ; 1               ;
; pres_state.DONE    ; 1               ; 0                 ; 0                  ; 0                ; 0                 ; 1               ;
+--------------------+-----------------+-------------------+--------------------+------------------+-------------------+-----------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state ;
+------------------+-----------------+-----------------+------------------+----------------------------------+
; Name             ; pres_state.DONE ; pres_state.SEND ; pres_state.SETUP ; pres_state.IDLE                  ;
+------------------+-----------------+-----------------+------------------+----------------------------------+
; pres_state.IDLE  ; 0               ; 0               ; 0                ; 0                                ;
; pres_state.SETUP ; 0               ; 0               ; 1                ; 1                                ;
; pres_state.SEND  ; 0               ; 1               ; 0                ; 1                                ;
; pres_state.DONE  ; 1               ; 0               ; 0                ; 1                                ;
+------------------+-----------------+-----------------+------------------+----------------------------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state ;
+------------------+-----------------+-----------------+------------------+----------------------------------+
; Name             ; pres_state.DONE ; pres_state.SEND ; pres_state.SETUP ; pres_state.IDLE                  ;
+------------------+-----------------+-----------------+------------------+----------------------------------+
; pres_state.IDLE  ; 0               ; 0               ; 0                ; 0                                ;
; pres_state.SETUP ; 0               ; 0               ; 1                ; 1                                ;
; pres_state.SEND  ; 0               ; 1               ; 0                ; 1                                ;
; pres_state.DONE  ; 1               ; 0               ; 0                ; 1                                ;
+------------------+-----------------+-----------------+------------------+----------------------------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state                                      ;
+---------------------+------------------+-----------------+---------------------+------------------+-----------------+
; Name                ; pres_state.ERROR ; pres_state.DONE ; pres_state.WB_CYCLE ; pres_state.FETCH ; pres_state.IDLE ;
+---------------------+------------------+-----------------+---------------------+------------------+-----------------+
; pres_state.IDLE     ; 0                ; 0               ; 0                   ; 0                ; 0               ;
; pres_state.FETCH    ; 0                ; 0               ; 0                   ; 1                ; 1               ;
; pres_state.WB_CYCLE ; 0                ; 0               ; 1                   ; 0                ; 1               ;
; pres_state.DONE     ; 0                ; 1               ; 0                   ; 0                ; 1               ;
; pres_state.ERROR    ; 1                ; 0               ; 0                   ; 0                ; 1               ;
+---------------------+------------------+-----------------+---------------------+------------------+-----------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state                                                                                                     ;
+----------------------+------------------+-----------------+-------------------+--------------------+----------------------+--------------------+--------------------+-----------------+
; Name                 ; pres_state.DUMMY ; pres_state.DONE ; pres_state.RX_CRC ; pres_state.RX_DATA ; pres_state.PARSE_HDR ; pres_state.RX_HDR1 ; pres_state.RX_HDR0 ; pres_state.IDLE ;
+----------------------+------------------+-----------------+-------------------+--------------------+----------------------+--------------------+--------------------+-----------------+
; pres_state.IDLE      ; 0                ; 0               ; 0                 ; 0                  ; 0                    ; 0                  ; 0                  ; 0               ;
; pres_state.RX_HDR0   ; 0                ; 0               ; 0                 ; 0                  ; 0                    ; 0                  ; 1                  ; 1               ;
; pres_state.RX_HDR1   ; 0                ; 0               ; 0                 ; 0                  ; 0                    ; 1                  ; 0                  ; 1               ;
; pres_state.PARSE_HDR ; 0                ; 0               ; 0                 ; 0                  ; 1                    ; 0                  ; 0                  ; 1               ;
; pres_state.RX_DATA   ; 0                ; 0               ; 0                 ; 1                  ; 0                    ; 0                  ; 0                  ; 1               ;
; pres_state.RX_CRC    ; 0                ; 0               ; 1                 ; 0                  ; 0                    ; 0                  ; 0                  ; 1               ;
; pres_state.DONE      ; 0                ; 1               ; 0                 ; 0                  ; 0                    ; 0                  ; 0                  ; 1               ;
; pres_state.DUMMY     ; 1                ; 0               ; 0                 ; 0                  ; 0                    ; 0                  ; 0                  ; 1               ;
+----------------------+------------------+-----------------+-------------------+--------------------+----------------------+--------------------+--------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.SEND        ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.SEND        ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.BC_LATCH4                                   ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.BC_LATCH_NEW_ROW_INDEX                      ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.MODE3_HEAT4_ON                              ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.BC_LATCH3                                   ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.MODE3_HEAT3_ON                              ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.BC_LATCH2                                   ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.MODE3_HEAT2_ON                              ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.AC_ROW_DLY                                  ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.AC_LATCH_ON                                 ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.AC_LATCH_NEW_ROW_INDEX                      ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.MODE3_ROW_ON                                ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.MODE3_ROW_ON_DELAY                          ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.AC_LATCH_OFF                                ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.AC_WAIT_FOR_ROW_SWITCH                      ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.IDLE                                        ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.BC_LATCH1                                   ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.BC_WAIT_FOR_ROW_SWITCH                      ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.MODE3_HEAT1_ON                              ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.MODE3_WAIT_FOR_ROW_SWITCH                   ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.MODE3_HEATING                               ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.MODE3_HEAT_OFF                              ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state.MODE3_LATCH_NEW_ROW_INDEX                   ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.GOT_SYNC                ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.READY_DELAY                               ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.UPDATE                                    ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.ACKNOWLEDGE2                         ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.DATA                                 ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.ACKNOWLEDGE                          ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.nWRITE                               ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.ADDRESS                              ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.SETUP       ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.IDLE        ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.DONE        ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.SETUP       ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.IDLE        ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.DONE        ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.WB_CYCLE                                ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|current_state.WR                                              ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.GOT_BIT2                ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.IDLE                    ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.GOT_BIT0                ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.GOT_BIT1                ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.WRITING                                   ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.WRITING2                                  ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.WRITING3                                  ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state.IDLE                                      ; no                                                               ; yes                                        ;
; leds:leds_slave|pres_state.GET_PACKET                                                       ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.DONE                                    ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.IDLE                                 ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.SETTLE_COUNTER                       ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.START_CONDITION                      ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.STOP_CONDITION                       ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|smb_master:master2|pres_state.DONE                                 ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|ctrl_ps.IDLE                                                       ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.DONE                                 ; no                                                               ; yes                                        ;
; dispatch:cmd0|pres_state.FETCH                                                              ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.IDLE                                    ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.FETCH                                   ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.ERROR                                   ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|wb_ps.WB_ERROR                                                         ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|current_state.IDLE                                                 ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|wb_ps.SEND_ID                                                          ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|wb_ps.SEND_TEMP                                                        ; no                                                               ; yes                                        ;
; leds:leds_slave|pres_state.IDLE                                                             ; no                                                               ; yes                                        ;
; leds:leds_slave|pres_state.DONE                                                             ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|current_state.RD2                                             ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state.IDLE                     ; no                                                               ; yes                                        ;
; dispatch:cmd0|pres_state.EXECUTE                                                            ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|current_state.IDLE                                            ; no                                                               ; yes                                        ;
; ac_dac_ctrl:ac_dac_ctrl_slave|current_state.RD1                                             ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.RX_DATA                              ; no                                                               ; yes                                        ;
; leds:leds_slave|pres_state.SEND_PACKET                                                      ; no                                                               ; yes                                        ;
; dispatch:cmd0|pres_state.REPLY                                                              ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|ctrl_ps.REGISTER_TEMP                                              ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|ctrl_ps.START_SMB_MASTER                                           ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.INIT_PULSE                           ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.READ_SLOT                            ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.WRITE_SLOT                           ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.IDLE                           ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.FETCH                          ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.DONE                           ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.TX_CRC                         ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.TX_DATA                        ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.TX_HDR                         ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.RX_HDR1                              ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.RX_CRC                               ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.IDLE                                 ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.RX_HDR0                              ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.PARSE_HDR                            ; no                                                               ; yes                                        ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.DUMMY                                ; no                                                               ; yes                                        ;
; dispatch:cmd0|pres_state.INITIALIZE                                                         ; no                                                               ; yes                                        ;
; dispatch:cmd0|pres_state.DUMMY                                                              ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|wb_ps.WB_IDLE                                                          ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|current_state.WR                                                   ; no                                                               ; yes                                        ;
; fpga_thermo:fpga_thermo0|current_state.RD                                                   ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.INIT_DONE                            ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.WRITE_DONE                           ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.READ_DONE                            ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.GET_TEMP                                                       ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.GET_ID                                                         ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.FLTR_RST_HOLD  ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.INIT_HOLD      ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.SERVO_RST_HOLD ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.SET_VALID_FLAG                                                 ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.PHASE1_INIT                                                    ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.PHASE2_INIT                                                    ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.PHASE3_INIT                                                    ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.IDLE                                 ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|one_wire_master:master|pres_state.INIT_REPLY                           ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.GET_STATUS                                                     ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.PHASE1_READ_ROM                                                ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.PHASE2_SKIP_ROM                                                ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.PHASE2_CONVERT_T                                               ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.PHASE3_SKIP_ROM                                                ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.PHASE3_READ_SCRATCH                                            ; no                                                               ; yes                                        ;
; id_thermo:id_thermo0|ctrl_ps.CTRL_IDLE                                                      ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.INIT_OFF       ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.INIT_ON        ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.FLTR_RST_ON    ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.SERVO_RST_ON   ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.SET            ; no                                                               ; yes                                        ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.SET_HOLD       ; no                                                               ; yes                                        ;
+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                     ;
+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                                             ; Reason for Removal                                                         ;
+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; dispatch:cmd0|status[2..15]                                                               ; Stuck at GND due to stuck port data_in                                     ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[0]     ; Lost fanout                                                                ;
; fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg|reg[0..2]               ; Stuck at GND due to stuck port data_in                                     ;
; dispatch:cmd0|dispatch_wishbone:wishbone|tga_offset[6..10]                                ; Lost fanout                                                                ;
; dispatch:cmd0|dispatch_wishbone:wishbone|tga_offset[0..3]                                 ; Merged with dispatch:cmd0|dispatch_wishbone:wishbone|tga_offset[4]         ;
; dispatch:cmd0|dispatch_wishbone:wishbone|tga_offset[4]                                    ; Stuck at GND due to stuck port data_in                                     ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc|word_count[0]     ; Merged with dispatch:cmd0|dispatch_reply_transmit:transmitter|toggle_state ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[12,14,16,18,20,22,24,26,28,30] ; Stuck at GND due to stuck port data_in                                     ;
; dispatch:cmd0|reg:hdr0|reg_o[12,14,16,18,20,22,24,26,28,30]                               ; Stuck at GND due to stuck port reg_out                                     ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[31]                            ; Merged with dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[25] ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[25]                            ; Merged with dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[27] ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[27]                            ; Merged with dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[29] ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[29]                            ; Merged with dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[21] ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[21]                            ; Merged with dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[15] ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[15]                            ; Merged with dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[19] ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[19]                            ; Merged with dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[23] ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[23]                            ; Merged with dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[17] ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[17]                            ; Merged with dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[13] ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.GOT_BIT3              ; Stuck at GND due to stuck port data_in                                     ;
; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.WAIT_FRM_RST          ; Stuck at GND due to stuck port data_in                                     ;
; ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[6..31]                             ; Lost fanout                                                                ;
; Total Number of Removed Registers = 86                                                    ;                                                                            ;
+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                      ;
+--------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; Register name                                                            ; Reason for Removal        ; Registers Removed due to This Register                                    ;
+--------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg|reg[0] ; Stuck at GND              ; fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg|reg[1], ;
;                                                                          ; due to stuck port data_in ; fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg|reg[2]  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[16]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[16]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[12]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[12]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[14]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[14]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[20]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[20]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[26]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[26]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[22]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[22]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[18]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[18]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[24]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[24]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[30]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[30]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[28]           ; Stuck at GND              ; dispatch:cmd0|reg:hdr0|reg_o[28]                                          ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
+--------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4566  ;
; Number of registers using Synchronous Clear  ; 357   ;
; Number of registers using Synchronous Load   ; 641   ;
; Number of registers using Asynchronous Clear ; 4457  ;
; Number of registers using Asynchronous Load  ; 1     ;
; Number of registers using Clock Enable       ; 3549  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                            ;
+-------------------------------------------------------------------------------+---------+
; Inverted Register                                                             ; Fan out ;
+-------------------------------------------------------------------------------+---------+
; leds:leds_slave|led_data[0]                                                   ; 3       ;
; leds:leds_slave|led_data[1]                                                   ; 3       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[6]       ; 5       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_to_read_data[0] ; 1       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[0]         ; 3       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_to_read_data[5] ; 1       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[5]         ; 3       ;
; ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[0]                     ; 3       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_to_read_data[3] ; 1       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_cols_to_read_data[3] ; 1       ;
; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[3]         ; 3       ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds               ; 2       ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_temp          ; 1       ;
; Total number of inverted registers = 13                                       ;         ;
+-------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                   ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |addr_card|fpga_thermo:fpga_thermo0|us_timer:timeout_timer|us_count[17]                                      ;                            ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; |addr_card|dispatch:cmd0|reg:hdr0|reg_o[21]                                                                  ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|shift_reg:tx_buffer|reg[26]  ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer|reg[26]  ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:fast_dac_reg|reg_o[0]                               ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:fast_dac_reg|reg_o[0]                               ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:fast_dac_reg|reg_o[0]                               ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:fast_dac_reg|reg_o[0]                               ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:fast_dac_reg|reg_o[0]                               ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:fast_dac_reg|reg_o[8]                               ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:fast_dac_reg|reg_o[5]                               ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:fast_dac_reg|reg_o[7]                               ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:fast_dac_reg|reg_o[0]                              ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:fast_dac_reg|reg_o[0]                              ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:fast_dac_reg|reg_o[1]                              ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:fast_dac_reg|reg_o[1]                               ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:fast_dac_reg|reg_o[9]                              ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:fast_dac_reg|reg_o[12]                             ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:fast_dac_reg|reg_o[1]                              ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:fast_dac_reg|reg_o[5]                               ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:fast_dac_reg|reg_o[8]                              ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:fast_dac_reg|reg_o[1]                              ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:fast_dac_reg|reg_o[11]                             ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:fast_dac_reg|reg_o[11]                             ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:fast_dac_reg|reg_o[1]                              ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:fast_dac_reg|reg_o[11]                             ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:fast_dac_reg|reg_o[4]                              ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:fast_dac_reg|reg_o[6]                              ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:fast_dac_reg|reg_o[13]                             ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:fast_dac_reg|reg_o[1]                              ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:fast_dac_reg|reg_o[9]                              ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:fast_dac_reg|reg_o[6]                              ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:fast_dac_reg|reg_o[1]                              ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:fast_dac_reg|reg_o[13]                             ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:fast_dac_reg|reg_o[12]                             ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:fast_dac_reg|reg_o[11]                             ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:fast_dac_reg|reg_o[1]                              ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:fast_dac_reg|reg_o[11]                             ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:fast_dac_reg|reg_o[2]                              ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:fast_dac_reg|reg_o[8]                              ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:fast_dac_reg|reg_o[12]                             ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:fast_dac_reg|reg_o[12]                             ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:fast_dac_reg|reg_o[4]                              ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:fast_dac_reg|reg_o[4]                              ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:fast_dac_reg|reg_o[4]                              ;                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count[23]                                ;                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|us_timer:smb_timer|us_count[14]                       ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc|crc_reg[1]                      ;                            ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[27]            ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |addr_card|id_thermo:id_thermo0|counter:byte_counter|count[2]                                                ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|counter:bit_counter|count[4] ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter|count[5] ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc|crc_reg[16]               ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|servo_rst_req_data[11]                       ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|fltr_rst_req_data[11]                        ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[2]                      ;                            ;
; 65:1               ; 14 bits   ; 602 LEs       ; 392 LEs              ; 210 LEs                ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|slow_dac_data_off[12]                                               ;                            ;
; 65:1               ; 14 bits   ; 602 LEs       ; 392 LEs              ; 210 LEs                ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|slow_dac_data_on[8]                                                 ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[17]                                                ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |addr_card|id_thermo:id_thermo0|id3_ld                                                                       ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |addr_card|id_thermo:id_thermo0|thermo1_ld                                                                   ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |addr_card|id_thermo:id_thermo0|one_wire_master:master|next_state                                            ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[10]                                        ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data_b                                  ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_data                                        ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |addr_card|id_thermo:id_thermo0|wb_ns.WB_ERROR                                                               ;                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|Selector33                                                          ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |addr_card|fpga_thermo:fpga_thermo0|Selector3                                                                ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|Selector2                                    ;                            ;
; 6:1                ; 41 bits   ; 164 LEs       ; 41 LEs               ; 123 LEs                ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|heater_bias_wren_vec[10]                                            ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; |addr_card|dispatch:cmd0|Selector2                                                                           ;                            ;
; 7:1                ; 140 bits  ; 560 LEs       ; 560 LEs              ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|Selector100                                                         ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|Selector228                                                         ;                            ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|Selector36                                      ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |addr_card|dispatch:cmd0|Selector1                                                                           ;                            ;
; 8:1                ; 18 bits   ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|Selector76                                      ;                            ;
; 8:1                ; 18 bits   ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|Selector13                                      ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|Selector3                                             ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|Selector4                                             ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|Selector9                                                           ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|Selector1                                       ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|Selector2                                       ;                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|Selector5                                   ;                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; |addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|Selector1                                             ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|Selector0                                             ;                            ;
; 541:1              ; 16 bits   ; 5760 LEs      ; 896 LEs              ; 4864 LEs               ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|buf_data_o[18]                                           ;                            ;
; 795:1              ; 2 bits    ; 1060 LEs      ; 128 LEs              ; 932 LEs                ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|buf_data_o[26]                                           ;                            ;
; 926:1              ; 10 bits   ; 6170 LEs      ; 1360 LEs             ; 4810 LEs               ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|buf_data_o[5]                                            ;                            ;
; 1181:1             ; 3 bits    ; 2361 LEs      ; 435 LEs              ; 1926 LEs               ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|buf_data_o[2]                                            ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_cd32:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_cd32:auto_generated|alt_sync_fifo_qcj:sync_fifo|dpram_t441:dpram4|altsyncram_6rh1:altsyncram14 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for dispatch:cmd0|altsyncram:buf|altsyncram_h9u3:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7lo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8lo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_pll:pll0|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------+
; Parameter Name                ; Value             ; Type                         ;
+-------------------------------+-------------------+------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                      ;
; PLL_TYPE                      ; AUTO              ; Untyped                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                      ;
; LOCK_LOW                      ; 1                 ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                      ;
; SKIP_VCO                      ; OFF               ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                      ;
; BANDWIDTH                     ; 0                 ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                 ; Signed Integer               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 2                 ; Signed Integer               ;
; CLK2_MULTIPLY_BY              ; 4                 ; Signed Integer               ;
; CLK1_MULTIPLY_BY              ; 8                 ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Signed Integer               ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer               ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 10000             ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer               ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer               ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                      ;
; VCO_MIN                       ; 0                 ; Untyped                      ;
; VCO_MAX                       ; 0                 ; Untyped                      ;
; VCO_CENTER                    ; 0                 ; Untyped                      ;
; PFD_MIN                       ; 0                 ; Untyped                      ;
; PFD_MAX                       ; 0                 ; Untyped                      ;
; M_INITIAL                     ; 0                 ; Untyped                      ;
; M                             ; 0                 ; Untyped                      ;
; N                             ; 1                 ; Untyped                      ;
; M2                            ; 1                 ; Untyped                      ;
; N2                            ; 1                 ; Untyped                      ;
; SS                            ; 1                 ; Untyped                      ;
; C0_HIGH                       ; 0                 ; Untyped                      ;
; C1_HIGH                       ; 0                 ; Untyped                      ;
; C2_HIGH                       ; 0                 ; Untyped                      ;
; C3_HIGH                       ; 0                 ; Untyped                      ;
; C4_HIGH                       ; 0                 ; Untyped                      ;
; C5_HIGH                       ; 0                 ; Untyped                      ;
; C6_HIGH                       ; 0                 ; Untyped                      ;
; C7_HIGH                       ; 0                 ; Untyped                      ;
; C8_HIGH                       ; 0                 ; Untyped                      ;
; C9_HIGH                       ; 0                 ; Untyped                      ;
; C0_LOW                        ; 0                 ; Untyped                      ;
; C1_LOW                        ; 0                 ; Untyped                      ;
; C2_LOW                        ; 0                 ; Untyped                      ;
; C3_LOW                        ; 0                 ; Untyped                      ;
; C4_LOW                        ; 0                 ; Untyped                      ;
; C5_LOW                        ; 0                 ; Untyped                      ;
; C6_LOW                        ; 0                 ; Untyped                      ;
; C7_LOW                        ; 0                 ; Untyped                      ;
; C8_LOW                        ; 0                 ; Untyped                      ;
; C9_LOW                        ; 0                 ; Untyped                      ;
; C0_INITIAL                    ; 0                 ; Untyped                      ;
; C1_INITIAL                    ; 0                 ; Untyped                      ;
; C2_INITIAL                    ; 0                 ; Untyped                      ;
; C3_INITIAL                    ; 0                 ; Untyped                      ;
; C4_INITIAL                    ; 0                 ; Untyped                      ;
; C5_INITIAL                    ; 0                 ; Untyped                      ;
; C6_INITIAL                    ; 0                 ; Untyped                      ;
; C7_INITIAL                    ; 0                 ; Untyped                      ;
; C8_INITIAL                    ; 0                 ; Untyped                      ;
; C9_INITIAL                    ; 0                 ; Untyped                      ;
; C0_MODE                       ; BYPASS            ; Untyped                      ;
; C1_MODE                       ; BYPASS            ; Untyped                      ;
; C2_MODE                       ; BYPASS            ; Untyped                      ;
; C3_MODE                       ; BYPASS            ; Untyped                      ;
; C4_MODE                       ; BYPASS            ; Untyped                      ;
; C5_MODE                       ; BYPASS            ; Untyped                      ;
; C6_MODE                       ; BYPASS            ; Untyped                      ;
; C7_MODE                       ; BYPASS            ; Untyped                      ;
; C8_MODE                       ; BYPASS            ; Untyped                      ;
; C9_MODE                       ; BYPASS            ; Untyped                      ;
; C0_PH                         ; 0                 ; Untyped                      ;
; C1_PH                         ; 0                 ; Untyped                      ;
; C2_PH                         ; 0                 ; Untyped                      ;
; C3_PH                         ; 0                 ; Untyped                      ;
; C4_PH                         ; 0                 ; Untyped                      ;
; C5_PH                         ; 0                 ; Untyped                      ;
; C6_PH                         ; 0                 ; Untyped                      ;
; C7_PH                         ; 0                 ; Untyped                      ;
; C8_PH                         ; 0                 ; Untyped                      ;
; C9_PH                         ; 0                 ; Untyped                      ;
; L0_HIGH                       ; 1                 ; Untyped                      ;
; L1_HIGH                       ; 1                 ; Untyped                      ;
; G0_HIGH                       ; 1                 ; Untyped                      ;
; G1_HIGH                       ; 1                 ; Untyped                      ;
; G2_HIGH                       ; 1                 ; Untyped                      ;
; G3_HIGH                       ; 1                 ; Untyped                      ;
; E0_HIGH                       ; 1                 ; Untyped                      ;
; E1_HIGH                       ; 1                 ; Untyped                      ;
; E2_HIGH                       ; 1                 ; Untyped                      ;
; E3_HIGH                       ; 1                 ; Untyped                      ;
; L0_LOW                        ; 1                 ; Untyped                      ;
; L1_LOW                        ; 1                 ; Untyped                      ;
; G0_LOW                        ; 1                 ; Untyped                      ;
; G1_LOW                        ; 1                 ; Untyped                      ;
; G2_LOW                        ; 1                 ; Untyped                      ;
; G3_LOW                        ; 1                 ; Untyped                      ;
; E0_LOW                        ; 1                 ; Untyped                      ;
; E1_LOW                        ; 1                 ; Untyped                      ;
; E2_LOW                        ; 1                 ; Untyped                      ;
; E3_LOW                        ; 1                 ; Untyped                      ;
; L0_INITIAL                    ; 1                 ; Untyped                      ;
; L1_INITIAL                    ; 1                 ; Untyped                      ;
; G0_INITIAL                    ; 1                 ; Untyped                      ;
; G1_INITIAL                    ; 1                 ; Untyped                      ;
; G2_INITIAL                    ; 1                 ; Untyped                      ;
; G3_INITIAL                    ; 1                 ; Untyped                      ;
; E0_INITIAL                    ; 1                 ; Untyped                      ;
; E1_INITIAL                    ; 1                 ; Untyped                      ;
; E2_INITIAL                    ; 1                 ; Untyped                      ;
; E3_INITIAL                    ; 1                 ; Untyped                      ;
; L0_MODE                       ; BYPASS            ; Untyped                      ;
; L1_MODE                       ; BYPASS            ; Untyped                      ;
; G0_MODE                       ; BYPASS            ; Untyped                      ;
; G1_MODE                       ; BYPASS            ; Untyped                      ;
; G2_MODE                       ; BYPASS            ; Untyped                      ;
; G3_MODE                       ; BYPASS            ; Untyped                      ;
; E0_MODE                       ; BYPASS            ; Untyped                      ;
; E1_MODE                       ; BYPASS            ; Untyped                      ;
; E2_MODE                       ; BYPASS            ; Untyped                      ;
; E3_MODE                       ; BYPASS            ; Untyped                      ;
; L0_PH                         ; 0                 ; Untyped                      ;
; L1_PH                         ; 0                 ; Untyped                      ;
; G0_PH                         ; 0                 ; Untyped                      ;
; G1_PH                         ; 0                 ; Untyped                      ;
; G2_PH                         ; 0                 ; Untyped                      ;
; G3_PH                         ; 0                 ; Untyped                      ;
; E0_PH                         ; 0                 ; Untyped                      ;
; E1_PH                         ; 0                 ; Untyped                      ;
; E2_PH                         ; 0                 ; Untyped                      ;
; E3_PH                         ; 0                 ; Untyped                      ;
; M_PH                          ; 0                 ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Stratix           ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                      ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                      ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                      ;
; DEVICE_FAMILY                 ; Stratix           ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE               ;
+-------------------------------+-------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0 ;
+--------------------+---------+-----------------------------+
; Parameter Name     ; Value   ; Type                        ;
+--------------------+---------+-----------------------------+
; fpga_device_family ; Stratix ; String                      ;
+--------------------+---------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver ;
+--------------------+---------+-----------------------------------------------------------+
; Parameter Name     ; Value   ; Type                                                      ;
+--------------------+---------+-----------------------------------------------------------+
; fpga_device_family ; Stratix ; String                                                    ;
+--------------------+---------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx ;
+--------------------+---------+--------------------------------------------------------------------------+
; Parameter Name     ; Value   ; Type                                                                     ;
+--------------------+---------+--------------------------------------------------------------------------+
; fpga_device_family ; Stratix ; String                                                                   ;
+--------------------+---------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 34    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Signed Integer                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Signed Integer                                                                     ;
; RDSYNC_DELAYPIPE        ; 0           ; Signed Integer                                                                     ;
; WRSYNC_DELAYPIPE        ; 0           ; Signed Integer                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; TRUE        ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Stratix     ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                            ;
; CBXI_PARAMETER          ; dcfifo_cd32 ; Untyped                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; poly_width     ; 32    ; Signed Integer                                                                        ;
; data_width     ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr1 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_cmd_receive:receiver|binary_counter:word_counter ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; max            ; 67    ; Signed Integer                                                                                               ;
; step_size      ; 1     ; Signed Integer                                                                                               ;
; wrap_around    ; '0'   ; Enumerated                                                                                                   ;
; up_counter     ; '1'   ; Enumerated                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                                            ;
; addr_width     ; 4     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Stratix              ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_tpb1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                            ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                  ;
; LPM_WIDTH              ; 4                 ; Signed Integer                                                                                                  ;
; LPM_DIRECTION          ; UP                ; Untyped                                                                                                         ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                                                         ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                                                         ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                                                         ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                         ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                                                                         ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                              ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                              ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                         ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                         ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                         ;
; CBXI_PARAMETER         ; cntr_gvi          ; Untyped                                                                                                         ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:read_pointer ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                           ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                 ;
; LPM_WIDTH              ; 4                 ; Signed Integer                                                                                                 ;
; LPM_DIRECTION          ; UP                ; Untyped                                                                                                        ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                                                        ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                                                        ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                                                        ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                        ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                                                                        ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                             ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                             ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                        ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                        ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                        ;
; CBXI_PARAMETER         ; cntr_gvi          ; Untyped                                                                                                        ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 34    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|counter:bit_counter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; max            ; 67    ; Signed Integer                                                                                               ;
; step_size      ; 1     ; Signed Integer                                                                                               ;
; wrap_around    ; '0'   ; Enumerated                                                                                                   ;
; up_counter     ; '1'   ; Enumerated                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                                            ;
; addr_width     ; 4     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Stratix              ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_tpb1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:write_pointer ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                            ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                  ;
; LPM_WIDTH              ; 4                 ; Signed Integer                                                                                                  ;
; LPM_DIRECTION          ; UP                ; Untyped                                                                                                         ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                                                         ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                                                         ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                                                         ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                         ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                                                                         ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                              ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                              ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                         ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                         ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                         ;
; CBXI_PARAMETER         ; cntr_gvi          ; Untyped                                                                                                         ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:read_pointer ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                           ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                 ;
; LPM_WIDTH              ; 4                 ; Signed Integer                                                                                                 ;
; LPM_DIRECTION          ; UP                ; Untyped                                                                                                        ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                                                        ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                                                        ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                                                        ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                        ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                                                                        ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                             ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                             ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                        ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                        ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                        ;
; CBXI_PARAMETER         ; cntr_gvi          ; Untyped                                                                                                        ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|shift_reg:tx_buffer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 34    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; poly_width     ; 32    ; Signed Integer                                                                              ;
; data_width     ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|dispatch_reply_transmit:transmitter|binary_counter:word_counter ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|reg:hdr0 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|reg:hdr1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:cmd0|altsyncram:buf  ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 32                   ; Signed Integer ;
; WIDTHAD_A                          ; 11                   ; Signed Integer ;
; NUMWORDS_A                         ; 0                    ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 32                   ; Signed Integer ;
; WIDTHAD_B                          ; 11                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                    ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer ;
; DEVICE_FAMILY                      ; Stratix              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_h9u3      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards  ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; revision       ; 00000110000000000000000000000001 ; Unsigned Binary ;
; card_type      ; 000                              ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:0:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:1:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:2:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:4:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:5:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:7:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                 ;
; WIDTH                  ; 32           ; Signed Integer                                                                                 ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                 ;
; NUMWORDS               ; 64           ; Untyped                                                                                        ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                        ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                        ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                        ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                        ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                        ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                        ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                        ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                        ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                        ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                        ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                        ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                        ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                        ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                        ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                        ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                        ;
; USE_EAB                ; ON           ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                        ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                        ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                        ;
+------------------------+--------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                   ;
+------------------------+--------------+----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                         ;
; WIDTH                  ; 32           ; Signed Integer                                                                         ;
; WIDTHAD                ; 6            ; Signed Integer                                                                         ;
; NUMWORDS               ; 64           ; Untyped                                                                                ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                ;
; USE_EAB                ; ON           ; Untyped                                                                                ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                ;
+------------------------+--------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                          ;
; WIDTH                  ; 32           ; Signed Integer                                                                          ;
; WIDTHAD                ; 6            ; Signed Integer                                                                          ;
; NUMWORDS               ; 64           ; Untyped                                                                                 ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                 ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                 ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                 ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                 ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                 ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                 ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                 ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                 ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                 ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                 ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                 ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                 ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                 ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                 ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                 ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                 ;
; USE_EAB                ; ON           ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                 ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                 ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                ;
; WIDTH                  ; 32           ; Signed Integer                                                                                ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                ;
; NUMWORDS               ; 64           ; Untyped                                                                                       ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                       ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                       ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                       ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                       ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                       ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                       ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                       ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                       ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                       ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                       ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                       ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                       ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                       ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                       ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                       ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                       ;
; USE_EAB                ; ON           ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                       ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                       ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                       ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:heater_bias_len_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:mux_en_reg ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:heater_bias_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 14           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                         ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:heater_bias_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:1:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 14           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                         ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:heater_bias_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:2:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 14           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                         ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:heater_bias_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:3:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 14           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                         ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:heater_bias_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:4:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 14           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                         ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:heater_bias_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:5:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 14           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                         ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:heater_bias_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:6:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 14           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                         ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:heater_bias_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:7:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 14           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                         ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:heater_bias_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:8:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 14           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                         ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:fast_dac_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:heater_bias_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:val_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:mode_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:9:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 14           ; Signed Integer                                                                                  ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                  ;
; NUMWORDS               ; 64           ; Untyped                                                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                         ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                         ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                         ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                         ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                         ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                         ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                         ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                         ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                         ;
; USE_EAB                ; ON           ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                         ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:10:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:11:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:12:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:13:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:14:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:15:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:16:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:17:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:18:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:19:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:20:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:21:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:22:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:23:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:24:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:25:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:26:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:27:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:28:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:29:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:30:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:31:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:32:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:33:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:34:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:35:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:36:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:37:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:38:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:39:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:fast_dac_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:heater_bias_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:val_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:mode_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:40:ram|alt3pram:alt3pram_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                   ;
; WIDTH                  ; 14           ; Signed Integer                                                                                   ;
; WIDTHAD                ; 6            ; Signed Integer                                                                                   ;
; NUMWORDS               ; 64           ; Untyped                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                          ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                          ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                          ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                          ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                          ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                          ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                          ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                          ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                                                                          ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Stratix      ; Untyped                                                                                          ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master ;
+----------------+----------+--------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                         ;
+----------------+----------+--------------------------------------------------------------+
; tristate       ; INTERNAL ; String                                                       ;
+----------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|shift_reg:tx_data_reg ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|shift_reg:rx_data_reg ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|binary_counter:bit_counter ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|one_wire_master:master|binary_counter:timer_counter ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 18    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|counter:byte_counter ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; max            ; 9     ; Signed Integer                                                ;
; step_size      ; 1     ; Signed Integer                                                ;
; wrap_around    ; '1'   ; Enumerated                                                    ;
; up_counter     ; '1'   ; Enumerated                                                    ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data3 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data4 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:id_data5 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:thermo_data0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:id_thermo0|reg:thermo_data1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 7     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:rx_data_reg ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_thermo:fpga_thermo0|reg:thermo_data ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                      ;
+------------------------------------------------+----------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                            ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                                   ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                                   ;
; LPM_WIDTHP                                     ; 64       ; Untyped                                                   ;
; LPM_WIDTHR                                     ; 64       ; Untyped                                                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                   ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                   ;
; LATENCY                                        ; 0        ; Untyped                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                   ;
; USE_EAB                                        ; OFF      ; Untyped                                                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                   ;
; DEVICE_FAMILY                                  ; Stratix  ; Untyped                                                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                   ;
; CBXI_PARAMETER                                 ; mult_tqs ; Untyped                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                   ;
+------------------------------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; ac_pll:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                               ;
+----------------------------+-------------------------------------------------------------------------------+
; Name                       ; Value                                                                         ;
+----------------------------+-------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                             ;
; Entity Instance            ; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer ;
;     -- FIFO Type           ; Dual Clock                                                                    ;
;     -- LPM_WIDTH           ; 32                                                                            ;
;     -- LPM_NUMWORDS        ; 16                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                           ;
;     -- USE_EAB             ; ON                                                                            ;
+----------------------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                          ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                             ;
; Entity Instance                           ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
; Entity Instance                           ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
; Entity Instance                           ; dispatch:cmd0|altsyncram:buf                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                            ;
;     -- NUMWORDS_A                         ; 0                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                            ;
;     -- NUMWORDS_B                         ; 0                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                               ;
+---------------------------------------+----------------------------------------------------------------------+
; Name                                  ; Value                                                                ;
+---------------------------------------+----------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                    ;
; Entity Instance                       ; frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                   ;
;     -- LPM_WIDTHB                     ; 32                                                                   ;
;     -- LPM_WIDTHP                     ; 64                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                   ;
;     -- USE_EAB                        ; OFF                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                   ;
+---------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_thermo:fpga_thermo0|reg:thermo_data"                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:rx_data_reg"                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; load_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; clr_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; shr_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; serial_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_i ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg"                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clr_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; shr_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; serial_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; parallel_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_thermo:fpga_thermo0|smb_master:master2"                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; r_nw_i       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr_i[4..3] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr_i[6..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr_i[2..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_i       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; error_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "fpga_thermo:fpga_thermo0" ;
+------------+-------+----------+----------------------+
; Port       ; Type  ; Severity ; Details              ;
+------------+-------+----------+----------------------+
; smbalert_i ; Input ; Info     ; Stuck at VCC         ;
+------------+-------+----------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "id_thermo:id_thermo0|reg:thermo_data0"                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "id_thermo:id_thermo0|reg:id_data5"                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "id_thermo:id_thermo0|reg:id_data4"                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "id_thermo:id_thermo0|counter:byte_counter" ;
+---------+-------+----------+------------------------------------------+
; Port    ; Type  ; Severity ; Details                                  ;
+---------+-------+----------+------------------------------------------+
; count_i ; Input ; Info     ; Stuck at GND                             ;
+---------+-------+----------+------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "id_thermo:id_thermo0|one_wire_master:master|binary_counter:timer_counter" ;
+---------+-------+----------+-------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------+
; ena_i   ; Input ; Info     ; Stuck at VCC                                                            ;
; up_i    ; Input ; Info     ; Stuck at VCC                                                            ;
; load_i  ; Input ; Info     ; Stuck at GND                                                            ;
; count_i ; Input ; Info     ; Stuck at GND                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "id_thermo:id_thermo0|one_wire_master:master|binary_counter:bit_counter" ;
+---------+-------+----------+-----------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------+
; up_i    ; Input ; Info     ; Stuck at VCC                                                          ;
; load_i  ; Input ; Info     ; Stuck at GND                                                          ;
; count_i ; Input ; Info     ; Stuck at GND                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "id_thermo:id_thermo0|one_wire_master:master|shift_reg:rx_data_reg"                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; load_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; clr_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; shr_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; serial_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_i ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "id_thermo:id_thermo0|one_wire_master:master|shift_reg:tx_data_reg"                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clr_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; shr_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; serial_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; parallel_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "id_thermo:id_thermo0|one_wire_master:master"                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; slave_data_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slave_wren_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame_timing:frame_timing_slave|frame_timing_core:ftc"                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; error_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame_timing:frame_timing_slave"                                                                         ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; dac_dat_en_o              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adc_coadd_en_o            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; restart_frame_1row_post_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; initialize_window_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; servo_rst_window_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fltr_rst_o                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sync_num_o                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; row_len_o                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; num_rows_o                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; num_rows_reported_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; num_cols_reported_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; update_bias_o             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:40:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:39:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:38:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:37:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:36:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:35:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:34:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:33:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:32:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:31:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:30:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:29:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:28:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:27:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:26:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:25:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:24:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:23:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:22:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:21:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:20:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:19:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:18:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:17:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:16:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:15:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:14:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:13:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:12:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:11:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:10:fast_dac_reg" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:9:fast_dac_reg" ;
+-------+-------+----------+-------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                     ;
+-------+-------+----------+-------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                ;
+-------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:8:fast_dac_reg" ;
+-------+-------+----------+-------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                     ;
+-------+-------+----------+-------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                ;
+-------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:7:fast_dac_reg" ;
+-------+-------+----------+-------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                     ;
+-------+-------+----------+-------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                ;
+-------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:6:fast_dac_reg" ;
+-------+-------+----------+-------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                     ;
+-------+-------+----------+-------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                ;
+-------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:5:fast_dac_reg" ;
+-------+-------+----------+-------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                     ;
+-------+-------+----------+-------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                ;
+-------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:4:fast_dac_reg" ;
+-------+-------+----------+-------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                     ;
+-------+-------+----------+-------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                ;
+-------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:3:fast_dac_reg" ;
+-------+-------+----------+-------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                     ;
+-------+-------+----------+-------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                ;
+-------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:2:fast_dac_reg" ;
+-------+-------+----------+-------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                     ;
+-------+-------+----------+-------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                ;
+-------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:1:fast_dac_reg" ;
+-------+-------+----------+-------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                     ;
+-------+-------+----------+-------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                ;
+-------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:fast_dac_reg" ;
+-------+-------+----------+-------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                     ;
+-------+-------+----------+-------------------------------------------------------------+
; ena_i ; Input ; Info     ; Stuck at VCC                                                ;
+-------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram"                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; qa[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram"                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; qa[31..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram"                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; qa[31..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram"                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; qa[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "all_cards:i_all_cards" ;
+-----------+-------+----------+--------------------+
; Port      ; Type  ; Severity ; Details            ;
+-----------+-------+----------+--------------------+
; pcb_rev_i ; Input ; Info     ; Stuck at GND       ;
+-----------+-------+----------+--------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dispatch:cmd0|dispatch_reply_transmit:transmitter|binary_counter:word_counter" ;
+---------+-------+----------+------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------+
; up_i    ; Input ; Info     ; Stuck at VCC                                                                 ;
; load_i  ; Input ; Info     ; Stuck at GND                                                                 ;
; count_i ; Input ; Info     ; Stuck at GND                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc"                           ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; poly_i[24..23]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly_i[13..11]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly_i[9..8]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly_i[6..5]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly_i[3..1]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly_i[31..28]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; poly_i[26..25]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; poly_i[22..18]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; poly_i[16..14]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; poly_i[27]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly_i[17]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly_i[10]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; poly_i[7]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; poly_i[4]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; num_words_i[31..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; done_o              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; valid_o             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer"     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; clr_i          ; Input  ; Info     ; Stuck at GND                                                                        ;
; shr_i          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; serial_i       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; parallel_i[33] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; parallel_i[0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; parallel_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer" ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clear_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; error_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; used_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------+
; count_i ; Input ; Info     ; Stuck at GND                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dispatch:cmd0|dispatch_cmd_receive:receiver|binary_counter:word_counter" ;
+---------+-------+----------+------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                ;
+---------+-------+----------+------------------------------------------------------------------------+
; up_i    ; Input ; Info     ; Stuck at VCC                                                           ;
; load_i  ; Input ; Info     ; Stuck at GND                                                           ;
; count_i ; Input ; Info     ; Stuck at GND                                                           ;
+---------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc"                                 ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; poly_i[24..23]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly_i[13..11]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly_i[9..8]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly_i[6..5]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly_i[3..1]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly_i[31..28]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; poly_i[26..25]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; poly_i[22..18]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; poly_i[16..14]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; poly_i[27]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly_i[17]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly_i[10]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; poly_i[7]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; poly_i[4]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; num_words_i[31..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; done_o              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; checksum_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer"               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; load_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; shr_i          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; serial_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; parallel_o[33] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_o[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample"           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; load_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; shr_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; serial_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_i ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------+
; up_i    ; Input ; Info     ; Stuck at VCC                                                                            ;
; load_i  ; Input ; Info     ; Stuck at GND                                                                            ;
; count_i ; Input ; Info     ; Stuck at GND                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx"                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pres_n_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dispatch:cmd0|dispatch_cmd_receive:receiver"                                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bad_preamble_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dispatch:cmd0"                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data_size_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dip_sw3     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dip_sw4     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ac_pll:pll0"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Apr 08 11:06:40 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off addr_card -c addr_card
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/parallel_crc.vhd
    Info (12022): Found design unit 1: parallel_crc-behav
    Info (12023): Found entity 1: parallel_crc
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/binary_counter.vhd
    Info (12022): Found design unit 1: binary_counter-behav
    Info (12023): Found entity 1: binary_counter
Info (12021): Found 1 design units, including 0 entities, in source file /mce/cards/library/sys_param/source/rtl/command_pack.vhd
    Info (12022): Found design unit 1: command_pack
Info (12021): Found 1 design units, including 0 entities, in source file /mce/cards/library/sys_param/source/rtl/wishbone_pack.vhd
    Info (12022): Found design unit 1: wishbone_pack
Info (12021): Found 1 design units, including 0 entities, in source file /mce/cards/library/sys_param/source/rtl/data_types_pack.vhd
    Info (12022): Found design unit 1: data_types_pack
Info (12021): Found 1 design units, including 0 entities, in source file /mce/cards/library/sys_param/source/rtl/general_pack.vhd
    Info (12022): Found design unit 1: general_pack
Info (12021): Found 1 design units, including 0 entities, in source file /mce/cards/library/components/source/rtl/component_pack.vhd
    Info (12022): Found design unit 1: component_pack
Info (12021): Found 1 design units, including 0 entities, in source file /mce/cards/all_cards/frame_timing/source/rtl/frame_timing_pack.vhd
    Info (12022): Found design unit 1: frame_timing_pack
Info (12021): Found 1 design units, including 0 entities, in source file /mce/cards/all_cards/frame_timing/source/rtl/frame_timing_core_pack.vhd
    Info (12022): Found design unit 1: frame_timing_core_pack
Info (12021): Found 1 design units, including 0 entities, in source file /mce/cards/all_cards/frame_timing/source/rtl/frame_timing_wbs_pack.vhd
    Info (12022): Found design unit 1: frame_timing_wbs_pack
Info (12021): Found 2 design units, including 0 entities, in source file /mce/cards/all_cards/async/source/rtl/ascii_pack.vhd
    Info (12022): Found design unit 1: ascii_pack
    Info (12022): Found design unit 2: ascii_pack-body
Info (12021): Found 1 design units, including 0 entities, in source file /mce/cards/all_cards/async/source/rtl/async_pack.vhd
    Info (12022): Found design unit 1: async_pack
Info (12021): Found 1 design units, including 0 entities, in source file /mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd
    Info (12022): Found design unit 1: ac_dac_ctrl_pack
Info (12021): Found 1 design units, including 0 entities, in source file /mce/cards/all_cards/all_cards/source/rtl/all_cards_pack.vhd
    Info (12022): Found design unit 1: all_cards_pack
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/all_cards/all_cards/source/rtl/all_cards.vhd
    Info (12022): Found design unit 1: all_cards-rtl
    Info (12023): Found entity 1: all_cards
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/smb_master.vhd
    Info (12022): Found design unit 1: smb_master-behav
    Info (12023): Found entity 1: smb_master
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/one_wire_master.vhd
    Info (12022): Found design unit 1: one_wire_master-behav
    Info (12023): Found entity 1: one_wire_master
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/all_cards/id_thermo/source/rtl/id_thermo.vhd
    Info (12022): Found design unit 1: id_thermo-behav
    Info (12023): Found entity 1: id_thermo
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd
    Info (12022): Found design unit 1: fpga_thermo-rtl
    Info (12023): Found entity 1: fpga_thermo
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/all_cards/leds/source/rtl/leds.vhd
    Info (12022): Found design unit 1: leds-rtl
    Info (12023): Found entity 1: leds
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/all_cards/async/source/rtl/lvds_rx.vhd
    Info (12022): Found design unit 1: lvds_rx-rtl
    Info (12023): Found entity 1: lvds_rx
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/all_cards/async/source/rtl/lvds_tx.vhd
    Info (12022): Found design unit 1: lvds_tx-rtl
    Info (12023): Found entity 1: lvds_tx
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd
    Info (12022): Found design unit 1: dispatch_reply_transmit-rtl
    Info (12023): Found entity 1: dispatch_reply_transmit
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/all_cards/dispatch/source/rtl/dispatch_wishbone.vhd
    Info (12022): Found design unit 1: dispatch_wishbone-rtl
    Info (12023): Found entity 1: dispatch_wishbone
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/all_cards/dispatch/source/rtl/dispatch.vhd
    Info (12022): Found design unit 1: dispatch-rtl
    Info (12023): Found entity 1: dispatch
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd
    Info (12022): Found design unit 1: dispatch_cmd_receive-rtl
    Info (12023): Found entity 1: dispatch_cmd_receive
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/addr_card/pll/source/rtl/ac_pll.vhd
    Info (12022): Found design unit 1: ac_pll-SYN
    Info (12023): Found entity 1: ac_pll
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd
    Info (12022): Found design unit 1: ac_dac_ctrl-rtl
    Info (12023): Found entity 1: ac_dac_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd
    Info (12022): Found design unit 1: tpram_14bit_x_64-SYN
    Info (12023): Found entity 1: tpram_14bit_x_64
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd
    Info (12022): Found design unit 1: tpram_32bit_x_64-SYN
    Info (12023): Found entity 1: tpram_32bit_x_64
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/all_cards/frame_timing/source/rtl/frame_timing.vhd
    Info (12022): Found design unit 1: frame_timing-beh
    Info (12023): Found entity 1: frame_timing
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/all_cards/frame_timing/source/rtl/frame_timing_core.vhd
    Info (12022): Found design unit 1: frame_timing_core-beh
    Info (12023): Found entity 1: frame_timing_core
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd
    Info (12022): Found design unit 1: frame_timing_wbs-rtl
    Info (12023): Found entity 1: frame_timing_wbs
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/write_spi_with_cs.vhd
    Info (12022): Found design unit 1: write_spi_with_cs-rtl
    Info (12023): Found entity 1: write_spi_with_cs
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/async_fifo.vhd
    Info (12022): Found design unit 1: async_fifo-rtl
    Info (12023): Found entity 1: async_fifo
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/counter.vhd
    Info (12022): Found design unit 1: counter-behav
    Info (12023): Found entity 1: counter
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/counter_xstep.vhd
    Info (12022): Found design unit 1: counter_xstep-behav
    Info (12023): Found entity 1: counter_xstep
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/fifo.vhd
    Info (12022): Found design unit 1: fifo-rtl
    Info (12023): Found entity 1: fifo
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/hex2ascii.vhd
    Info (12022): Found design unit 1: hex2ascii-behav
    Info (12023): Found entity 1: hex2ascii
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/lfsr.vhd
    Info (12022): Found design unit 1: lfsr-behav
    Info (12023): Found entity 1: lfsr
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/ns_timer.vhd
    Info (12022): Found design unit 1: ns_timer-rtl
    Info (12023): Found entity 1: ns_timer
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/prand.vhd
    Info (12022): Found design unit 1: prand-behaviour
    Info (12023): Found entity 1: prand
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/reg.vhd
    Info (12022): Found design unit 1: reg-behav
    Info (12023): Found entity 1: reg
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/rs232_data_tx.vhd
    Info (12022): Found design unit 1: rs232_data_tx-rtl
    Info (12023): Found entity 1: rs232_data_tx
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/shift_reg.vhd
    Info (12022): Found design unit 1: shift_reg-behav
    Info (12023): Found entity 1: shift_reg
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/slave_ctrl.vhd
    Info (12022): Found design unit 1: slave_ctrl-rtl
    Info (12023): Found entity 1: slave_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/sync_fifo_rx.vhd
    Info (12022): Found design unit 1: sync_fifo_rx-SYN
    Info (12023): Found entity 1: sync_fifo_rx
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/sync_fifo_tx.vhd
    Info (12022): Found design unit 1: sync_fifo_tx-SYN
    Info (12023): Found entity 1: sync_fifo_tx
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/tri_state_buf.vhd
    Info (12022): Found design unit 1: tri_state_buf-rtl
    Info (12023): Found entity 1: tri_state_buf
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/tri_state_buf_vec.vhd
    Info (12022): Found design unit 1: tri_state_buf_vec-rtl
    Info (12023): Found entity 1: tri_state_buf_vec
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/us_timer.vhd
    Info (12022): Found design unit 1: us_timer-behav
    Info (12023): Found entity 1: us_timer
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/wb_slave.vhd
    Info (12022): Found design unit 1: wb_slave-behav
    Info (12023): Found entity 1: wb_slave
Info (12021): Found 1 design units, including 0 entities, in source file /mce/cards/addr_card/addr_card/source/rtl/addr_card_pack.vhd
    Info (12022): Found design unit 1: addr_card_pack
Info (12021): Found 2 design units, including 1 entities, in source file /mce/cards/addr_card/addr_card/source/rtl/addr_card.vhd
    Info (12022): Found design unit 1: addr_card-top
    Info (12023): Found entity 1: addr_card
Info (12127): Elaborating entity "addr_card" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at addr_card.vhd(133): used implicit default value for signal "eeprom_so" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at addr_card.vhd(134): used implicit default value for signal "eeprom_sck" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at addr_card.vhd(135): used implicit default value for signal "eeprom_cs" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at addr_card.vhd(166): used implicit default value for signal "mictor" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at addr_card.vhd(167): used implicit default value for signal "mictorclk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at addr_card.vhd(169): used implicit default value for signal "tx" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at addr_card.vhd(183): object "mem_clk" assigned a value but never read
Info (12128): Elaborating entity "ac_pll" for hierarchy "ac_pll:pll0"
Info (12128): Elaborating entity "altpll" for hierarchy "ac_pll:pll0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "ac_pll:pll0|altpll:altpll_component"
Info (12133): Instantiated megafunction "ac_pll:pll0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "clk3_multiply_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "inclk0_input_frequency" = "40000"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk1_multiply_by" = "8"
    Info (12134): Parameter "spread_frequency" = "0"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk3_phase_shift" = "10000"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk2_multiply_by" = "4"
Info (12128): Elaborating entity "dispatch" for hierarchy "dispatch:cmd0"
Info (12128): Elaborating entity "dispatch_cmd_receive" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver"
Info (12128): Elaborating entity "lvds_rx" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx"
Info (12128): Elaborating entity "binary_counter" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter"
Info (12128): Elaborating entity "shift_reg" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample"
Info (12128): Elaborating entity "shift_reg" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer"
Info (12128): Elaborating entity "dcfifo" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer"
Info (12130): Elaborated megafunction instantiation "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer"
Info (12133): Instantiated megafunction "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "add_usedw_msb_bit" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "TRUE"
    Info (12134): Parameter "delay_rdusedw" = "1"
    Info (12134): Parameter "delay_wrusedw" = "1"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "0"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "0"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_type" = "dcfifo"
Warning (287001): Assertion warning: DELAY_RDUSEDW parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Warning (287001): Assertion warning: DELAY_WRUSEDW parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Warning (287001): Assertion warning: RDSYNC_DELAYPIPE parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Warning (287001): Assertion warning: WRSYNC_DELAYPIPE parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_cd32.tdf
    Info (12023): Found entity 1: dcfifo_cd32
Info (12128): Elaborating entity "dcfifo_cd32" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_cd32:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_sync_fifo_qcj.tdf
    Info (12023): Found entity 1: alt_sync_fifo_qcj
Info (12128): Elaborating entity "alt_sync_fifo_qcj" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_cd32:auto_generated|alt_sync_fifo_qcj:sync_fifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_t441.tdf
    Info (12023): Found entity 1: dpram_t441
Info (12128): Elaborating entity "dpram_t441" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_cd32:auto_generated|alt_sync_fifo_qcj:sync_fifo|dpram_t441:dpram4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6rh1.tdf
    Info (12023): Found entity 1: altsyncram_6rh1
Info (12128): Elaborating entity "altsyncram_6rh1" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_cd32:auto_generated|alt_sync_fifo_qcj:sync_fifo|dpram_t441:dpram4|altsyncram_6rh1:altsyncram14"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pf8.tdf
    Info (12023): Found entity 1: add_sub_pf8
Info (12128): Elaborating entity "add_sub_pf8" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_cd32:auto_generated|alt_sync_fifo_qcj:sync_fifo|add_sub_pf8:add_sub2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_v08.tdf
    Info (12023): Found entity 1: add_sub_v08
Info (12128): Elaborating entity "add_sub_v08" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_cd32:auto_generated|alt_sync_fifo_qcj:sync_fifo|add_sub_v08:add_sub3"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aua.tdf
    Info (12023): Found entity 1: cntr_aua
Info (12128): Elaborating entity "cntr_aua" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_cd32:auto_generated|alt_sync_fifo_qcj:sync_fifo|cntr_aua:cntr1"
Info (12128): Elaborating entity "parallel_crc" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc"
Info (12128): Elaborating entity "reg" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0"
Info (12128): Elaborating entity "binary_counter" for hierarchy "dispatch:cmd0|dispatch_cmd_receive:receiver|binary_counter:word_counter"
Info (12128): Elaborating entity "dispatch_wishbone" for hierarchy "dispatch:cmd0|dispatch_wishbone:wishbone"
Info (12128): Elaborating entity "us_timer" for hierarchy "dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt"
Info (12128): Elaborating entity "dispatch_reply_transmit" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter"
Info (12128): Elaborating entity "lvds_tx" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a"
Info (12128): Elaborating entity "counter" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter"
Info (12128): Elaborating entity "fifo" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage"
Info (12130): Elaborated megafunction instantiation "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage"
Info (12133): Instantiated megafunction "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "LPM_TYPE" = "altsyncram"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "1"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Stratix"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tpb1.tdf
    Info (12023): Found entity 1: altsyncram_tpb1
Info (12128): Elaborating entity "altsyncram_tpb1" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer"
Info (12130): Elaborated megafunction instantiation "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer"
Info (12133): Instantiated megafunction "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "4"
    Info (12134): Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info (12134): Parameter "LPM_DIRECTION" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gvi.tdf
    Info (12023): Found entity 1: cntr_gvi
Info (12128): Elaborating entity "cntr_gvi" for hierarchy "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer|cntr_gvi:auto_generated"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dispatch:cmd0|altsyncram:buf"
Info (12130): Elaborated megafunction instantiation "dispatch:cmd0|altsyncram:buf"
Info (12133): Instantiated megafunction "dispatch:cmd0|altsyncram:buf" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "0"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h9u3.tdf
    Info (12023): Found entity 1: altsyncram_h9u3
Info (12128): Elaborating entity "altsyncram_h9u3" for hierarchy "dispatch:cmd0|altsyncram:buf|altsyncram_h9u3:auto_generated"
Info (12128): Elaborating entity "all_cards" for hierarchy "all_cards:i_all_cards"
Info (12128): Elaborating entity "leds" for hierarchy "leds:leds_slave"
Info (12128): Elaborating entity "ac_dac_ctrl" for hierarchy "ac_dac_ctrl:ac_dac_ctrl_slave"
Warning (10036): Verilog HDL or VHDL warning at ac_dac_ctrl.vhd(194): object "frame_aligned_reg" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "hb_data_vec[63..41]" at ac_dac_ctrl.vhd(207)
Warning (10873): Using initial value X (don't care) for net "datab[63..41]" at ac_dac_ctrl.vhd(210)
Warning (10873): Using initial value X (don't care) for net "mode_data_vec[63..41]" at ac_dac_ctrl.vhd(217)
Warning (10873): Using initial value X (don't care) for net "const_data_vec[63..41]" at ac_dac_ctrl.vhd(218)
Info (12128): Elaborating entity "tpram_32bit_x_64" for hierarchy "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram"
Info (12128): Elaborating entity "alt3pram" for hierarchy "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component"
Info (12130): Elaborated megafunction instantiation "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component"
Info (12133): Instantiated megafunction "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component" with the following parameter:
    Info (12134): Parameter "indata_aclr" = "OFF"
    Info (12134): Parameter "indata_reg" = "INCLOCK"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "alt3pram"
    Info (12134): Parameter "outdata_aclr_a" = "OFF"
    Info (12134): Parameter "outdata_aclr_b" = "OFF"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "rdaddress_aclr_a" = "OFF"
    Info (12134): Parameter "rdaddress_aclr_b" = "OFF"
    Info (12134): Parameter "rdaddress_reg_a" = "INCLOCK"
    Info (12134): Parameter "rdaddress_reg_b" = "INCLOCK"
    Info (12134): Parameter "rdcontrol_aclr_a" = "OFF"
    Info (12134): Parameter "rdcontrol_aclr_b" = "OFF"
    Info (12134): Parameter "rdcontrol_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "rdcontrol_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "width" = "32"
    Info (12134): Parameter "widthad" = "6"
    Info (12134): Parameter "write_aclr" = "OFF"
    Info (12134): Parameter "write_reg" = "INCLOCK"
Info (12128): Elaborating entity "altdpram" for hierarchy "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1"
Info (12131): Elaborated megafunction instantiation "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1", which is child of megafunction instantiation "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block"
Info (12131): Elaborated megafunction instantiation "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block", which is child of megafunction instantiation "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7lo1.tdf
    Info (12023): Found entity 1: altsyncram_7lo1
Info (12128): Elaborating entity "altsyncram_7lo1" for hierarchy "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated"
Info (12128): Elaborating entity "reg" for hierarchy "ac_dac_ctrl:ac_dac_ctrl_slave|reg:\ram_bank:0:fast_dac_reg"
Info (12128): Elaborating entity "tpram_14bit_x_64" for hierarchy "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram"
Info (12128): Elaborating entity "alt3pram" for hierarchy "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component"
Info (12130): Elaborated megafunction instantiation "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component"
Info (12133): Instantiated megafunction "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component" with the following parameter:
    Info (12134): Parameter "indata_aclr" = "OFF"
    Info (12134): Parameter "indata_reg" = "INCLOCK"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "alt3pram"
    Info (12134): Parameter "outdata_aclr_a" = "OFF"
    Info (12134): Parameter "outdata_aclr_b" = "OFF"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "rdaddress_aclr_a" = "OFF"
    Info (12134): Parameter "rdaddress_aclr_b" = "OFF"
    Info (12134): Parameter "rdaddress_reg_a" = "INCLOCK"
    Info (12134): Parameter "rdaddress_reg_b" = "INCLOCK"
    Info (12134): Parameter "rdcontrol_aclr_a" = "OFF"
    Info (12134): Parameter "rdcontrol_aclr_b" = "OFF"
    Info (12134): Parameter "rdcontrol_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "rdcontrol_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "width" = "14"
    Info (12134): Parameter "widthad" = "6"
    Info (12134): Parameter "write_aclr" = "OFF"
    Info (12134): Parameter "write_reg" = "INCLOCK"
Info (12128): Elaborating entity "altdpram" for hierarchy "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1"
Info (12131): Elaborated megafunction instantiation "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1", which is child of megafunction instantiation "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block"
Info (12131): Elaborated megafunction instantiation "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block", which is child of megafunction instantiation "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8lo1.tdf
    Info (12023): Found entity 1: altsyncram_8lo1
Info (12128): Elaborating entity "altsyncram_8lo1" for hierarchy "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_14bit_x_64:\ram_bank:0:ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8lo1:auto_generated"
Info (12128): Elaborating entity "frame_timing" for hierarchy "frame_timing:frame_timing_slave"
Info (12128): Elaborating entity "frame_timing_wbs" for hierarchy "frame_timing:frame_timing_slave|frame_timing_wbs:wbi"
Info (12128): Elaborating entity "frame_timing_core" for hierarchy "frame_timing:frame_timing_slave|frame_timing_core:ftc"
Info (12128): Elaborating entity "id_thermo" for hierarchy "id_thermo:id_thermo0"
Info (12128): Elaborating entity "one_wire_master" for hierarchy "id_thermo:id_thermo0|one_wire_master:master"
Warning (10873): Using initial value X (don't care) for net "slave_data_o" at one_wire_master.vhd(79)
Warning (10873): Using initial value X (don't care) for net "slave_wren_o" at one_wire_master.vhd(80)
Info (12128): Elaborating entity "shift_reg" for hierarchy "id_thermo:id_thermo0|one_wire_master:master|shift_reg:tx_data_reg"
Info (12128): Elaborating entity "binary_counter" for hierarchy "id_thermo:id_thermo0|one_wire_master:master|binary_counter:bit_counter"
Info (12128): Elaborating entity "binary_counter" for hierarchy "id_thermo:id_thermo0|one_wire_master:master|binary_counter:timer_counter"
Info (12128): Elaborating entity "counter" for hierarchy "id_thermo:id_thermo0|counter:byte_counter"
Info (12128): Elaborating entity "reg" for hierarchy "id_thermo:id_thermo0|reg:id_data0"
Info (12128): Elaborating entity "fpga_thermo" for hierarchy "fpga_thermo:fpga_thermo0"
Warning (10036): Verilog HDL or VHDL warning at fpga_thermo.vhd(121): object "slave_err" assigned a value but never read
Info (12128): Elaborating entity "smb_master" for hierarchy "fpga_thermo:fpga_thermo0|smb_master:master2"
Warning (10541): VHDL Signal Declaration warning at smb_master.vhd(105): used implicit default value for signal "tx_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "shift_reg" for hierarchy "fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:tx_addr_reg"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:bias_start_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|q_b[31]"
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (284007): State machine "|addr_card|fpga_thermo:fpga_thermo0|current_state" will be implemented as a safe state machine.
Info (284007): State machine "|addr_card|fpga_thermo:fpga_thermo0|ctrl_ps" will be implemented as a safe state machine.
Info (284007): State machine "|addr_card|fpga_thermo:fpga_thermo0|smb_master:master2|pres_state" will be implemented as a safe state machine.
Info (284007): State machine "|addr_card|id_thermo:id_thermo0|wb_ps" will be implemented as a safe state machine.
Info (284007): State machine "|addr_card|id_thermo:id_thermo0|ctrl_ps" will be implemented as a safe state machine.
Info (284007): State machine "|addr_card|id_thermo:id_thermo0|one_wire_master:master|pres_state" will be implemented as a safe state machine.
Info (284007): State machine "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state" will be implemented as a safe state machine.
Info (284007): State machine "|addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state" will be implemented as a safe state machine.
Info (284007): State machine "|addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state" will be implemented as a safe state machine.
Info (284007): State machine "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|const_current_state" will be implemented as a safe state machine.
Info (284007): State machine "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|current_state" will be implemented as a safe state machine.
Info (284007): State machine "|addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|row_current_state" will be implemented as a safe state machine.
Info (284007): State machine "|addr_card|leds:leds_slave|pres_state" will be implemented as a safe state machine.
Info (284007): State machine "|addr_card|dispatch:cmd0|pres_state" will be implemented as a safe state machine.
Info (284007): State machine "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state" will be implemented as a safe state machine.
Info (284007): State machine "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state" will be implemented as a safe state machine.
Info (284007): State machine "|addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state" will be implemented as a safe state machine.
Info (284007): State machine "|addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state" will be implemented as a safe state machine.
Info (284007): State machine "|addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state" will be implemented as a safe state machine.
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "frame_timing:frame_timing_slave|frame_timing_core:ftc|Mult0"
Info (12130): Elaborated megafunction instantiation "frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tqs.tdf
    Info (12023): Found entity 1: mult_tqs
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 33 buffer(s)
    Info (13019): Ignored 33 SOFT buffer(s)
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "test[3]" has no driver
    Warning (13040): Bidir "test[4]" has no driver
    Warning (13040): Bidir "test[5]" has no driver
    Warning (13040): Bidir "test[6]" has no driver
    Warning (13040): Bidir "test[7]" has no driver
    Warning (13040): Bidir "test[8]" has no driver
    Warning (13040): Bidir "test[9]" has no driver
    Warning (13040): Bidir "test[10]" has no driver
    Warning (13040): Bidir "test[11]" has no driver
    Warning (13040): Bidir "test[12]" has no driver
    Warning (13040): Bidir "test[13]" has no driver
    Warning (13040): Bidir "test[14]" has no driver
    Warning (13040): Bidir "test[15]" has no driver
    Warning (13040): Bidir "test[16]" has no driver
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ttl_tx1" is stuck at GND
    Warning (13410): Pin "ttl_txena1" is stuck at VCC
    Warning (13410): Pin "ttl_tx2" is stuck at GND
    Warning (13410): Pin "ttl_txena2" is stuck at GND
    Warning (13410): Pin "ttl_tx3" is stuck at GND
    Warning (13410): Pin "ttl_txena3" is stuck at GND
    Warning (13410): Pin "eeprom_so" is stuck at GND
    Warning (13410): Pin "eeprom_sck" is stuck at GND
    Warning (13410): Pin "eeprom_cs" is stuck at GND
    Warning (13410): Pin "smb_nalert" is stuck at GND
    Warning (13410): Pin "mictor[1]" is stuck at GND
    Warning (13410): Pin "mictor[2]" is stuck at GND
    Warning (13410): Pin "mictor[3]" is stuck at GND
    Warning (13410): Pin "mictor[4]" is stuck at GND
    Warning (13410): Pin "mictor[5]" is stuck at GND
    Warning (13410): Pin "mictor[6]" is stuck at GND
    Warning (13410): Pin "mictor[7]" is stuck at GND
    Warning (13410): Pin "mictor[8]" is stuck at GND
    Warning (13410): Pin "mictor[9]" is stuck at GND
    Warning (13410): Pin "mictor[10]" is stuck at GND
    Warning (13410): Pin "mictor[11]" is stuck at GND
    Warning (13410): Pin "mictor[12]" is stuck at GND
    Warning (13410): Pin "mictor[13]" is stuck at GND
    Warning (13410): Pin "mictor[14]" is stuck at GND
    Warning (13410): Pin "mictor[15]" is stuck at GND
    Warning (13410): Pin "mictor[16]" is stuck at GND
    Warning (13410): Pin "mictor[17]" is stuck at GND
    Warning (13410): Pin "mictor[18]" is stuck at GND
    Warning (13410): Pin "mictor[19]" is stuck at GND
    Warning (13410): Pin "mictor[20]" is stuck at GND
    Warning (13410): Pin "mictor[21]" is stuck at GND
    Warning (13410): Pin "mictor[22]" is stuck at GND
    Warning (13410): Pin "mictor[23]" is stuck at GND
    Warning (13410): Pin "mictor[24]" is stuck at GND
    Warning (13410): Pin "mictor[25]" is stuck at GND
    Warning (13410): Pin "mictor[26]" is stuck at GND
    Warning (13410): Pin "mictor[27]" is stuck at GND
    Warning (13410): Pin "mictor[28]" is stuck at GND
    Warning (13410): Pin "mictor[29]" is stuck at GND
    Warning (13410): Pin "mictor[30]" is stuck at GND
    Warning (13410): Pin "mictor[31]" is stuck at GND
    Warning (13410): Pin "mictor[32]" is stuck at GND
    Warning (13410): Pin "mictorclk[1]" is stuck at GND
    Warning (13410): Pin "mictorclk[2]" is stuck at GND
    Warning (13410): Pin "tx" is stuck at GND
Info (18000): Registers with preset signals will power-up high
Info (17049): 32 registers lost all their fanouts during netlist optimizations. The first 32 are displayed below.
    Info (17050): Register "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "dispatch:cmd0|dispatch_wishbone:wishbone|tga_offset[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "dispatch:cmd0|dispatch_wishbone:wishbone|tga_offset[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "dispatch:cmd0|dispatch_wishbone:wishbone|tga_offset[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "dispatch:cmd0|dispatch_wishbone:wishbone|tga_offset[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "dispatch:cmd0|dispatch_wishbone:wishbone|tga_offset[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ac_dac_ctrl:ac_dac_ctrl_slave|next_row_order_index_int[6]" lost all its fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "ac_pll:pll0|altpll:altpll_component|pll"
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "lvds_spare"
    Warning (15610): No output dependent on input pin "ttl_nrx2"
    Warning (15610): No output dependent on input pin "ttl_nrx3"
    Warning (15610): No output dependent on input pin "eeprom_si"
    Warning (15610): No output dependent on input pin "dip_sw3"
    Warning (15610): No output dependent on input pin "dip_sw4"
    Warning (15610): No output dependent on input pin "rx"
Info (21057): Implemented 12741 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 247 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 10999 logic cells
    Info (21064): Implemented 1454 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 170 warnings
    Info: Peak virtual memory: 537 megabytes
    Info: Processing ended: Fri Apr 08 11:07:57 2016
    Info: Elapsed time: 00:01:17
    Info: Total CPU time (on all processors): 00:01:03


