

================================================================
== Vitis HLS Report for 'pad1'
================================================================
* Date:           Sat Jan 25 23:13:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       Pad1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.309 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    92262|    92262|  0.923 ms|  0.923 ms|  92263|  92263|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |                                                                         |                                                               |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
        |                                 Instance                                |                             Module                            |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |grp_pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_fu_36  |pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3  |    92261|    92261|  0.923 ms|  0.923 ms|  92256|  92256|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      39|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     228|     616|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      14|    -|
|Register         |        -|     -|      84|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     312|     669|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                 Instance                                |                             Module                            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_fu_36  |pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3  |        0|   3|  228|  616|    0|
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                    |                                                               |        0|   3|  228|  616|    0|
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |sub_fu_48_p2  |         -|   0|  0|  39|           5|          32|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|  39|           5|          32|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                             |   2|   0|    2|          0|
    |grp_pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_fu_36_ap_start_reg  |   1|   0|    1|          0|
    |pad_read_reg_60                                                                       |  32|   0|   32|          0|
    |sub_reg_65                                                                            |  32|   0|   32|          0|
    |trunc_ln34_reg_70                                                                     |  17|   0|   17|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 |  84|   0|   84|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|          pad1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|          pad1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|          pad1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|          pad1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|          pad1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|          pad1|  return value|
|inp_img_address0  |  out|   17|   ap_memory|       inp_img|         array|
|inp_img_ce0       |  out|    1|   ap_memory|       inp_img|         array|
|inp_img_q0        |   in|   32|   ap_memory|       inp_img|         array|
|out_img_address0  |  out|   17|   ap_memory|       out_img|         array|
|out_img_ce0       |  out|    1|   ap_memory|       out_img|         array|
|out_img_we0       |  out|    1|   ap_memory|       out_img|         array|
|out_img_d0        |  out|   32|   ap_memory|       out_img|         array|
|pad               |   in|   32|     ap_none|           pad|        scalar|
+------------------+-----+-----+------------+--------------+--------------+

