
---------- Begin Simulation Statistics ----------
simSeconds                                   1.150101                       # Number of seconds simulated (Second)
simTicks                                 1150101446745                       # Number of ticks simulated (Tick)
finalTick                                1150101446745                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     56.65                       # Real time elapsed on the host (Second)
hostTickRate                              20301816668                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8616200                       # Number of bytes of host memory used (Byte)
simInsts                                     37199621                       # Number of instructions simulated (Count)
simOps                                       66945129                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   656646                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1181712                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         86259765                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.318810                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.431256                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts             37200007                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               66945719                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.318810                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.431256                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            2294761                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          65329590                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          9176728                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         5576729                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       558865      0.83%      0.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     49057265     73.28%     74.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          149      0.00%     74.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      1827163      2.73%     76.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       206162      0.31%     77.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1264      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6580      0.01%     77.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       255425      0.38%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           12      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        13696      0.02%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       263262      0.39%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         2065      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd           51      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt          252      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv           26      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult           25      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      8991136     13.43%     91.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      4519550      6.75%     98.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       185592      0.28%     98.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      1057179      1.58%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     66945719                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      7169855                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      6467130                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       702397                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      5560824                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1608703                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       392031                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       392026                       # Class of control type instructions committed (Count)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       784057                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles     86259765                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       14753457                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses      2294761                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads        2505484                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       1178614                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     65329590                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      83363870                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     50683369                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          14753457                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     29271665                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          711                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts              37200007                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                66945719                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.431256                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            7169855                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.083119                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          13789795                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             13789795                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         13789795                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            13789795                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data          961767                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total             961767                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data         961767                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total            961767                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 203071216426                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  203071216426                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 203071216426                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 203071216426                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      14751562                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         14751562                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     14751562                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        14751562                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.065198                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.065198                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.065198                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.065198                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 211143.880406                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 211143.880406                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 211143.880406                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 211143.880406                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks          320102                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total               320102                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data            13                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total               13                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data           13                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total              13                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       961754                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         961754                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       961754                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher       240094                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total       1201848                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 190247003706                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 190247003706                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 190247003706                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher  58747451208                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 248994454914                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.065197                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.065197                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.065197                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.081473                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 197812.542195                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 197812.542195                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 197812.542195                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 244685.211659                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 207176.327551                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                   1201871                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher       240094                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total       240094                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher  58747451208                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total  58747451208                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 244685.211659                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 244685.211659                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          655                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          655                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           87                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           87                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     18492871                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     18492871                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          742                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          742                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.117251                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.117251                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 212561.735632                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 212561.735632                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           87                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           87                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     44558886                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     44558886                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.117251                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.117251                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 512171.103448                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 512171.103448                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          742                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          742                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          742                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          742                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data         8306226                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total            8306226                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data        869540                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total           869540                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 186272543070                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 186272543070                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data      9175766                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total        9175766                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.094765                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.094765                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 214219.636900                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 214219.636900                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data            5                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total              5                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data       869535                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total       869535                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 174678792921                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 174678792921                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.094764                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.094764                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 200887.592703                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 200887.592703                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data        5483569                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total           5483569                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data        92227                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total           92227                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data  16798673356                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total  16798673356                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data      5575796                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total       5575796                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.016541                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.016541                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 182144.852982                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 182144.852982                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data            8                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total             8                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data        92219                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total        92219                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data  15568210785                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total  15568210785                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.016539                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.016539                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 168817.822629                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 168817.822629                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 1150101446745                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses       961754                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued             706585                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused              84532                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful             155546                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.220138                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.139216                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache         448090                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR           18399                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB                 2                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate               466491                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified         706585                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage            42839                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage        23818                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1150101446745                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.998975                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                14937566                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs               1201871                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 12.428593                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 479988                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    39.866906                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    24.132069                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.622920                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.377064                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999984                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022           34                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           30                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::1              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::2              18                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              11                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              15                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::3               4                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.531250                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.468750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              30708027                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             30708027                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1150101446745                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          51314848                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             51314848                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         51314848                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            51314848                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst          293704                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total             293704                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst         293704                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total            293704                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst  64641677251                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total   64641677251                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst  64641677251                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total  64641677251                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      51608552                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         51608552                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     51608552                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        51608552                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.005691                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.005691                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.005691                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.005691                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 220091.238972                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 220091.238972                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 220091.238972                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 220091.238972                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrMisses::cpu.inst       293704                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total         293704                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst       293704                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total        293704                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst  60725721819                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total  60725721819                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst  60725721819                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total  60725721819                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.005691                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.005691                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.005691                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.005691                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 206758.238972                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 206758.238972                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 206758.238972                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 206758.238972                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                    293640                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst        51314848                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           51314848                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst        293704                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total           293704                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst  64641677251                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total  64641677251                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     51608552                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       51608552                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.005691                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.005691                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 220091.238972                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 220091.238972                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst       293704                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total       293704                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst  60725721819                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total  60725721819                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.005691                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.005691                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 206758.238972                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 206758.238972                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 1150101446745                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses       293704                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued                  0                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUseful                  0                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy                nan                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage                  0                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache              0                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR               0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate                    0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified              0                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1150101446745                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.996672                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                44893104                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                293640                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                152.884839                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.996672                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               9                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              13                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::3              11                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4              31                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses             103510808                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses            103510808                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1150101446745                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                 9176767                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 5576747                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      2155                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       525                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1150101446745                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                51608666                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       479                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1150101446745                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1150101446745                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   123                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples    209098.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    293704.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    812757.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples    239540.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.021789509002                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         11695                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         11695                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3304471                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              197715                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1495639                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      320102                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1495639                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    320102                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  149638                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 111004                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.83                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1495639                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                320102                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1257164                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    64187                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    21636                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     2718                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      296                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   10726                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   11089                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   11732                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   11705                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   11703                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   11703                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   11705                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   11705                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   11703                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   11701                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   11713                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   11697                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   11699                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   11697                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   11698                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   11697                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   11695                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   11695                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        11695                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      115.089012                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      61.854825                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     147.009203                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127           7441     63.63%     63.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255         3154     26.97%     90.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383          593      5.07%     95.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511          226      1.93%     97.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639          110      0.94%     98.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767           66      0.56%     99.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895           46      0.39%     99.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023           24      0.21%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1151           12      0.10%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1279           12      0.10%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1407            6      0.05%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1408-1535            1      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1663            2      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-3711            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          11695                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        11695                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.876614                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.867938                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.541817                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               787      6.73%      6.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               152      1.30%      8.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             10483     89.64%     97.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               266      2.27%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 5      0.04%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          11695                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  9576832                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 95720896                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              20486528                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               83228219.79826897                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               17812800.82551036                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1150101246750                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      633406.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     18797056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     52016448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher     15330560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     13380288                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 16343824.323670880869                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 45227704.170980900526                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 13329745.861452763900                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 11634006.754681244493                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       293704                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       961841                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher       240094                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       320102                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  11274796265                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  28807050096                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher   7157293223                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 27628426655033                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     38388.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29949.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     29810.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  86311321.56                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     18797056                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     61557824                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher     15366016                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        95720896                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     18797056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     18797056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     20486528                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     20486528                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        293704                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        961841                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher       240094                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1495639                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       320102                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          320102                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        16343824                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        53523821                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher     13360574                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           83228220                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     16343824                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       16343824                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     17812801                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          17812801                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     17812801                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       16343824                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       53523821                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher     13360574                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         101041021                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1346001                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               209067                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        103334                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         59685                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         22752                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         72977                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         33635                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         44521                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        171042                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        127305                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         66683                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        84784                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        59429                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        68798                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        44344                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       184422                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       137266                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         11900                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          6725                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          6957                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          6980                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          6884                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          7207                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          8729                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         10084                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         12770                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         10384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        21239                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        10580                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        10327                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        11464                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        25833                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        41004                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              22001620834                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             6730005000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         47239139584                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 16345.92                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            35095.92                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               418967                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              185308                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             31.13                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.64                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       950792                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   104.675075                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    84.038423                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   118.437046                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       703942     74.04%     74.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       182179     19.16%     93.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        40093      4.22%     97.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         8130      0.86%     98.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         3466      0.36%     98.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         2066      0.22%     98.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1670      0.18%     99.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         1230      0.13%     99.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         8016      0.84%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       950792                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           86144064                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        13380288                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                74.901274                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                11.634007                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.68                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.59                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.09                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                38.86                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1150101446745                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       3236733360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       1720364580                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      4091005800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      341732520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 90787859760.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 340893876810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 154570428000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   595642000830                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    517.903879                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 398789792894                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  38404340000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 712907313851                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       3551928660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       1887891060                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      5519441340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      749597220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 90787859760.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 396773737890                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 107513702880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   606784158810                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    527.591858                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 275952196061                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  38404340000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 835744910684                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1150101446745                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1403333                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        320102                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1175409                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              92306                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             92306                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1403333                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      3605741                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total      3605741                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       881048                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total       881048                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 4486789                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     97410368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total     97410368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port     18797056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total     18797056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                116207424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1495639                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1495639    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1495639                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1150101446745                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         58350245136                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        81719943172                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy        19878430765                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2991150                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1495511                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.040418                       # Number of seconds simulated (Second)
simTicks                                  40418229519                       # Number of ticks simulated (Tick)
finalTick                                1190519676264                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.99                       # Real time elapsed on the host (Second)
hostTickRate                              20294738260                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8617224                       # Number of bytes of host memory used (Byte)
simInsts                                     38471736                       # Number of instructions simulated (Count)
simOps                                       69227701                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 19276773                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   34687318                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          3031443                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.382994                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.419640                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts              1272115                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                2282572                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.382994                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.419640                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              83846                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           2223899                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           306565                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          203672                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        20318      0.89%      0.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      1654362     72.48%     73.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0      0.00%     73.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        71533      3.13%     76.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         8114      0.36%     76.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     76.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     76.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         7852      0.34%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        10146      0.44%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            8      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            1      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       300499     13.16%     90.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       164142      7.19%     98.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         6066      0.27%     98.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        39530      1.73%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      2282572                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       246043                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       219671                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        26372                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       187102                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        58941                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        14196                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        14196                       # Class of control type instructions committed (Count)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns        28392                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles      3031443                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         510237                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses        83846                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads          89675                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         42292                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses      2223899                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads       2857333                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      1730332                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            510237                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1010167                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts               1272115                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                 2282572                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.419640                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             246043                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.081164                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data            473054                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total               473054                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data           473054                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total              473054                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           37163                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              37163                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          37163                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             37163                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data   7800204990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total    7800204990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data   7800204990                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total   7800204990                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data        510217                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total           510217                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data       510217                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total          510217                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.072838                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.072838                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.072838                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.072838                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 209891.693082                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 209891.693082                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 209891.693082                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 209891.693082                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           13453                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                13453                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data             1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total                1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data            1                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total               1                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data        37162                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total          37162                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data        37162                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher         9109                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total         46271                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data   7304577381                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total   7304577381                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data   7304577381                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher   2218029833                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total   9522607214                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.072836                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.072836                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.072836                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.090689                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 196560.394516                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 196560.394516                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 196560.394516                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 243498.719179                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 205800.765361                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                     46272                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher         9109                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total         9109                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher   2218029833                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total   2218029833                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 243498.719179                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 243498.719179                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data            9                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total            9                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data            1                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total            1                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data       213328                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total       213328                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data           10                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total           10                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.100000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.100000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data       213328                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total       213328                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data       533320                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total       533320                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.100000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.100000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data       533320                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total       533320                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data           10                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total           10                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data           10                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total           10                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data          272492                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total             272492                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         34063                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            34063                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data   7239219015                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total   7239219015                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data       306555                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total         306555                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.111115                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.111115                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 212524.411091                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 212524.411091                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        34063                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        34063                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   6785057036                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   6785057036                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.111115                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.111115                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 199191.411091                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 199191.411091                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data         200562                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total            200562                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data         3100                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total            3100                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data    560985975                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total    560985975                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data       203662                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total        203662                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.015221                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.015221                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 180963.217742                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 180963.217742                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total             1                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data         3099                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total         3099                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data    519520345                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total    519520345                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.015216                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.015216                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 167641.285899                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 167641.285899                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED  40418229519                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses        37162                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued              26754                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused               3106                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful               6002                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.224340                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.139051                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache          16925                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR             720                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate                17645                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified          26754                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage             1550                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage          923                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  40418229519                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                  512232                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                 46272                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 11.070021                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    40.790832                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    23.209168                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.637357                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.362643                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022           46                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           18                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::0               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::1              21                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::2              24                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              12                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::3               5                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.718750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.281250                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses               1066746                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses              1066746                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40418229519                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst           1763290                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total              1763290                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst          1763290                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total             1763290                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst           10348                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total              10348                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst          10348                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total             10348                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst   2291022723                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total    2291022723                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst   2291022723                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total   2291022723                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst       1773638                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total          1773638                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst      1773638                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total         1773638                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.005834                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.005834                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.005834                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.005834                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 221397.634615                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 221397.634615                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 221397.634615                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 221397.634615                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrMisses::cpu.inst        10348                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total          10348                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst        10348                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total         10348                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst   2153052839                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total   2153052839                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst   2153052839                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total   2153052839                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.005834                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.005834                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.005834                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.005834                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 208064.634615                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 208064.634615                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 208064.634615                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 208064.634615                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                     10348                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst         1763290                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total            1763290                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst         10348                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total            10348                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst   2291022723                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total   2291022723                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst      1773638                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total        1773638                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.005834                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.005834                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 221397.634615                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 221397.634615                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst        10348                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total        10348                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst   2153052839                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total   2153052839                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.005834                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.005834                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 208064.634615                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 208064.634615                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED  40418229519                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses        10348                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued                  0                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUseful                  0                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy                nan                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage                  0                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache              0                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR               0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate                    0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified              0                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  40418229519                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 1215712                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                 10348                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                117.482799                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               5                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::3              19                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4              40                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses               3557624                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses              3557624                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40418229519                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                  306565                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  203672                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        13                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40418229519                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1773638                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40418229519                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  40418229519                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      8039.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples     10348.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     30215.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples      9082.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.005083624990                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           450                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           450                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               123005                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                7617                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        56620                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       13453                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      56620                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     13453                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    6975                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   5414                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.83                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  56620                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 13453                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    46332                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     2366                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      834                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      105                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     415                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     426                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     452                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     450                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     451                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     450                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     450                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     451                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     450                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     449                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     449                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     449                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     450                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     449                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     449                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     449                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     450                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     450                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          450                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      110.371111                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      60.150952                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     137.628280                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-63             226     50.22%     50.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-127            73     16.22%     66.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-191           82     18.22%     84.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-255           35      7.78%     92.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-319            7      1.56%     94.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-383            5      1.11%     95.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-447            7      1.56%     96.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::448-511            6      1.33%     98.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-575            1      0.22%     98.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::576-639            1      0.22%     98.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-703            2      0.44%     98.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::704-767            2      0.44%     99.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-831            1      0.22%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::832-895            1      0.22%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1216-1279            1      0.22%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            450                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          450                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.880000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.872000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.520236                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                28      6.22%      6.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 7      1.56%      7.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               406     90.22%     98.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 9      2.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            450                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   446400                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  3623680                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                860992                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               89654595.04594485                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               21302071.12598192                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    40418229519                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      576801.76                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       662272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      1933760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher       581248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       514944                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 16385477.738174451515                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 47843758.200516141951                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 14380837.728846188635                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 12740389.822318479419                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst        10348                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        37163                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher         9109                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        13453                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    413457974                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   1073341794                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher    267710707                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 971318201879                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     39955.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     28882.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     29389.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  72200862.40                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       662272                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      2378432                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher       582976                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         3623680                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       662272                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       662272                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       860992                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       860992                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst         10348                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         37163                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher         9109                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            56620                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        13453                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           13453                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        16385478                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        58845527                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher     14423591                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           89654595                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     16385478                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       16385478                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     21302071                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          21302071                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     21302071                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       16385478                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       58845527                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher     14423591                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         110956666                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 49645                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 8046                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          3890                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          2282                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           325                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          2346                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          2334                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1171                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1591                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          6651                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          4945                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          2423                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         3161                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         2016                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         2582                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1705                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         6827                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         5396                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           464                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           269                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           324                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           388                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           485                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           392                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          401                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          387                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          516                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1003                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1633                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                823666725                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              248225000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          1754510475                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 16591.13                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            35341.13                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                14923                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                7113                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             30.06                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.40                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        35655                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   103.554172                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    83.317024                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   118.288942                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        26674     74.81%     74.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         6653     18.66%     93.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1460      4.09%     97.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          267      0.75%     98.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           95      0.27%     98.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           72      0.20%     98.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           77      0.22%     99.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           56      0.16%     99.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          301      0.84%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        35655                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            3177280                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          514944                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                78.610074                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                12.740390                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.71                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.61                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.10                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                38.20                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  40418229519                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        119994840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         63778770                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       147012600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       12888180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 3190596240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  12541813170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   4959073440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    21035157240                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    520.437374                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  12780480288                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1349660000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  26288089231                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        134581860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         71531955                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       207452700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       29111940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 3190596240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  14790491100                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   3065449920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    21489215715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    531.671376                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   7837261135                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1349660000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  31231308384                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  40418229519                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               53520                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         13453                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             43167                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3100                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3100                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          53520                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       138816                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       138816                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port        31044                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total        31044                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  169860                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      3822400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total      3822400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       662272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total       662272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  4484672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              56620                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    56620    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                56620                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  40418229519                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          2280878191                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         3148621134                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          700229009                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         113240                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        56620                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.068701                       # Number of seconds simulated (Second)
simTicks                                  68700855769                       # Number of ticks simulated (Tick)
finalTick                                1259220532033                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      3.05                       # Real time elapsed on the host (Second)
hostTickRate                              22542476048                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8633608                       # Number of bytes of host memory used (Byte)
simInsts                                     40323591                       # Number of instructions simulated (Count)
simOps                                       72776911                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 13227073                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   23872459                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          5152693                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.782280                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.359417                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts              1851968                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                3549342                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.782280                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.359417                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             319985                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           3295994                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           360623                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          297879                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        44343      1.25%      1.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      2650682     74.68%     75.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         7048      0.20%     76.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          818      0.02%     76.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        18747      0.53%     76.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          736      0.02%     76.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        26792      0.75%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        24050      0.68%     78.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     78.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        19832      0.56%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        97689      2.75%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           98      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       339162      9.56%     91.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       231299      6.52%     97.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        21461      0.60%     98.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        66580      1.88%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      3549342                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       346490                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       304404                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        42084                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       260304                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        86184                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        27363                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        27363                       # Class of control type instructions committed (Count)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns        54726                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.000075                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 5152692.999925                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         658502                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses       319985                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads         520487                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        244351                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses      3295994                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads       3982563                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      2356396                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            658502                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1361941                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          414                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts               1851968                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                 3549342                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.359417                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             346490                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.067244                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data            636230                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total               636230                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data           636230                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total              636230                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           21677                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              21677                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          21677                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             21677                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data   4511353880                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total    4511353880                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data   4511353880                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total   4511353880                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data        657907                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total           657907                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data       657907                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total          657907                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.032948                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.032948                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.032948                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.032948                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 208117.077086                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 208117.077086                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 208117.077086                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 208117.077086                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks            9637                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                 9637                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data            15                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total               15                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data           15                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total              15                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data        21662                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total          21662                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data        21662                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher        11892                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total         33554                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data   4220787811                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total   4220787811                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data   4220787811                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher   3000992940                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total   7221780751                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.032926                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.032926                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.032926                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.051001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 194847.558443                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 194847.558443                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 194847.558443                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 252353.930373                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 215228.609138                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                     33585                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher        11892                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total        11892                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher   3000992940                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total   3000992940                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 252353.930373                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 252353.930373                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          214                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          214                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           31                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           31                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      6279843                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      6279843                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          245                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          245                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.126531                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.126531                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 202575.580645                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 202575.580645                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           31                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           31                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     14999625                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     14999625                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.126531                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.126531                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 483858.870968                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 483858.870968                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          245                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          245                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          245                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          245                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data          344626                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total             344626                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         15747                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            15747                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data   3443620574                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total   3443620574                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data       360373                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total         360373                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.043696                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.043696                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 218684.230266                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 218684.230266                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        15747                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        15747                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   3233665823                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   3233665823                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.043696                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.043696                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 205351.230266                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 205351.230266                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data         291604                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total            291604                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data         5930                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total            5930                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   1067733306                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   1067733306                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data       297534                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total        297534                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.019930                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.019930                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 180056.206745                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 180056.206745                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data           15                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total            15                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data         5915                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total         5915                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data    987121988                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total    987121988                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.019880                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.019880                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 166884.528825                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 166884.528825                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED  68700855769                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses        21662                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued              35620                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused               5326                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful               6554                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.183998                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.232280                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache          22082                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR            1639                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB                 7                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate                23728                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified          35620                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage             2524                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage         1487                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  68700855769                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                  732948                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                 33649                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 21.782163                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    33.388939                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    30.611061                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.521702                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.478298                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               5                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              48                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2              11                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses               1350379                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses              1350379                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68700855769                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst           2356524                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total              2356524                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst          2356524                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total             2356524                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst           94431                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total              94431                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst          94431                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total             94431                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst  20012046353                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total   20012046353                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst  20012046353                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total  20012046353                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst       2450955                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total          2450955                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst      2450955                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total         2450955                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.038528                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.038528                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.038528                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.038528                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 211922.423283                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 211922.423283                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 211922.423283                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 211922.423283                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrMisses::cpu.inst        94431                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total          94431                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst        94431                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total         94431                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst  18752997830                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total  18752997830                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst  18752997830                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total  18752997830                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.038528                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.038528                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.038528                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.038528                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 198589.423283                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 198589.423283                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 198589.423283                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 198589.423283                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                     94431                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst         2356524                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total            2356524                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst         94431                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total            94431                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst  20012046353                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total  20012046353                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst      2450955                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total        2450955                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.038528                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.038528                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 211922.423283                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 211922.423283                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst        94431                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total        94431                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst  18752997830                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total  18752997830                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.038528                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.038528                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 198589.423283                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 198589.423283                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED  68700855769                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses        94431                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued                  0                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUseful                  0                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy                nan                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage                  0                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache              0                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR               0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate                    0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified              0                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  68700855769                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 9724329                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                 94495                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                102.908397                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              14                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              46                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2               4                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses               4996341                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses              4996341                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68700855769                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                  360626                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  297885                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       510                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       227                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68700855769                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 2451005                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       324                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68700855769                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  68700855769                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    18                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      4358.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples     94431.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     15986.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples     11890.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.019218874934                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           244                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           244                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               271768                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                4134                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       128016                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        9637                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     128016                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      9637                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    5709                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   5279                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.90                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 128016                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  9637                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   116818                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     4202                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1194                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       73                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       20                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     218                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     234                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     246                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     246                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     243                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     243                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     243                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     243                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          244                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      501.053279                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      66.424258                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1168.864298                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255            202     82.79%     82.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511            4      1.64%     84.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-767            4      1.64%     86.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-1023            1      0.41%     86.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1791            2      0.82%     87.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-2047            3      1.23%     88.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2303            2      0.82%     89.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2559            3      1.23%     90.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2815            3      1.23%     91.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2816-3071            3      1.23%     93.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3327            4      1.64%     94.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3328-3583            1      0.41%     95.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-3839            2      0.82%     95.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3840-4095            1      0.41%     96.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351            2      0.82%     97.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4352-4607            2      0.82%     97.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-4863            3      1.23%     99.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5375            1      0.41%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5376-5631            1      0.41%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            244                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          244                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.877049                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.869314                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.514448                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                12      4.92%      4.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                13      5.33%     10.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               212     86.89%     97.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 7      2.87%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            244                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   365376                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  8193024                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                616768                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               119256505.73477940                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               8977588.31525801                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    68700762438                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      499086.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst      6043584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      1023104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher       760960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       279168                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 87969559.219480007887                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 14892158.016780585051                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 11076426.799669783562                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 4063530.168222001288                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst        94431                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        21693                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher        11892                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         9637                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst   2762175370                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    600292720                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher    341716587                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 1677693835053                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29250.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27672.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     28735.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 174088807.21                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst      6043584                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      1388352                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher       761088                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         8193024                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst      6043584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total      6043584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       616768                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       616768                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst         94431                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         21693                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher        11892                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           128016                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         9637                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            9637                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        87969559                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        20208657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher     11078290                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          119256506                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     87969559                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       87969559                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      8977588                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           8977588                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      8977588                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       87969559                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       20208657                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher     11078290                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         128234094                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                122307                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 4362                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1393                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          2466                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          9209                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           762                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1869                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          2603                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1494                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         18792                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         38302                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1861                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        22754                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         9594                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          959                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1098                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         7641                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1510                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           325                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            66                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            90                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            67                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           321                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           263                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            80                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           237                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           339                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          820                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          165                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          162                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          356                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          289                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          243                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1410928427                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              611535000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          3704184677                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11535.96                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30285.96                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                74982                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                3868                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             61.31                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.67                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        47815                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   169.537425                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   126.406664                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   152.583615                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        22438     46.93%     46.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        13822     28.91%     75.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         6711     14.04%     89.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         2371      4.96%     94.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1857      3.88%     98.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           76      0.16%     98.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           43      0.09%     98.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           42      0.09%     99.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          455      0.95%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        47815                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            7827648                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          279168                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               113.938144                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 4.063530                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.92                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.89                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                62.25                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  68700855769                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        124107480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         65957100                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       275518320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        9140220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5422968720.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  19068830160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  10323166080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    35289688080                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    513.671739                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  26655894293                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2293980000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  39750981476                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        217320180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        115500825                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       597753660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       13629420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5422968720.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  26756914920                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   3848989440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    36973077165                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    538.174914                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   9752521915                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2293980000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  56654353854                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  68700855769                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              122070                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          9637                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            118379                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               5946                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              5946                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         122070                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       100755                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       100755                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       283293                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total       283293                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  384048                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      2766208                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total      2766208                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      6043584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total      6043584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  8809792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             128016                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   128016    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               128016                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  68700855769                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          3989206762                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         2282506903                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy         6417861321                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         256032                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       128016                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
