
---------- Begin Simulation Statistics ----------
final_tick                               2541886201500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 201726                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   201724                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.80                       # Real time elapsed on the host
host_tick_rate                              570901599                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196424                       # Number of instructions simulated
sim_ops                                       4196424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011876                       # Number of seconds simulated
sim_ticks                                 11876356500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.631999                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  367753                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               788628                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2576                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             78039                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            840088                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45597                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          289529                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           243932                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1018920                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65009                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        31472                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196424                       # Number of instructions committed
system.cpu.committedOps                       4196424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.656982                       # CPI: cycles per instruction
system.cpu.discardedOps                        215301                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   609133                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1457459                       # DTB hits
system.cpu.dtb.data_misses                       7597                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407528                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       854572                       # DTB read hits
system.cpu.dtb.read_misses                       6782                       # DTB read misses
system.cpu.dtb.write_accesses                  201605                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602887                       # DTB write hits
system.cpu.dtb.write_misses                       815                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18122                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3438665                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1055581                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           663770                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16841604                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176773                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  942060                       # ITB accesses
system.cpu.itb.fetch_acv                          812                       # ITB acv
system.cpu.itb.fetch_hits                      934787                       # ITB hits
system.cpu.itb.fetch_misses                      7273                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4220     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6083                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14426                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5133                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10962470500     92.27%     92.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9166000      0.08%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17233500      0.15%     92.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               891699000      7.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11880569000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902685                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946620                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8037986000     67.66%     67.66% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3842583000     32.34%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23739096                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85428      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541666     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839442     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592699     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196424                       # Class of committed instruction
system.cpu.quiesceCycles                        13617                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6897492                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          453                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        314331                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22880457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22880457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22880457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22880457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117335.676923                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117335.676923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117335.676923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117335.676923                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13118490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13118490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13118490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13118490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67274.307692                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67274.307692                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67274.307692                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67274.307692                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22530960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22530960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117348.750000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117348.750000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12918993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12918993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67286.421875                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67286.421875                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.269656                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539458149000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.269656                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204353                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204353                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128891                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34844                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87237                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34260                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28996                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28996                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87827                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40958                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 472454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11199744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11199744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6695488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6695921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17906929                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               71                       # Total snoops (count)
system.membus.snoopTraffic                       4544                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158196                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002870                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053494                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157742     99.71%     99.71% # Request fanout histogram
system.membus.snoop_fanout::1                     454      0.29%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158196                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           825248036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376336000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          465695250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5616576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4476736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10093312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5616576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5616576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34844                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34844                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         472920799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         376945236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849866034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    472920799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        472920799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187769372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187769372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187769372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        472920799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        376945236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037635406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000216595750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7381                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7381                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              409065                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112526                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157708                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121852                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157708                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121852                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10195                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2033                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5760                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2018565750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  737565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4784434500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13683.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32433.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104611                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80865                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157708                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121852                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  135021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.071047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.408344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.546401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34701     42.41%     42.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24225     29.61%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9957     12.17%     84.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4701      5.75%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2405      2.94%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1473      1.80%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          964      1.18%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          607      0.74%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2786      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81819                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.984013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.405776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.486199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1351     18.30%     18.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5539     75.04%     93.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           287      3.89%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           104      1.41%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            43      0.58%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.26%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7381                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.229644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.214679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.729346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6636     89.91%     89.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               85      1.15%     91.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              438      5.93%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              156      2.11%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               64      0.87%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7381                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9440832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  652480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7666624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10093312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7798528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       645.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11876351500                       # Total gap between requests
system.mem_ctrls.avgGap                      42482.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4995968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7666624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 420665041.504943013191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374261584.350385546684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 645536701.428590416908                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69949                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121852                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2529209750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2255224750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291570133250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28819.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32240.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2392821.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315809340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167841465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           563224620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          311294700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     937326000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5195107110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        185694240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7676297475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.351217                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    432305750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    396500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11047550750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            268442580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142661640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           490018200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          314014320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     937326000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5133714120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        237393600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7523570460                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.491463                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    563702250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    396500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10916154250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11869156500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1617081                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1617081                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1617081                       # number of overall hits
system.cpu.icache.overall_hits::total         1617081                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87828                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87828                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87828                       # number of overall misses
system.cpu.icache.overall_misses::total         87828                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5404503500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5404503500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5404503500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5404503500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1704909                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1704909                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1704909                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1704909                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.051515                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051515                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.051515                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051515                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61535.085622                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61535.085622                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61535.085622                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61535.085622                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87237                       # number of writebacks
system.cpu.icache.writebacks::total             87237                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87828                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87828                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87828                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87828                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5316676500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5316676500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5316676500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5316676500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051515                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051515                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051515                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051515                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60535.097008                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60535.097008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60535.097008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60535.097008                       # average overall mshr miss latency
system.cpu.icache.replacements                  87237                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1617081                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1617081                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87828                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87828                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5404503500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5404503500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1704909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1704909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.051515                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051515                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61535.085622                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61535.085622                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87828                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87828                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5316676500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5316676500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051515                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051515                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60535.097008                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60535.097008                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.841625                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1640107                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87315                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.783794                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.841625                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3497645                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3497645                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1317509                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1317509                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1317509                       # number of overall hits
system.cpu.dcache.overall_hits::total         1317509                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105730                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105730                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105730                       # number of overall misses
system.cpu.dcache.overall_misses::total        105730                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6786687500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6786687500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6786687500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6786687500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1423239                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1423239                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1423239                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1423239                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074288                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074288                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074288                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074288                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64188.853684                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64188.853684                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64188.853684                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64188.853684                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34668                       # number of writebacks
system.cpu.dcache.writebacks::total             34668                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36663                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36663                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36663                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36663                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69067                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69067                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4405815000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4405815000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4405815000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4405815000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048528                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048528                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048528                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048528                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63790.449853                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63790.449853                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63790.449853                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63790.449853                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68925                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       786505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          786505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3306261000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3306261000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       835766                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       835766                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058941                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058941                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67117.212399                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67117.212399                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40057                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40057                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2682155000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2682155000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047928                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047928                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66958.459196                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66958.459196                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531004                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531004                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56469                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56469                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480426500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480426500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587473                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587473                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096122                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096122                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61634.286068                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61634.286068                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27459                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27459                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723660000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723660000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049381                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049381                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59416.063426                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59416.063426                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63685000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63685000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080501                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080501                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70761.111111                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70761.111111                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62785000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62785000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080501                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080501                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69761.111111                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69761.111111                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541886201500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.539136                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379164                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68925                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.009634                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.539136                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979042                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979042                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2961015                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2961015                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2933470546500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 309953                       # Simulator instruction rate (inst/s)
host_mem_usage                                 755008                       # Number of bytes of host memory used
host_op_rate                                   309953                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1649.20                       # Real time elapsed on the host
host_tick_rate                              236064194                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511174438                       # Number of instructions simulated
sim_ops                                     511174438                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.389317                       # Number of seconds simulated
sim_ticks                                389317216000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.480579                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20187941                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             27852897                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5738                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            241154                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          34829904                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             154034                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          932161                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           778127                       # Number of indirect misses.
system.cpu.branchPred.lookups                43373187                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  753800                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        75744                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506236705                       # Number of instructions committed
system.cpu.committedOps                     506236705                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.536992                       # CPI: cycles per instruction
system.cpu.discardedOps                        719469                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106231032                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    109136425                       # DTB hits
system.cpu.dtb.data_misses                       7282                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 90737545                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     92343883                       # DTB read hits
system.cpu.dtb.read_misses                       4965                       # DTB read misses
system.cpu.dtb.write_accesses                15493487                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16792542                       # DTB write hits
system.cpu.dtb.write_misses                      2317                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           170911497                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          219579193                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          92864057                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         17034567                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       110573761                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.650622                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                82106586                       # ITB accesses
system.cpu.itb.fetch_acv                          462                       # ITB acv
system.cpu.itb.fetch_hits                    80869866                       # ITB hits
system.cpu.itb.fetch_misses                   1236720                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   335      0.91%      0.91% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.93% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21199     57.28%     58.21% # number of callpals executed
system.cpu.kern.callpal::rdps                    1488      4.02%     62.23% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.23% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.24% # number of callpals executed
system.cpu.kern.callpal::rti                     2170      5.86%     68.10% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.40%     70.50% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.51% # number of callpals executed
system.cpu.kern.callpal::rdunique               10912     29.48%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37010                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44401                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      367                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8179     34.22%     34.22% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.57%     34.79% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     398      1.66%     36.45% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15190     63.55%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23904                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8162     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.81%     49.23% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      398      2.36%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8162     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             377863793000     97.06%     97.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               250574000      0.06%     97.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               370791000      0.10%     97.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10834066000      2.78%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         389319224000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997922                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.537327                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.705279                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1994                      
system.cpu.kern.mode_good::user                  1992                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2501                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1992                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797281                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886813                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32217610500      8.28%      8.28% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         357022690500     91.70%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             78923000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      335                       # number of times the context was actually changed
system.cpu.numCycles                        778081684                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       367                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154051      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220597954     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712696      0.73%     44.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608388     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62903190     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12742096      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429264      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045835      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               191603      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506236705                       # Class of committed instruction
system.cpu.quiesceCycles                       552748                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       667507923                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          306                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1093492                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2186636                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8444951348                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8444951348                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8444951348                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8444951348                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118010.527354                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118010.527354                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118010.527354                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118010.527354                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           544                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   17                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4862733402                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4862733402                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4862733402                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4862733402                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67952.284093                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67952.284093                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67952.284093                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67952.284093                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23242377                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23242377                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115633.716418                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115633.716418                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13192377                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13192377                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65633.716418                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65633.716418                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8421708971                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8421708971                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118017.222127                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118017.222127                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4849541025                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4849541025                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67958.814812                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67958.814812                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             808846                       # Transaction distribution
system.membus.trans_dist::WriteReq               2851                       # Transaction distribution
system.membus.trans_dist::WriteResp              2851                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311321                       # Transaction distribution
system.membus.trans_dist::WritebackClean       578934                       # Transaction distribution
system.membus.trans_dist::CleanEvict           202892                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               52                       # Transaction distribution
system.membus.trans_dist::ReadExReq            215011                       # Transaction distribution
system.membus.trans_dist::ReadExResp           215011                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         578935                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        227842                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1736803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1736803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1328008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1337848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3217773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     74103552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     74103552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43687232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43698832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122369424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1098120                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000277                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016636                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1097816     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     304      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1098120                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9098000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5876641924                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1127877                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2376991250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3062766750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37051776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28329728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65381504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37051776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37051776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19924544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19924544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          578934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          442652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1021586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311321                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311321                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95171173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72767725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             167938897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95171173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95171173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       51178173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             51178173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       51178173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95171173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72767725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            219117071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    887275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    533556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    437844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001318410500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54058                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54059                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2805637                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             835674                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1021586                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     890202                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1021586                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   890202                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50186                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2927                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             59194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            106527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            59997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             53239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38912                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11854175750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4857000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30067925750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12203.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30953.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       289                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   719808                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  681674                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1021586                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               890202                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  926796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  53984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    936                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       457193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.190160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.117524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.974419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       161670     35.36%     35.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       148117     32.40%     67.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49624     10.85%     78.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25305      5.53%     84.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15150      3.31%     87.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8830      1.93%     89.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6707      1.47%     90.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4728      1.03%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37062      8.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       457193                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.969311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.169982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.881148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50079     92.64%     92.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3373      6.24%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           417      0.77%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           67      0.12%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           71      0.13%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           10      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           11      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54059                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.413149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.389092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.928615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43604     80.66%     80.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1345      2.49%     83.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7519     13.91%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              868      1.61%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              488      0.90%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              115      0.21%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               69      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               25      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54058                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62169600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3211904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56784960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65381504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56972928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       159.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       145.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    167.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    146.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  389317216000                       # Total gap between requests
system.mem_ctrls.avgGap                     203640.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34147584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28022016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56784960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 87711466.630851477385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71977335.828888699412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 145857818.936011284590                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       578934                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       442652                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       890202                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16501413250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13566512500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9349754610250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28503.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30648.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10502958.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1680027720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            892944525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3472017780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2256867000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30732614640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102556982670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      63135304800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       204726759135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.861048                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 163045558750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13000260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 213274700750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1584473100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            842159835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3464092380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2374891200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30732614640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     107981110650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      58567648320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       205546990125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.967893                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 151138406000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13000260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 225181931750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74211                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74211                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1558                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9840                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152962                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1677500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6989000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372738348                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5684500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1429500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              117500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 734                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797820.163488                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283522.187771                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          367    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    391291545000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     83286293                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         83286293                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     83286293                       # number of overall hits
system.cpu.icache.overall_hits::total        83286293                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       578935                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         578935                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       578935                       # number of overall misses
system.cpu.icache.overall_misses::total        578935                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35789885000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35789885000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35789885000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35789885000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     83865228                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     83865228                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     83865228                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     83865228                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006903                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006903                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006903                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006903                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61820.212977                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61820.212977                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61820.212977                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61820.212977                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       578934                       # number of writebacks
system.cpu.icache.writebacks::total            578934                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       578935                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       578935                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       578935                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       578935                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35210950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35210950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35210950000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35210950000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006903                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006903                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006903                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006903                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60820.212977                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60820.212977                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60820.212977                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60820.212977                       # average overall mshr miss latency
system.cpu.icache.replacements                 578934                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     83286293                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        83286293                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       578935                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        578935                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35789885000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35789885000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     83865228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     83865228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006903                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006903                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61820.212977                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61820.212977                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       578935                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       578935                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35210950000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35210950000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006903                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006903                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60820.212977                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60820.212977                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999971                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            83892833                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            578934                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            144.909149                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999971                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         168309391                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        168309391                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108111108                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108111108                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108111108                       # number of overall hits
system.cpu.dcache.overall_hits::total       108111108                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       643403                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         643403                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       643403                       # number of overall misses
system.cpu.dcache.overall_misses::total        643403                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39329601000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39329601000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39329601000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39329601000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108754511                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108754511                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108754511                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108754511                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005916                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005916                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005916                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005916                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61127.475315                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61127.475315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61127.475315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61127.475315                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239961                       # number of writebacks
system.cpu.dcache.writebacks::total            239961                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       202593                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       202593                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       202593                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       202593                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       440810                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       440810                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       440810                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       440810                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4920                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4920                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27402000500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27402000500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27402000500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27402000500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373310000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373310000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004053                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004053                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004053                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004053                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62162.837731                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62162.837731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62162.837731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62162.837731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75876.016260                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75876.016260                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 442652                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91776314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91776314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       251539                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        251539                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16170110000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16170110000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92027853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92027853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64284.703366                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64284.703366                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25791                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25791                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       225748                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       225748                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14474206500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14474206500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373310000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373310000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64116.654411                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64116.654411                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180430.159497                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180430.159497                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16334794                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16334794                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       391864                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       391864                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23159491000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23159491000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16726658                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16726658                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023428                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023428                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59100.838556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59100.838556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       176802                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       176802                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       215062                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       215062                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2851                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2851                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12927794000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12927794000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60111.939813                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60111.939813                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49569                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49569                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    142264000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    142264000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.036841                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.036841                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75033.755274                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75033.755274                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    140097500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    140097500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.036802                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.036802                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73969.112988                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73969.112988                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        50992                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        50992                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        50992                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        50992                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 391584345000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103070267                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            442652                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            232.847173                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          694                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218156588                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218156588                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2945436320500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               14192401                       # Simulator instruction rate (inst/s)
host_mem_usage                                 755008                       # Number of bytes of host memory used
host_op_rate                                 14192357                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    36.70                       # Real time elapsed on the host
host_tick_rate                              326086100                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520790224                       # Number of instructions simulated
sim_ops                                     520790224                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011966                       # Number of seconds simulated
sim_ticks                                 11965774000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.509010                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  832661                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1021557                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                538                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             21151                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1033013                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              18896                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          148248                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           129352                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1100950                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25873                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         9381                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9615786                       # Number of instructions committed
system.cpu.committedOps                       9615786                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.488777                       # CPI: cycles per instruction
system.cpu.discardedOps                         60428                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1627588                       # DTB accesses
system.cpu.dtb.data_acv                            33                       # DTB access violations
system.cpu.dtb.data_hits                      1970137                       # DTB hits
system.cpu.dtb.data_misses                       1789                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   841410                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                      1018112                       # DTB read hits
system.cpu.dtb.read_misses                       1225                       # DTB read misses
system.cpu.dtb.write_accesses                  786178                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      952025                       # DTB write hits
system.cpu.dtb.write_misses                       564                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             2996956                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4840439                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1067154                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           968523                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8238420                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.401804                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2453379                       # ITB accesses
system.cpu.itb.fetch_acv                          219                       # ITB acv
system.cpu.itb.fetch_hits                     2452220                       # ITB hits
system.cpu.itb.fetch_misses                      1159                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.23%      3.23% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.16%      3.39% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3214     87.86%     91.25% # number of callpals executed
system.cpu.kern.callpal::rdps                      33      0.90%     92.15% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.18% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.21% # number of callpals executed
system.cpu.kern.callpal::rti                      225      6.15%     98.36% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.09%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3658                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5629                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1607     46.47%     46.47% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.38%     47.02% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1832     52.98%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3458                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1605     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.40%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1605     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3229                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11405157000     95.33%     95.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9103000      0.08%     95.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                16789500      0.14%     95.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               532978500      4.45%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11964028000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998755                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.876092                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.933777                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 214                      
system.cpu.kern.mode_good::user                   214                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               343                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 214                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.623907                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.768402                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2623604500     21.93%     21.93% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9340423500     78.07%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         23931548                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33270      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4585549     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9398      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265727      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941640      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                34074      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9615786                       # Class of committed instruction
system.cpu.tickCycles                        15693128                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           83                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87493                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        174984                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32379                       # Transaction distribution
system.membus.trans_dist::WriteReq                 92                       # Transaction distribution
system.membus.trans_dist::WriteResp                92                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57074                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21331                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9081                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55281                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55281                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21341                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10875                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        64006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        64006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 262988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2730560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2730560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7886656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7887088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10617648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87755                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000934                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030554                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87673     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      82      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87755                       # Request fanout histogram
system.membus.reqLayer0.occupancy              386500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           515820500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350522250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          113163000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1365376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4233920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5599296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1365376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1365376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3652736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3652736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57074                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57074                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         114106785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         353835866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             467942650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    114106785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        114106785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      305265334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            305265334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      305265334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        114106785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        353835866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            773207985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     66059.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000454166500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4551                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4550                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247577                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73477                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87490                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78361                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87490                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78361                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2487                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   445                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4565                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    832314500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  425015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2426120750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9791.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28541.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70532                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63001                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87490                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78361                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    354.852650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.955752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.227293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9430     32.10%     32.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7204     24.52%     56.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3242     11.04%     67.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1508      5.13%     72.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          844      2.87%     75.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1214      4.13%     79.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          437      1.49%     81.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          399      1.36%     82.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5101     17.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29379                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.679780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.044876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.595837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              14      0.31%      0.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            384      8.44%      8.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3888     85.45%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           159      3.49%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            36      0.79%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            20      0.44%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            16      0.35%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            11      0.24%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      0.09%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      0.11%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             7      0.15%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4550                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.122171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.091744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.018086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2020     44.39%     44.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.66%     45.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2443     53.68%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               43      0.94%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.29%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4551                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5440192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  159168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4986880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5599360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5015104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       454.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       416.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    467.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    419.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11965777000                       # Total gap between requests
system.mem_ctrls.avgGap                      72147.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1212416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4227776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4986880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 101323658.628351166844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 353322401.041503846645                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 416762008.040599763393                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66155                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78361                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    624468750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1801652000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 287533453250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29269.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27233.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3669343.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            116481960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61896450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           322163940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          208951380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     944087040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4591481670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        728346240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6973408680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.779574                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1833379750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    399360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9733034250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             93369780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49608240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           284757480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          197806680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     944087040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4496171400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        808607520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6874408140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.505932                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2044157250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    399360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9522256750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  92                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 92                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              422000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              302500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     11965774000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2726303                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2726303                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2726303                       # number of overall hits
system.cpu.icache.overall_hits::total         2726303                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21340                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21340                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21340                       # number of overall misses
system.cpu.icache.overall_misses::total         21340                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1324255500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1324255500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1324255500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1324255500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2747643                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2747643                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2747643                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2747643                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007767                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007767                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007767                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007767                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62055.084349                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62055.084349                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62055.084349                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62055.084349                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21331                       # number of writebacks
system.cpu.icache.writebacks::total             21331                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21340                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21340                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21340                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21340                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1302915500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1302915500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1302915500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1302915500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007767                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007767                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007767                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007767                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61055.084349                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61055.084349                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61055.084349                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61055.084349                       # average overall mshr miss latency
system.cpu.icache.replacements                  21331                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2726303                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2726303                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21340                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21340                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1324255500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1324255500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2747643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2747643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007767                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007767                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62055.084349                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62055.084349                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1302915500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1302915500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007767                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007767                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61055.084349                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61055.084349                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990670                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2754384                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21852                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            126.047227                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.990670                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5516626                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5516626                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1832912                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1832912                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1832912                       # number of overall hits
system.cpu.dcache.overall_hits::total         1832912                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122624                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122624                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122624                       # number of overall misses
system.cpu.dcache.overall_misses::total        122624                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7078584500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7078584500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7078584500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7078584500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1955536                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1955536                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1955536                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1955536                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062706                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062706                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062706                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062706                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57725.930487                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57725.930487                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57725.930487                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57725.930487                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57074                       # number of writebacks
system.cpu.dcache.writebacks::total             57074                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56790                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56790                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65834                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65834                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65834                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65834                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3877836000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3877836000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3877836000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3877836000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35875500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35875500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033665                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033665                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033665                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033665                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58903.241486                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58903.241486                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58903.241486                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58903.241486                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 139593.385214                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 139593.385214                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66155                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       996578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          996578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    856457000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    856457000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1009340                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1009340                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67109.935747                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67109.935747                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10552                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10552                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    709087500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    709087500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35875500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35875500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010454                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010454                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67199.346096                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67199.346096                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217427.272727                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217427.272727                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109862                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109862                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6222127500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6222127500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       946196                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       946196                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116109                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116109                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56635.847700                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56635.847700                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54580                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54580                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55282                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55282                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3168748500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3168748500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57319.715278                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57319.715278                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4505                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4505                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          323                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          323                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     22426500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22426500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.066901                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066901                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69431.888545                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69431.888545                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          323                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          323                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22103500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22103500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.066901                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066901                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68431.888545                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68431.888545                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4777                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4777                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4777                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4777                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11965774000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7524435                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67179                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.005761                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          769                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3996437                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3996437                       # Number of data accesses

---------- End Simulation Statistics   ----------
