module KITT(ck,LED,r);

reg [21:0] cnt;
wire en,r;
reg [3:0] status;

always @ (posedge ck)
begin
	if(r==1'b0)
		cnt<=22'd0;
	cnt<=cnt+1'b1;
end

assign en = (cnt==22'd16);

endmodule