==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvd1760-3-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'uplane_packetiser/uplane_packetizer.cpp' ... 
WARNING: [HLS 200-40] In file included from uplane_packetiser/uplane_packetizer.cpp:1:
uplane_packetiser/uplane_packetizer.cpp:379:8: warning: enumeration values 'CHECK' and 'IDLE' not handled in switch [-Wswitch]
switch(oran_ctrl_state)
       ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10398 ; free virtual = 52513
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10398 ; free virtual = 52513
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10373 ; free virtual = 52499
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10366 ; free virtual = 52493
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'IQ_data.V.data.V' (uplane_packetiser/uplane_packetizer.cpp:332).
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (uplane_packetiser/uplane_packetizer.cpp:330) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (uplane_packetiser/uplane_packetizer.cpp:331) into a 48-bit variable.
INFO: [XFORM 203-1101] Packing variable 'eCPRI_header.V' (uplane_packetiser/uplane_packetizer.cpp:329) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'Ethernet_header.V' (uplane_packetiser/uplane_packetizer.cpp:328) into a 112-bit variable.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (uplane_packetiser/uplane_packetizer.cpp:530:17) to (uplane_packetiser/uplane_packetizer.cpp:572:3) in function 'uplane_packetiser'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 882.934 ; gain = 192.656 ; free physical = 10333 ; free virtual = 52464
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.934 ; gain = 192.656 ; free physical = 10321 ; free virtual = 52463
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uplane_packetiser' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uplane_packetiser' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'uplane_packetiser'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (3.2642ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.4ns, effective delay budget: 2.8ns).
WARNING: [SCHED 204-21] The critical path in module 'uplane_packetiser' consists of the following:
	'load' operation ('PRB_fragmentation_lo', uplane_packetiser/uplane_packetizer.cpp:549) on static variable 'PRB_fragmentation' [47]  (0 ns)
	'add' operation ('add_ln549', uplane_packetiser/uplane_packetizer.cpp:549) [78]  (0.953 ns)
	'icmp' operation ('icmp_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [79]  (1.05 ns)
	'xor' operation ('xor_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [83]  (0 ns)
	'and' operation ('and_ln879', uplane_packetiser/uplane_packetizer.cpp:559) [84]  (0.256 ns)
	'select' operation ('select_ln879', uplane_packetiser/uplane_packetizer.cpp:559) [85]  (0 ns)
	'select' operation ('select_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [86]  (0.187 ns)
	multiplexor before 'phi' operation ('oran_ctrl_state_new_1', uplane_packetiser/uplane_packetizer.cpp:550) with incoming values : ('select_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [188]  (0.817 ns)
	'phi' operation ('oran_ctrl_state_new_1', uplane_packetiser/uplane_packetizer.cpp:550) with incoming values : ('select_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [188]  (0 ns)
	'store' operation ('oran_ctrl_state_write_ln389', uplane_packetiser/uplane_packetizer.cpp:389) of variable 'oran_ctrl_state_new_1', uplane_packetiser/uplane_packetizer.cpp:550 on static variable 'oran_ctrl_state' [198]  (0 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvd1760-3-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'uplane_packetiser/uplane_packetizer.cpp' ... 
WARNING: [HLS 200-40] In file included from uplane_packetiser/uplane_packetizer.cpp:1:
uplane_packetiser/uplane_packetizer.cpp:379:8: warning: enumeration values 'CHECK' and 'IDLE' not handled in switch [-Wswitch]
switch(oran_ctrl_state)
       ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10358 ; free virtual = 52472
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10358 ; free virtual = 52472
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10338 ; free virtual = 52455
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10322 ; free virtual = 52448
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'IQ_data.V.data.V' (uplane_packetiser/uplane_packetizer.cpp:332).
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (uplane_packetiser/uplane_packetizer.cpp:330) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (uplane_packetiser/uplane_packetizer.cpp:331) into a 48-bit variable.
INFO: [XFORM 203-1101] Packing variable 'eCPRI_header.V' (uplane_packetiser/uplane_packetizer.cpp:329) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'Ethernet_header.V' (uplane_packetiser/uplane_packetizer.cpp:328) into a 112-bit variable.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (uplane_packetiser/uplane_packetizer.cpp:530:17) to (uplane_packetiser/uplane_packetizer.cpp:573:3) in function 'uplane_packetiser'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 882.934 ; gain = 192.656 ; free physical = 10282 ; free virtual = 52419
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.934 ; gain = 192.656 ; free physical = 10257 ; free virtual = 52418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uplane_packetiser' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uplane_packetiser' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'uplane_packetiser'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (4.4712ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.4ns, effective delay budget: 2.8ns).
WARNING: [SCHED 204-21] The critical path in module 'uplane_packetiser' consists of the following:
	'load' operation ('PRB_fragmentation_lo', uplane_packetiser/uplane_packetizer.cpp:549) on static variable 'PRB_fragmentation' [78]  (0 ns)
	'add' operation ('add_ln549', uplane_packetiser/uplane_packetizer.cpp:549) [79]  (0.953 ns)
	'icmp' operation ('icmp_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [80]  (1.05 ns)
	'select' operation ('select_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [81]  (0.412 ns)
	'icmp' operation ('icmp_ln562', uplane_packetiser/uplane_packetizer.cpp:562) [85]  (1.05 ns)
	'select' operation ('select_ln562', uplane_packetiser/uplane_packetizer.cpp:562) [86]  (0 ns)
	'select' operation ('select_ln879', uplane_packetiser/uplane_packetizer.cpp:561) [87]  (0.187 ns)
	multiplexor before 'phi' operation ('oran_ctrl_state_new_1', uplane_packetiser/uplane_packetizer.cpp:561) with incoming values : ('select_ln879', uplane_packetiser/uplane_packetizer.cpp:561) [188]  (0.817 ns)
	'phi' operation ('oran_ctrl_state_new_1', uplane_packetiser/uplane_packetizer.cpp:561) with incoming values : ('select_ln879', uplane_packetiser/uplane_packetizer.cpp:561) [188]  (0 ns)
	'store' operation ('oran_ctrl_state_write_ln389', uplane_packetiser/uplane_packetizer.cpp:389) of variable 'oran_ctrl_state_new_1', uplane_packetiser/uplane_packetizer.cpp:561 on static variable 'oran_ctrl_state' [191]  (0 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvd1760-3-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'uplane_packetiser/uplane_packetizer.cpp' ... 
WARNING: [HLS 200-40] In file included from uplane_packetiser/uplane_packetizer.cpp:1:
uplane_packetiser/uplane_packetizer.cpp:379:8: warning: enumeration values 'CHECK' and 'IDLE' not handled in switch [-Wswitch]
switch(oran_ctrl_state)
       ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10372 ; free virtual = 52468
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10372 ; free virtual = 52468
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10355 ; free virtual = 52454
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10347 ; free virtual = 52447
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'IQ_data.V.data.V' (uplane_packetiser/uplane_packetizer.cpp:332).
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (uplane_packetiser/uplane_packetizer.cpp:330) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (uplane_packetiser/uplane_packetizer.cpp:331) into a 48-bit variable.
INFO: [XFORM 203-1101] Packing variable 'eCPRI_header.V' (uplane_packetiser/uplane_packetizer.cpp:329) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'Ethernet_header.V' (uplane_packetiser/uplane_packetizer.cpp:328) into a 112-bit variable.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (uplane_packetiser/uplane_packetizer.cpp:530:17) to (uplane_packetiser/uplane_packetizer.cpp:574:3) in function 'uplane_packetiser'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 882.934 ; gain = 192.656 ; free physical = 10316 ; free virtual = 52419
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.934 ; gain = 192.656 ; free physical = 10314 ; free virtual = 52418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uplane_packetiser' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uplane_packetiser' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'uplane_packetiser'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (3.2642ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.4ns, effective delay budget: 2.8ns).
WARNING: [SCHED 204-21] The critical path in module 'uplane_packetiser' consists of the following:
	'load' operation ('PRB_fragmentation_lo', uplane_packetiser/uplane_packetizer.cpp:549) on static variable 'PRB_fragmentation' [47]  (0 ns)
	'add' operation ('add_ln549', uplane_packetiser/uplane_packetizer.cpp:549) [78]  (0.953 ns)
	'icmp' operation ('icmp_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [79]  (1.05 ns)
	'xor' operation ('xor_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [83]  (0 ns)
	'and' operation ('and_ln879', uplane_packetiser/uplane_packetizer.cpp:559) [84]  (0.256 ns)
	'select' operation ('select_ln879', uplane_packetiser/uplane_packetizer.cpp:559) [85]  (0 ns)
	'select' operation ('select_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [86]  (0.187 ns)
	multiplexor before 'phi' operation ('oran_ctrl_state_new_1', uplane_packetiser/uplane_packetizer.cpp:550) with incoming values : ('select_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [188]  (0.817 ns)
	'phi' operation ('oran_ctrl_state_new_1', uplane_packetiser/uplane_packetizer.cpp:550) with incoming values : ('select_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [188]  (0 ns)
	'store' operation ('oran_ctrl_state_write_ln389', uplane_packetiser/uplane_packetizer.cpp:389) of variable 'oran_ctrl_state_new_1', uplane_packetiser/uplane_packetizer.cpp:550 on static variable 'oran_ctrl_state' [198]  (0 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvd1760-3-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'uplane_packetiser/uplane_packetizer.cpp' ... 
WARNING: [HLS 200-40] In file included from uplane_packetiser/uplane_packetizer.cpp:1:
uplane_packetiser/uplane_packetizer.cpp:379:8: warning: enumeration values 'CHECK' and 'IDLE' not handled in switch [-Wswitch]
switch(oran_ctrl_state)
       ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10348 ; free virtual = 52456
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10348 ; free virtual = 52456
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10332 ; free virtual = 52442
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10325 ; free virtual = 52436
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'IQ_data.V.data.V' (uplane_packetiser/uplane_packetizer.cpp:332).
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (uplane_packetiser/uplane_packetizer.cpp:330) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (uplane_packetiser/uplane_packetizer.cpp:331) into a 48-bit variable.
INFO: [XFORM 203-1101] Packing variable 'eCPRI_header.V' (uplane_packetiser/uplane_packetizer.cpp:329) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'Ethernet_header.V' (uplane_packetiser/uplane_packetizer.cpp:328) into a 112-bit variable.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (uplane_packetiser/uplane_packetizer.cpp:530:17) to (uplane_packetiser/uplane_packetizer.cpp:568:3) in function 'uplane_packetiser'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.934 ; gain = 192.656 ; free physical = 10293 ; free virtual = 52407
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.934 ; gain = 192.656 ; free physical = 10301 ; free virtual = 52406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uplane_packetiser' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uplane_packetiser' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'uplane_packetiser'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (3.4892ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.4ns, effective delay budget: 2.8ns).
WARNING: [SCHED 204-21] The critical path in module 'uplane_packetiser' consists of the following:
	'load' operation ('PRB_fragmentation_lo', uplane_packetiser/uplane_packetizer.cpp:549) on static variable 'PRB_fragmentation' [47]  (0 ns)
	'add' operation ('add_ln549', uplane_packetiser/uplane_packetizer.cpp:549) [78]  (0.953 ns)
	'icmp' operation ('icmp_ln559', uplane_packetiser/uplane_packetizer.cpp:559) [81]  (1.05 ns)
	'and' operation ('and_ln559', uplane_packetiser/uplane_packetizer.cpp:559) [82]  (0 ns)
	'or' operation ('tmp.last.V', uplane_packetiser/uplane_packetizer.cpp:550) [84]  (0.256 ns)
	'select' operation ('select_ln550_3', uplane_packetiser/uplane_packetizer.cpp:550) [87]  (0.412 ns)
	multiplexor before 'phi' operation ('PRB_fragmentation_ne', uplane_packetiser/uplane_packetizer.cpp:550) with incoming values : ('select_ln550_3', uplane_packetiser/uplane_packetizer.cpp:550) [188]  (0.817 ns)
	'phi' operation ('PRB_fragmentation_ne', uplane_packetiser/uplane_packetizer.cpp:550) with incoming values : ('select_ln550_3', uplane_packetiser/uplane_packetizer.cpp:550) [188]  (0 ns)
	'store' operation ('PRB_fragmentation_write_ln386', uplane_packetiser/uplane_packetizer.cpp:386) of variable 'PRB_fragmentation_ne', uplane_packetiser/uplane_packetizer.cpp:550 on static variable 'PRB_fragmentation' [191]  (0 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvd1760-3-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'uplane_packetiser/uplane_packetizer.cpp' ... 
WARNING: [HLS 200-40] In file included from uplane_packetiser/uplane_packetizer.cpp:1:
uplane_packetiser/uplane_packetizer.cpp:379:8: warning: enumeration values 'CHECK' and 'IDLE' not handled in switch [-Wswitch]
switch(oran_ctrl_state)
       ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10203 ; free virtual = 52321
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10203 ; free virtual = 52321
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10185 ; free virtual = 52309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10179 ; free virtual = 52304
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'IQ_data.V.data.V' (uplane_packetiser/uplane_packetizer.cpp:332).
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (uplane_packetiser/uplane_packetizer.cpp:330) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (uplane_packetiser/uplane_packetizer.cpp:331) into a 48-bit variable.
INFO: [XFORM 203-1101] Packing variable 'eCPRI_header.V' (uplane_packetiser/uplane_packetizer.cpp:329) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'Ethernet_header.V' (uplane_packetiser/uplane_packetizer.cpp:328) into a 112-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.934 ; gain = 192.656 ; free physical = 10146 ; free virtual = 52283
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 882.934 ; gain = 192.656 ; free physical = 10136 ; free virtual = 52281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uplane_packetiser' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uplane_packetiser' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'uplane_packetiser'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (4.9832ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.4ns, effective delay budget: 2.8ns).
WARNING: [SCHED 204-21] The critical path in module 'uplane_packetiser' consists of the following:
	'load' operation ('PRB_fragmentation_lo', uplane_packetiser/uplane_packetizer.cpp:549) on static variable 'PRB_fragmentation' [47]  (0 ns)
	'add' operation ('add_ln549', uplane_packetiser/uplane_packetizer.cpp:549) [79]  (0.953 ns)
	'icmp' operation ('icmp_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [80]  (1.05 ns)
	'select' operation ('select_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [81]  (0.412 ns)
	'icmp' operation ('icmp_ln561', uplane_packetiser/uplane_packetizer.cpp:561) [84]  (1.05 ns)
	'and' operation ('and_ln561', uplane_packetiser/uplane_packetizer.cpp:561) [85]  (0.256 ns)
	'or' operation ('tmp.last.V', uplane_packetiser/uplane_packetizer.cpp:561) [87]  (0.256 ns)
	'select' operation ('select_ln561', uplane_packetiser/uplane_packetizer.cpp:561) [88]  (0.187 ns)
	multiplexor before 'phi' operation ('oran_ctrl_state_new_1', uplane_packetiser/uplane_packetizer.cpp:561) with incoming values : ('select_ln561', uplane_packetiser/uplane_packetizer.cpp:561) [188]  (0.817 ns)
	'phi' operation ('oran_ctrl_state_new_1', uplane_packetiser/uplane_packetizer.cpp:561) with incoming values : ('select_ln561', uplane_packetiser/uplane_packetizer.cpp:561) [188]  (0 ns)
	'store' operation ('oran_ctrl_state_write_ln389', uplane_packetiser/uplane_packetizer.cpp:389) of variable 'oran_ctrl_state_new_1', uplane_packetiser/uplane_packetizer.cpp:561 on static variable 'oran_ctrl_state' [191]  (0 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvd1760-3-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'uplane_packetiser/uplane_packetizer.cpp' ... 
WARNING: [HLS 200-40] In file included from uplane_packetiser/uplane_packetizer.cpp:1:
uplane_packetiser/uplane_packetizer.cpp:379:8: warning: enumeration values 'CHECK' and 'IDLE' not handled in switch [-Wswitch]
switch(oran_ctrl_state)
       ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10325 ; free virtual = 52323
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10325 ; free virtual = 52323
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10298 ; free virtual = 52309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10292 ; free virtual = 52303
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'IQ_data.V.data.V' (uplane_packetiser/uplane_packetizer.cpp:332).
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (uplane_packetiser/uplane_packetizer.cpp:330) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (uplane_packetiser/uplane_packetizer.cpp:331) into a 48-bit variable.
INFO: [XFORM 203-1101] Packing variable 'eCPRI_header.V' (uplane_packetiser/uplane_packetizer.cpp:329) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'Ethernet_header.V' (uplane_packetiser/uplane_packetizer.cpp:328) into a 112-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 882.934 ; gain = 192.656 ; free physical = 10273 ; free virtual = 52274
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.934 ; gain = 192.656 ; free physical = 10270 ; free virtual = 52272
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uplane_packetiser' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uplane_packetiser' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'uplane_packetiser'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (4.9832ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.4ns, effective delay budget: 2.8ns).
WARNING: [SCHED 204-21] The critical path in module 'uplane_packetiser' consists of the following:
	'load' operation ('PRB_fragmentation_lo', uplane_packetiser/uplane_packetizer.cpp:549) on static variable 'PRB_fragmentation' [47]  (0 ns)
	'add' operation ('add_ln549', uplane_packetiser/uplane_packetizer.cpp:549) [79]  (0.953 ns)
	'icmp' operation ('icmp_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [80]  (1.05 ns)
	'select' operation ('select_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [81]  (0.412 ns)
	'icmp' operation ('icmp_ln561', uplane_packetiser/uplane_packetizer.cpp:561) [84]  (1.05 ns)
	'and' operation ('and_ln561', uplane_packetiser/uplane_packetizer.cpp:561) [85]  (0.256 ns)
	'or' operation ('tmp.last.V', uplane_packetiser/uplane_packetizer.cpp:560) [87]  (0.256 ns)
	'select' operation ('select_ln560', uplane_packetiser/uplane_packetizer.cpp:560) [88]  (0.187 ns)
	multiplexor before 'phi' operation ('oran_ctrl_state_new_1', uplane_packetiser/uplane_packetizer.cpp:560) with incoming values : ('select_ln560', uplane_packetiser/uplane_packetizer.cpp:560) [188]  (0.817 ns)
	'phi' operation ('oran_ctrl_state_new_1', uplane_packetiser/uplane_packetizer.cpp:560) with incoming values : ('select_ln560', uplane_packetiser/uplane_packetizer.cpp:560) [188]  (0 ns)
	'store' operation ('oran_ctrl_state_write_ln389', uplane_packetiser/uplane_packetizer.cpp:389) of variable 'oran_ctrl_state_new_1', uplane_packetiser/uplane_packetizer.cpp:560 on static variable 'oran_ctrl_state' [191]  (0 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvd1760-3-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'uplane_packetiser/uplane_packetizer.cpp' ... 
WARNING: [HLS 200-40] In file included from uplane_packetiser/uplane_packetizer.cpp:1:
uplane_packetiser/uplane_packetizer.cpp:379:8: warning: enumeration values 'CHECK' and 'IDLE' not handled in switch [-Wswitch]
switch(oran_ctrl_state)
       ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10294 ; free virtual = 52303
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10294 ; free virtual = 52303
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10299 ; free virtual = 52288
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10292 ; free virtual = 52282
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'IQ_data.V.data.V' (uplane_packetiser/uplane_packetizer.cpp:332).
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (uplane_packetiser/uplane_packetizer.cpp:330) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (uplane_packetiser/uplane_packetizer.cpp:331) into a 48-bit variable.
INFO: [XFORM 203-1101] Packing variable 'eCPRI_header.V' (uplane_packetiser/uplane_packetizer.cpp:329) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'Ethernet_header.V' (uplane_packetiser/uplane_packetizer.cpp:328) into a 112-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.934 ; gain = 192.656 ; free physical = 10262 ; free virtual = 52254
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.934 ; gain = 192.656 ; free physical = 10259 ; free virtual = 52252
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uplane_packetiser' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uplane_packetiser' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'uplane_packetiser'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (4.9832ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.4ns, effective delay budget: 2.8ns).
WARNING: [SCHED 204-21] The critical path in module 'uplane_packetiser' consists of the following:
	'load' operation ('PRB_fragmentation_lo', uplane_packetiser/uplane_packetizer.cpp:529) on static variable 'PRB_fragmentation' [47]  (0 ns)
	'add' operation ('add_ln529', uplane_packetiser/uplane_packetizer.cpp:529) [60]  (0.953 ns)
	'icmp' operation ('icmp_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [79]  (1.05 ns)
	'select' operation ('select_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [80]  (0.412 ns)
	'icmp' operation ('icmp_ln561', uplane_packetiser/uplane_packetizer.cpp:561) [82]  (1.05 ns)
	'and' operation ('and_ln561', uplane_packetiser/uplane_packetizer.cpp:561) [83]  (0.256 ns)
	'or' operation ('tmp.last.V', uplane_packetiser/uplane_packetizer.cpp:560) [85]  (0.256 ns)
	'select' operation ('select_ln560', uplane_packetiser/uplane_packetizer.cpp:560) [86]  (0.187 ns)
	multiplexor before 'phi' operation ('oran_ctrl_state_new_1', uplane_packetiser/uplane_packetizer.cpp:560) with incoming values : ('select_ln560', uplane_packetiser/uplane_packetizer.cpp:560) [185]  (0.817 ns)
	'phi' operation ('oran_ctrl_state_new_1', uplane_packetiser/uplane_packetizer.cpp:560) with incoming values : ('select_ln560', uplane_packetiser/uplane_packetizer.cpp:560) [185]  (0 ns)
	'store' operation ('oran_ctrl_state_write_ln389', uplane_packetiser/uplane_packetizer.cpp:389) of variable 'oran_ctrl_state_new_1', uplane_packetiser/uplane_packetizer.cpp:560 on static variable 'oran_ctrl_state' [195]  (0 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvd1760-3-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'uplane_packetiser/uplane_packetizer.cpp' ... 
WARNING: [HLS 200-40] In file included from uplane_packetiser/uplane_packetizer.cpp:1:
uplane_packetiser/uplane_packetizer.cpp:379:8: warning: enumeration values 'CHECK' and 'IDLE' not handled in switch [-Wswitch]
switch(oran_ctrl_state)
       ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10296 ; free virtual = 52279
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10296 ; free virtual = 52279
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10281 ; free virtual = 52266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10275 ; free virtual = 52259
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'IQ_data.V.data.V' (uplane_packetiser/uplane_packetizer.cpp:332).
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (uplane_packetiser/uplane_packetizer.cpp:330) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (uplane_packetiser/uplane_packetizer.cpp:331) into a 48-bit variable.
INFO: [XFORM 203-1101] Packing variable 'eCPRI_header.V' (uplane_packetiser/uplane_packetizer.cpp:329) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'Ethernet_header.V' (uplane_packetiser/uplane_packetizer.cpp:328) into a 112-bit variable.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (uplane_packetiser/uplane_packetizer.cpp:530:17) to (uplane_packetiser/uplane_packetizer.cpp:574:3) in function 'uplane_packetiser'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.934 ; gain = 192.656 ; free physical = 10243 ; free virtual = 52232
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 882.934 ; gain = 192.656 ; free physical = 10226 ; free virtual = 52231
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uplane_packetiser' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uplane_packetiser' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'uplane_packetiser'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (3.4892ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.4ns, effective delay budget: 2.8ns).
WARNING: [SCHED 204-21] The critical path in module 'uplane_packetiser' consists of the following:
	'load' operation ('PRB_fragmentation_lo', uplane_packetiser/uplane_packetizer.cpp:549) on static variable 'PRB_fragmentation' [47]  (0 ns)
	'add' operation ('add_ln549', uplane_packetiser/uplane_packetizer.cpp:549) [78]  (0.953 ns)
	'icmp' operation ('icmp_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [79]  (1.05 ns)
	'xor' operation ('xor_ln550', uplane_packetiser/uplane_packetizer.cpp:550) [84]  (0 ns)
	'and' operation ('and_ln879', uplane_packetiser/uplane_packetizer.cpp:559) [85]  (0.256 ns)
	'select' operation ('select_ln879_1', uplane_packetiser/uplane_packetizer.cpp:559) [88]  (0.412 ns)
	multiplexor before 'phi' operation ('PRB_fragmentation_ne', uplane_packetiser/uplane_packetizer.cpp:559) with incoming values : ('select_ln879_1', uplane_packetiser/uplane_packetizer.cpp:559) [190]  (0.817 ns)
	'phi' operation ('PRB_fragmentation_ne', uplane_packetiser/uplane_packetizer.cpp:559) with incoming values : ('select_ln879_1', uplane_packetiser/uplane_packetizer.cpp:559) [190]  (0 ns)
	'store' operation ('PRB_fragmentation_write_ln386', uplane_packetiser/uplane_packetizer.cpp:386) of variable 'PRB_fragmentation_ne', uplane_packetiser/uplane_packetizer.cpp:559 on static variable 'PRB_fragmentation' [193]  (0 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvd1760-3-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'uplane_packetiser/uplane_packetizer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10211 ; free virtual = 52195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10211 ; free virtual = 52195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10190 ; free virtual = 52180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 882.484 ; gain = 192.207 ; free physical = 10182 ; free virtual = 52173
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'IQ_data.V.data.V' (uplane_packetiser/uplane_packetizer.cpp:332).
INFO: [XFORM 203-1101] Packing variable 'application_header.V' (uplane_packetiser/uplane_packetizer.cpp:330) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'section_header.V' (uplane_packetiser/uplane_packetizer.cpp:331) into a 48-bit variable.
INFO: [XFORM 203-1101] Packing variable 'eCPRI_header.V' (uplane_packetiser/uplane_packetizer.cpp:329) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'Ethernet_header.V' (uplane_packetiser/uplane_packetizer.cpp:328) into a 112-bit variable.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (uplane_packetiser/uplane_packetizer.cpp:553:3) to (uplane_packetiser/uplane_packetizer.cpp:578:3) in function 'uplane_packetiser'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 882.934 ; gain = 192.656 ; free physical = 10154 ; free virtual = 52144
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.934 ; gain = 192.656 ; free physical = 10138 ; free virtual = 52143
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uplane_packetiser' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uplane_packetiser' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'uplane_packetiser'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (3.5103ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.4ns, effective delay budget: 2.8ns).
WARNING: [SCHED 204-21] The critical path in module 'uplane_packetiser' consists of the following:
	'load' operation ('PRB_fragmentation_lo', uplane_packetiser/uplane_packetizer.cpp:553) on static variable 'PRB_fragmentation' [47]  (0 ns)
	'add' operation ('add_ln553', uplane_packetiser/uplane_packetizer.cpp:553) [60]  (0.953 ns)
	'icmp' operation ('icmp_ln554', uplane_packetiser/uplane_packetizer.cpp:554) [61]  (1.05 ns)
	'xor' operation ('xor_ln554', uplane_packetiser/uplane_packetizer.cpp:554) [66]  (0 ns)
	'and' operation ('and_ln879', uplane_packetiser/uplane_packetizer.cpp:563) [67]  (0.256 ns)
	'select' operation ('select_ln879_1', uplane_packetiser/uplane_packetizer.cpp:563) [70]  (0.412 ns)
	multiplexor before 'phi' operation ('PRB_fragmentation_ne', uplane_packetiser/uplane_packetizer.cpp:563) with incoming values : ('select_ln879_1', uplane_packetiser/uplane_packetizer.cpp:563) [175]  (0.838 ns)
	'phi' operation ('PRB_fragmentation_ne', uplane_packetiser/uplane_packetizer.cpp:563) with incoming values : ('select_ln879_1', uplane_packetiser/uplane_packetizer.cpp:563) [175]  (0 ns)
	'store' operation ('PRB_fragmentation_write_ln386', uplane_packetiser/uplane_packetizer.cpp:386) of variable 'PRB_fragmentation_ne', uplane_packetiser/uplane_packetizer.cpp:563 on static variable 'PRB_fragmentation' [178]  (0 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
