Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  6 11:49:08 2022
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopLevelControlAlgo_timing_summary_routed.rpt -pb TopLevelControlAlgo_timing_summary_routed.pb -rpx TopLevelControlAlgo_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevelControlAlgo
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: CLOCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13)
-------------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   15          inf        0.000                      0                   15           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBtn
                            (input port)
  Destination:            TestLed
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.368ns  (logic 3.274ns (51.414%)  route 3.094ns (48.586%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  TestBtn (IN)
                         net (fo=0)                   0.000     0.000    TestBtn
    B22                  IBUF (Prop_ibuf_I_O)         0.978     0.978 r  TestBtn_IBUF_inst/O
                         net (fo=1, routed)           3.094     4.072    TestLed_OBUF
    AC18                 OBUF (Prop_obuf_I_O)         2.295     6.368 r  TestLed_OBUF_inst/O
                         net (fo=0)                   0.000     6.368    TestLed
    AC18                                                              r  TestLed (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CptLed/TestLedClk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestLedClk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.832ns  (logic 2.566ns (66.966%)  route 1.266ns (33.034%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE                         0.000     0.000 r  CptLed/TestLedClk_reg/C
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  CptLed/TestLedClk_reg/Q
                         net (fo=1, routed)           1.266     1.535    TestLedClk_OBUF
    AM27                 OBUF (Prop_obuf_I_O)         2.297     3.832 r  TestLedClk_OBUF_inst/O
                         net (fo=0)                   0.000     3.832    TestLedClk
    AM27                                                              r  TestLedClk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CptLed/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CptLed/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.587ns  (logic 0.361ns (22.749%)  route 1.226ns (77.251%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  CptLed/count_reg[0]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.308     0.308 f  CptLed/count_reg[0]/Q
                         net (fo=7, routed)           0.772     1.080    CptLed/count_reg[0]
    SLICE_X47Y61         LUT6 (Prop_lut6_I0_O)        0.053     1.133 r  CptLed/eqOp/O
                         net (fo=7, routed)           0.454     1.587    CptLed/clear
    SLICE_X46Y61         FDRE                                         r  CptLed/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CptLed/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CptLed/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.587ns  (logic 0.361ns (22.749%)  route 1.226ns (77.251%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  CptLed/count_reg[0]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.308     0.308 f  CptLed/count_reg[0]/Q
                         net (fo=7, routed)           0.772     1.080    CptLed/count_reg[0]
    SLICE_X47Y61         LUT6 (Prop_lut6_I0_O)        0.053     1.133 r  CptLed/eqOp/O
                         net (fo=7, routed)           0.454     1.587    CptLed/clear
    SLICE_X46Y61         FDRE                                         r  CptLed/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CptLed/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CptLed/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.587ns  (logic 0.361ns (22.749%)  route 1.226ns (77.251%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  CptLed/count_reg[0]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.308     0.308 f  CptLed/count_reg[0]/Q
                         net (fo=7, routed)           0.772     1.080    CptLed/count_reg[0]
    SLICE_X47Y61         LUT6 (Prop_lut6_I0_O)        0.053     1.133 r  CptLed/eqOp/O
                         net (fo=7, routed)           0.454     1.587    CptLed/clear
    SLICE_X46Y61         FDRE                                         r  CptLed/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CptLed/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CptLed/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.587ns  (logic 0.361ns (22.749%)  route 1.226ns (77.251%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  CptLed/count_reg[0]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.308     0.308 f  CptLed/count_reg[0]/Q
                         net (fo=7, routed)           0.772     1.080    CptLed/count_reg[0]
    SLICE_X47Y61         LUT6 (Prop_lut6_I0_O)        0.053     1.133 r  CptLed/eqOp/O
                         net (fo=7, routed)           0.454     1.587    CptLed/clear
    SLICE_X46Y61         FDRE                                         r  CptLed/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CptLed/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CptLed/count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.587ns  (logic 0.361ns (22.749%)  route 1.226ns (77.251%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  CptLed/count_reg[0]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.308     0.308 f  CptLed/count_reg[0]/Q
                         net (fo=7, routed)           0.772     1.080    CptLed/count_reg[0]
    SLICE_X47Y61         LUT6 (Prop_lut6_I0_O)        0.053     1.133 r  CptLed/eqOp/O
                         net (fo=7, routed)           0.454     1.587    CptLed/clear
    SLICE_X46Y61         FDRE                                         r  CptLed/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CptLed/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CptLed/count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.587ns  (logic 0.361ns (22.749%)  route 1.226ns (77.251%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  CptLed/count_reg[0]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.308     0.308 f  CptLed/count_reg[0]/Q
                         net (fo=7, routed)           0.772     1.080    CptLed/count_reg[0]
    SLICE_X47Y61         LUT6 (Prop_lut6_I0_O)        0.053     1.133 r  CptLed/eqOp/O
                         net (fo=7, routed)           0.454     1.587    CptLed/clear
    SLICE_X46Y61         FDRE                                         r  CptLed/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CptLed/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CptLed/TestLedClk_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.133ns  (logic 0.361ns (31.861%)  route 0.772ns (68.139%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  CptLed/count_reg[0]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.308     0.308 f  CptLed/count_reg[0]/Q
                         net (fo=7, routed)           0.772     1.080    CptLed/count_reg[0]
    SLICE_X47Y61         LUT6 (Prop_lut6_I0_O)        0.053     1.133 r  CptLed/eqOp/O
                         net (fo=7, routed)           0.000     1.133    CptLed/clear
    SLICE_X47Y61         FDRE                                         r  CptLed/TestLedClk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CptLed/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CptLed/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.063ns  (logic 0.448ns (42.131%)  route 0.615ns (57.869%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  CptLed/count_reg[2]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  CptLed/count_reg[2]/Q
                         net (fo=5, routed)           0.615     0.897    CptLed/count_reg[2]
    SLICE_X46Y61         LUT3 (Prop_lut3_I2_O)        0.166     1.063 r  CptLed/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.063    CptLed/plusOp[2]
    SLICE_X46Y61         FDRE                                         r  CptLed/count_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CptLed/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CptLed/TestLedClk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.146ns (53.727%)  route 0.126ns (46.273%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  CptLed/count_reg[1]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  CptLed/count_reg[1]/Q
                         net (fo=6, routed)           0.126     0.244    CptLed/count_reg[1]
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.028     0.272 r  CptLed/eqOp/O
                         net (fo=7, routed)           0.000     0.272    CptLed/clear
    SLICE_X47Y61         FDRE                                         r  CptLed/TestLedClk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CptLed/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CptLed/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.173ns (62.344%)  route 0.104ns (37.656%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  CptLed/count_reg[4]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.107     0.107 r  CptLed/count_reg[4]/Q
                         net (fo=3, routed)           0.104     0.211    CptLed/count_reg[4]
    SLICE_X46Y61         LUT6 (Prop_lut6_I4_O)        0.066     0.277 r  CptLed/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.277    CptLed/plusOp[5]
    SLICE_X46Y61         FDRE                                         r  CptLed/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CptLed/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CptLed/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.145ns (47.376%)  route 0.161ns (52.624%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  CptLed/count_reg[1]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  CptLed/count_reg[1]/Q
                         net (fo=6, routed)           0.161     0.279    CptLed/count_reg[1]
    SLICE_X46Y61         LUT3 (Prop_lut3_I1_O)        0.027     0.306 r  CptLed/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.306    CptLed/plusOp[2]
    SLICE_X46Y61         FDRE                                         r  CptLed/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CptLed/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CptLed/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.146ns (47.548%)  route 0.161ns (52.452%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  CptLed/count_reg[1]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  CptLed/count_reg[1]/Q
                         net (fo=6, routed)           0.161     0.279    CptLed/count_reg[1]
    SLICE_X46Y61         LUT2 (Prop_lut2_I1_O)        0.028     0.307 r  CptLed/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    CptLed/plusOp[1]
    SLICE_X46Y61         FDRE                                         r  CptLed/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CptLed/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CptLed/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.146ns (47.548%)  route 0.161ns (52.452%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  CptLed/count_reg[1]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  CptLed/count_reg[1]/Q
                         net (fo=6, routed)           0.161     0.279    CptLed/count_reg[1]
    SLICE_X46Y61         LUT4 (Prop_lut4_I0_O)        0.028     0.307 r  CptLed/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.307    CptLed/plusOp[3]
    SLICE_X46Y61         FDRE                                         r  CptLed/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CptLed/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CptLed/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.148ns (47.887%)  route 0.161ns (52.113%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  CptLed/count_reg[1]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  CptLed/count_reg[1]/Q
                         net (fo=6, routed)           0.161     0.279    CptLed/count_reg[1]
    SLICE_X46Y61         LUT5 (Prop_lut5_I2_O)        0.030     0.309 r  CptLed/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.309    CptLed/plusOp[4]
    SLICE_X46Y61         FDRE                                         r  CptLed/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CptLed/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CptLed/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.146ns (42.382%)  route 0.198ns (57.618%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  CptLed/count_reg[0]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.118     0.118 f  CptLed/count_reg[0]/Q
                         net (fo=7, routed)           0.198     0.316    CptLed/count_reg[0]
    SLICE_X46Y61         LUT1 (Prop_lut1_I0_O)        0.028     0.344 r  CptLed/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.344    CptLed/plusOp[0]
    SLICE_X46Y61         FDRE                                         r  CptLed/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CptLed/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CptLed/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.146ns (33.907%)  route 0.285ns (66.093%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  CptLed/count_reg[1]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  CptLed/count_reg[1]/Q
                         net (fo=6, routed)           0.126     0.244    CptLed/count_reg[1]
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.028     0.272 r  CptLed/eqOp/O
                         net (fo=7, routed)           0.159     0.431    CptLed/clear
    SLICE_X46Y61         FDRE                                         r  CptLed/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CptLed/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CptLed/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.146ns (33.907%)  route 0.285ns (66.093%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  CptLed/count_reg[1]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  CptLed/count_reg[1]/Q
                         net (fo=6, routed)           0.126     0.244    CptLed/count_reg[1]
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.028     0.272 r  CptLed/eqOp/O
                         net (fo=7, routed)           0.159     0.431    CptLed/clear
    SLICE_X46Y61         FDRE                                         r  CptLed/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CptLed/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CptLed/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.146ns (33.907%)  route 0.285ns (66.093%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  CptLed/count_reg[1]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  CptLed/count_reg[1]/Q
                         net (fo=6, routed)           0.126     0.244    CptLed/count_reg[1]
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.028     0.272 r  CptLed/eqOp/O
                         net (fo=7, routed)           0.159     0.431    CptLed/clear
    SLICE_X46Y61         FDRE                                         r  CptLed/count_reg[2]/R
  -------------------------------------------------------------------    -------------------





