schema: rfnoc_modtool_args
module_name: fir_filter
version: "1.0"
rfnoc_version: "1.0"
chdr_width: 64
noc_id: 0xF1120000
makefile_srcs: "${fpga_lib_dir}/blocks/rfnoc_block_fir_filter/Makefile.srcs"

parameters:
  NUM_PORTS: 1
  COEFF_WIDTH: 16
  NUM_COEFFS: 41
  COEFFS_VEC: "{ 16'h7FFF, {640{1'b0}} }"
  RELOADABLE_COEFFS: 1
  BLANK_OUTPUT: 1
  SYMMETRIC_COEFFS: 0
  SKIP_ZERO_COEFFS: 0
  USE_EMBEDDED_REGS_COEFFS: 1

clocks:
  - name: rfnoc_chdr
    freq: "[]"
  - name: rfnoc_ctrl
    freq: "[]"
  - name: ce
    freq: "[]"

control:
  fpga_iface: ctrlport
  interface_direction: slave
  fifo_depth: 32
  clk_domain: ce
  ctrlport:
    byte_mode: False
    timed: False
    has_status: False

data:
  fpga_iface: axis_pyld_ctxt
  clk_domain: ce
  inputs:
    in:
      num_ports: NUM_PORTS
      item_width: 32
      nipc: 1
      context_fifo_depth: 2
      payload_fifo_depth: 32
      format: sc16
      mdata_sig: ~
  outputs:
    out:
      num_ports: NUM_PORTS
      item_width: 32
      nipc: 1
      context_fifo_depth: 2
      payload_fifo_depth: 32
      format: sc16
      mdata_sig: ~

registers:

properties:
