verilog xil_defaultlib --include "../../../../agc.srcs/sources_1/ip/prop_clock_divider" \
"../../../../agc.srcs/sources_1/ip/prop_clock_divider/prop_clock_divider_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

nosort
