// Seed: 3474034461
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    input  tri   id_3,
    input  uwire id_4,
    output uwire id_5
    , id_8,
    output tri   id_6
);
  assign id_6 = 1 == 1'b0;
  assign module_1.id_3 = 0;
  wire id_9;
  always @(-1, posedge id_3 == id_9 or posedge id_3) release id_5[-1'b0 :-1];
endmodule
module module_1 #(
    parameter id_5 = 32'd13
) (
    input tri id_0,
    output tri id_1,
    input tri0 id_2,
    input wire id_3,
    input tri0 id_4,
    output supply1 _id_5,
    input wor id_6
);
  logic [-1 : -1 'h0 !=  id_5] id_8 = 1;
  wire id_9 = &{-1};
  assign id_1 = id_0;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_0,
      id_3,
      id_1,
      id_1
  );
endmodule
