#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Dec 03 19:29:14 2015
# Process ID: 4412
# Log file: C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.runs/synth_1/project.vds
# Journal file: C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source project.tcl -notrace
Command: synth_design -top project -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 240.664 ; gain = 63.461
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project' [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/project.v:13]
INFO: [Synth 8-638] synthesizing module 'vga_example' [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/vga_example.v:40]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/vga_example.v:40]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10256]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10256]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16119]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (2#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16119]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (3#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:20635]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (5#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:20635]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/vga_timing.v:13]
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (6#1) [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/vga_timing.v:13]
INFO: [Synth 8-638] synthesizing module 'framebuffer' [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.runs/synth_1/.Xil/Vivado-4412-hpm-PC/realtime/framebuffer_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'framebuffer' (7#1) [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.runs/synth_1/.Xil/Vivado-4412-hpm-PC/realtime/framebuffer_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'linedraw' [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/linedraw.v:35]
	Parameter IDLE_STATE bound to: 2'b11 
	Parameter RUNNING_STATE bound to: 2'b01 
	Parameter DONE_STATE bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'linedraw' (8#1) [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/linedraw.v:35]
INFO: [Synth 8-226] default block is never used [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/vga_example.v:187]
INFO: [Synth 8-226] default block is never used [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/vga_example.v:284]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/vga_example.v:303]
INFO: [Synth 8-256] done synthesizing module 'vga_example' (9#1) [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/vga_example.v:13]
INFO: [Synth 8-638] synthesizing module 'quad_seven_seg' [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:9]
INFO: [Synth 8-226] default block is never used [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:49]
INFO: [Synth 8-226] default block is never used [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:56]
INFO: [Synth 8-226] default block is never used [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:84]
INFO: [Synth 8-226] default block is never used [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:99]
INFO: [Synth 8-226] default block is never used [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:127]
INFO: [Synth 8-226] default block is never used [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:142]
INFO: [Synth 8-226] default block is never used [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:170]
INFO: [Synth 8-226] default block is never used [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:184]
INFO: [Synth 8-226] default block is never used [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:214]
INFO: [Synth 8-256] done synthesizing module 'quad_seven_seg' (10#1) [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/quad_seven_seg.v:9]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/kcpsm6.v:67]
	Parameter hwbuild bound to: 8'b00000000 
	Parameter interrupt_vector bound to: 12'b011111111111 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LUT6_2' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2' (11#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'FD' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2775]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD' (12#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2775]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized0' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized0' (12#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized1' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized1' (12#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6' (13#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized2' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized2' (13#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized0' (13#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized3' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized3' (13#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized4' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized4' (13#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized1' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized1' (13#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized5' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized5' (13#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized6' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized6' (13#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized7' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized7' (13#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized8' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized8' (13#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized9' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized9' (13#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized10' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized10' (13#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3003]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (14#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3003]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized11' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized11' (14#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized12' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized12' (14#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized2' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized2' (14#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized3' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized3' (14#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (15#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized13' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized13' (15#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16653]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (16#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16653]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized4' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized4' (16#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized5' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized5' (16#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized14' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized14' (16#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized15' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized15' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized16' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized16' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized17' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized17' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized6' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized6' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized18' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized18' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized7' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111100110011110011000000111100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized7' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized8' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized8' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized19' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized19' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized9' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized10' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized20' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized20' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized11' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized11' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized12' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized12' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized21' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized21' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized13' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized13' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized14' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized14' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized22' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized22' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized15' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized15' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized16' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized16' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized23' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized23' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized17' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized17' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized18' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized18' (17#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:27998]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (18#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:27998]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized24' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized24' (18#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized25' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized25' (18#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized26' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized26' (18#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized27' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized27' (18#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized28' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized28' (18#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized29' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized29' (18#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized30' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized30' (18#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized31' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized31' (18#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized19' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized19' (18#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized32' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized32' (18#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized20' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized20' (18#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'RAM64M' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:28307]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RAM64M' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:28307]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized33' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized33' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized21' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized21' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized34' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized34' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized35' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized35' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized36' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized36' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized37' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized37' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized22' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized22' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized38' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized38' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized23' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized23' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized39' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized39' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized40' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized40' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized41' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized41' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized42' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized42' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized24' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized24' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized43' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized43' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized25' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized25' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized44' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized44' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized45' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized45' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized46' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized46' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized47' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized47' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized26' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized26' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized48' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized48' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized27' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized27' (19#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (20#1) [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/kcpsm6.v:67]
INFO: [Synth 8-638] synthesizing module 'software' [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/software/software.v:54]
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:33365]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000100000000010101010101101001000101000000000101000000011110111010010100010001010001010101010100011001111010111110100101010111011100000000010100000001100111000110011111101011111110101111101001000111011011101110111011010100010001000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010100000 
	Parameter INITP_02 bound to: 256'b0000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010 
	Parameter INITP_03 bound to: 256'b0000000010000000001000000000101000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000 
	Parameter INITP_04 bound to: 256'b0000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010 
	Parameter INITP_05 bound to: 256'b1000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000 
	Parameter INITP_06 bound to: 256'b0000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000 
	Parameter INITP_07 bound to: 256'b1000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001010000000001000000000100000000010000000001000 
	Parameter INITP_08 bound to: 256'b0010101010101001001010101001101010001010100110101111010011010000101010101010000000001000000000100000000010000000001000000000100000000010000000001010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000 
	Parameter INITP_09 bound to: 256'b0010100110011001001001010010101001100010010010101001100100100100101010011001100100100100101001100110010010010010100110011001001001001010011001100010001010011001100100100100101001100110001000100110111101100011011111010010111101110110101001001010100100101001 
	Parameter INITP_0A bound to: 256'b0111011101110111011101110111011101110101001101000100001101000100001101000100001101000100001101000100001101000100001101000100001111010001000000101101001000101101001000101010101010101001100100100010100110100100100100101010011010010010010100101001101000100101 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101010000110011101101000101000100010101001101101011011010110101101011010011101011111010100011101000011110111 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b1101010100000101000101010000111111010101000001100001010100000011000111110110001000011110111111110001110100000101000111001000000000011011000000000001101000000000000110010000000000010100000000000001001100000000000100100000000000010001000000000001000000000000 
	Parameter INIT_01 bound to: 256'b0000000010000100100101010000111101110000000000001001000000000001000000000100000111011001000000110000000001010010110110010000001000000000011011111101100100000001000000000001110111011001000000000010000000010011100000000000000111010101000100000001010111111111 
	Parameter INIT_02 bound to: 256'b0111000000000000000100000000000001110000000000010110000000111111001000000100110111010000011110000001000000000001011100000000000101100000001111110010000001001101110100001111000000010000000000010111000000000001001000000010110111010101000100001001010100001111 
	Parameter INIT_03 bound to: 256'b0111000000000000010100000000000000011111011000100001111011111111000111010000010100011100100000001101101000001011110110110000101000011011000000000001101000000000000110010000000001110000000000000001000000000000011100000000000101010000000000000001100100000001 
	Parameter INIT_04 bound to: 256'b0001100100000011011100000000000000010000000000000110000001010001001000000011001011010000111100000001000000000001011100000000000100100000001011011101010100010000100101010000111100000100010111000000010000111000000000111001011101110000000000000101000000000000 
	Parameter INIT_05 bound to: 256'b1101010100000100100101010000111100000101001100111101100000000011100110000000011111011000000000101001100000000111110111000000000111010101000000000001010101100100000000011111001000000100011000000000010001011100000000000111100101010000000000000101000000000000 
	Parameter INIT_06 bound to: 256'b1001010100001111010100000000000001010000000000000001111101100010000111101111111100011101000001010001110010000000110110100000101111011011000010100001101100000000000110100000000000011001000000010110000001101110001000000110010011010101000010000010000000110010 
	Parameter INIT_07 bound to: 256'b0001000111110000000100000000000000000101001010010001001100001111000100101111111100010001000011110001000000000000010100000000000000000101001110010000010001100000000001001000110100000100010111000000010010011011110101010001000010010101000011110000000001111001 
	Parameter INIT_08 bound to: 256'b0001000111001000000100000100011000000101001010010001001111001000000100100100011000010001110010000001000001000001000001010010100100010011110100100001001001000001000100011100100000010000010000010101000000000000000001010010100100010011111100000001001011111111 
	Parameter INIT_09 bound to: 256'b0001001001010000000100011100100000010000010010110000010100101001000100111101001000010010010010110001000111001000000100000100101100000101001010010001001111001101000100100100011000010001110011010001000001000001000001010010100100010011110011010001001001000110 
	Parameter INIT_0A bound to: 256'b0001001111010010000100100101000000010001110011010001000001001011000001010010100100010011110011010001001001010000000100011100110100010000010010110000010100101001000100111100110100010010010100000001000111001000000100000101000000000101001010010001001111001000 
	Parameter INIT_0B bound to: 256'b0000010100101001000100111100100000010010010110100001000111001000000100000101010100000101001010010001001111010010000100100101010100010001110010000001000001010101000001010010100100010011110100100001001001001111000100011100111000010000010010110000010100101001 
	Parameter INIT_0C bound to: 256'b0001000001011111000001010010100100010011110010000001001001100100000100011100100000010000010111110000010100101001000100111101001000010010010110100001000111010010000100000101010100000101001010010001001111001101000100100101101000010001110011010001000001010101 
	Parameter INIT_0D bound to: 256'b0001000111010010000100000101111100000101001010010001001111010010000100100110010000010001110011010001000001100100000001010010100100010011110011010001001001100100000100011100110100010000010111110000010100101001000100111100110100010010010111110001000111001000 
	Parameter INIT_0E bound to: 256'b0001001001101110000100011100110100010000011010010000010100101001000100111100110100010010011010010001000111001000000100000110100100000101001010010001001111001000000100100110111000010001110010000001000001101001000001010010100100010011110100100001001001100100 
	Parameter INIT_0F bound to: 256'b0001001111001000000100101000001000010001110010000001000010000111000001010010100100010011110100100001001001101110000100011101001000010000011010010000010100101001000100111101001000010010011011100001000111001101000100000110111000000101001010010001001111001101 
	Parameter INIT_10 bound to: 256'b0000010100101001000100111101001000010010100001110001000111001101000100001000011100000101001010010001001111001101000100101000001000010001110011010001000010000111000001010010100100010011110011010001001010000010000100011100100000010000100000100000010100101001 
	Parameter INIT_11 bound to: 256'b0001000010010110000001010010100100010011110100100001001010001111000100011100100000010000100011110000010100101001000100111100100000010010100100110001000111001000000100001000110000000101001010010001001111010010000100101000001000010001110100100001000010000111 
	Parameter INIT_12 bound to: 256'b0001000111001000000100001001101100000101001010010001001111001101000100101001101100010001110011010001000010010110000001010010100100010011110010000001001010011011000100011100100000010000100101100000010100101001000100111101001000010010100101100001000111001000 
	Parameter INIT_13 bound to: 256'b0001001010100101000100011100100000010000101001010000010100101001000100111100100000010010101001010001000111001000000100001010000000000101001010010001001111010010000100101010000000010001110010000001000010100000000001010010100100010011110100100001001010011011 
	Parameter INIT_14 bound to: 256'b0001001111010010000100101010010000010001110011100001000010100000000001010010100100010011110100100001001010100101000100011100110100010000101000000000010100101001000100111100110100010010101001010001000111001101000100001010000000000101001010010001001111001101 
	Parameter INIT_15 bound to: 256'b0000010100101001000100110000101000010010111111110001000100001010000100000000000000000101001010010001001111010010000100101010110100010001110010000001000010101101000001010010100100010011110010000001001010110001000100011100100000010000101010100000010100101001 
	Parameter INIT_16 bound to: 256'b0001000000000000000001010010100100010011100010000001001011111111000100011000100000010000000000000000010100101001000100110000111000010010111111110001000100001110000100000000000000000101001010010001001100001100000100101111111100010001000011000001000000000000 
	Parameter INIT_17 bound to: 256'b0001000100011110000100000010001100000101001010010001001100111100000100100000101000010001000111100001000000001010000001010010100100010011100011000001001011111111000100011000110000010000000000000000010100101001000100111000101000010010111111110001000110001010 
	Parameter INIT_18 bound to: 256'b0001001000111100000100010001111000010000001010000000010100101001000100110011110000010010001010000001000100011110000100000010100000000101001010010001001100111100000100100010001100010001000111100001000000001111000001010010100100010011001111000001001000100011 
	Parameter INIT_19 bound to: 256'b0001001101011010000100100101101000010001010110100001000001000110000001010010100100010011001111000001001000111100000100010011110000010000001010000000010100101001000100110010110100010010001111000001000100101101000100000010100000000101001010010001001100011110 
	Parameter INIT_1A bound to: 256'b0000010100101001000100110111100000010010010110100001000101101001000100000101101000000101001010010001001101111000000100100101101000010001011110000001000001000110000001010010100100010011011110000001001001000110000100010101101000010000010001100000010100101001 
	Parameter INIT_1B bound to: 256'b0001000001100100000001010010100100010011011010010001001001111000000100010110100100010000011001000000010100101001000100110101101000010010011110000001000101011010000100000110010000000101001010010001001101101001000100100101000000010001011010010001000001011010 
	Parameter INIT_1C bound to: 256'b0001000101011010000100001001011000000101001010010001001101111000000100101000001000010001010110100001000010000010000001010010100100010011011110000001001001111000000100010101101000010000011110000000010100101001000100110111100000010010011001000001000101011010 
	Parameter INIT_1D bound to: 256'b0001001010100000000100010101101000010000101000000000010100101001000100110110100100010010100011000001000101011010000100001000001000000101001010010001001101101001000100101000110000010001010110100001000010010110000001010010100100010011011110000001001010010110 
	Parameter INIT_1E bound to: 256'b0001001101111000000100101011010000010001011110000001000010100000000001010010100100010011011010010001001010110100000100010110100100010000101000000000010100101001000100110101101000010010101101000001000101011010000100001010000000000101001010010001001101111000 
	Parameter INIT_1F bound to: 256'b0001001100111100000100100001111000010001001111000001000000001010000001010010100100010011001111000001001000001010000100010001111000010000000010100000010100101001000100110001111000010010000111100001000100011110000100000000101001010000000000000000010100101001 
	Parameter INIT_20 bound to: 256'b0000010100101001000100110011110000010010001010000001000100011110000100000010100000000101001010010001001100110010000100100001111000010001001100100001000000010100000001010010100100010011001111000001001000011110000100010011001000010000000111100000010100101001 
	Parameter INIT_21 bound to: 256'b0001000001000110000001010010100100010011001111000001001000111100000100010001111000010000001111000000010100101001000100110010110100010010001111000001000100101101000100000010100000000101001010010001001100011110000100100011110000010001000111100001000000101000 
	Parameter INIT_22 bound to: 256'b0001000100011110000100000101101000000101001010010001001100110010000100100101000000010001000111100001000001011010000001010010100100010011001100100001001001010000000100010001111000010000010001100000010100101001000100110011110000010010010001100001000100011110 
	Parameter INIT_23 bound to: 256'b0001001001111000000100010010110100010000011001000000010100101001000100110001111000010010011110000001000100011110000100000110010000000101001010010001001100111100000100100110010000010001000111100001000001100100000001010010100100010011001111000001001001011010 
	Parameter INIT_24 bound to: 256'b0001001100011110000100101001011000010001000111100001000010000010000001010010100100010011001111000001001010000010000100010001111000010000100000100000010100101001000100110011110000010010011110000001000100111100000100000110010000000101001010010001001100101101 
	Parameter INIT_25 bound to: 256'b0000010100101001000100110011110000010010101010100001000100011110000100001010000000000101001010010001001100111100000100101001011000010001001111000001000010000010000001010010100100010011001111000001001010010110000100010001111000010000100101100000010100101001 
	Parameter INIT_26 bound to: 256'b0001000010111110000001010010100100010011000111100001001011010010000100010001111000010000101111100000010100101001000100110011110000010010101111100001000100011110000100001011111000000101001010010001001100111100000100101010101000010001000111100001000010110100 
	Parameter INIT_27 bound to: 256'b0001000100011110000100001101110000000101001010010001001100111100000100101101110000010001000111100001000011011100000001010010100100010011001111000001001011010010000100010011110000010000101111100000010100101001000100110010110100010010110100100001000100101101 
	Parameter INIT_28 bound to: 256'b0001001011110000000100010010110100010000110111000000010100101001000100110010110100010010111100000001000100101101000100001101110000000101001010010001001100101101000100101111000000010001000111100001000011110000000001010010100100010011000111100001001011110000 
	Parameter INIT_29 bound to: 256'b0001001111110101000100100000110000010001111101010001000000001010000001010010100100010011111110100001001000001010000100011111010100010000000010100000010100101001000100110011110000010010111011110001000100101110000100001101110000000101001010010001001100111100 
	Parameter INIT_2A bound to: 256'b0000010100101001000100111111101000010010000011010001000111111000000100000000111100000101001010010001001111111000000100100000111100010001111101110001000000001111000001010010100100010011111101110001001000001111000100011111010100010000000011010000010100101001 
	Parameter INIT_2B bound to: 256'b0001000000011001000001010010100100010011111110100001001000011001000100011111010100010000000101000000010100101001000100111111101000010010000101000001000111110101000100000001010000000101001010010001001111111010000100100000111100010001111110100001000000001010 
	Parameter INIT_2C bound to: 256'b0001000111110101000100000010100000000101001010010001001111110101000100100010110100010001111101010001000000101000000001010010100100010011111101110001001000100011000100011111011100010000000111100000010100101001000100111111101000010010000110010001000111110101 
	Parameter INIT_2D bound to: 256'b0001001000101101000100011111101000010000001010000000010100101001000100111111101000010010001011010001000111110111000100000010110100000101001010010001001111110111000100100010110100010001111101110001000000101000000001010010100100010011111101110001001000101000 
	Parameter INIT_2E bound to: 256'b0001001111111010000100100011110000010001111101010001000000111100000001010010100100010011111110100001001000110101000100011111010100010000001101010000010100101001000100111111010100010010001110000001000111110101000100000011001000000101001010010001001111111010 
	Parameter INIT_2F bound to: 256'b0000010100101001000100111111011100010010010000010001000111110111000100000011110000000101001010010001001111111010000100100100000100010001111101010001000001000001000001010010100100010011111101010001001001000001000100011111010100010000001111000000010100101001 
	Parameter INIT_30 bound to: 256'b0001000001000110000001010010100100010011111101110001001001001011000100011111010100010000010010110000010100101001000100111111010100010010010010110001000111110101000100000100011000000101001010010001001111111010000100100100011000010001111101010001000001000110 
	Parameter INIT_31 bound to: 256'b0001000111110101000100000101000000000101001010010001001111111010000100100100101000010001111110000001000001000110000001010010100100010011111110100001001001001011000100011111011100010000010001100000010100101001000100111111011100010010010010110001000111110111 
	Parameter INIT_32 bound to: 256'b0001001010111001000100011111101000010000101101000000010100101001000100111111101000010010101101000001000111110101000100001011010000000101001010010001001111111010000100100101001100010001111101010001000001010011000001010010100100010011111101010001001001010110 
	Parameter INIT_33 bound to: 256'b0001001111110101000100101100001100010001111101010001000010111110000001010010100100010011111110100001001010111110000100011111010100010000101111100000010100101001000100111111101000010010101110010001000111110101000100001011100100000101001010010001001111111010 
	Parameter INIT_34 bound to: 256'b0000010100101001000100111111011100010010110011010001000111110111000100001100100000000101001010010001001111110111000100101100001100010001111101110001000010111110000001010010100100010011111101110001001011000011000100011111010100010000110000110000010100101001 
	Parameter INIT_35 bound to: 256'b0001000011010010000001010010100100010011111101110001001011010110000100011111010100010000110101100000010100101001000100111111010100010010110101110001000111110101000100001101001000000101001010010001001111111010000100101101001000010001111101010001000011010010 
	Parameter INIT_36 bound to: 256'b0001000111110101000100001110011000000101001010010001001111111010000100101110000100010001111110100001000011011100000001010010100100010011111110100001001011011100000100011111010100010000110111000000010100101001000100111111011100010010110101110001000111110111 
	Parameter INIT_37 bound to: 256'b0001001011101011000100011111010100010000111010110000010100101001000100111111011100010010111010110001000111110111000100001110011000000101001010010001001111110101000100101110101100010001111101010001000011100110000001010010100100010011111110100001001011100110 
	Parameter INIT_38 bound to: 256'b0001001111111010000100101111010100010001111101010001000011110101000001010010100100010011111101110001001011110101000100011111011100010000111100000000010100101001000100111111011100010010111100000001000111110101000100001111000000000101001010010001001111111010 
	Parameter INIT_39 bound to: 256'b0001001100101000000100100001100100010001000111100001000000100011000001010010100100010011000111100001001000101101000100010001111000010000001000110101000000000000000001010010100100010011111110100001001011110101000100011111101000010000111100000000010100101001 
	Parameter INIT_3A bound to: 256'b0000010100101001000100110011110000010010001011010001000100111100000100000010001100000101001010010001001100111100000100100010001100010001001100100001000000011001000001010010100100010011001100100001001000011001000100010010100000010000000110010000010100101001 
	Parameter INIT_3B bound to: 256'b0001000000110111000001010010100100010011001011010001001001001011000100010001111000010000010010110000010100101001000100110001111000010010010010110001000100011110000100000011011100000101001010010001001100111100000100100011011100010001000111100001000000110111 
	Parameter INIT_3C bound to: 256'b0001000100011110000100000101010100000101001010010001001100111100000100100100101000010001001011100001000000110111000001010010100100010011001111000001001001001011000100010010110100010000001101110000010100101001000100110010110100010010010010110001000100101101 
	Parameter INIT_3D bound to: 256'b0001001001101001000100010011110000010000010101010000010100101001000100110010110100010010011010010001000100101101000100000101010100000101001010010001001100011110000100100110100100010001000111100001000001010101000001010010100100010011001111000001001001010101 
	Parameter INIT_3E bound to: 256'b0001001100100011000100101000011100010001000111100001000010000010000001010010100100010011000111100001001010000010000100010001111000010000011100110000010100101001000100110011110000010010011100110001000100011110000100000111001100000101001010010001001100111100 
	Parameter INIT_3F bound to: 256'b0000010100101001000100110011110000010010100000100001000100111100000100000111001100000101001010010001001100111100000100101000001000010001001101110001000010000111000001010010100100010011001101110001001010000111000100010010001100010000100001110000010100101001 
	Parameter INIT_40 bound to: 256'b0001000010101111000001010010100100010011001111000001001010100101000100010011110000010000100100010000010100101001000100110011110000010010100110110001000100011110000100001001101100000101001010010001001100011110000100101010010100010001000111100001000010010001 
	Parameter INIT_41 bound to: 256'b0001000100011110000100001100110100000101001010010001001100011110000100101110000100010001000111100001000011001101000001010010100100010011001111000001001010111001000100010001111000010000101110010000010100101001000100110001111000010010110000110001000100011110 
	Parameter INIT_42 bound to: 256'b0001001011100001000100010011110000010000110011010000010100101001000100110011110000010010111000010001000100101101000100001110000100000101001010010001001100101101000100101110000100010001001011010001000011001101000001010010100100010011001011010001001011001101 
	Parameter INIT_43 bound to: 256'b0001001011011100000100011000001000010000110100100000010100101001000100111000110000010010110100100001000101111000000100001101001001010000000000000000010100101001000100110100011000010010111000010001000101000110000100000001100100000101001010010001001100111100 
	Parameter INIT_44 bound to: 256'b0001001101111000000100101111000000010001011110000001000011100110000001010010100100010011100011000001001011100110000100010111100000010000111001100000010100101001000100111000110000010010110111000001000101111000000100001101110000000101001010010001001110000010 
	Parameter INIT_45 bound to: 256'b0101000000000000000001001110000000000101000101010000010010100001010100000000000000000101001010010001001110000010000100101111000000010001100000100001000011100110000001010010100100010011100000100001001011110000000100010111100000010000111100000000010100101001 
	Parameter INIT_46 bound to: 256'b1101011000000010000101100000000011010101000000000010010001110100110101010000001010010101000010101101010100000000001001000111000100100100011011011010010001101101110001010110000000010110000010101010010001101001110001100101000000010110111000010000010111100000 
	Parameter INIT_47 bound to: 256'b0000010111110000110111110000000111011110000000101101111000000000000001010011001111010101000000111101010100000001000101010011110000000101111100000000010100110011110111110000001111011111000000011101010100000010100101010000101011010101000000000010010001110100 
	Parameter INIT_48 bound to: 256'b1101111011111111001001001001001111011110000000000101000000000000000001010011001111010101000000110001010100111100000001011111000011011111000000011101010100000010110101010000000010010101000010100000010111100000000001010011001111010101000000110001010100111100 
	Parameter INIT_49 bound to: 256'b1001110000000100010100000000000011100100100111110110010010011111110111000001010101010000000000000000111101010000111001001001001111010101101101001010010010010011111001001001011111010101000011111001010100000111010100000000000001100100100100100010010010010011 
	Parameter INIT_4A bound to: 256'b1101011000000001100101100000001100000110110000001101010100000000100101010000000100010101011001000000010100110011110101100000001110010110000000111101010100000010100101010000000111010110000000010000011011000000110101010000000000010101011001000101000000000000 
	Parameter INIT_4B bound to: 256'b1001010100000001000101010110010000000101001100111101011000000011000101100000001111010101000000101001010100000001110101100000000100000110110000001101010100000000000101010110010000000101001100111101011000000011100101100000001011010101000000101001010100000100 
	Parameter INIT_4C bound to: 256'b1001010100000111110101100000000110010110000001010000011011000000110101010000000010010101000001010001010101100100000001010011001111010110000000110001011000000010110101010000001010010101000001001101011000000001000101100000001100000110110000001101010100000000 
	Parameter INIT_4D bound to: 256'b0101000000000000000001010011001111010110000000111001011000000101110101010000001010010101000001111101011000000001000101100000010100000110110000001101010100000000100101010000010100010101011001000000010100110011110101100000001100010110000001011101010100000010 
	Parameter INIT_4E bound to: 256'b1001010100001000110101100000000100000110110000001101010100000000100101010000110000010101011001000000010100110011110101100000001111010101000000101001010100000111110101100000000110010110000000100000011011000000110101010000000010010101000010100001010101100100 
	Parameter INIT_4F bound to: 256'b0001010101100100000001010011001111010110000000111001011000000010110101010000001010010101000000101101011000000001100101100000001000000110110000001101010100000000100101010000100010010101000010100001010101100100000001010011001111010110000000111101010100000010 
	Parameter INIT_50 bound to: 256'b1101011000000001100101100000010000000110110000001101010100000000100101010000101010010101000010100001010101100100000001010011001111010110000000110001011000000001110101010000001011010110000000010000011011000000110101010000000010010101000010011001010100001100 
	Parameter INIT_51 bound to: 256'b0001010101100100000001010011001111010110000000111001011000000010110101010000001011010110000000011001011000000101000001101100000011010101000000001001010100000101000101010110010001010000000000000000010100110011110101100000001100010110000001011101010100000010 
	Parameter INIT_52 bound to: 256'b1001010100000100110101010000010000010101000000011101001100000011110100100000001011010001000000011101000000000000010100000000000000000101001100111101011000000011110101010000001010010101000010101101011000000001100101100000011100000110110000001101010100000000 
	Parameter INIT_53 bound to: 256'b0010010110100011110010000110000000000111011000001001011000001010000001101100000000011000000011110001010101100000010100000000000000100101001101011101010100000001100101010000010011010101000001000001010100000001010100000000000000100101001011111101010100000001 
	Parameter INIT_54 bound to: 256'b0001011000000101000001101100000000011000111100100010010110100011110010000110000000000111011000000001011000000101000001101100000000011000111100010010010110100011110010000110000000000111011000000001011000000101000001101100000000011000111100001110010110100011 
	Parameter INIT_55 bound to: 256'b0001100011110101001001011010001111001000011000000000011101100000000101100000010100000110110000000001100011110100001001011010001111001000011000000000011101100000000101100000010100000110110000000001100011110011001001011010001111001000011000000000011101100000 
	Parameter INIT_56 bound to: 256'b1101010101100011001001011000010011010101011001001001010100001010000001011110000000100101101000111100100001100000000001110110000000010110000001010000011011000000000110001111011000100101101000111100100001100000000001110110000000010110000001010000011011000000 
	Parameter INIT_57 bound to: 256'b1101010101010101001001011000010011010101010101100010010110000100110101010101011100100101100001001101010101011000001001011000010011010101010110010010010110000100110101010110000000100101100001001101010101100001001001011000010011010101011000100010010110000100 
	Parameter INIT_58 bound to: 256'b1101101000000001100111100000000101100101100001100010010110001110110001101000000000011000001111000000100011110000000101100000000100100101101000111100011101100000000001111100000000000110111100000110010110001110001001011000010011010101010101000010010110000100 
	Parameter INIT_59 bound to: 256'b1100010110100001110110100001000010011110000000010101000000000000110001011001110111011010000010001001111000000001010100000000000001010000000000001100010110011001110110100000010110011110000000010101000000000000000001011010110000011100000000101100010110010100 
	Parameter INIT_5A bound to: 256'b0001101100000001001001011011000111011011111111111101101100001010010100000000000000011001000000100000010100101001110110000000001110011000000001111101100000000010100110000000011111010111000000011101010100000000010100000000000010011110000000010101000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000011011010000010111101101100001010000110110000000000011010000000010101000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0010000000010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (21#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:33365]
INFO: [Synth 8-256] done synthesizing module 'software' (22#1) [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/software/software.v:54]
INFO: [Synth 8-256] done synthesizing module 'project' (23#1) [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/ee178_fall2015_lab8/project.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 274.848 ; gain = 97.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 274.848 ; gain = 97.645
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/constrs_1/imports/ee178_fall2015_lab8/project.xdc]
Finished Parsing XDC File [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/constrs_1/imports/ee178_fall2015_lab8/project.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 126 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  FD => FDRE: 48 instances
  FDR => FDRE: 20 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 540.477 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 540.477 ; gain = 363.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 540.477 ; gain = 363.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 540.477 ; gain = 363.273
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vcounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/linedraw.v:100]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/linedraw.v:100]
INFO: [Synth 8-5544] ROM "in_loop" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "leds" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "leds" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qssd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qssd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qssd" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/hpm/Desktop/fpga_video_game/latest_fpga_video_game/latest_fpga_video_game.srcs/sources_1/imports/linedraw.v:145]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 540.477 ; gain = 363.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   3 Input     11 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module vga_timing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
Module linedraw 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module vga_example 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 6     
Module quad_seven_seg 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 540.477 ; gain = 363.273
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vga_example_inst/my_timing/vcounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_example_inst/b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_example_inst/b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "leds" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "leds" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qssd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qssd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qssd" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 540.477 ; gain = 363.273
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 540.477 ; gain = 363.273

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kcpsm6_inst/sync_sleep_flop )
WARNING: [Synth 8-3332] Sequential element (\kcpsm6_inst/sync_sleep_flop ) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (\kcpsm6_inst/k_write_strobe_flop ) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (\kcpsm6_inst/read_strobe_flop ) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (\vga_example_inst/my_linedraw/err_reg[11] ) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (\vga_example_inst/framebuffer_pixelpair_out_sel_reg ) is unused and will be removed from module project.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 540.477 ; gain = 363.273
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 540.477 ; gain = 363.273

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 540.477 ; gain = 363.273
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 544.703 ; gain = 367.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 545.699 ; gain = 368.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 571.973 ; gain = 394.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 571.973 ; gain = 394.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 571.973 ; gain = 394.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 571.973 ; gain = 394.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 571.973 ; gain = 394.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 571.973 ; gain = 394.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|project     | vga_example_inst/prng_reg[17] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|project     | vga_example_inst/prng_reg[14] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |framebuffer   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |framebuffer |     1|
|2     |BUFGCE      |     1|
|3     |BUFH        |     1|
|4     |CARRY4      |    28|
|5     |LUT1        |    22|
|6     |LUT2        |    48|
|7     |LUT3        |    48|
|8     |LUT4        |    70|
|9     |LUT5        |    68|
|10    |LUT6        |   161|
|11    |LUT6_2      |    50|
|12    |MMCME2_BASE |     1|
|13    |MUXCY       |    29|
|14    |MUXF7       |     1|
|15    |ODDR        |     1|
|16    |RAM32M      |     4|
|17    |RAM64M      |     2|
|18    |RAMB36E1    |     1|
|19    |SRL16E      |     2|
|20    |XORCY       |    27|
|21    |FD          |    47|
|22    |FDR         |    18|
|23    |FDRE        |   224|
|24    |LD          |     2|
|25    |IBUF        |    22|
|26    |OBUF        |    43|
+------+------------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |   933|
|2     |  kcpsm6_inst         |kcpsm6         |   220|
|3     |  quad_seven_seg_inst |quad_seven_seg |    74|
|4     |  software_inst       |software       |    35|
|5     |  vga_example_inst    |vga_example    |   501|
|6     |    my_linedraw       |linedraw       |   245|
|7     |    my_timing         |vga_timing     |    81|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 571.973 ; gain = 394.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 571.973 ; gain = 109.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 571.973 ; gain = 394.770
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 204 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 135 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  BUFGCE => BUFGCTRL: 1 instances
  FD => FDRE: 47 instances
  FDR => FDRE: 18 instances
  LD => LDCE: 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
248 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 571.973 ; gain = 376.508
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 571.973 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 03 19:29:50 2015...
