C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/rld3_pl_v1_0_10
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap rld3_pl_v1_0_10 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/rld3_pl_v1_0_10
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog  -L rld3_pl_v1_0_10 +incdir+C:\Users\18019\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -work rld3_pl_v1_0_10 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/rld3_pl_v1_0_10/.cxl.verilog.rld3_pl_v1_0_10.rld3_pl_v1_0_10.nt64.cmf
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog  -L rld3_pl_v1_0_10 +incdir+C:\Users\18019\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -sv -svinputport=relaxed -work rld3_pl_v1_0_10 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/rld3_pl_v1_0_10/.cxl.systemverilog.rld3_pl_v1_0_10.rld3_pl_v1_0_10.nt64.cmf
