Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Apr 23 12:29:42 2018
| Host         : mohamad-N43SL running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file vta_wrapper_control_sets_placed.rpt
| Design       : vta_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   542 |
| Unused register locations in slices containing registers |  1428 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8342 |         2097 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             794 |          302 |
| Yes          | No                    | No                     |           12847 |         3424 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            6101 |         1539 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                               Enable Signal                                                                                               |                                                                                 Set/Reset Signal                                                                                 | Slice Load Count | Bel Load Count |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                         |                1 |              1 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/push_qual                                                    |                                                                                                                                                                                  |                1 |              1 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl1_i_1__1_n_0 |                                                                                                                                                                                  |                1 |              1 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/push_qual                                                    |                                                                                                                                                                                  |                1 |              1 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/push_qual                                                    |                                                                                                                                                                                  |                1 |              1 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                                                    |                1 |              1 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                      |                1 |              1 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/push_qual                                                    |                                                                                                                                                                                  |                1 |              1 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[1].srl_nx1/push_qual                                                                        |                                                                                                                                                                                  |                1 |              2 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                          |                                                                                                                                                                                  |                1 |              2 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                          |                                                                                                                                                                                  |                1 |              2 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                          |                                                                                                                                                                                  |                1 |              2 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                          |                                                                                                                                                                                  |                1 |              2 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/fifo_resp/next_loop                                                                                                                                      |                                                                                                                                                                                  |                1 |              2 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                           | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                1 |              2 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                              |                                                                                                                                                                                  |                1 |              2 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                   |                3 |              3 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                   |                3 |              3 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]  |                1 |              3 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                   |                2 |              3 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                   |                2 |              3 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                   |                2 |              3 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]  |                3 |              3 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]  |                3 |              3 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                   |                3 |              3 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                   |                3 |              3 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                   |                2 |              3 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]  |                2 |              3 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/w_cmd_fifo/gen_srls[3].srl_nx1/push_qual                                                                                                     |                                                                                                                                                                                  |                1 |              3 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                    |                3 |              3 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/state2                                                                                                        | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                      | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][33][userdata][3]_i_1_n_0                             |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                              | vta_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                                            |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                      | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][33][userdata][2]_i_1_n_0                             |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                      | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][33][userdata][1]_i_1_n_0                             |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                      | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][33][userdata][0]_i_1_n_0                             |                2 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_split/split_ongoing_reg[0]                                                                                                             | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                       |                2 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/load_mesg                                                         |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/gen_pipelined.mesg_reg_reg[3]                 |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/state2                                                                                                        | vta_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_b                                                                                                       |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_a                                                                                                       |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter/E[0]                                                                | vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset                                                                                                                        |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/fifoaddr_reg[1]                                                                  |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/load_mesg                                                                                            |                                                                                                                                                                                  |                2 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/E[0]                                                                                                 | vta_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset                                                                                                                        |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                              |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___3_n_0                                                           |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                          |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                      |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                      | vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[3]_i_1_n_0                                            |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                     | vta_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_wr_addra/SR[0]               |                2 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                          |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___3_n_0                                                           |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                              |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                              |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                      | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][33][userdata][4]_i_1_n_0                             |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[3].srl_nx1/push_qual                                                                        |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/mesg_reg                                                                                             |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/mesg_reg                                                                                  | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg[3]_i_1_n_0                                |                2 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___3_n_0                                                           |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                           |                3 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_b                                                                                                       |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_a                                                                                                       |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                          |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                      | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][33][userdata][7]_i_1_n_0                             |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                      | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][33][userdata][6]_i_1_n_0                             |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                      | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][33][userdata][5]_i_1_n_0                             |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/SR[0]               |                2 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                         | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2[35]_i_1_n_0                                                                                                    |                2 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                           |                4 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                            | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s03_nodes/s03_w_node/inst/s_sc_areset                                                                                                                         |                3 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/SR[0]               |                4 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/SR[0]               |                3 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_areset                                                                                                                        |                2 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/s_sc_areset                                                                                                                        |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__2_n_0                                                                                                                               | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset                                                                                                                         |                2 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/SR[0]               |                2 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset                                                                                                                        |                2 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                              | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset                                                                                                                        |                2 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset                                                                                                                         |                2 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                            | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset                                                                                                                        |                2 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                        |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/fifo_resp/push                                                                                                                                           |                                                                                                                                                                                  |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                         |                2 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/SR[0]               |                4 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                        |                2 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                        |                2 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_wr_addra/SR[0]               |                4 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                  | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                            |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/grant_i_reg[3]                                                              |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0] |                3 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                   | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                            |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0] |                3 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter/grant_i_reg[3]                             |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                | vta_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                      |                2 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__3_n_0                                                                                                                               | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                           |                3 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__1_n_0                                                                                                                            | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                         | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                2 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                       | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/b_cmd_split/split_ongoing_reg[0]                                                                                                             | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                    |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                         | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2[49]_i_1_n_0                                                                                                    |                1 |              4 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/ar_cmd_reg/E[0]                                                                                                                 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                               |                1 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/aw_cmd_reg/E[0]                                                                                                                 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                               |                2 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                   |                                                                                                                                                                                  |                1 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/gen_pipelined.mesg_reg_reg[4]            |                                                                                                                                                                                  |                2 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                   |                                                                                                                                                                                  |                1 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                  |                2 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                            | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                2 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                  |                2 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/load_mesg                                                    |                                                                                                                                                                                  |                1 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/s_axi_awid_d                                                                                                                    |                                                                                                                                                                                  |                2 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/s_axi_arid_d                                                                                                                    |                                                                                                                                                                                  |                3 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                          |                                                                                                                                                                                  |                2 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                          | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                   |                2 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/proc_sys_reset/U0/EXT_LPF/lpf_int                                                                                                                                          |                2 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/E[0]                                                                                                                                             | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                        |                1 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                      |                1 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                  |                2 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/aw_cmd_reg/E[0]                                                                                                                 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                               |                2 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/ar_cmd_reg/E[0]                                                                                                                 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                               |                2 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                   |                                                                                                                                                                                  |                1 |              5 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                           | vta_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                                                         |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                   | vta_i/axi_smc/inst/s03_nodes/s03_w_node/inst/s_sc_areset                                                                                                                         |                3 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                   | vta_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                         |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                           | vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                  | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/fifo_resp/sect_addr_buf_reg[6][0]                                                                                               |                1 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/p_13_in                                                                                                                                        | vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/p_13_in                                                                                                                                        | vta_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                           | vta_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                           | vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/p_13_in                                                                                                                                        | vta_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/fifo_node_payld_pop_early                                                                                     | vta_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                                                         |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                   | vta_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset                                                                                                                         |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                               | vta_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]  |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                  | vta_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/SR[0]               |                3 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                               | vta_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]  |                4 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                     | vta_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                     |                1 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                               | vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/SR[0]               |                3 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                  | vta_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_handshake0                                                                                              | vta_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                   | vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                         |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                  | vta_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_handshake0                                                                                              | vta_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset                                                                                                                        |                3 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                  | vta_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                  | vta_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_handshake0                                                                                              | vta_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_handshake0                                                                                              | vta_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                        |                3 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                   | vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                         |                1 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                                                         |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                           | vta_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                             | vta_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                                                         |                3 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/count_r                                                                              | vta_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0] |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/gen_endpoint.w_cnt_reg[5]_0[0]                                                                                                                 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                        |                1 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/E[0]                                                                                                                                           | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                        |                1 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                           | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                          | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                   |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg[5]_i_2_n_0                                                         | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg[5]_i_1_n_0                                |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/count_r                                                                              | vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0] |                1 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                   | vta_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset                                                                                                                         |                3 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                   | vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                         |                1 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                    | vta_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                    |                1 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_0                                                                                             | vta_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/SR[0]               |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                               | vta_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]  |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                  | vta_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                  | vta_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                  | vta_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                               | vta_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]  |                4 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                            | vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_wr_addra/SR[0]               |                3 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_handshake0                                                                                              | vta_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                     | vta_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/SR[0]               |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                           | vta_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                  | vta_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/s_sc_areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                         | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[6][0]                                                                                                |                1 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                   | vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                         |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                          | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                                                         |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_handshake0                                                                                              | vta_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/s_sc_areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_handshake0                                                                                              | vta_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_handshake0                                                                                              | vta_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset                                                                                                                        |                2 |              6 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/mesg_reg                                                                                 |                                                                                                                                                                                  |                2 |              7 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/gen_srls[13].srl_nx1/gen_pipelined.mesg_reg_reg[1]                    |                                                                                                                                                                                  |                3 |              7 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/push_qual                                                            |                                                                                                                                                                                  |                3 |              7 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg[6]_i_1__0_n_0                                                     |                                                                                                                                                                                  |                2 |              7 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/load_mesg                                                             |                                                                                                                                                                                  |                3 |              7 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                | vta_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                          |                2 |              7 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_CONTROL_BUS_s_axi_U/waddr                                                                                                                                                            |                                                                                                                                                                                  |                1 |              7 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/push_qual                                                             |                                                                                                                                                                                  |                2 |              7 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/push_qual                                                            |                                                                                                                                                                                  |                2 |              7 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/push_qual                                                             |                                                                                                                                                                                  |                2 |              7 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_0                                                             |                                                                                                                                                                                  |                2 |              7 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_0                                                             |                                                                                                                                                                                  |                1 |              7 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/gen_srls[13].srl_nx1/gen_pipelined.mesg_reg_reg[2]                    |                                                                                                                                                                                  |                2 |              7 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/load_mesg                                                             |                                                                                                                                                                                  |                3 |              7 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                3 |              7 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                             |                                                                                                                                                                                  |                2 |              7 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_0                                                             |                                                                                                                                                                                  |                3 |              7 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/p_27_in                                                                                                                                       | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[0][0]                                                                        |                2 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                       |                                                                                                                                                                                  |                2 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                  |                                                                                                                                                                                  |                2 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][15][userdata][7]_i_1_n_0                                                      |                                                                                                                                                                                  |                1 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                              |                                                                                                                                                                                  |                1 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                              |                                                                                                                                                                                  |                1 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                              |                                                                                                                                                                                  |                1 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/SR[0]               |                6 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__0_n_0                                                                                                                           | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                3 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/throttl_cnt_reg[0][0]                                                                                                                                    | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                3 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][31][userdata][7]_i_1_n_0                                                      |                                                                                                                                                                                  |                1 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][47][userdata][7]_i_1_n_0                                                      |                                                                                                                                                                                  |                1 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/read_cnt                                                                                                                | vta_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                        |                2 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                              |                                                                                                                                                                                  |                1 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                              |                                                                                                                                                                                  |                1 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/read_cnt                                                                                                                | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                        |                2 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/read_cnt                                                                                                                | vta_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                        |                2 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                 |                                                                                                                                                                                  |                3 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/gen_r_ch.accum_reg[bytes][39][userdata][0][0]                                                                            |                                                                                                                                                                                  |                1 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__2_n_0                                                                                                                          | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                3 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__3_n_0                                                                                                                             | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                3 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                       | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                          |                2 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                |                                                                                                                                                                                  |                2 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                 |                                                                                                                                                                                  |                3 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/read_cnt                                                                                                                | vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                        |                3 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/gen_r_ch.accum_reg[bytes][55][userdata][0][0]                                                                            |                                                                                                                                                                                  |                1 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_0                                                                                                                            | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                3 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_0                                                                                                                                | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                2 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                              |                                                                                                                                                                                  |                1 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                     |                                                                                                                                                                                  |                1 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                       | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[4][0]                                                                                              |                1 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                              | vta_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                      |                3 |              8 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                               |                3 |              9 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                               |                2 |              9 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                          | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[3][0]                                                                                                 |                2 |              9 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                                     | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                        |                2 |              9 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                              | vta_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                      |                3 |              9 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                               |                4 |             10 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                          | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                                                 |                2 |             10 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/ap_CS_fsm_state38                                                                                                                                                                        |                                                                                                                                                                                  |                2 |             10 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                               |                3 |             10 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/s_axi_arid_d                                                                                                                    |                                                                                                                                                                                  |                3 |             10 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/ap_CS_fsm_state27                                                                                                                                                                        |                                                                                                                                                                                  |                2 |             11 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/ap_CS_fsm_state48                                                                                                                                                                        |                                                                                                                                                                                  |                2 |             11 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/tmp_19_reg_8675_reg[0][0]                                                                                                                     |                                                                                                                                                                                  |                3 |             11 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/rs_rdata/tmp_36_reg_8789_reg[0][0]                                                                                                                      |                                                                                                                                                                                  |                3 |             11 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                              |                4 |             11 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                             |                                                                                                                                                                                  |                3 |             11 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | vta_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]  |                3 |             12 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/rs_rdata/ap_reg_pp4_iter1_tmp_27_reg_8813_reg[11]                                                                                                          |                                                                                                                                                                                  |                3 |             12 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/upc1_reg_959[31]_i_2_n_0                                                                                                                                                                 |                                                                                                                                                                                  |                5 |             12 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/rs_rdata/tmp_27_reg_8813_reg[0][0]                                                                                                                         |                                                                                                                                                                                  |                3 |             12 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                             | vta_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset                                                                                                                         |                5 |             12 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | vta_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]  |                4 |             12 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                             | vta_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset                                                                                                                         |                4 |             12 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | vta_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]  |                4 |             12 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/ap_CS_fsm_state58                                                                                                                                                                        |                                                                                                                                                                                  |                3 |             12 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                             | vta_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                         |                5 |             12 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | vta_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]  |                3 |             12 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                             | vta_i/axi_smc/inst/s03_nodes/s03_b_node/inst/s_sc_areset                                                                                                                         |                5 |             12 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                              | vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0] |                4 |             12 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                        | vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset                                                                                                                        |                4 |             12 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                        | vta_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset                                                                                                                        |                4 |             12 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                              | vta_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0] |                3 |             12 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/rs_rdata/ap_reg_pp1_iter1_tmp_42_reg_8715_reg[0][0]                                                                                                       |                                                                                                                                                                                  |                5 |             13 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                           |                                                                                                                                                                                  |                4 |             13 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/rs_rdata/ap_reg_pp3_iter1_exitcond3_reg_8780_reg[0][0]                                                                                                  |                                                                                                                                                                                  |                4 |             13 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset                                                                                                                        |                4 |             13 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                           |                                                                                                                                                                                  |                3 |             14 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/rs_rdata/tmp_241_reg_8755_reg[0][0]                                                                                                                     |                                                                                                                                                                                  |                4 |             14 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                |                                                                                                                                                                                  |                3 |             14 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                        |                5 |             14 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                        |                5 |             14 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/rs_rdata/indvar2_reg_9370                                                                                                                               | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/rs_rdata/indvar2_reg_937                                                                                                       |                4 |             14 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/rs_rreq/D[1]                                                                                                                                            |                                                                                                                                                                                  |                4 |             14 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/ap_NS_fsm1                                                                                                                                                                               |                                                                                                                                                                                  |                4 |             14 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/indvar1_reg_9040                                                                                                                              | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/indvar1_reg_904                                                                                                      |                4 |             14 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/rs_rdata/indvar4_reg_9150                                                                                                                                 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/rs_rdata/indvar4_reg_915                                                                                                         |                4 |             14 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                              |                                                                                                                                                                                  |                2 |             14 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/rs_rdata/sel                                                                                                                                               | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/rs_rdata/clear                                                                                                                    |                4 |             14 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/mesg_reg                                                                                                                          |                                                                                                                                                                                  |                4 |             15 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/gen_srls[17].srl_nx1/push_qual                                                                                                    |                                                                                                                                                                                  |                4 |             15 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                           | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/fifo_wreq/align_len_reg[31][0]                                                                                                  |                4 |             15 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0]_0[0]                                                                                           | vta_i/axi_smc/inst/s03_nodes/s03_w_node/inst/s_sc_areset                                                                                                                         |                8 |             16 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_handshake0                                                                                               | vta_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                         |                9 |             16 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                        |                6 |             16 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                               |                                                                                                                                                                                  |                3 |             16 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_handshake0                                                                                               | vta_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset                                                                                                                         |                8 |             16 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_handshake0                                                                                               | vta_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset                                                                                                                         |                9 |             16 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/fifo_node_payld_pop_early                                                                                     | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                                                         |                5 |             16 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                  |                                                                                                                                                                                  |                5 |             17 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                   |                                                                                                                                                                                  |                5 |             17 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                            | vta_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                    |                6 |             18 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/rs_rdata/indvar3_reg_9260                                                                                                                               | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/rs_rdata/indvar3_reg_926                                                                                                       |                5 |             18 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg_19__s_net_1                                                                                                                       | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                5 |             20 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/fifo_rctl/sect_cnt_reg[19]                                                                                                                                 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                5 |             20 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/upc1_reg_959[31]_i_2_n_0                                                                                                                                                                 | vta_i/vta_0/inst/upc1_reg_959[31]_i_1_n_0                                                                                                                                        |                3 |             20 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/fifo_rctl/sect_cnt_reg[0]                                                                                                                                 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                5 |             20 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/fifo_rctl/sect_cnt_reg[19]                                                                                                                                 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                5 |             20 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/fifo_rctl/sect_cnt_reg[19]                                                                                                                              | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                5 |             20 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/E[0]                                         | vta_i/axi_smc/inst/s03_nodes/s03_r_node/inst/s_sc_areset                                                                                                                         |                7 |             22 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | vta_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/SR[0]               |                7 |             22 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/fifo_node_payld_pop_early                                                                       | vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset                                                                                                                         |                9 |             22 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/SR[0]               |                6 |             22 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | vta_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/SR[0]               |                9 |             22 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                             | vta_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset                                                                                                                         |                8 |             22 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                         |                6 |             22 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | vta_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/SR[0]               |                7 |             22 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset                                                                                                                        |                8 |             22 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/count_r_reg[0]_0                             | vta_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                         |                7 |             22 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                  | vta_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                              |                7 |             23 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                           | vta_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                   |                7 |             24 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                           | vta_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                   |               10 |             24 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                      |                                                                                                                                                                                  |                4 |             24 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                           | vta_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                   |                7 |             24 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                           | vta_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                   |                7 |             24 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                           | vta_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                   |                7 |             24 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                           | vta_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                   |                9 |             24 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                           | vta_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                   |                7 |             24 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                           | vta_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                   |                8 |             24 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                           | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                5 |             26 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                         | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                5 |             26 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                  | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                7 |             26 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/ap_CS_fsm_state10                                                                                                                                                                        |                                                                                                                                                                                  |                8 |             26 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/outputs_V12_sum_reg_86140                                                                                                                                                                |                                                                                                                                                                                  |                7 |             26 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/ap_NS_fsm1126_out                                                                                                                                                                        |                                                                                                                                                                                  |                7 |             26 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_rd_addrb/count_r_reg[0]_0                             | vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                         |               11 |             27 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_wr_addra/SR[0]               |                8 |             27 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                       | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                9 |             28 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                       | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                5 |             28 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/ap_NS_fsm1124_out                                                                                                                                                                        |                                                                                                                                                                                  |                8 |             28 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/ap_NS_fsm1122_out                                                                                                                                                                        |                                                                                                                                                                                  |                7 |             28 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                                            | vta_i/vta_0/inst/vta_CONTROL_BUS_s_axi_U/rdata[30]_i_1_n_0                                                                                                                       |               10 |             28 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                          | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                7 |             29 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                          | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                5 |             29 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                          | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                5 |             30 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_split/split_ongoing_reg[0]                                                                                                             | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                        |                9 |             30 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                        |               12 |             30 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                          | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                7 |             30 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                         | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                8 |             30 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/b_cmd_split/split_ongoing_reg[0]                                                                                                             | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                        |                9 |             30 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/ap_NS_fsm1120_out                                                                                                                                                                        |                                                                                                                                                                                  |                8 |             30 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/fifo_resp/next_loop                                                                                                                                      | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                8 |             30 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                           |                                                                                                                                                                                  |               11 |             32 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                       | vta_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                      |                5 |             32 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                    | vta_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                      |                4 |             32 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                                | vta_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                      |                9 |             32 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/ap_CS_fsm_state31                                                                                                                                                                        | vta_i/vta_0/inst/pc_reg_893                                                                                                                                                      |                5 |             32 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                             | vta_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |               32 |             32 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_CONTROL_BUS_s_axi_U/int_weights_V[31]_i_1_n_0                                                                                                                                        | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                7 |             32 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_CONTROL_BUS_s_axi_U/int_uops[31]_i_1_n_0                                                                                                                                             | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                6 |             32 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_CONTROL_BUS_s_axi_U/int_outputs_V[31]_i_1_n_0                                                                                                                                        | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                6 |             32 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_CONTROL_BUS_s_axi_U/int_insns[31]_i_1_n_0                                                                                                                                            | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                6 |             32 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_CONTROL_BUS_s_axi_U/int_insn_count[31]_i_1_n_0                                                                                                                                       | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                5 |             32 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_CONTROL_BUS_s_axi_U/int_inputs_V[31]_i_1_n_0                                                                                                                                         | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                7 |             32 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_CONTROL_BUS_s_axi_U/int_biases_V[31]_i_1_n_0                                                                                                                                         | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                6 |             32 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce__0[0]                                                                                                                           | vta_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                      |               10 |             32 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                            |                                                                                                                                                                                  |                8 |             32 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                              |                                                                                                                                                                                  |                9 |             32 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/rs_rdata/uop_port_addr_read_reg_8818_reg[0][0]                                                                                                             |                                                                                                                                                                                  |               13 |             32 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                           |                                                                                                                                                                                  |                9 |             32 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr_reg[7][0]                                                                                 |                                                                                                                                                                                  |                9 |             33 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/ar_cmd_reg/artrans_cntr                                                                                                         |                                                                                                                                                                                  |                8 |             33 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr_reg[7][0]                                                                                 |                                                                                                                                                                                  |                8 |             33 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                             | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                6 |             33 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr_reg[7][0]                                                                                 |                                                                                                                                                                                  |                9 |             33 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                              |                                                                                                                                                                                  |                6 |             34 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                | vta_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_wr_addra/SR[0]               |               15 |             34 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                |                                                                                                                                                                                  |               10 |             34 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                 |                                                                                                                                                                                  |                8 |             34 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                |                                                                                                                                                                                  |               11 |             34 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/count_r_reg[0][0]                                                                                   | vta_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_wr_addra/SR[0]               |               14 |             34 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                | vta_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_wr_addra/SR[0]               |               13 |             34 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/SR[0]               |                9 |             34 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___3_n_0                                                           |                                                                                                                                                                                  |                7 |             34 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                          |                                                                                                                                                                                  |               11 |             34 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                            | vta_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_wr_addra/SR[0]               |               13 |             34 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___3_n_0                                                           |                                                                                                                                                                                  |                8 |             34 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                          |                                                                                                                                                                                  |               11 |             34 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                              |                                                                                                                                                                                  |                9 |             34 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                       |                                                                                                                                                                                  |                9 |             35 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                  |                9 |             35 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                   |                                                                                                                                                                                  |                6 |             35 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                  |               12 |             35 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                   |                                                                                                                                                                                  |               10 |             35 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                        |                                                                                                                                                                                  |               10 |             35 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/aw_cmd_reg/i___2_n_0                                                                                                            |                                                                                                                                                                                  |               10 |             35 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                  |               15 |             35 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/ar_cmd_reg/m_vector_i                                                                                                           |                                                                                                                                                                                  |               11 |             35 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/ar_cmd_reg/i___2_n_0                                                                                                            |                                                                                                                                                                                  |                5 |             35 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/aw_cmd_reg/m_vector_i                                                                                                           |                                                                                                                                                                                  |               12 |             35 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                          |                                                                                                                                                                                  |               13 |             36 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/aw_cmd_reg/i___2_n_0                                                                                                            |                                                                                                                                                                                  |                9 |             36 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/aw_cmd_reg/m_vector_i                                                                                                           |                                                                                                                                                                                  |               13 |             36 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___3_n_0                                                           |                                                                                                                                                                                  |                8 |             36 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                 |                                                                                                                                                                                  |                9 |             36 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                |                                                                                                                                                                                  |               12 |             36 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                   |                                                                                                                                                                                  |                8 |             37 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                  |               12 |             37 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                         |                                                                                                                                                                                  |                9 |             38 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/ar_cmd_reg/i___2_n_0                                                                                                            |                                                                                                                                                                                  |                8 |             39 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/ar_cmd_reg/m_vector_i                                                                                                           |                                                                                                                                                                                  |               13 |             39 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                 |                                                                                                                                                                                  |                9 |             40 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___3_n_0                                                           |                                                                                                                                                                                  |               10 |             40 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                          |                                                                                                                                                                                  |               14 |             40 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                          |                                                                                                                                                                                  |               11 |             40 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/rs_wreq/push                                                                                                                                             |                                                                                                                                                                                  |                6 |             40 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                |                                                                                                                                                                                  |               14 |             40 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                           |                                                                                                                                                                                  |               13 |             40 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                |                                                                                                                                                                                  |               12 |             40 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                          |                                                                                                                                                                                  |               12 |             40 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/rs_rreq/push                                                                                                                                              |                                                                                                                                                                                  |                6 |             40 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                           |                                                                                                                                                                                  |                7 |             40 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                 |                                                                                                                                                                                  |                9 |             40 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___3_n_0                                                           |                                                                                                                                                                                  |                6 |             40 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                  |               15 |             41 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/fifo_resp/q_reg[0]_0                                                                                                                                     | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                7 |             41 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/buff_rdata/push                                                                                                                                            | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                9 |             41 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                            | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                7 |             41 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                            | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                7 |             41 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                  |               11 |             41 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                   |                                                                                                                                                                                  |                9 |             41 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                   |                                                                                                                                                                                  |               11 |             41 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                              |                                                                                                                                                                                  |                7 |             44 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                      |                                                                                                                                                                                  |                8 |             44 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                |                                                                                                                                                                                  |                8 |             44 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                      |                                                                                                                                                                                  |                8 |             44 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                            |                                                                                                                                                                                  |               11 |             44 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                            |                                                                                                                                                                                  |                7 |             44 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/rs_rreq/push                                                                                                                                               |                                                                                                                                                                                  |                6 |             44 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/fifo_rreq/align_len_reg[2][0]                                                                                                                              | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                7 |             45 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                             | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                7 |             45 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                         |                                                                                                                                                                                  |               15 |             46 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/rs_rreq/push                                                                                                                                            |                                                                                                                                                                                  |                7 |             46 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                |                                                                                                                                                                                  |                9 |             47 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                       |                                                                                                                                                                                  |               12 |             47 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                      |                                                                                                                                                                                  |               15 |             47 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                      |                                                                                                                                                                                  |               16 |             47 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                    |                                                                                                                                                                                  |               13 |             47 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                          | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                8 |             47 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/fifo_rreq/align_len_reg[4][0]                                                                                                                           | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |               10 |             47 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                              |                                                                                                                                                                                  |                9 |             47 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                               |               17 |             50 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                               |               17 |             50 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                             |                                                                                                                                                                                  |               10 |             51 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                        |               18 |             52 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                      |                                                                                                                                                                                  |                8 |             56 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                      |                                                                                                                                                                                  |                9 |             56 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                      |                                                                                                                                                                                  |               13 |             56 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                      |                                                                                                                                                                                  |               10 |             56 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                       |                                                                                                                                                                                  |                8 |             56 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                |                9 |             56 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/gen_r_ch.accum_reg[bytes][7][userdata][0]                                                                                |                                                                                                                                                                                  |               11 |             56 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/fifo_rreq/align_len_reg[3][0]                                                                                                                              | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |               10 |             58 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                       | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |               13 |             58 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/rs_rdata/insn_reg_8567_reg[2][0]                                                                                                                           |                                                                                                                                                                                  |               16 |             60 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                      | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |               12 |             60 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                            |                                                                                                                                                                                  |               17 |             61 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/rs_rreq/push                                                                                                                                               |                                                                                                                                                                                  |                8 |             61 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                               |                                                                                                                                                                                  |                9 |             61 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                  | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                        |               12 |             61 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                            |                                                                                                                                                                                  |               11 |             62 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                             | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                9 |             62 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                           |                                                                                                                                                                                  |               14 |             62 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                           |                                                                                                                                                                                  |               20 |             62 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                             | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                9 |             63 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/accum                                                                                               |                                                                                                                                                                                  |               11 |             64 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/p_27_in                                                                                                                                       | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |               24 |             64 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                          | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |               11 |             64 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                        |                                                                                                                                                                                  |               14 |             67 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1122]_i_1_n_0                                                                                                                       |                                                                                                                                                                                  |               13 |             67 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                  |               19 |             67 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                             | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |               16 |             67 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                       |                                                                                                                                                                                  |               20 |             67 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                        | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                        |               13 |             68 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                             | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |               13 |             70 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_ins_port_m_axi_U/bus_read/buff_rdata/push                                                                                                                                            | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |               13 |             71 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                        |                                                                                                                                                                                  |               14 |             73 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                       |                                                                                                                                                                                  |               21 |             73 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                  |               11 |             88 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                  |               11 |             88 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                  |               11 |             88 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                  |               11 |             88 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                  |               11 |             88 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                  |               12 |             96 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                  |               12 |             96 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                  |               12 |             96 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                  |               12 |             96 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                  |               12 |             96 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                         |                                                                                                                                                                                  |               30 |            128 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                        |                                                                                                                                                                                  |               41 |            128 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/rs_rdata/reg_968_reg[0]                                                                                                                                 |                                                                                                                                                                                  |               29 |            128 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                        |                                                                                                                                                                                  |               30 |            128 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                          | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |               24 |            129 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                  |               43 |            131 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                       |                                                                                                                                                                                  |               29 |            131 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_narrow_port_m_axi_U/bus_read/buff_rdata/push                                                                                                                                         | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |               31 |            137 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/ap_CS_fsm_state8                                                                                                                                                                         |                                                                                                                                                                                  |               21 |            138 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_CONTROL_BUS_s_axi_U/E[0]                                                                                                                                                             |                                                                                                                                                                                  |               27 |            199 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/p_0_in                                     |                                                                                                                                                                                  |               29 |            232 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |               71 |            239 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/p_0_in                                     |                                                                                                                                                                                  |               30 |            240 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/p_0_in                                     |                                                                                                                                                                                  |               30 |            240 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/p_0_in                                     |                                                                                                                                                                                  |               33 |            264 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/p_0_in                                     |                                                                                                                                                                                  |               33 |            264 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/p_0_in                                     |                                                                                                                                                                                  |               33 |            264 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/p_0_in                                     |                                                                                                                                                                                  |               33 |            264 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/p_0_in                                     |                                                                                                                                                                                  |               33 |            264 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/p_0_in                                     |                                                                                                                                                                                  |               33 |            264 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/p_0_in                                     |                                                                                                                                                                                  |               33 |            264 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/p_0_in                                     |                                                                                                                                                                                  |               33 |            264 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/p_0_in                                     |                                                                                                                                                                                  |               33 |            264 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/rs_rdata/wide_port_addr_1_rea_reg_8720_reg[0][0]                                                                                                          |                                                                                                                                                                                  |              137 |            512 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                          |                                                                                                                                                                                  |              175 |            512 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/acc_mem_0_V_load_reg_8685_reg[0][0]                                                                                                           |                                                                                                                                                                                  |              164 |            512 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/p_27_in                                                                                                                                       |                                                                                                                                                                                  |              157 |            512 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                           |                                                                                                                                                                                  |              121 |            512 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                          |                                                                                                                                                                                  |              126 |            512 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                            | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |               91 |            513 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1570]_i_1_n_0                                                                                                                       |                                                                                                                                                                                  |               94 |            515 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                  |              160 |            515 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/push                                                                                                                                          | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |              151 |            521 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/push                                                                                                                                           | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |              103 |            521 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                           | vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |              134 |            576 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                  |              215 |            577 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer[2112]_i_1_n_0                                                                                                                       |                                                                                                                                                                                  |              162 |            577 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                  |               87 |            696 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                  |               88 |            704 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                  |               88 |            704 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                  |               89 |            712 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                  |               99 |            792 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                  |              100 |            800 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 | vta_i/vta_0/inst/inp_mem_0_V_U/vta_inp_mem_0_V_ram_U/ram_reg_7_0                                                                                                                                          |                                                                                                                                                                                  |              515 |           1941 |
|  vta_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                           |                                                                                                                                                                                  |             2165 |           8867 |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 2      |                     8 |
| 3      |                    14 |
| 4      |                    82 |
| 5      |                    20 |
| 6      |                    59 |
| 7      |                    17 |
| 8      |                    32 |
| 9      |                     5 |
| 10     |                     5 |
| 11     |                     6 |
| 12     |                    16 |
| 13     |                     4 |
| 14     |                    12 |
| 15     |                     3 |
| 16+    |                   251 |
+--------+-----------------------+


