<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_dma_burst_reshaper</a></h1>
<div class="docblock">
<p>Splits a generic 1D transfer in AXI-conform transfers</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.DataWidth" class="impl"><code class="in-band">DataWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Data width of the AXI bus</p>
</div><h3 id="parameter.AddrWidth" class="impl"><code class="in-band">AddrWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Address width of the AXI bus</p>
</div><h3 id="parameter.IdWidth" class="impl"><code class="in-band">IdWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>ID width of the AXI bus</p>
</div><h3 id="parameter.burst_req_t" class="impl"><code class="in-band">burst_req_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Arbitrary 1D burst request definition:</p>
<ul>
<li>id: the AXI id used - this id should be constant, as the DMA does not support reordering</li>
<li>src, dst: source and destination address, same width as the AXI 4 interface</li>
<li>num_bytes: the length of the contiguous 1D transfer requested, can be up to 32/64 bit long
num_bytes will be interpreted as an unsigned number
A value of 0 will cause the backend to discard the transfer prematurely</li>
<li>cache_src, cache_dst: the configuration of the cache fields in the AX beats</li>
<li>burst_dst, burst_dst: currently only incremental bursts are supported (2'b01)</li>
<li>decouple_rw: if set to true, there is no longer exactly one AXI write_request issued for 
every read request. This mode can improve performance of unaligned transfers when crossing
the AXI page boundaries.</li>
<li>deburst: if set, the DMA will split all bursts in single transfers</li>
</ul>
</div><h3 id="parameter.read_req_t" class="impl"><code class="in-band">read_req_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Read request definition. Includes:</p>
<ul>
<li>ax descriptor</li>
<li>id: AXI id</li>
<li>last: last transaction in burst</li>
<li>address: address of burst</li>
<li>length: burst length</li>
<li>size: bytes in each burst</li>
<li>burst: burst type; only INC supported</li>
<li>cache: cache type</li>
<li>r descriptor</li>
<li>offset: initial misalignment</li>
<li>tailer: final misalignment</li>
<li>shift: amount the data needs to be shifted to realign it</li>
</ul>
</div><h3 id="parameter.write_req_t" class="impl"><code class="in-band">write_req_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Write request definition. Includes:</p>
<ul>
<li>ax descriptor</li>
<li>id: AXI id</li>
<li>last: last transaction in burst</li>
<li>address: address of burst</li>
<li>length: burst length</li>
<li>size: bytes in each burst</li>
<li>burst: burst type; only INC supported</li>
<li>cache: cache type</li>
<li>w descriptor</li>
<li>offset: initial misalignment</li>
<li>tailer: final misalignment</li>
<li>num_beats: number of beats in the burst</li>
<li>is_single: burst length is 0</li>
</ul>
</div><h3 id="parameter.StrbWidth" class="impl"><code class="in-band">StrbWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.OffsetWidth" class="impl"><code class="in-band">OffsetWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.PageSize" class="impl"><code class="in-band">PageSize<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.PageAddrWidth" class="impl"><code class="in-band">PageAddrWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Clock</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Asynchronous reset, active low</p>
</div><h3 id="port.burst_req_i" class="impl"><code class="in-band">burst_req_i<span class="type-annotation">: input  burst_req_t</span></code></h3><div class="docblock"
><p>Arbitrary 1D burst request</p>
</div><h3 id="port.valid_i" class="impl"><code class="in-band">valid_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Handshake: burst request is valid</p>
</div><h3 id="port.ready_o" class="impl"><code class="in-band">ready_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
><p>Handshake: burst request can be accepted</p>
</div><h3 id="port.write_req_o" class="impl"><code class="in-band">write_req_o<span class="type-annotation">: output write_req_t</span></code></h3><div class="docblock"
><p>Write transfer request</p>
</div><h3 id="port.read_req_o" class="impl"><code class="in-band">read_req_o<span class="type-annotation">: output read_req_t</span></code></h3><div class="docblock"
><p>Read transfer request</p>
</div><h3 id="port.r_valid_o" class="impl"><code class="in-band">r_valid_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
><p>Handshake: read transfer request valid</p>
</div><h3 id="port.r_ready_i" class="impl"><code class="in-band">r_ready_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Handshake: read transfer request ready</p>
</div><h3 id="port.w_valid_o" class="impl"><code class="in-band">w_valid_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
><p>Handshake: write transfer request valid</p>
</div><h3 id="port.w_ready_i" class="impl"><code class="in-band">w_ready_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Handshake: write transfer request ready</p>
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.offset_t.html">offset_t</a></td><td><p>Offset type</p>
</td></tr><tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td><p>Address Type</p>
</td></tr><tr><td><a class="type" href="type.axi_id_t.html">axi_id_t</a></td><td><p>AXI ID Type</p>
</td></tr><tr><td><a class="type" href="type.burst_chan_t.html">burst_chan_t</a></td><td><p>Type containing burst description for each channel independently</p>
</td></tr><tr><td><a class="type" href="type.burst_decoupled_t.html">burst_decoupled_t</a></td><td><p>Type containing burst description </p>
</td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.burst_d" class="impl"><code class="in-band">burst_d<span class="type-annotation">: burst_decoupled_t</span></code></h3><div class="docblock"
></div><h3 id="signal.burst_q" class="impl"><code class="in-band">burst_q<span class="type-annotation">: burst_decoupled_t</span></code></h3><div class="docblock"
></div></section>
</body>
</html>
