Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Apr 16 17:01:20 2022
| Host         : MOATY-PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file toplevel_methodology_drc_routed.rpt -pb toplevel_methodology_drc_routed.pb -rpx toplevel_methodology_drc_routed.rpx
| Design       : toplevel
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 79
+-----------+----------+-----------------------------------------------------------+------------+
| Rule      | Severity | Description                                               | Violations |
+-----------+----------+-----------------------------------------------------------+------------+
| SYNTH-5   | Warning  | Mapped onto distributed RAM because of timing constraints | 32         |
| TIMING-18 | Warning  | Missing input or output delay                             | 47         |
+-----------+----------+-----------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-5#1 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_0_255_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#2 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_0_255_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#3 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_0_255_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#4 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_0_255_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#5 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_0_255_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#6 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_0_255_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#7 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_0_255_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#8 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_0_255_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#9 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_256_511_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#10 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_256_511_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#11 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_256_511_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#12 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_256_511_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#13 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_256_511_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#14 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_256_511_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#15 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_256_511_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#16 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_256_511_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#17 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_512_767_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#18 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_512_767_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#19 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_512_767_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#20 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_512_767_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#21 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_512_767_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#22 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_512_767_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#23 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_512_767_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#24 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_512_767_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#25 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_768_1023_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#26 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_768_1023_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#27 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_768_1023_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#28 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_768_1023_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#29 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_768_1023_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#30 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_768_1023_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#31 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_768_1023_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#32 Warning
Mapped onto distributed RAM because of timing constraints  
The instance dm/data_mem_reg_768_1023_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btnC relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btnD relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btnU relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sw[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on sw[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on sw[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on sw[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on sw[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on dp relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on led[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on led[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on led[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on led[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on led[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) sys_clk_pin
Related violations: <none>


