verilog xil_defaultlib --include "/data/cad/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/ec67/hdl" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/abef/hdl" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/f0b6/hdl/verilog" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/66be/hdl/verilog" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/1b7e/hdl/verilog" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/122e/hdl/verilog" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/b205/hdl/verilog" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/fd26/hdl/verilog" \
"../../../bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/sim/top_bd_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/top_bd/ip/top_bd_top_0_0/sim/top_bd_top_0_0.v" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/sim/bd_c78a.v" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_0/sim/bd_c78a_one_0.v" \

sv xil_defaultlib --include "/data/cad/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/ec67/hdl" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/abef/hdl" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/f0b6/hdl/verilog" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/66be/hdl/verilog" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/1b7e/hdl/verilog" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/122e/hdl/verilog" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/b205/hdl/verilog" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/fd26/hdl/verilog" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_2/sim/bd_c78a_s00mmu_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_3/sim/bd_c78a_s00tr_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_4/sim/bd_c78a_s00sic_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_5/sim/bd_c78a_s00a2s_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_6/sim/bd_c78a_sarn_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_7/sim/bd_c78a_srn_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_8/sim/bd_c78a_sawn_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_9/sim/bd_c78a_swn_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_10/sim/bd_c78a_sbn_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_11/sim/bd_c78a_m00s2a_0.sv" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_12/sim/bd_c78a_m00e_0.sv" \

verilog xil_defaultlib --include "/data/cad/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/ec67/hdl" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/abef/hdl" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/f0b6/hdl/verilog" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/66be/hdl/verilog" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/1b7e/hdl/verilog" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/122e/hdl/verilog" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/b205/hdl/verilog" --include "../../../../sys_acc.gen/sources_1/bd/top_bd/ipshared/fd26/hdl/verilog" \
"../../../bd/top_bd/ip/top_bd_axi_smc_0/sim/top_bd_axi_smc_0.v" \
"../../../bd/top_bd/ip/top_bd_ila_0_0/sim/top_bd_ila_0_0.v" \
"../../../bd/top_bd/ip/top_bd_auto_pc_0/sim/top_bd_auto_pc_0.v" \
"../../../bd/top_bd/sim/top_bd.v" \

verilog xil_defaultlib "glbl.v"

nosort
