================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             |  2,199       | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 14,719       | user unroll pragmas are applied                                                        |
|               | (2) simplification          |  4,951       | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |  4,862       | user inline pragmas are applied                                                        |
|               | (4) simplification          |  4,862       | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 23,408       | user array partition pragmas are applied                                               |
|               | (2) simplification          |  4,442       | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |  4,442       | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |  4,442       | apply array reshape pragmas                                                            |
|               | (5) access patterns         |  4,506       | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |  4,506       | loop and instruction simplification                                                    |
|               | (2) parallelization         |  4,442       | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |  6,858       | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |  4,938       | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |  4,978       | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |  5,023       | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+--------------------+---------------------+--------------+---------------+--------------+-------------+---------------+
| Function           | Location            | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+--------------------+---------------------+--------------+---------------+--------------+-------------+---------------+
| + tiny_autoencoder | autoencoder.cpp:121 | 2,199        | 4,862         | 4,506        | 4,938       | 5,023         |
|  + compute_encoder | autoencoder.cpp:26  | 1,177        | 2,617         | 2,639        | 2,575       | 2,612         |
|     relu           | autoencoder.cpp:6   |  205         |               |              |             |               |
|  + compute_decoder | autoencoder.cpp:87  | 1,003        | 2,233         | 1,559        | 1,543       |               |
|     sigmoid        | autoencoder.cpp:11  |  477         |               |              |             |               |
+--------------------+---------------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


