{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1382263299840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1382263299840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 18:01:39 2013 " "Processing started: Sun Oct 20 18:01:39 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1382263299840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1382263299840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ledTest -c ledTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off ledTest -c ledTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1382263299840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1382263300308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/fpga_ledmodules/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/fpga_ledmodules/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledTest " "Found entity 1: ledTest" {  } { { "../../../Users/Administrator/Desktop/FPGA_LedModules/top_module.v" "" { Text "C:/Users/Administrator/Desktop/FPGA_LedModules/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382263300377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382263300377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "22 led3_module.v(12) " "Verilog HDL Expression warning at led3_module.v(12): truncated literal to match 22 bits" {  } { { "../../../Users/Administrator/Desktop/FPGA_LedModules/led3_module.v" "" { Text "C:/Users/Administrator/Desktop/FPGA_LedModules/led3_module.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1382263300381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/fpga_ledmodules/led3_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/fpga_ledmodules/led3_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led3_module " "Found entity 1: led3_module" {  } { { "../../../Users/Administrator/Desktop/FPGA_LedModules/led3_module.v" "" { Text "C:/Users/Administrator/Desktop/FPGA_LedModules/led3_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382263300382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382263300382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/fpga_ledmodules/led2_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/fpga_ledmodules/led2_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led2_module " "Found entity 1: led2_module" {  } { { "../../../Users/Administrator/Desktop/FPGA_LedModules/led2_module.v" "" { Text "C:/Users/Administrator/Desktop/FPGA_LedModules/led2_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382263300386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382263300386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/fpga_ledmodules/led1_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/fpga_ledmodules/led1_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led1_module " "Found entity 1: led1_module" {  } { { "../../../Users/Administrator/Desktop/FPGA_LedModules/led1_module.v" "" { Text "C:/Users/Administrator/Desktop/FPGA_LedModules/led1_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382263300390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382263300390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/fpga_ledmodules/led0_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/fpga_ledmodules/led0_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led0_module " "Found entity 1: led0_module" {  } { { "../../../Users/Administrator/Desktop/FPGA_LedModules/led0_module.v" "" { Text "C:/Users/Administrator/Desktop/FPGA_LedModules/led0_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382263300393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382263300393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/fpga_ledmodules/led4_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/fpga_ledmodules/led4_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led4_module " "Found entity 1: led4_module" {  } { { "../../../Users/Administrator/Desktop/FPGA_LedModules/led4_module.v" "" { Text "C:/Users/Administrator/Desktop/FPGA_LedModules/led4_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382263300399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382263300399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledTest " "Elaborating entity \"ledTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1382263300439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led0_module led0_module:U1 " "Elaborating entity \"led0_module\" for hierarchy \"led0_module:U1\"" {  } { { "../../../Users/Administrator/Desktop/FPGA_LedModules/top_module.v" "U1" { Text "C:/Users/Administrator/Desktop/FPGA_LedModules/top_module.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382263300443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led1_module led1_module:U2 " "Elaborating entity \"led1_module\" for hierarchy \"led1_module:U2\"" {  } { { "../../../Users/Administrator/Desktop/FPGA_LedModules/top_module.v" "U2" { Text "C:/Users/Administrator/Desktop/FPGA_LedModules/top_module.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382263300446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led2_module led2_module:U3 " "Elaborating entity \"led2_module\" for hierarchy \"led2_module:U3\"" {  } { { "../../../Users/Administrator/Desktop/FPGA_LedModules/top_module.v" "U3" { Text "C:/Users/Administrator/Desktop/FPGA_LedModules/top_module.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382263300449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led3_module led3_module:U4 " "Elaborating entity \"led3_module\" for hierarchy \"led3_module:U4\"" {  } { { "../../../Users/Administrator/Desktop/FPGA_LedModules/top_module.v" "U4" { Text "C:/Users/Administrator/Desktop/FPGA_LedModules/top_module.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382263300455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led4_module led4_module:U5 " "Elaborating entity \"led4_module\" for hierarchy \"led4_module:U5\"" {  } { { "../../../Users/Administrator/Desktop/FPGA_LedModules/top_module.v" "U5" { Text "C:/Users/Administrator/Desktop/FPGA_LedModules/top_module.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382263300459 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BUZZER VCC " "Pin \"BUZZER\" is stuck at VCC" {  } { { "../../../Users/Administrator/Desktop/FPGA_LedModules/top_module.v" "" { Text "C:/Users/Administrator/Desktop/FPGA_LedModules/top_module.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1382263301026 "|ledTest|BUZZER"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1382263301026 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1382263301429 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382263301429 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1382263301517 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1382263301517 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1382263301517 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1382263301517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1382263301539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 18:01:41 2013 " "Processing ended: Sun Oct 20 18:01:41 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1382263301539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1382263301539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1382263301539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1382263301539 ""}
