# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/Module tests.mpf}
# Loading project Module tests
# vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/RegisterBank.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterBank
# -- Compiling architecture behaviour of RegisterBank
# 
# 
