// Seed: 3971264446
module module_0;
  tri id_1 = id_1, id_2;
  assign module_1.id_1 = 0;
  assign module_2.id_4 = 0;
  assign id_2 = 1;
endmodule
module module_1;
  assign id_1 = 1'b0;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    module_2
);
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign id_9 = ~id_4;
endmodule
