// Seed: 411363729
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4 = id_2;
  module_0(
      id_3, id_3, id_4, id_3, id_3
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd36,
    parameter id_2 = 32'd63
);
  generate
    defparam id_1.id_2 = 1'b0;
  endgenerate
endmodule
module module_3 (
    input tri id_0,
    input supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    input wand id_4,
    input wire id_5,
    input tri1 id_6,
    input wire id_7,
    input tri1 id_8,
    input wire id_9,
    input tri1 id_10,
    output uwire id_11,
    input wand id_12,
    input tri1 id_13,
    input wand id_14,
    input wor id_15,
    input tri1 id_16,
    input supply1 id_17,
    output tri1 id_18,
    output supply0 id_19,
    input tri0 id_20,
    output supply0 id_21,
    output uwire id_22
);
  assign id_2 = 1;
  xnor (
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_20,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9);
  module_2();
  wire id_24;
  wire id_25 = 1;
endmodule
