[["Efficient scheduling of fine grain parallelism in loops.", ["M. Rajagopalan", "Vicki H. Allan"], "https://doi.org/10.1109/MICRO.1993.282736", 10], ["Employing finite automata for resource scheduling.", ["Thomas Muller"], "https://doi.org/10.1109/MICRO.1993.282737", 9], ["GPMB - software pipelining branch-intensive loops.", ["Zhizhong Tang", "Gang Chen", "Chihong Zhang", "Yingwei Zhang", "Bogong Su", "Stanley Habib"], "https://doi.org/10.1109/MICRO.1993.282738", 10], ["A microarchitectural performance evaluation of a 3.2 Gbyte/s microprocessor bus.", ["Timothy J. Stanley", "Michael Upton", "Patrick Sherhart", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1109/MICRO.1993.282739", 10], ["Two-ported cache alternatives for superscalar processors.", ["Andrew Wolfe", "Rodney Boleyn"], "https://doi.org/10.1109/MICRO.1993.282740", 8], ["A study on the number of memory ports in multiple instruction issue machines.", ["Soo-Mook Moon", "Kemal Ebcioglu"], "https://doi.org/10.1109/MICRO.1993.282741", 11], ["The 16-fold way: a microparallel taxonomy.", ["Barton Sano", "Alvin M. Despain"], "https://doi.org/10.1109/MICRO.1993.282742", 10], ["A comparative performance evaluation of various state maintenance mechanisms.", ["Michael Butler", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1993.282743", 10], ["Dynamically scheduled VLIW processors.", ["B. Ramakrishna Rau"], "https://doi.org/10.1109/MICRO.1993.282744", 13], ["Prophetic branches: a branch architecture for code compaction and efficient execution.", ["Apoorv Srivastava", "Alvin M. Despain"], "https://doi.org/10.1109/MICRO.1993.282745", 6], ["A comparision of superscalar and decoupled access/execute architectures.", ["Matthew K. Farrens", "Pius Ng", "Phil Nico"], "https://doi.org/10.1109/MICRO.1993.282746", 4], ["Measuring limits of parallelism and characterizing its vulnerability to resource constraints.", ["Lawrence Rauchwerger", "Pradeep K. Dubey", "Ravi Nair"], "https://doi.org/10.1109/MICRO.1993.282747", 13], ["An evaluation of bottom-up and top-down thread generation techniques.", ["A. P. Wim Bohm", "Walid A. Najjar", "Bhanu Shankar", "Lucas Roh"], "https://doi.org/10.1109/MICRO.1993.282748", 10], ["Techniques for extracting instruction level parallelism on MIMD architectures.", ["Gary S. Tyson", "Matthew K. Farrens"], "https://doi.org/10.1109/MICRO.1993.282749", 10], ["Predictability of load/store instruction latencies.", ["Santosh G. Abraham", "Rabin A. Sugumar", "Daniel Windheiser", "B. Ramakrishna Rau", "Rajiv Gupta"], "https://doi.org/10.1109/MICRO.1993.282750", 14], ["Control flow prediction for dynamic ILP processors.", ["Dionisios N. Pnevmatikatos", "Manoj Franklin", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1993.282751", 11], ["Branch history table indexing to prevent pipeline bubbles in wide-issue superscalar processors.", ["Tse-Yu Yeh", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1993.282752", 12], ["Clocked and asynchronous instruction pipelines.", ["Mark A. Franklin", "Tienyo Pan"], "https://doi.org/10.1109/MICRO.1993.282753", 8], ["An analysis of dynamic scheduling techniques for symbolic applications.", ["Alessandra Costa", "Alessandro De Gloria", "Paolo Faraboschi", "Mauro Olivieri"], "https://doi.org/10.1109/MICRO.1993.282754", 7], ["MIDEE: smoothing branch and instruction cache miss penalties on deep pipelines.", ["Nathalie Drach", "Andre Seznec"], "https://doi.org/10.1109/MICRO.1993.282755", 9], ["Register renaming and dynamic speculation: an alternative approach.", ["Mayan Moudgill", "Keshav Pingali", "Stamatis Vassiliadis"], "https://doi.org/10.1109/MICRO.1993.282756", 12], ["Speculative execution exception recovery using write-back suppression.", ["Roger A. Bringmann", "Scott A. Mahlke", "Richard E. Hank", "John C. Gyllenhaal", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1993.282757", 10], ["EXPLORER: a retargetable and visualization-based trace-driven simulator for superscalar processors.", ["Trung A. Diep", "John Paul Shen", "Mike Phillip"], "https://doi.org/10.1109/MICRO.1993.282758", 11], ["An extended classification of inter-instruction dependency and its application in automatic synthesis of pipelined processors.", ["Ing-Jer Huang", "Alvin M. Despain"], "https://doi.org/10.1109/MICRO.1993.282759", 11], ["Superblock formation using static program analysis.", ["Richard E. Hank", "Scott A. Mahlke", "Roger A. Bringmann", "John C. Gyllenhaal", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1993.282760", 9], ["Instruction scheduling for the Motorola 88110.", ["Mark Smotherman", "Shuchi Chawla", "Stan Cox", "Brian A. Malloy"], "https://doi.org/10.1109/MICRO.1993.282761", 6], ["A VLIW architecture based on shifting register files.", ["H. Fatih Ugurdag", "Christos A. Papachristou"], "https://doi.org/10.1109/MICRO.1993.282762", 6]]