// Seed: 542741238
module module_0 (
    output logic id_0,
    input id_1,
    input id_2
);
  assign id_0 = 1;
  logic id_3;
  assign id_3 = 1;
  logic id_4, id_5;
  always id_4 = id_1[1'b0];
endmodule
