# ğŸ§‘â€ğŸ’» Karthickrajaâ€™s RISC-V SoC Tapeout Odyssey ğŸš€

---

> **Hey there, Silicon Trailblazer!**
>
> Welcome to my personal logbook for the VSD RISC-V SoC Tapeout Programâ€”a collective movement powering India's semiconductor momentum! With 3500+ passionate minds, weâ€™re weaving the future of silicon, one week at a time.
>
> _â€œIâ€™m architecting a System-on-Chip (SoC), from RTL to GDSII, using open-source EDA tools. This isnâ€™t just courseworkâ€”itâ€™s a national-scale, hands-on effort to realize real chips and fuel Indiaâ€™s tech aspirations.â€_
>
> Follow my journey, milestones, and learnings as I build, reflect, and celebrate progress.

---

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-Innovation-%2300b894?logo=riscv)
![SoC Tapeout](https://img.shields.io/badge/SoC--Tapeout-Stage%201-%23fdcb6e)
![VSD Program](https://img.shields.io/badge/VSD--Program-Community-%2372bcd4)
![Participants](https://img.shields.io/badge/Participants-3500%2B-%234e6e8e)
![Proudly Indian](https://img.shields.io/badge/Made%20in-India-%23e17055)

</div>

---

## ğŸ–¥ï¸ SoC Design Workflow

| Step              | Whatâ€™s Happening?                                                   |
|-------------------|---------------------------------------------------------------------|
| **RTL Design**    | Logic creation in Verilog/VHDL                                      |
| **Synthesis**     | RTL â†’ Gate-level netlist (Yosys, OpenLane)                          |
| **Physical Design**| Layout, placement, routing, floorplanning (Magic, KLayout)         |
| **Tapeout Prep**  | DRC/LVS checks, GDSII generation, fabrication handoff               |

---

## ğŸ¯ Why Join the VSD SoC Tapeout Program?

- **End-to-End Exposure:** RTL â†’ Tapeout, hands-on every step
- **Open-Source Stack:** Yosys, OpenLane, Magic, KLayout & more
- **Industry-Relevant:** Learn flows used by real chip designers
- **Collaborative Impact:** Part of Indiaâ€™s largest tapeout cohort
- **National Vision:** Contribute to Indiaâ€™s silicon self-reliance

---

## ğŸŒ± Week 0: Kickoff & Setup

<div align="center">

### ğŸ Week 0: Getting Equipped  
ğŸ”§ **Setup Phase:** Installing EDA tools, prepping environment

> *Laid the groundworkâ€”installed all open-source tools, validated environment, and joined the vibrant VSD community!*

</div>

---

## ğŸ“… Progress Tracker

| Week      | Status         | Date       |
|-----------|:-------------:|:----------:|
| Week 0    | âœ… Finished    | 2025-09-20 |
| Week 1    | â³ In Progress |            |
| Week 2    | ğŸš¦ Pending     |            |
| ...       | ğŸš€ Stay Tuned  |            |

_Stay tuned as I move into RTL design, synthesis, layout, and the final tapeout!_

---

## ğŸ“ˆ Quick Stats

- **Participants:** 3500+
- **Duration:** 10 weeks
- **My Role:** Karthickraja (Active Participant)

---

## ğŸ™ Acknowledgments

<div align="center">

ğŸŒŸ **Gratitude to:**  
<br>
<a href="https://www.vlsisystemdesign.com/"><b>Kunal Ghosh</b></a> & the  
**VLSI System Design (VSD) Team**  
for their vision, mentorship, and unwavering support!

<img src="https://img.shields.io/badge/Thank%20You-VSD%20Team-%231abc9c?style=for-the-badge" alt="Thank You VSD Team Badge">

</div>

---

## ğŸ”— Must-Visit Links

- [VSD Official Website](https://www.vlsisystemdesign.com/)
- [RISC-V International](https://riscv.org/)
- [EASIESS Platform](https://www.easiest.tech/)
- [VSD GitHub](https://github.com/vsdip)

---

**Participant:**  
`Karthickraja`

---

_Thanks for reading! Your support and feedback energize my journeyâ€”and together, weâ€™re driving Indiaâ€™s silicon revolution. Are you participating too? Letâ€™s connect and innovate!_

---

> â€œEvery chip we design takes India closer to its tech destiny. Letâ€™s keep building, learning, and making historyâ€”side by side!â€

---

Â© 2025 RISC-V SoC Tapeout Program | VSD
