
VEDirect.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054d0  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  0800558c  0800558c  0000658c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005684  08005684  00007074  2**0
                  CONTENTS
  4 .ARM          00000008  08005684  08005684  00006684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800568c  0800568c  00007074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800568c  0800568c  0000668c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005690  08005690  00006690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08005694  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000db0  20000074  08005708  00007074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e24  08005708  00007e24  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fd35  00000000  00000000  0000709c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c19  00000000  00000000  00016dd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bd8  00000000  00000000  000199f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008fa  00000000  00000000  0001a5c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a02d  00000000  00000000  0001aec2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000108de  00000000  00000000  00034eef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b9dc  00000000  00000000  000457cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e11a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002fc4  00000000  00000000  000e11ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000e41b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000074 	.word	0x20000074
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005574 	.word	0x08005574

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000078 	.word	0x20000078
 8000100:	08005574 	.word	0x08005574

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	0008      	movs	r0, r1
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	@ (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	@ (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f806 	bl	8000444 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__udivmoddi4>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	4657      	mov	r7, sl
 8000448:	464e      	mov	r6, r9
 800044a:	4645      	mov	r5, r8
 800044c:	46de      	mov	lr, fp
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	0004      	movs	r4, r0
 8000452:	000d      	movs	r5, r1
 8000454:	4692      	mov	sl, r2
 8000456:	4699      	mov	r9, r3
 8000458:	b083      	sub	sp, #12
 800045a:	428b      	cmp	r3, r1
 800045c:	d830      	bhi.n	80004c0 <__udivmoddi4+0x7c>
 800045e:	d02d      	beq.n	80004bc <__udivmoddi4+0x78>
 8000460:	4649      	mov	r1, r9
 8000462:	4650      	mov	r0, sl
 8000464:	f000 f8ba 	bl	80005dc <__clzdi2>
 8000468:	0029      	movs	r1, r5
 800046a:	0006      	movs	r6, r0
 800046c:	0020      	movs	r0, r4
 800046e:	f000 f8b5 	bl	80005dc <__clzdi2>
 8000472:	1a33      	subs	r3, r6, r0
 8000474:	4698      	mov	r8, r3
 8000476:	3b20      	subs	r3, #32
 8000478:	d434      	bmi.n	80004e4 <__udivmoddi4+0xa0>
 800047a:	469b      	mov	fp, r3
 800047c:	4653      	mov	r3, sl
 800047e:	465a      	mov	r2, fp
 8000480:	4093      	lsls	r3, r2
 8000482:	4642      	mov	r2, r8
 8000484:	001f      	movs	r7, r3
 8000486:	4653      	mov	r3, sl
 8000488:	4093      	lsls	r3, r2
 800048a:	001e      	movs	r6, r3
 800048c:	42af      	cmp	r7, r5
 800048e:	d83b      	bhi.n	8000508 <__udivmoddi4+0xc4>
 8000490:	42af      	cmp	r7, r5
 8000492:	d100      	bne.n	8000496 <__udivmoddi4+0x52>
 8000494:	e079      	b.n	800058a <__udivmoddi4+0x146>
 8000496:	465b      	mov	r3, fp
 8000498:	1ba4      	subs	r4, r4, r6
 800049a:	41bd      	sbcs	r5, r7
 800049c:	2b00      	cmp	r3, #0
 800049e:	da00      	bge.n	80004a2 <__udivmoddi4+0x5e>
 80004a0:	e076      	b.n	8000590 <__udivmoddi4+0x14c>
 80004a2:	2200      	movs	r2, #0
 80004a4:	2300      	movs	r3, #0
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	9301      	str	r3, [sp, #4]
 80004aa:	2301      	movs	r3, #1
 80004ac:	465a      	mov	r2, fp
 80004ae:	4093      	lsls	r3, r2
 80004b0:	9301      	str	r3, [sp, #4]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4642      	mov	r2, r8
 80004b6:	4093      	lsls	r3, r2
 80004b8:	9300      	str	r3, [sp, #0]
 80004ba:	e029      	b.n	8000510 <__udivmoddi4+0xcc>
 80004bc:	4282      	cmp	r2, r0
 80004be:	d9cf      	bls.n	8000460 <__udivmoddi4+0x1c>
 80004c0:	2200      	movs	r2, #0
 80004c2:	2300      	movs	r3, #0
 80004c4:	9200      	str	r2, [sp, #0]
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <__udivmoddi4+0x8e>
 80004ce:	601c      	str	r4, [r3, #0]
 80004d0:	605d      	str	r5, [r3, #4]
 80004d2:	9800      	ldr	r0, [sp, #0]
 80004d4:	9901      	ldr	r1, [sp, #4]
 80004d6:	b003      	add	sp, #12
 80004d8:	bcf0      	pop	{r4, r5, r6, r7}
 80004da:	46bb      	mov	fp, r7
 80004dc:	46b2      	mov	sl, r6
 80004de:	46a9      	mov	r9, r5
 80004e0:	46a0      	mov	r8, r4
 80004e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e4:	4642      	mov	r2, r8
 80004e6:	469b      	mov	fp, r3
 80004e8:	2320      	movs	r3, #32
 80004ea:	1a9b      	subs	r3, r3, r2
 80004ec:	4652      	mov	r2, sl
 80004ee:	40da      	lsrs	r2, r3
 80004f0:	4641      	mov	r1, r8
 80004f2:	0013      	movs	r3, r2
 80004f4:	464a      	mov	r2, r9
 80004f6:	408a      	lsls	r2, r1
 80004f8:	0017      	movs	r7, r2
 80004fa:	4642      	mov	r2, r8
 80004fc:	431f      	orrs	r7, r3
 80004fe:	4653      	mov	r3, sl
 8000500:	4093      	lsls	r3, r2
 8000502:	001e      	movs	r6, r3
 8000504:	42af      	cmp	r7, r5
 8000506:	d9c3      	bls.n	8000490 <__udivmoddi4+0x4c>
 8000508:	2200      	movs	r2, #0
 800050a:	2300      	movs	r3, #0
 800050c:	9200      	str	r2, [sp, #0]
 800050e:	9301      	str	r3, [sp, #4]
 8000510:	4643      	mov	r3, r8
 8000512:	2b00      	cmp	r3, #0
 8000514:	d0d8      	beq.n	80004c8 <__udivmoddi4+0x84>
 8000516:	07fb      	lsls	r3, r7, #31
 8000518:	0872      	lsrs	r2, r6, #1
 800051a:	431a      	orrs	r2, r3
 800051c:	4646      	mov	r6, r8
 800051e:	087b      	lsrs	r3, r7, #1
 8000520:	e00e      	b.n	8000540 <__udivmoddi4+0xfc>
 8000522:	42ab      	cmp	r3, r5
 8000524:	d101      	bne.n	800052a <__udivmoddi4+0xe6>
 8000526:	42a2      	cmp	r2, r4
 8000528:	d80c      	bhi.n	8000544 <__udivmoddi4+0x100>
 800052a:	1aa4      	subs	r4, r4, r2
 800052c:	419d      	sbcs	r5, r3
 800052e:	2001      	movs	r0, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2100      	movs	r1, #0
 8000536:	3e01      	subs	r6, #1
 8000538:	1824      	adds	r4, r4, r0
 800053a:	414d      	adcs	r5, r1
 800053c:	2e00      	cmp	r6, #0
 800053e:	d006      	beq.n	800054e <__udivmoddi4+0x10a>
 8000540:	42ab      	cmp	r3, r5
 8000542:	d9ee      	bls.n	8000522 <__udivmoddi4+0xde>
 8000544:	3e01      	subs	r6, #1
 8000546:	1924      	adds	r4, r4, r4
 8000548:	416d      	adcs	r5, r5
 800054a:	2e00      	cmp	r6, #0
 800054c:	d1f8      	bne.n	8000540 <__udivmoddi4+0xfc>
 800054e:	9800      	ldr	r0, [sp, #0]
 8000550:	9901      	ldr	r1, [sp, #4]
 8000552:	465b      	mov	r3, fp
 8000554:	1900      	adds	r0, r0, r4
 8000556:	4169      	adcs	r1, r5
 8000558:	2b00      	cmp	r3, #0
 800055a:	db24      	blt.n	80005a6 <__udivmoddi4+0x162>
 800055c:	002b      	movs	r3, r5
 800055e:	465a      	mov	r2, fp
 8000560:	4644      	mov	r4, r8
 8000562:	40d3      	lsrs	r3, r2
 8000564:	002a      	movs	r2, r5
 8000566:	40e2      	lsrs	r2, r4
 8000568:	001c      	movs	r4, r3
 800056a:	465b      	mov	r3, fp
 800056c:	0015      	movs	r5, r2
 800056e:	2b00      	cmp	r3, #0
 8000570:	db2a      	blt.n	80005c8 <__udivmoddi4+0x184>
 8000572:	0026      	movs	r6, r4
 8000574:	409e      	lsls	r6, r3
 8000576:	0033      	movs	r3, r6
 8000578:	0026      	movs	r6, r4
 800057a:	4647      	mov	r7, r8
 800057c:	40be      	lsls	r6, r7
 800057e:	0032      	movs	r2, r6
 8000580:	1a80      	subs	r0, r0, r2
 8000582:	4199      	sbcs	r1, r3
 8000584:	9000      	str	r0, [sp, #0]
 8000586:	9101      	str	r1, [sp, #4]
 8000588:	e79e      	b.n	80004c8 <__udivmoddi4+0x84>
 800058a:	42a3      	cmp	r3, r4
 800058c:	d8bc      	bhi.n	8000508 <__udivmoddi4+0xc4>
 800058e:	e782      	b.n	8000496 <__udivmoddi4+0x52>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	2100      	movs	r1, #0
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	2200      	movs	r2, #0
 800059a:	9100      	str	r1, [sp, #0]
 800059c:	9201      	str	r2, [sp, #4]
 800059e:	2201      	movs	r2, #1
 80005a0:	40da      	lsrs	r2, r3
 80005a2:	9201      	str	r2, [sp, #4]
 80005a4:	e785      	b.n	80004b2 <__udivmoddi4+0x6e>
 80005a6:	4642      	mov	r2, r8
 80005a8:	2320      	movs	r3, #32
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	002a      	movs	r2, r5
 80005ae:	4646      	mov	r6, r8
 80005b0:	409a      	lsls	r2, r3
 80005b2:	0023      	movs	r3, r4
 80005b4:	40f3      	lsrs	r3, r6
 80005b6:	4644      	mov	r4, r8
 80005b8:	4313      	orrs	r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	40e2      	lsrs	r2, r4
 80005be:	001c      	movs	r4, r3
 80005c0:	465b      	mov	r3, fp
 80005c2:	0015      	movs	r5, r2
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	dad4      	bge.n	8000572 <__udivmoddi4+0x12e>
 80005c8:	4642      	mov	r2, r8
 80005ca:	002f      	movs	r7, r5
 80005cc:	2320      	movs	r3, #32
 80005ce:	0026      	movs	r6, r4
 80005d0:	4097      	lsls	r7, r2
 80005d2:	1a9b      	subs	r3, r3, r2
 80005d4:	40de      	lsrs	r6, r3
 80005d6:	003b      	movs	r3, r7
 80005d8:	4333      	orrs	r3, r6
 80005da:	e7cd      	b.n	8000578 <__udivmoddi4+0x134>

080005dc <__clzdi2>:
 80005dc:	b510      	push	{r4, lr}
 80005de:	2900      	cmp	r1, #0
 80005e0:	d103      	bne.n	80005ea <__clzdi2+0xe>
 80005e2:	f000 f807 	bl	80005f4 <__clzsi2>
 80005e6:	3020      	adds	r0, #32
 80005e8:	e002      	b.n	80005f0 <__clzdi2+0x14>
 80005ea:	0008      	movs	r0, r1
 80005ec:	f000 f802 	bl	80005f4 <__clzsi2>
 80005f0:	bd10      	pop	{r4, pc}
 80005f2:	46c0      	nop			@ (mov r8, r8)

080005f4 <__clzsi2>:
 80005f4:	211c      	movs	r1, #28
 80005f6:	2301      	movs	r3, #1
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0xe>
 80005fe:	0c00      	lsrs	r0, r0, #16
 8000600:	3910      	subs	r1, #16
 8000602:	0a1b      	lsrs	r3, r3, #8
 8000604:	4298      	cmp	r0, r3
 8000606:	d301      	bcc.n	800060c <__clzsi2+0x18>
 8000608:	0a00      	lsrs	r0, r0, #8
 800060a:	3908      	subs	r1, #8
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0x22>
 8000612:	0900      	lsrs	r0, r0, #4
 8000614:	3904      	subs	r1, #4
 8000616:	a202      	add	r2, pc, #8	@ (adr r2, 8000620 <__clzsi2+0x2c>)
 8000618:	5c10      	ldrb	r0, [r2, r0]
 800061a:	1840      	adds	r0, r0, r1
 800061c:	4770      	bx	lr
 800061e:	46c0      	nop			@ (mov r8, r8)
 8000620:	02020304 	.word	0x02020304
 8000624:	01010101 	.word	0x01010101
	...

08000630 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8000636:	4b22      	ldr	r3, [pc, #136]	@ (80006c0 <_DoInit+0x90>)
 8000638:	603b      	str	r3, [r7, #0]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	2203      	movs	r2, #3
 800063e:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	2203      	movs	r2, #3
 8000644:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8000646:	683b      	ldr	r3, [r7, #0]
 8000648:	4a1e      	ldr	r2, [pc, #120]	@ (80006c4 <_DoInit+0x94>)
 800064a:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	4a1e      	ldr	r2, [pc, #120]	@ (80006c8 <_DoInit+0x98>)
 8000650:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8000652:	683b      	ldr	r3, [r7, #0]
 8000654:	2280      	movs	r2, #128	@ 0x80
 8000656:	00d2      	lsls	r2, r2, #3
 8000658:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	2200      	movs	r2, #0
 800065e:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	2200      	movs	r2, #0
 8000664:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8000666:	683b      	ldr	r3, [r7, #0]
 8000668:	2200      	movs	r2, #0
 800066a:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800066c:	683b      	ldr	r3, [r7, #0]
 800066e:	4a15      	ldr	r2, [pc, #84]	@ (80006c4 <_DoInit+0x94>)
 8000670:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8000672:	683b      	ldr	r3, [r7, #0]
 8000674:	4a15      	ldr	r2, [pc, #84]	@ (80006cc <_DoInit+0x9c>)
 8000676:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8000678:	683b      	ldr	r3, [r7, #0]
 800067a:	2210      	movs	r2, #16
 800067c:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	2200      	movs	r2, #0
 8000682:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8000684:	683b      	ldr	r3, [r7, #0]
 8000686:	2200      	movs	r2, #0
 8000688:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800068a:	683b      	ldr	r3, [r7, #0]
 800068c:	2200      	movs	r2, #0
 800068e:	675a      	str	r2, [r3, #116]	@ 0x74
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8000690:	2300      	movs	r3, #0
 8000692:	607b      	str	r3, [r7, #4]
 8000694:	e00c      	b.n	80006b0 <_DoInit+0x80>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	220f      	movs	r2, #15
 800069a:	1ad3      	subs	r3, r2, r3
 800069c:	4a0c      	ldr	r2, [pc, #48]	@ (80006d0 <_DoInit+0xa0>)
 800069e:	5cd1      	ldrb	r1, [r2, r3]
 80006a0:	683a      	ldr	r2, [r7, #0]
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	18d3      	adds	r3, r2, r3
 80006a6:	1c0a      	adds	r2, r1, #0
 80006a8:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	3301      	adds	r3, #1
 80006ae:	607b      	str	r3, [r7, #4]
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	2b0f      	cmp	r3, #15
 80006b4:	d9ef      	bls.n	8000696 <_DoInit+0x66>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
}
 80006b6:	46c0      	nop			@ (mov r8, r8)
 80006b8:	46c0      	nop			@ (mov r8, r8)
 80006ba:	46bd      	mov	sp, r7
 80006bc:	b002      	add	sp, #8
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	20000090 	.word	0x20000090
 80006c4:	0800558c 	.word	0x0800558c
 80006c8:	20000138 	.word	0x20000138
 80006cc:	20000538 	.word	0x20000538
 80006d0:	080055b4 	.word	0x080055b4

080006d4 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b08a      	sub	sp, #40	@ 0x28
 80006d8:	af00      	add	r7, sp, #0
 80006da:	60f8      	str	r0, [r7, #12]
 80006dc:	60b9      	str	r1, [r7, #8]
 80006de:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 80006e0:	2300      	movs	r3, #0
 80006e2:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	68db      	ldr	r3, [r3, #12]
 80006e8:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	691b      	ldr	r3, [r3, #16]
 80006ee:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 80006f0:	69ba      	ldr	r2, [r7, #24]
 80006f2:	69fb      	ldr	r3, [r7, #28]
 80006f4:	429a      	cmp	r2, r3
 80006f6:	d905      	bls.n	8000704 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 80006f8:	69ba      	ldr	r2, [r7, #24]
 80006fa:	69fb      	ldr	r3, [r7, #28]
 80006fc:	1ad3      	subs	r3, r2, r3
 80006fe:	3b01      	subs	r3, #1
 8000700:	627b      	str	r3, [r7, #36]	@ 0x24
 8000702:	e007      	b.n	8000714 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	689a      	ldr	r2, [r3, #8]
 8000708:	69b9      	ldr	r1, [r7, #24]
 800070a:	69fb      	ldr	r3, [r7, #28]
 800070c:	1acb      	subs	r3, r1, r3
 800070e:	18d3      	adds	r3, r2, r3
 8000710:	3b01      	subs	r3, #1
 8000712:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	689a      	ldr	r2, [r3, #8]
 8000718:	69fb      	ldr	r3, [r7, #28]
 800071a:	1ad2      	subs	r2, r2, r3
 800071c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800071e:	4293      	cmp	r3, r2
 8000720:	d900      	bls.n	8000724 <_WriteBlocking+0x50>
 8000722:	0013      	movs	r3, r2
 8000724:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8000726:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	4293      	cmp	r3, r2
 800072c:	d900      	bls.n	8000730 <_WriteBlocking+0x5c>
 800072e:	0013      	movs	r3, r2
 8000730:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	685a      	ldr	r2, [r3, #4]
 8000736:	69fb      	ldr	r3, [r7, #28]
 8000738:	18d3      	adds	r3, r2, r3
 800073a:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 800073c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800073e:	68b9      	ldr	r1, [r7, #8]
 8000740:	697b      	ldr	r3, [r7, #20]
 8000742:	0018      	movs	r0, r3
 8000744:	f004 f9e5 	bl	8004b12 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8000748:	6a3a      	ldr	r2, [r7, #32]
 800074a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800074c:	18d3      	adds	r3, r2, r3
 800074e:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8000750:	68ba      	ldr	r2, [r7, #8]
 8000752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000754:	18d3      	adds	r3, r2, r3
 8000756:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8000758:	687a      	ldr	r2, [r7, #4]
 800075a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800075c:	1ad3      	subs	r3, r2, r3
 800075e:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8000760:	69fa      	ldr	r2, [r7, #28]
 8000762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000764:	18d3      	adds	r3, r2, r3
 8000766:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	689b      	ldr	r3, [r3, #8]
 800076c:	69fa      	ldr	r2, [r7, #28]
 800076e:	429a      	cmp	r2, r3
 8000770:	d101      	bne.n	8000776 <_WriteBlocking+0xa2>
      WrOff = 0u;
 8000772:	2300      	movs	r3, #0
 8000774:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	69fa      	ldr	r2, [r7, #28]
 800077a:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d1b3      	bne.n	80006ea <_WriteBlocking+0x16>
  return NumBytesWritten;
 8000782:	6a3b      	ldr	r3, [r7, #32]
}
 8000784:	0018      	movs	r0, r3
 8000786:	46bd      	mov	sp, r7
 8000788:	b00a      	add	sp, #40	@ 0x28
 800078a:	bd80      	pop	{r7, pc}

0800078c <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 800078c:	b580      	push	{r7, lr}
 800078e:	b088      	sub	sp, #32
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	68db      	ldr	r3, [r3, #12]
 800079c:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	689a      	ldr	r2, [r3, #8]
 80007a2:	69fb      	ldr	r3, [r7, #28]
 80007a4:	1ad3      	subs	r3, r2, r3
 80007a6:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 80007a8:	69ba      	ldr	r2, [r7, #24]
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	429a      	cmp	r2, r3
 80007ae:	d910      	bls.n	80007d2 <_WriteNoCheck+0x46>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	685a      	ldr	r2, [r3, #4]
 80007b4:	69fb      	ldr	r3, [r7, #28]
 80007b6:	18d3      	adds	r3, r2, r3
 80007b8:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 80007ba:	687a      	ldr	r2, [r7, #4]
 80007bc:	68b9      	ldr	r1, [r7, #8]
 80007be:	693b      	ldr	r3, [r7, #16]
 80007c0:	0018      	movs	r0, r3
 80007c2:	f004 f9a6 	bl	8004b12 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff + NumBytes;
 80007c6:	69fa      	ldr	r2, [r7, #28]
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	18d2      	adds	r2, r2, r3
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 80007d0:	e01e      	b.n	8000810 <_WriteNoCheck+0x84>
    NumBytesAtOnce = Rem;
 80007d2:	69bb      	ldr	r3, [r7, #24]
 80007d4:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	685a      	ldr	r2, [r3, #4]
 80007da:	69fb      	ldr	r3, [r7, #28]
 80007dc:	18d3      	adds	r3, r2, r3
 80007de:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 80007e0:	697a      	ldr	r2, [r7, #20]
 80007e2:	68b9      	ldr	r1, [r7, #8]
 80007e4:	693b      	ldr	r3, [r7, #16]
 80007e6:	0018      	movs	r0, r3
 80007e8:	f004 f993 	bl	8004b12 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 80007ec:	687a      	ldr	r2, [r7, #4]
 80007ee:	69bb      	ldr	r3, [r7, #24]
 80007f0:	1ad3      	subs	r3, r2, r3
 80007f2:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	685b      	ldr	r3, [r3, #4]
 80007f8:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 80007fa:	68ba      	ldr	r2, [r7, #8]
 80007fc:	69bb      	ldr	r3, [r7, #24]
 80007fe:	18d1      	adds	r1, r2, r3
 8000800:	697a      	ldr	r2, [r7, #20]
 8000802:	693b      	ldr	r3, [r7, #16]
 8000804:	0018      	movs	r0, r3
 8000806:	f004 f984 	bl	8004b12 <memcpy>
    pRing->WrOff = NumBytesAtOnce;
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	697a      	ldr	r2, [r7, #20]
 800080e:	60da      	str	r2, [r3, #12]
}
 8000810:	46c0      	nop			@ (mov r8, r8)
 8000812:	46bd      	mov	sp, r7
 8000814:	b008      	add	sp, #32
 8000816:	bd80      	pop	{r7, pc}

08000818 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8000818:	b580      	push	{r7, lr}
 800081a:	b086      	sub	sp, #24
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	691b      	ldr	r3, [r3, #16]
 8000824:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	68db      	ldr	r3, [r3, #12]
 800082a:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800082c:	693a      	ldr	r2, [r7, #16]
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	429a      	cmp	r2, r3
 8000832:	d808      	bhi.n	8000846 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	689a      	ldr	r2, [r3, #8]
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	1ad2      	subs	r2, r2, r3
 800083c:	693b      	ldr	r3, [r7, #16]
 800083e:	18d3      	adds	r3, r2, r3
 8000840:	3b01      	subs	r3, #1
 8000842:	617b      	str	r3, [r7, #20]
 8000844:	e004      	b.n	8000850 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8000846:	693a      	ldr	r2, [r7, #16]
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	1ad3      	subs	r3, r2, r3
 800084c:	3b01      	subs	r3, #1
 800084e:	617b      	str	r3, [r7, #20]
  }
  return r;
 8000850:	697b      	ldr	r3, [r7, #20]
}
 8000852:	0018      	movs	r0, r3
 8000854:	46bd      	mov	sp, r7
 8000856:	b006      	add	sp, #24
 8000858:	bd80      	pop	{r7, pc}
	...

0800085c <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800085c:	b580      	push	{r7, lr}
 800085e:	b088      	sub	sp, #32
 8000860:	af00      	add	r7, sp, #0
 8000862:	60f8      	str	r0, [r7, #12]
 8000864:	60b9      	str	r1, [r7, #8]
 8000866:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8000868:	68bb      	ldr	r3, [r7, #8]
 800086a:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	1c5a      	adds	r2, r3, #1
 8000870:	0013      	movs	r3, r2
 8000872:	005b      	lsls	r3, r3, #1
 8000874:	189b      	adds	r3, r3, r2
 8000876:	00db      	lsls	r3, r3, #3
 8000878:	4a23      	ldr	r2, [pc, #140]	@ (8000908 <SEGGER_RTT_WriteNoLock+0xac>)
 800087a:	189b      	adds	r3, r3, r2
 800087c:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 800087e:	697b      	ldr	r3, [r7, #20]
 8000880:	695b      	ldr	r3, [r3, #20]
 8000882:	2b02      	cmp	r3, #2
 8000884:	d02e      	beq.n	80008e4 <SEGGER_RTT_WriteNoLock+0x88>
 8000886:	d836      	bhi.n	80008f6 <SEGGER_RTT_WriteNoLock+0x9a>
 8000888:	2b00      	cmp	r3, #0
 800088a:	d002      	beq.n	8000892 <SEGGER_RTT_WriteNoLock+0x36>
 800088c:	2b01      	cmp	r3, #1
 800088e:	d016      	beq.n	80008be <SEGGER_RTT_WriteNoLock+0x62>
 8000890:	e031      	b.n	80008f6 <SEGGER_RTT_WriteNoLock+0x9a>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8000892:	697b      	ldr	r3, [r7, #20]
 8000894:	0018      	movs	r0, r3
 8000896:	f7ff ffbf 	bl	8000818 <_GetAvailWriteSpace>
 800089a:	0003      	movs	r3, r0
 800089c:	613b      	str	r3, [r7, #16]
    if (Avail < NumBytes) {
 800089e:	693a      	ldr	r2, [r7, #16]
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	429a      	cmp	r2, r3
 80008a4:	d202      	bcs.n	80008ac <SEGGER_RTT_WriteNoLock+0x50>
      Status = 0u;
 80008a6:	2300      	movs	r3, #0
 80008a8:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80008aa:	e027      	b.n	80008fc <SEGGER_RTT_WriteNoLock+0xa0>
      Status = NumBytes;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80008b0:	687a      	ldr	r2, [r7, #4]
 80008b2:	69b9      	ldr	r1, [r7, #24]
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	0018      	movs	r0, r3
 80008b8:	f7ff ff68 	bl	800078c <_WriteNoCheck>
    break;
 80008bc:	e01e      	b.n	80008fc <SEGGER_RTT_WriteNoLock+0xa0>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80008be:	697b      	ldr	r3, [r7, #20]
 80008c0:	0018      	movs	r0, r3
 80008c2:	f7ff ffa9 	bl	8000818 <_GetAvailWriteSpace>
 80008c6:	0003      	movs	r3, r0
 80008c8:	613b      	str	r3, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80008ca:	693a      	ldr	r2, [r7, #16]
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d900      	bls.n	80008d4 <SEGGER_RTT_WriteNoLock+0x78>
 80008d2:	0013      	movs	r3, r2
 80008d4:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 80008d6:	69fa      	ldr	r2, [r7, #28]
 80008d8:	69b9      	ldr	r1, [r7, #24]
 80008da:	697b      	ldr	r3, [r7, #20]
 80008dc:	0018      	movs	r0, r3
 80008de:	f7ff ff55 	bl	800078c <_WriteNoCheck>
    break;
 80008e2:	e00b      	b.n	80008fc <SEGGER_RTT_WriteNoLock+0xa0>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 80008e4:	687a      	ldr	r2, [r7, #4]
 80008e6:	69b9      	ldr	r1, [r7, #24]
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	0018      	movs	r0, r3
 80008ec:	f7ff fef2 	bl	80006d4 <_WriteBlocking>
 80008f0:	0003      	movs	r3, r0
 80008f2:	61fb      	str	r3, [r7, #28]
    break;
 80008f4:	e002      	b.n	80008fc <SEGGER_RTT_WriteNoLock+0xa0>
  default:
    Status = 0u;
 80008f6:	2300      	movs	r3, #0
 80008f8:	61fb      	str	r3, [r7, #28]
    break;
 80008fa:	46c0      	nop			@ (mov r8, r8)
  }
  //
  // Finish up.
  //
  return Status;
 80008fc:	69fb      	ldr	r3, [r7, #28]
}
 80008fe:	0018      	movs	r0, r3
 8000900:	46bd      	mov	sp, r7
 8000902:	b008      	add	sp, #32
 8000904:	bd80      	pop	{r7, pc}
 8000906:	46c0      	nop			@ (mov r8, r8)
 8000908:	20000090 	.word	0x20000090

0800090c <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800090c:	b580      	push	{r7, lr}
 800090e:	b088      	sub	sp, #32
 8000910:	af00      	add	r7, sp, #0
 8000912:	60f8      	str	r0, [r7, #12]
 8000914:	60b9      	str	r1, [r7, #8]
 8000916:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8000918:	4b0f      	ldr	r3, [pc, #60]	@ (8000958 <SEGGER_RTT_Write+0x4c>)
 800091a:	61fb      	str	r3, [r7, #28]
 800091c:	69fb      	ldr	r3, [r7, #28]
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	b2db      	uxtb	r3, r3
 8000922:	2b00      	cmp	r3, #0
 8000924:	d101      	bne.n	800092a <SEGGER_RTT_Write+0x1e>
 8000926:	f7ff fe83 	bl	8000630 <_DoInit>
  SEGGER_RTT_LOCK();
 800092a:	f3ef 8310 	mrs	r3, PRIMASK
 800092e:	2101      	movs	r1, #1
 8000930:	f381 8810 	msr	PRIMASK, r1
 8000934:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8000936:	687a      	ldr	r2, [r7, #4]
 8000938:	68b9      	ldr	r1, [r7, #8]
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	0018      	movs	r0, r3
 800093e:	f7ff ff8d 	bl	800085c <SEGGER_RTT_WriteNoLock>
 8000942:	0003      	movs	r3, r0
 8000944:	617b      	str	r3, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8000946:	69bb      	ldr	r3, [r7, #24]
 8000948:	f383 8810 	msr	PRIMASK, r3
  return Status;
 800094c:	697b      	ldr	r3, [r7, #20]
}
 800094e:	0018      	movs	r0, r3
 8000950:	46bd      	mov	sp, r7
 8000952:	b008      	add	sp, #32
 8000954:	bd80      	pop	{r7, pc}
 8000956:	46c0      	nop			@ (mov r8, r8)
 8000958:	20000090 	.word	0x20000090

0800095c <SEGGER_RTT_ConfigUpBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigUpBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800095c:	b580      	push	{r7, lr}
 800095e:	b08a      	sub	sp, #40	@ 0x28
 8000960:	af00      	add	r7, sp, #0
 8000962:	60f8      	str	r0, [r7, #12]
 8000964:	60b9      	str	r1, [r7, #8]
 8000966:	607a      	str	r2, [r7, #4]
 8000968:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_UP* pUp;

  INIT();
 800096a:	4b20      	ldr	r3, [pc, #128]	@ (80009ec <SEGGER_RTT_ConfigUpBuffer+0x90>)
 800096c:	623b      	str	r3, [r7, #32]
 800096e:	6a3b      	ldr	r3, [r7, #32]
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	b2db      	uxtb	r3, r3
 8000974:	2b00      	cmp	r3, #0
 8000976:	d101      	bne.n	800097c <SEGGER_RTT_ConfigUpBuffer+0x20>
 8000978:	f7ff fe5a 	bl	8000630 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800097c:	4b1b      	ldr	r3, [pc, #108]	@ (80009ec <SEGGER_RTT_ConfigUpBuffer+0x90>)
 800097e:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_UP_BUFFERS) {
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	2b02      	cmp	r3, #2
 8000984:	d829      	bhi.n	80009da <SEGGER_RTT_ConfigUpBuffer+0x7e>
    SEGGER_RTT_LOCK();
 8000986:	f3ef 8310 	mrs	r3, PRIMASK
 800098a:	2101      	movs	r1, #1
 800098c:	f381 8810 	msr	PRIMASK, r1
 8000990:	61bb      	str	r3, [r7, #24]
    pUp = &pRTTCB->aUp[BufferIndex];
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	1c5a      	adds	r2, r3, #1
 8000996:	0013      	movs	r3, r2
 8000998:	005b      	lsls	r3, r3, #1
 800099a:	189b      	adds	r3, r3, r2
 800099c:	00db      	lsls	r3, r3, #3
 800099e:	69fa      	ldr	r2, [r7, #28]
 80009a0:	18d3      	adds	r3, r2, r3
 80009a2:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d00e      	beq.n	80009c8 <SEGGER_RTT_ConfigUpBuffer+0x6c>
      pUp->sName        = sName;
 80009aa:	697b      	ldr	r3, [r7, #20]
 80009ac:	68ba      	ldr	r2, [r7, #8]
 80009ae:	601a      	str	r2, [r3, #0]
      pUp->pBuffer      = (char*)pBuffer;
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	687a      	ldr	r2, [r7, #4]
 80009b4:	605a      	str	r2, [r3, #4]
      pUp->SizeOfBuffer = BufferSize;
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	683a      	ldr	r2, [r7, #0]
 80009ba:	609a      	str	r2, [r3, #8]
      pUp->RdOff        = 0u;
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	2200      	movs	r2, #0
 80009c0:	611a      	str	r2, [r3, #16]
      pUp->WrOff        = 0u;
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	2200      	movs	r2, #0
 80009c6:	60da      	str	r2, [r3, #12]
    }
    pUp->Flags          = Flags;
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80009cc:	615a      	str	r2, [r3, #20]
    SEGGER_RTT_UNLOCK();
 80009ce:	69bb      	ldr	r3, [r7, #24]
 80009d0:	f383 8810 	msr	PRIMASK, r3
    r =  0;
 80009d4:	2300      	movs	r3, #0
 80009d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80009d8:	e002      	b.n	80009e0 <SEGGER_RTT_ConfigUpBuffer+0x84>
  } else {
    r = -1;
 80009da:	2301      	movs	r3, #1
 80009dc:	425b      	negs	r3, r3
 80009de:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 80009e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80009e2:	0018      	movs	r0, r3
 80009e4:	46bd      	mov	sp, r7
 80009e6:	b00a      	add	sp, #40	@ 0x28
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	46c0      	nop			@ (mov r8, r8)
 80009ec:	20000090 	.word	0x20000090

080009f0 <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
  _DoInit();
 80009f4:	f7ff fe1c 	bl	8000630 <_DoInit>
}
 80009f8:	46c0      	nop			@ (mov r8, r8)
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}

080009fe <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 80009fe:	b580      	push	{r7, lr}
 8000a00:	b084      	sub	sp, #16
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	60f8      	str	r0, [r7, #12]
 8000a06:	60b9      	str	r1, [r7, #8]
 8000a08:	607a      	str	r2, [r7, #4]
 8000a0a:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 8000a0c:	683a      	ldr	r2, [r7, #0]
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	0019      	movs	r1, r3
 8000a12:	2000      	movs	r0, #0
 8000a14:	f7ff ff7a 	bl	800090c <SEGGER_RTT_Write>
  return len;
 8000a18:	683b      	ldr	r3, [r7, #0]
}
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	b004      	add	sp, #16
 8000a20:	bd80      	pop	{r7, pc}
	...

08000a24 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a5c <MX_DMA_Init+0x38>)
 8000a2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a5c <MX_DMA_Init+0x38>)
 8000a30:	2101      	movs	r1, #1
 8000a32:	430a      	orrs	r2, r1
 8000a34:	639a      	str	r2, [r3, #56]	@ 0x38
 8000a36:	4b09      	ldr	r3, [pc, #36]	@ (8000a5c <MX_DMA_Init+0x38>)
 8000a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	607b      	str	r3, [r7, #4]
 8000a40:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 8000a42:	2200      	movs	r2, #0
 8000a44:	2102      	movs	r1, #2
 8000a46:	2009      	movs	r0, #9
 8000a48:	f000 fd3e 	bl	80014c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000a4c:	2009      	movs	r0, #9
 8000a4e:	f000 fd50 	bl	80014f2 <HAL_NVIC_EnableIRQ>

}
 8000a52:	46c0      	nop			@ (mov r8, r8)
 8000a54:	46bd      	mov	sp, r7
 8000a56:	b002      	add	sp, #8
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	46c0      	nop			@ (mov r8, r8)
 8000a5c:	40021000 	.word	0x40021000

08000a60 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a60:	b590      	push	{r4, r7, lr}
 8000a62:	b089      	sub	sp, #36	@ 0x24
 8000a64:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a66:	240c      	movs	r4, #12
 8000a68:	193b      	adds	r3, r7, r4
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	2314      	movs	r3, #20
 8000a6e:	001a      	movs	r2, r3
 8000a70:	2100      	movs	r1, #0
 8000a72:	f003 ffdf 	bl	8004a34 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a76:	4b21      	ldr	r3, [pc, #132]	@ (8000afc <MX_GPIO_Init+0x9c>)
 8000a78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a7a:	4b20      	ldr	r3, [pc, #128]	@ (8000afc <MX_GPIO_Init+0x9c>)
 8000a7c:	2104      	movs	r1, #4
 8000a7e:	430a      	orrs	r2, r1
 8000a80:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a82:	4b1e      	ldr	r3, [pc, #120]	@ (8000afc <MX_GPIO_Init+0x9c>)
 8000a84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a86:	2204      	movs	r2, #4
 8000a88:	4013      	ands	r3, r2
 8000a8a:	60bb      	str	r3, [r7, #8]
 8000a8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a8e:	4b1b      	ldr	r3, [pc, #108]	@ (8000afc <MX_GPIO_Init+0x9c>)
 8000a90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a92:	4b1a      	ldr	r3, [pc, #104]	@ (8000afc <MX_GPIO_Init+0x9c>)
 8000a94:	2120      	movs	r1, #32
 8000a96:	430a      	orrs	r2, r1
 8000a98:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a9a:	4b18      	ldr	r3, [pc, #96]	@ (8000afc <MX_GPIO_Init+0x9c>)
 8000a9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a9e:	2220      	movs	r2, #32
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa6:	4b15      	ldr	r3, [pc, #84]	@ (8000afc <MX_GPIO_Init+0x9c>)
 8000aa8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000aaa:	4b14      	ldr	r3, [pc, #80]	@ (8000afc <MX_GPIO_Init+0x9c>)
 8000aac:	2101      	movs	r1, #1
 8000aae:	430a      	orrs	r2, r1
 8000ab0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ab2:	4b12      	ldr	r3, [pc, #72]	@ (8000afc <MX_GPIO_Init+0x9c>)
 8000ab4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	4013      	ands	r3, r2
 8000aba:	603b      	str	r3, [r7, #0]
 8000abc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000abe:	23a0      	movs	r3, #160	@ 0xa0
 8000ac0:	05db      	lsls	r3, r3, #23
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	2120      	movs	r1, #32
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f001 f9b2 	bl	8001e30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000acc:	0021      	movs	r1, r4
 8000ace:	187b      	adds	r3, r7, r1
 8000ad0:	2220      	movs	r2, #32
 8000ad2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad4:	187b      	adds	r3, r7, r1
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ada:	187b      	adds	r3, r7, r1
 8000adc:	2200      	movs	r2, #0
 8000ade:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ae0:	187b      	adds	r3, r7, r1
 8000ae2:	2202      	movs	r2, #2
 8000ae4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000ae6:	187a      	adds	r2, r7, r1
 8000ae8:	23a0      	movs	r3, #160	@ 0xa0
 8000aea:	05db      	lsls	r3, r3, #23
 8000aec:	0011      	movs	r1, r2
 8000aee:	0018      	movs	r0, r3
 8000af0:	f001 f83a 	bl	8001b68 <HAL_GPIO_Init>

}
 8000af4:	46c0      	nop			@ (mov r8, r8)
 8000af6:	46bd      	mov	sp, r7
 8000af8:	b009      	add	sp, #36	@ 0x24
 8000afa:	bd90      	pop	{r4, r7, pc}
 8000afc:	40021000 	.word	0x40021000

08000b00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b00:	b590      	push	{r4, r7, lr}
 8000b02:	b085      	sub	sp, #20
 8000b04:	af02      	add	r7, sp, #8
	setvbuf(stdout, NULL, _IONBF, 0);
 8000b06:	4b2a      	ldr	r3, [pc, #168]	@ (8000bb0 <main+0xb0>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	6898      	ldr	r0, [r3, #8]
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	2202      	movs	r2, #2
 8000b10:	2100      	movs	r1, #0
 8000b12:	f003 fded 	bl	80046f0 <setvbuf>

  /* USER CODE BEGIN 1 */
	int counter = 0;
 8000b16:	2300      	movs	r3, #0
 8000b18:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b1a:	f000 fba3 	bl	8001264 <HAL_Init>

 
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b1e:	f000 f84d 	bl	8000bbc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b22:	f7ff ff9d 	bl	8000a60 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b26:	f7ff ff7d 	bl	8000a24 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000b2a:	f000 fa6b 	bl	8001004 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8000b2e:	f000 fa1b 	bl	8000f68 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  __HAL_UART_CLEAR_FLAG(&huart3, UART_FLAG_IDLE);
 8000b32:	4b20      	ldr	r3, [pc, #128]	@ (8000bb4 <main+0xb4>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	2210      	movs	r2, #16
 8000b38:	621a      	str	r2, [r3, #32]
  HAL_StatusTypeDef status = HAL_UARTEx_ReceiveToIdle_DMA(&huart3, protocol_rx_buff.p_rx_buff_reception, BUFFER_SIZE);
 8000b3a:	4b1f      	ldr	r3, [pc, #124]	@ (8000bb8 <main+0xb8>)
 8000b3c:	6859      	ldr	r1, [r3, #4]
 8000b3e:	1cfc      	adds	r4, r7, #3
 8000b40:	2380      	movs	r3, #128	@ 0x80
 8000b42:	009a      	lsls	r2, r3, #2
 8000b44:	4b1b      	ldr	r3, [pc, #108]	@ (8000bb4 <main+0xb4>)
 8000b46:	0018      	movs	r0, r3
 8000b48:	f003 fbd8 	bl	80042fc <HAL_UARTEx_ReceiveToIdle_DMA>
 8000b4c:	0003      	movs	r3, r0
 8000b4e:	7023      	strb	r3, [r4, #0]
 // __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);
  SEGGER_RTT_ConfigUpBuffer  (0,  NULL  ,  NULL  , 0,  SEGGER_RTT_MODE_NO_BLOCK_SKIP  );
 8000b50:	2300      	movs	r3, #0
 8000b52:	9300      	str	r3, [sp, #0]
 8000b54:	2300      	movs	r3, #0
 8000b56:	2200      	movs	r2, #0
 8000b58:	2100      	movs	r1, #0
 8000b5a:	2000      	movs	r0, #0
 8000b5c:	f7ff fefe 	bl	800095c <SEGGER_RTT_ConfigUpBuffer>
  SEGGER_RTT_Init();
 8000b60:	f7ff ff46 	bl	80009f0 <SEGGER_RTT_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(vedirect_rx_get_state() == VEDIRECT_RX_State_DATA_READY){
 8000b64:	f000 f9f0 	bl	8000f48 <vedirect_rx_get_state>
 8000b68:	0003      	movs	r3, r0
 8000b6a:	2b02      	cmp	r3, #2
 8000b6c:	d1fa      	bne.n	8000b64 <main+0x64>

		  //calculate checksum of the whole frame
		  calculate_checksum(protocol_rx_buff.p_rx_buff_user, protocol_rx_buff.new_data_sz);
 8000b6e:	4b12      	ldr	r3, [pc, #72]	@ (8000bb8 <main+0xb8>)
 8000b70:	681a      	ldr	r2, [r3, #0]
 8000b72:	4b11      	ldr	r3, [pc, #68]	@ (8000bb8 <main+0xb8>)
 8000b74:	891b      	ldrh	r3, [r3, #8]
 8000b76:	0019      	movs	r1, r3
 8000b78:	0010      	movs	r0, r2
 8000b7a:	f000 f86d 	bl	8000c58 <calculate_checksum>


		  HAL_StatusTypeDef check = HAL_UARTEx_ReceiveToIdle_DMA(&huart3, protocol_rx_buff.p_rx_buff_reception, BUFFER_SIZE);
 8000b7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000bb8 <main+0xb8>)
 8000b80:	6859      	ldr	r1, [r3, #4]
 8000b82:	1cbc      	adds	r4, r7, #2
 8000b84:	2380      	movs	r3, #128	@ 0x80
 8000b86:	009a      	lsls	r2, r3, #2
 8000b88:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb4 <main+0xb4>)
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	f003 fbb6 	bl	80042fc <HAL_UARTEx_ReceiveToIdle_DMA>
 8000b90:	0003      	movs	r3, r0
 8000b92:	7023      	strb	r3, [r4, #0]
		  if (check != HAL_OK) Error_Handler();
 8000b94:	1cbb      	adds	r3, r7, #2
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <main+0xa0>
 8000b9c:	f000 f856 	bl	8000c4c <Error_Handler>
		  __HAL_UART_CLEAR_FLAG(&huart3, UART_FLAG_IDLE);
 8000ba0:	4b04      	ldr	r3, [pc, #16]	@ (8000bb4 <main+0xb4>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2210      	movs	r2, #16
 8000ba6:	621a      	str	r2, [r3, #32]
		  vedirect_rx_set_state(VEDIRECT_RX_State_RECEIVING);
 8000ba8:	2001      	movs	r0, #1
 8000baa:	f000 f9bd 	bl	8000f28 <vedirect_rx_set_state>
	  if(vedirect_rx_get_state() == VEDIRECT_RX_State_DATA_READY){
 8000bae:	e7d9      	b.n	8000b64 <main+0x64>
 8000bb0:	20000024 	.word	0x20000024
 8000bb4:	20000be4 	.word	0x20000be4
 8000bb8:	20000000 	.word	0x20000000

08000bbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bbc:	b590      	push	{r4, r7, lr}
 8000bbe:	b093      	sub	sp, #76	@ 0x4c
 8000bc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bc2:	2410      	movs	r4, #16
 8000bc4:	193b      	adds	r3, r7, r4
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	2338      	movs	r3, #56	@ 0x38
 8000bca:	001a      	movs	r2, r3
 8000bcc:	2100      	movs	r1, #0
 8000bce:	f003 ff31 	bl	8004a34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bd2:	003b      	movs	r3, r7
 8000bd4:	0018      	movs	r0, r3
 8000bd6:	2310      	movs	r3, #16
 8000bd8:	001a      	movs	r2, r3
 8000bda:	2100      	movs	r1, #0
 8000bdc:	f003 ff2a 	bl	8004a34 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000be0:	2380      	movs	r3, #128	@ 0x80
 8000be2:	009b      	lsls	r3, r3, #2
 8000be4:	0018      	movs	r0, r3
 8000be6:	f001 f941 	bl	8001e6c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bea:	193b      	adds	r3, r7, r4
 8000bec:	2202      	movs	r2, #2
 8000bee:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bf0:	193b      	adds	r3, r7, r4
 8000bf2:	2280      	movs	r2, #128	@ 0x80
 8000bf4:	0052      	lsls	r2, r2, #1
 8000bf6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000bf8:	193b      	adds	r3, r7, r4
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bfe:	193b      	adds	r3, r7, r4
 8000c00:	2240      	movs	r2, #64	@ 0x40
 8000c02:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c04:	193b      	adds	r3, r7, r4
 8000c06:	2200      	movs	r2, #0
 8000c08:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c0a:	193b      	adds	r3, r7, r4
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	f001 f979 	bl	8001f04 <HAL_RCC_OscConfig>
 8000c12:	1e03      	subs	r3, r0, #0
 8000c14:	d001      	beq.n	8000c1a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000c16:	f000 f819 	bl	8000c4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c1a:	003b      	movs	r3, r7
 8000c1c:	2207      	movs	r2, #7
 8000c1e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c20:	003b      	movs	r3, r7
 8000c22:	2200      	movs	r2, #0
 8000c24:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c26:	003b      	movs	r3, r7
 8000c28:	2200      	movs	r2, #0
 8000c2a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c2c:	003b      	movs	r3, r7
 8000c2e:	2200      	movs	r2, #0
 8000c30:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c32:	003b      	movs	r3, r7
 8000c34:	2100      	movs	r1, #0
 8000c36:	0018      	movs	r0, r3
 8000c38:	f001 fc7e 	bl	8002538 <HAL_RCC_ClockConfig>
 8000c3c:	1e03      	subs	r3, r0, #0
 8000c3e:	d001      	beq.n	8000c44 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000c40:	f000 f804 	bl	8000c4c <Error_Handler>
  }
}
 8000c44:	46c0      	nop			@ (mov r8, r8)
 8000c46:	46bd      	mov	sp, r7
 8000c48:	b013      	add	sp, #76	@ 0x4c
 8000c4a:	bd90      	pop	{r4, r7, pc}

08000c4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c50:	b672      	cpsid	i
}
 8000c52:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c54:	46c0      	nop			@ (mov r8, r8)
 8000c56:	e7fd      	b.n	8000c54 <Error_Handler+0x8>

08000c58 <calculate_checksum>:
vedirect_data_t ve_data;

volatile uint8_t checksum_calculated;

void calculate_checksum(char *frame, uint16_t size)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	000a      	movs	r2, r1
 8000c62:	1cbb      	adds	r3, r7, #2
 8000c64:	801a      	strh	r2, [r3, #0]
	checksum_calculated = 0;
 8000c66:	4b13      	ldr	r3, [pc, #76]	@ (8000cb4 <calculate_checksum+0x5c>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	701a      	strb	r2, [r3, #0]

	for(int i = 0; i < size; i++){
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	e00d      	b.n	8000c8e <calculate_checksum+0x36>
        checksum_calculated = (checksum_calculated + (uint8_t)frame[i]) % 256;
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	687a      	ldr	r2, [r7, #4]
 8000c76:	18d3      	adds	r3, r2, r3
 8000c78:	781a      	ldrb	r2, [r3, #0]
 8000c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb4 <calculate_checksum+0x5c>)
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	18d3      	adds	r3, r2, r3
 8000c82:	b2da      	uxtb	r2, r3
 8000c84:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb4 <calculate_checksum+0x5c>)
 8000c86:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < size; i++){
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	60fb      	str	r3, [r7, #12]
 8000c8e:	1cbb      	adds	r3, r7, #2
 8000c90:	881b      	ldrh	r3, [r3, #0]
 8000c92:	68fa      	ldr	r2, [r7, #12]
 8000c94:	429a      	cmp	r2, r3
 8000c96:	dbec      	blt.n	8000c72 <calculate_checksum+0x1a>
    }
    printf("Calculated checksum: %d", checksum_calculated);
 8000c98:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <calculate_checksum+0x5c>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	001a      	movs	r2, r3
 8000ca0:	4b05      	ldr	r3, [pc, #20]	@ (8000cb8 <calculate_checksum+0x60>)
 8000ca2:	0011      	movs	r1, r2
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	f003 fcb3 	bl	8004610 <iprintf>
}
 8000caa:	46c0      	nop			@ (mov r8, r8)
 8000cac:	46bd      	mov	sp, r7
 8000cae:	b004      	add	sp, #16
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	46c0      	nop			@ (mov r8, r8)
 8000cb4:	20000949 	.word	0x20000949
 8000cb8:	08005598 	.word	0x08005598

08000cbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8000d00 <HAL_MspInit+0x44>)
 8000cc4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8000d00 <HAL_MspInit+0x44>)
 8000cc8:	2101      	movs	r1, #1
 8000cca:	430a      	orrs	r2, r1
 8000ccc:	641a      	str	r2, [r3, #64]	@ 0x40
 8000cce:	4b0c      	ldr	r3, [pc, #48]	@ (8000d00 <HAL_MspInit+0x44>)
 8000cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	607b      	str	r3, [r7, #4]
 8000cd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cda:	4b09      	ldr	r3, [pc, #36]	@ (8000d00 <HAL_MspInit+0x44>)
 8000cdc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000cde:	4b08      	ldr	r3, [pc, #32]	@ (8000d00 <HAL_MspInit+0x44>)
 8000ce0:	2180      	movs	r1, #128	@ 0x80
 8000ce2:	0549      	lsls	r1, r1, #21
 8000ce4:	430a      	orrs	r2, r1
 8000ce6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000ce8:	4b05      	ldr	r3, [pc, #20]	@ (8000d00 <HAL_MspInit+0x44>)
 8000cea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000cec:	2380      	movs	r3, #128	@ 0x80
 8000cee:	055b      	lsls	r3, r3, #21
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	603b      	str	r3, [r7, #0]
 8000cf4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cf6:	46c0      	nop			@ (mov r8, r8)
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	b002      	add	sp, #8
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	46c0      	nop			@ (mov r8, r8)
 8000d00:	40021000 	.word	0x40021000

08000d04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d08:	46c0      	nop			@ (mov r8, r8)
 8000d0a:	e7fd      	b.n	8000d08 <NMI_Handler+0x4>

08000d0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d10:	46c0      	nop			@ (mov r8, r8)
 8000d12:	e7fd      	b.n	8000d10 <HardFault_Handler+0x4>

08000d14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d18:	46c0      	nop			@ (mov r8, r8)
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}

08000d1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d22:	46c0      	nop			@ (mov r8, r8)
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}

08000d28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d2c:	f000 fb04 	bl	8001338 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d30:	46c0      	nop			@ (mov r8, r8)
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
	...

08000d38 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000d3c:	4b03      	ldr	r3, [pc, #12]	@ (8000d4c <DMA1_Channel1_IRQHandler+0x14>)
 8000d3e:	0018      	movs	r0, r3
 8000d40:	f000 fdd0 	bl	80018e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000d44:	46c0      	nop			@ (mov r8, r8)
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	46c0      	nop			@ (mov r8, r8)
 8000d4c:	20000c78 	.word	0x20000c78

08000d50 <USART3_4_LPUART1_IRQHandler>:

/**
  * @brief This function handles USART3, USART4 and LPUART1 interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void USART3_4_LPUART1_IRQHandler(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 0 */

  /* USER CODE END USART3_4_LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000d54:	4b03      	ldr	r3, [pc, #12]	@ (8000d64 <USART3_4_LPUART1_IRQHandler+0x14>)
 8000d56:	0018      	movs	r0, r3
 8000d58:	f001 ffa6 	bl	8002ca8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 1 */

  /* USER CODE END USART3_4_LPUART1_IRQn 1 */
}
 8000d5c:	46c0      	nop			@ (mov r8, r8)
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	46c0      	nop			@ (mov r8, r8)
 8000d64:	20000be4 	.word	0x20000be4

08000d68 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b086      	sub	sp, #24
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	60f8      	str	r0, [r7, #12]
 8000d70:	60b9      	str	r1, [r7, #8]
 8000d72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d74:	2300      	movs	r3, #0
 8000d76:	617b      	str	r3, [r7, #20]
 8000d78:	e00a      	b.n	8000d90 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d7a:	e000      	b.n	8000d7e <_read+0x16>
 8000d7c:	bf00      	nop
 8000d7e:	0001      	movs	r1, r0
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	1c5a      	adds	r2, r3, #1
 8000d84:	60ba      	str	r2, [r7, #8]
 8000d86:	b2ca      	uxtb	r2, r1
 8000d88:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	617b      	str	r3, [r7, #20]
 8000d90:	697a      	ldr	r2, [r7, #20]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	429a      	cmp	r2, r3
 8000d96:	dbf0      	blt.n	8000d7a <_read+0x12>
  }

  return len;
 8000d98:	687b      	ldr	r3, [r7, #4]
}
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	b006      	add	sp, #24
 8000da0:	bd80      	pop	{r7, pc}

08000da2 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000da2:	b580      	push	{r7, lr}
 8000da4:	b082      	sub	sp, #8
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000daa:	2301      	movs	r3, #1
 8000dac:	425b      	negs	r3, r3
}
 8000dae:	0018      	movs	r0, r3
 8000db0:	46bd      	mov	sp, r7
 8000db2:	b002      	add	sp, #8
 8000db4:	bd80      	pop	{r7, pc}

08000db6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000db6:	b580      	push	{r7, lr}
 8000db8:	b082      	sub	sp, #8
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	6078      	str	r0, [r7, #4]
 8000dbe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	2280      	movs	r2, #128	@ 0x80
 8000dc4:	0192      	lsls	r2, r2, #6
 8000dc6:	605a      	str	r2, [r3, #4]
  return 0;
 8000dc8:	2300      	movs	r3, #0
}
 8000dca:	0018      	movs	r0, r3
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	b002      	add	sp, #8
 8000dd0:	bd80      	pop	{r7, pc}

08000dd2 <_isatty>:

int _isatty(int file)
{
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	b082      	sub	sp, #8
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000dda:	2301      	movs	r3, #1
}
 8000ddc:	0018      	movs	r0, r3
 8000dde:	46bd      	mov	sp, r7
 8000de0:	b002      	add	sp, #8
 8000de2:	bd80      	pop	{r7, pc}

08000de4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	60f8      	str	r0, [r7, #12]
 8000dec:	60b9      	str	r1, [r7, #8]
 8000dee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000df0:	2300      	movs	r3, #0
}
 8000df2:	0018      	movs	r0, r3
 8000df4:	46bd      	mov	sp, r7
 8000df6:	b004      	add	sp, #16
 8000df8:	bd80      	pop	{r7, pc}
	...

08000dfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b086      	sub	sp, #24
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e04:	4a14      	ldr	r2, [pc, #80]	@ (8000e58 <_sbrk+0x5c>)
 8000e06:	4b15      	ldr	r3, [pc, #84]	@ (8000e5c <_sbrk+0x60>)
 8000e08:	1ad3      	subs	r3, r2, r3
 8000e0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e10:	4b13      	ldr	r3, [pc, #76]	@ (8000e60 <_sbrk+0x64>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d102      	bne.n	8000e1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e18:	4b11      	ldr	r3, [pc, #68]	@ (8000e60 <_sbrk+0x64>)
 8000e1a:	4a12      	ldr	r2, [pc, #72]	@ (8000e64 <_sbrk+0x68>)
 8000e1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e1e:	4b10      	ldr	r3, [pc, #64]	@ (8000e60 <_sbrk+0x64>)
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	18d3      	adds	r3, r2, r3
 8000e26:	693a      	ldr	r2, [r7, #16]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d207      	bcs.n	8000e3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e2c:	f003 fe44 	bl	8004ab8 <__errno>
 8000e30:	0003      	movs	r3, r0
 8000e32:	220c      	movs	r2, #12
 8000e34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e36:	2301      	movs	r3, #1
 8000e38:	425b      	negs	r3, r3
 8000e3a:	e009      	b.n	8000e50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e3c:	4b08      	ldr	r3, [pc, #32]	@ (8000e60 <_sbrk+0x64>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e42:	4b07      	ldr	r3, [pc, #28]	@ (8000e60 <_sbrk+0x64>)
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	18d2      	adds	r2, r2, r3
 8000e4a:	4b05      	ldr	r3, [pc, #20]	@ (8000e60 <_sbrk+0x64>)
 8000e4c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000e4e:	68fb      	ldr	r3, [r7, #12]
}
 8000e50:	0018      	movs	r0, r3
 8000e52:	46bd      	mov	sp, r7
 8000e54:	b006      	add	sp, #24
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	20009000 	.word	0x20009000
 8000e5c:	00000400 	.word	0x00000400
 8000e60:	2000094c 	.word	0x2000094c
 8000e64:	20000e28 	.word	0x20000e28

08000e68 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e6c:	46c0      	nop			@ (mov r8, r8)
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
	...

08000e74 <HAL_UARTEx_RxEventCallback>:
volatile uint8_t is_checksum_received = 0;

extern UART_HandleTypeDef huart3;

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	000a      	movs	r2, r1
 8000e7e:	1cbb      	adds	r3, r7, #2
 8000e80:	801a      	strh	r2, [r3, #0]
    if (huart == &huart3)
 8000e82:	687a      	ldr	r2, [r7, #4]
 8000e84:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec4 <HAL_UARTEx_RxEventCallback+0x50>)
 8000e86:	429a      	cmp	r2, r3
 8000e88:	d117      	bne.n	8000eba <HAL_UARTEx_RxEventCallback+0x46>
    {
    	 // Swap the buffers so the main loop can access the received data
        volatile uint8_t *p_tmp = protocol_rx_buff.p_rx_buff_user;
 8000e8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec8 <HAL_UARTEx_RxEventCallback+0x54>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	60fb      	str	r3, [r7, #12]
        protocol_rx_buff.p_rx_buff_user = protocol_rx_buff.p_rx_buff_reception;
 8000e90:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec8 <HAL_UARTEx_RxEventCallback+0x54>)
 8000e92:	685a      	ldr	r2, [r3, #4]
 8000e94:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec8 <HAL_UARTEx_RxEventCallback+0x54>)
 8000e96:	601a      	str	r2, [r3, #0]
        protocol_rx_buff.p_rx_buff_reception = p_tmp;
 8000e98:	4b0b      	ldr	r3, [pc, #44]	@ (8000ec8 <HAL_UARTEx_RxEventCallback+0x54>)
 8000e9a:	68fa      	ldr	r2, [r7, #12]
 8000e9c:	605a      	str	r2, [r3, #4]

        protocol_rx_buff.new_data_sz = Size;
 8000e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ec8 <HAL_UARTEx_RxEventCallback+0x54>)
 8000ea0:	1cba      	adds	r2, r7, #2
 8000ea2:	8812      	ldrh	r2, [r2, #0]
 8000ea4:	811a      	strh	r2, [r3, #8]

        printf("%s\n", (char *)protocol_rx_buff.p_rx_buff_reception);
 8000ea6:	4b08      	ldr	r3, [pc, #32]	@ (8000ec8 <HAL_UARTEx_RxEventCallback+0x54>)
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	0018      	movs	r0, r3
 8000eac:	f003 fc16 	bl	80046dc <puts>
        
        vedirect_rx_upd_rx_timestamp();
 8000eb0:	f000 f854 	bl	8000f5c <vedirect_rx_upd_rx_timestamp>
        vedirect_rx_set_state(VEDIRECT_RX_State_DATA_READY);
 8000eb4:	2002      	movs	r0, #2
 8000eb6:	f000 f837 	bl	8000f28 <vedirect_rx_set_state>
    }
}
 8000eba:	46c0      	nop			@ (mov r8, r8)
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	b004      	add	sp, #16
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	46c0      	nop			@ (mov r8, r8)
 8000ec4:	20000be4 	.word	0x20000be4
 8000ec8:	20000000 	.word	0x20000000

08000ecc <HAL_UART_RxCpltCallback>:

// DMA Transfer Complete callback
void
HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
    if (huart == &huart3)
 8000ed4:	687a      	ldr	r2, [r7, #4]
 8000ed6:	4b11      	ldr	r3, [pc, #68]	@ (8000f1c <HAL_UART_RxCpltCallback+0x50>)
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	d11a      	bne.n	8000f12 <HAL_UART_RxCpltCallback+0x46>
    {
        // This can be used to handle data if full buffer is filled
        // For example, reset DMA here if necessary

        // Reset the DMA for next reception
        __HAL_DMA_DISABLE(huart->hdmarx); // Disable the DMA stream
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2280      	movs	r2, #128	@ 0x80
 8000ee0:	589b      	ldr	r3, [r3, r2]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2180      	movs	r1, #128	@ 0x80
 8000eea:	585b      	ldr	r3, [r3, r1]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	2101      	movs	r1, #1
 8000ef0:	438a      	bics	r2, r1
 8000ef2:	601a      	str	r2, [r3, #0]
        memset(uart_buffer, 0, BUFFER_SIZE);
 8000ef4:	2380      	movs	r3, #128	@ 0x80
 8000ef6:	009a      	lsls	r2, r3, #2
 8000ef8:	4b09      	ldr	r3, [pc, #36]	@ (8000f20 <HAL_UART_RxCpltCallback+0x54>)
 8000efa:	2100      	movs	r1, #0
 8000efc:	0018      	movs	r0, r3
 8000efe:	f003 fd99 	bl	8004a34 <memset>
        HAL_UARTEx_ReceiveToIdle_DMA(huart, protocol_rx_buff.p_rx_buff_reception, BUFFER_SIZE);
 8000f02:	4b08      	ldr	r3, [pc, #32]	@ (8000f24 <HAL_UART_RxCpltCallback+0x58>)
 8000f04:	6859      	ldr	r1, [r3, #4]
 8000f06:	2380      	movs	r3, #128	@ 0x80
 8000f08:	009a      	lsls	r2, r3, #2
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	f003 f9f5 	bl	80042fc <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8000f12:	46c0      	nop			@ (mov r8, r8)
 8000f14:	46bd      	mov	sp, r7
 8000f16:	b002      	add	sp, #8
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	46c0      	nop			@ (mov r8, r8)
 8000f1c:	20000be4 	.word	0x20000be4
 8000f20:	20000950 	.word	0x20000950
 8000f24:	20000000 	.word	0x20000000

08000f28 <vedirect_rx_set_state>:

}

// Function to set the state
void vedirect_rx_set_state(VEDIRECT_RX_State new_state)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	0002      	movs	r2, r0
 8000f30:	1dfb      	adds	r3, r7, #7
 8000f32:	701a      	strb	r2, [r3, #0]
    rx_state = new_state;
 8000f34:	4b03      	ldr	r3, [pc, #12]	@ (8000f44 <vedirect_rx_set_state+0x1c>)
 8000f36:	1dfa      	adds	r2, r7, #7
 8000f38:	7812      	ldrb	r2, [r2, #0]
 8000f3a:	701a      	strb	r2, [r3, #0]
}
 8000f3c:	46c0      	nop			@ (mov r8, r8)
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	b002      	add	sp, #8
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20000948 	.word	0x20000948

08000f48 <vedirect_rx_get_state>:

// Function to get the current state
VEDIRECT_RX_State vedirect_rx_get_state(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
    return rx_state;
 8000f4c:	4b02      	ldr	r3, [pc, #8]	@ (8000f58 <vedirect_rx_get_state+0x10>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
}
 8000f50:	0018      	movs	r0, r3
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	46c0      	nop			@ (mov r8, r8)
 8000f58:	20000948 	.word	0x20000948

08000f5c <vedirect_rx_upd_rx_timestamp>:

// Function to update the timestamp (dummy function for example)
void vedirect_rx_upd_rx_timestamp(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
    // Implement timestamp update logic if needed
    // For now, it's just a placeholder function
}
 8000f60:	46c0      	nop			@ (mov r8, r8)
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
	...

08000f68 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f6c:	4b23      	ldr	r3, [pc, #140]	@ (8000ffc <MX_USART2_UART_Init+0x94>)
 8000f6e:	4a24      	ldr	r2, [pc, #144]	@ (8001000 <MX_USART2_UART_Init+0x98>)
 8000f70:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f72:	4b22      	ldr	r3, [pc, #136]	@ (8000ffc <MX_USART2_UART_Init+0x94>)
 8000f74:	22e1      	movs	r2, #225	@ 0xe1
 8000f76:	0252      	lsls	r2, r2, #9
 8000f78:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f7a:	4b20      	ldr	r3, [pc, #128]	@ (8000ffc <MX_USART2_UART_Init+0x94>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f80:	4b1e      	ldr	r3, [pc, #120]	@ (8000ffc <MX_USART2_UART_Init+0x94>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f86:	4b1d      	ldr	r3, [pc, #116]	@ (8000ffc <MX_USART2_UART_Init+0x94>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f8c:	4b1b      	ldr	r3, [pc, #108]	@ (8000ffc <MX_USART2_UART_Init+0x94>)
 8000f8e:	220c      	movs	r2, #12
 8000f90:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f92:	4b1a      	ldr	r3, [pc, #104]	@ (8000ffc <MX_USART2_UART_Init+0x94>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f98:	4b18      	ldr	r3, [pc, #96]	@ (8000ffc <MX_USART2_UART_Init+0x94>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f9e:	4b17      	ldr	r3, [pc, #92]	@ (8000ffc <MX_USART2_UART_Init+0x94>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000fa4:	4b15      	ldr	r3, [pc, #84]	@ (8000ffc <MX_USART2_UART_Init+0x94>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000faa:	4b14      	ldr	r3, [pc, #80]	@ (8000ffc <MX_USART2_UART_Init+0x94>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fb0:	4b12      	ldr	r3, [pc, #72]	@ (8000ffc <MX_USART2_UART_Init+0x94>)
 8000fb2:	0018      	movs	r0, r3
 8000fb4:	f001 fe22 	bl	8002bfc <HAL_UART_Init>
 8000fb8:	1e03      	subs	r3, r0, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000fbc:	f7ff fe46 	bl	8000c4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8000ffc <MX_USART2_UART_Init+0x94>)
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	0018      	movs	r0, r3
 8000fc6:	f003 f917 	bl	80041f8 <HAL_UARTEx_SetTxFifoThreshold>
 8000fca:	1e03      	subs	r3, r0, #0
 8000fcc:	d001      	beq.n	8000fd2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000fce:	f7ff fe3d 	bl	8000c4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8000ffc <MX_USART2_UART_Init+0x94>)
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	f003 f94e 	bl	8004278 <HAL_UARTEx_SetRxFifoThreshold>
 8000fdc:	1e03      	subs	r3, r0, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000fe0:	f7ff fe34 	bl	8000c4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000fe4:	4b05      	ldr	r3, [pc, #20]	@ (8000ffc <MX_USART2_UART_Init+0x94>)
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	f003 f8cc 	bl	8004184 <HAL_UARTEx_DisableFifoMode>
 8000fec:	1e03      	subs	r3, r0, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000ff0:	f7ff fe2c 	bl	8000c4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ff4:	46c0      	nop			@ (mov r8, r8)
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	46c0      	nop			@ (mov r8, r8)
 8000ffc:	20000b50 	.word	0x20000b50
 8001000:	40004400 	.word	0x40004400

08001004 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001008:	4b16      	ldr	r3, [pc, #88]	@ (8001064 <MX_USART3_UART_Init+0x60>)
 800100a:	4a17      	ldr	r2, [pc, #92]	@ (8001068 <MX_USART3_UART_Init+0x64>)
 800100c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 19200;
 800100e:	4b15      	ldr	r3, [pc, #84]	@ (8001064 <MX_USART3_UART_Init+0x60>)
 8001010:	2296      	movs	r2, #150	@ 0x96
 8001012:	01d2      	lsls	r2, r2, #7
 8001014:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001016:	4b13      	ldr	r3, [pc, #76]	@ (8001064 <MX_USART3_UART_Init+0x60>)
 8001018:	2200      	movs	r2, #0
 800101a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800101c:	4b11      	ldr	r3, [pc, #68]	@ (8001064 <MX_USART3_UART_Init+0x60>)
 800101e:	2200      	movs	r2, #0
 8001020:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001022:	4b10      	ldr	r3, [pc, #64]	@ (8001064 <MX_USART3_UART_Init+0x60>)
 8001024:	2200      	movs	r2, #0
 8001026:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001028:	4b0e      	ldr	r3, [pc, #56]	@ (8001064 <MX_USART3_UART_Init+0x60>)
 800102a:	220c      	movs	r2, #12
 800102c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800102e:	4b0d      	ldr	r3, [pc, #52]	@ (8001064 <MX_USART3_UART_Init+0x60>)
 8001030:	2200      	movs	r2, #0
 8001032:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001034:	4b0b      	ldr	r3, [pc, #44]	@ (8001064 <MX_USART3_UART_Init+0x60>)
 8001036:	2200      	movs	r2, #0
 8001038:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800103a:	4b0a      	ldr	r3, [pc, #40]	@ (8001064 <MX_USART3_UART_Init+0x60>)
 800103c:	2200      	movs	r2, #0
 800103e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001040:	4b08      	ldr	r3, [pc, #32]	@ (8001064 <MX_USART3_UART_Init+0x60>)
 8001042:	2200      	movs	r2, #0
 8001044:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001046:	4b07      	ldr	r3, [pc, #28]	@ (8001064 <MX_USART3_UART_Init+0x60>)
 8001048:	2200      	movs	r2, #0
 800104a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800104c:	4b05      	ldr	r3, [pc, #20]	@ (8001064 <MX_USART3_UART_Init+0x60>)
 800104e:	0018      	movs	r0, r3
 8001050:	f001 fdd4 	bl	8002bfc <HAL_UART_Init>
 8001054:	1e03      	subs	r3, r0, #0
 8001056:	d001      	beq.n	800105c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001058:	f7ff fdf8 	bl	8000c4c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800105c:	46c0      	nop			@ (mov r8, r8)
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	46c0      	nop			@ (mov r8, r8)
 8001064:	20000be4 	.word	0x20000be4
 8001068:	40004800 	.word	0x40004800

0800106c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800106c:	b590      	push	{r4, r7, lr}
 800106e:	b099      	sub	sp, #100	@ 0x64
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001074:	234c      	movs	r3, #76	@ 0x4c
 8001076:	18fb      	adds	r3, r7, r3
 8001078:	0018      	movs	r0, r3
 800107a:	2314      	movs	r3, #20
 800107c:	001a      	movs	r2, r3
 800107e:	2100      	movs	r1, #0
 8001080:	f003 fcd8 	bl	8004a34 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001084:	2418      	movs	r4, #24
 8001086:	193b      	adds	r3, r7, r4
 8001088:	0018      	movs	r0, r3
 800108a:	2334      	movs	r3, #52	@ 0x34
 800108c:	001a      	movs	r2, r3
 800108e:	2100      	movs	r1, #0
 8001090:	f003 fcd0 	bl	8004a34 <memset>
  if(uartHandle->Instance==USART2)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a57      	ldr	r2, [pc, #348]	@ (80011f8 <HAL_UART_MspInit+0x18c>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d13f      	bne.n	800111e <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800109e:	193b      	adds	r3, r7, r4
 80010a0:	2202      	movs	r2, #2
 80010a2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80010a4:	193b      	adds	r3, r7, r4
 80010a6:	2200      	movs	r2, #0
 80010a8:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010aa:	193b      	adds	r3, r7, r4
 80010ac:	0018      	movs	r0, r3
 80010ae:	f001 fbed 	bl	800288c <HAL_RCCEx_PeriphCLKConfig>
 80010b2:	1e03      	subs	r3, r0, #0
 80010b4:	d001      	beq.n	80010ba <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80010b6:	f7ff fdc9 	bl	8000c4c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010ba:	4b50      	ldr	r3, [pc, #320]	@ (80011fc <HAL_UART_MspInit+0x190>)
 80010bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80010be:	4b4f      	ldr	r3, [pc, #316]	@ (80011fc <HAL_UART_MspInit+0x190>)
 80010c0:	2180      	movs	r1, #128	@ 0x80
 80010c2:	0289      	lsls	r1, r1, #10
 80010c4:	430a      	orrs	r2, r1
 80010c6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010c8:	4b4c      	ldr	r3, [pc, #304]	@ (80011fc <HAL_UART_MspInit+0x190>)
 80010ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80010cc:	2380      	movs	r3, #128	@ 0x80
 80010ce:	029b      	lsls	r3, r3, #10
 80010d0:	4013      	ands	r3, r2
 80010d2:	617b      	str	r3, [r7, #20]
 80010d4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d6:	4b49      	ldr	r3, [pc, #292]	@ (80011fc <HAL_UART_MspInit+0x190>)
 80010d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010da:	4b48      	ldr	r3, [pc, #288]	@ (80011fc <HAL_UART_MspInit+0x190>)
 80010dc:	2101      	movs	r1, #1
 80010de:	430a      	orrs	r2, r1
 80010e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80010e2:	4b46      	ldr	r3, [pc, #280]	@ (80011fc <HAL_UART_MspInit+0x190>)
 80010e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010e6:	2201      	movs	r2, #1
 80010e8:	4013      	ands	r3, r2
 80010ea:	613b      	str	r3, [r7, #16]
 80010ec:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80010ee:	214c      	movs	r1, #76	@ 0x4c
 80010f0:	187b      	adds	r3, r7, r1
 80010f2:	220c      	movs	r2, #12
 80010f4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f6:	187b      	adds	r3, r7, r1
 80010f8:	2202      	movs	r2, #2
 80010fa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	187b      	adds	r3, r7, r1
 80010fe:	2200      	movs	r2, #0
 8001100:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001102:	187b      	adds	r3, r7, r1
 8001104:	2200      	movs	r2, #0
 8001106:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001108:	187b      	adds	r3, r7, r1
 800110a:	2201      	movs	r2, #1
 800110c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800110e:	187a      	adds	r2, r7, r1
 8001110:	23a0      	movs	r3, #160	@ 0xa0
 8001112:	05db      	lsls	r3, r3, #23
 8001114:	0011      	movs	r1, r2
 8001116:	0018      	movs	r0, r3
 8001118:	f000 fd26 	bl	8001b68 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_4_LPUART1_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800111c:	e067      	b.n	80011ee <HAL_UART_MspInit+0x182>
  else if(uartHandle->Instance==USART3)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a37      	ldr	r2, [pc, #220]	@ (8001200 <HAL_UART_MspInit+0x194>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d162      	bne.n	80011ee <HAL_UART_MspInit+0x182>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001128:	4b34      	ldr	r3, [pc, #208]	@ (80011fc <HAL_UART_MspInit+0x190>)
 800112a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800112c:	4b33      	ldr	r3, [pc, #204]	@ (80011fc <HAL_UART_MspInit+0x190>)
 800112e:	2180      	movs	r1, #128	@ 0x80
 8001130:	02c9      	lsls	r1, r1, #11
 8001132:	430a      	orrs	r2, r1
 8001134:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001136:	4b31      	ldr	r3, [pc, #196]	@ (80011fc <HAL_UART_MspInit+0x190>)
 8001138:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800113a:	2380      	movs	r3, #128	@ 0x80
 800113c:	02db      	lsls	r3, r3, #11
 800113e:	4013      	ands	r3, r2
 8001140:	60fb      	str	r3, [r7, #12]
 8001142:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001144:	4b2d      	ldr	r3, [pc, #180]	@ (80011fc <HAL_UART_MspInit+0x190>)
 8001146:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001148:	4b2c      	ldr	r3, [pc, #176]	@ (80011fc <HAL_UART_MspInit+0x190>)
 800114a:	2104      	movs	r1, #4
 800114c:	430a      	orrs	r2, r1
 800114e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001150:	4b2a      	ldr	r3, [pc, #168]	@ (80011fc <HAL_UART_MspInit+0x190>)
 8001152:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001154:	2204      	movs	r2, #4
 8001156:	4013      	ands	r3, r2
 8001158:	60bb      	str	r3, [r7, #8]
 800115a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800115c:	214c      	movs	r1, #76	@ 0x4c
 800115e:	187b      	adds	r3, r7, r1
 8001160:	2230      	movs	r2, #48	@ 0x30
 8001162:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001164:	187b      	adds	r3, r7, r1
 8001166:	2202      	movs	r2, #2
 8001168:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116a:	187b      	adds	r3, r7, r1
 800116c:	2200      	movs	r2, #0
 800116e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001170:	187b      	adds	r3, r7, r1
 8001172:	2200      	movs	r2, #0
 8001174:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART3;
 8001176:	187b      	adds	r3, r7, r1
 8001178:	2200      	movs	r2, #0
 800117a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800117c:	187b      	adds	r3, r7, r1
 800117e:	4a21      	ldr	r2, [pc, #132]	@ (8001204 <HAL_UART_MspInit+0x198>)
 8001180:	0019      	movs	r1, r3
 8001182:	0010      	movs	r0, r2
 8001184:	f000 fcf0 	bl	8001b68 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel1;
 8001188:	4b1f      	ldr	r3, [pc, #124]	@ (8001208 <HAL_UART_MspInit+0x19c>)
 800118a:	4a20      	ldr	r2, [pc, #128]	@ (800120c <HAL_UART_MspInit+0x1a0>)
 800118c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 800118e:	4b1e      	ldr	r3, [pc, #120]	@ (8001208 <HAL_UART_MspInit+0x19c>)
 8001190:	2236      	movs	r2, #54	@ 0x36
 8001192:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001194:	4b1c      	ldr	r3, [pc, #112]	@ (8001208 <HAL_UART_MspInit+0x19c>)
 8001196:	2200      	movs	r2, #0
 8001198:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800119a:	4b1b      	ldr	r3, [pc, #108]	@ (8001208 <HAL_UART_MspInit+0x19c>)
 800119c:	2200      	movs	r2, #0
 800119e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011a0:	4b19      	ldr	r3, [pc, #100]	@ (8001208 <HAL_UART_MspInit+0x19c>)
 80011a2:	2280      	movs	r2, #128	@ 0x80
 80011a4:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011a6:	4b18      	ldr	r3, [pc, #96]	@ (8001208 <HAL_UART_MspInit+0x19c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011ac:	4b16      	ldr	r3, [pc, #88]	@ (8001208 <HAL_UART_MspInit+0x19c>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80011b2:	4b15      	ldr	r3, [pc, #84]	@ (8001208 <HAL_UART_MspInit+0x19c>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80011b8:	4b13      	ldr	r3, [pc, #76]	@ (8001208 <HAL_UART_MspInit+0x19c>)
 80011ba:	2280      	movs	r2, #128	@ 0x80
 80011bc:	0152      	lsls	r2, r2, #5
 80011be:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80011c0:	4b11      	ldr	r3, [pc, #68]	@ (8001208 <HAL_UART_MspInit+0x19c>)
 80011c2:	0018      	movs	r0, r3
 80011c4:	f000 f9b2 	bl	800152c <HAL_DMA_Init>
 80011c8:	1e03      	subs	r3, r0, #0
 80011ca:	d001      	beq.n	80011d0 <HAL_UART_MspInit+0x164>
      Error_Handler();
 80011cc:	f7ff fd3e 	bl	8000c4c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2180      	movs	r1, #128	@ 0x80
 80011d4:	4a0c      	ldr	r2, [pc, #48]	@ (8001208 <HAL_UART_MspInit+0x19c>)
 80011d6:	505a      	str	r2, [r3, r1]
 80011d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001208 <HAL_UART_MspInit+0x19c>)
 80011da:	687a      	ldr	r2, [r7, #4]
 80011dc:	629a      	str	r2, [r3, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART3_4_LPUART1_IRQn, 2, 0);
 80011de:	2200      	movs	r2, #0
 80011e0:	2102      	movs	r1, #2
 80011e2:	201d      	movs	r0, #29
 80011e4:	f000 f970 	bl	80014c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_LPUART1_IRQn);
 80011e8:	201d      	movs	r0, #29
 80011ea:	f000 f982 	bl	80014f2 <HAL_NVIC_EnableIRQ>
}
 80011ee:	46c0      	nop			@ (mov r8, r8)
 80011f0:	46bd      	mov	sp, r7
 80011f2:	b019      	add	sp, #100	@ 0x64
 80011f4:	bd90      	pop	{r4, r7, pc}
 80011f6:	46c0      	nop			@ (mov r8, r8)
 80011f8:	40004400 	.word	0x40004400
 80011fc:	40021000 	.word	0x40021000
 8001200:	40004800 	.word	0x40004800
 8001204:	50000800 	.word	0x50000800
 8001208:	20000c78 	.word	0x20000c78
 800120c:	40020008 	.word	0x40020008

08001210 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
ldr   r0, =_estack
 8001210:	480d      	ldr	r0, [pc, #52]	@ (8001248 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001212:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001214:	f7ff fe28 	bl	8000e68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001218:	480c      	ldr	r0, [pc, #48]	@ (800124c <LoopForever+0x6>)
  ldr r1, =_edata
 800121a:	490d      	ldr	r1, [pc, #52]	@ (8001250 <LoopForever+0xa>)
  ldr r2, =_sidata
 800121c:	4a0d      	ldr	r2, [pc, #52]	@ (8001254 <LoopForever+0xe>)
  movs r3, #0
 800121e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001220:	e002      	b.n	8001228 <LoopCopyDataInit>

08001222 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001222:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001224:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001226:	3304      	adds	r3, #4

08001228 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001228:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800122a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800122c:	d3f9      	bcc.n	8001222 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800122e:	4a0a      	ldr	r2, [pc, #40]	@ (8001258 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001230:	4c0a      	ldr	r4, [pc, #40]	@ (800125c <LoopForever+0x16>)
  movs r3, #0
 8001232:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001234:	e001      	b.n	800123a <LoopFillZerobss>

08001236 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001236:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001238:	3204      	adds	r2, #4

0800123a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800123a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800123c:	d3fb      	bcc.n	8001236 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800123e:	f003 fc41 	bl	8004ac4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001242:	f7ff fc5d 	bl	8000b00 <main>

08001246 <LoopForever>:

LoopForever:
  b LoopForever
 8001246:	e7fe      	b.n	8001246 <LoopForever>
ldr   r0, =_estack
 8001248:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 800124c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001250:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001254:	08005694 	.word	0x08005694
  ldr r2, =_sbss
 8001258:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800125c:	20000e24 	.word	0x20000e24

08001260 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001260:	e7fe      	b.n	8001260 <ADC1_COMP_IRQHandler>
	...

08001264 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800126a:	1dfb      	adds	r3, r7, #7
 800126c:	2200      	movs	r2, #0
 800126e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001270:	4b0b      	ldr	r3, [pc, #44]	@ (80012a0 <HAL_Init+0x3c>)
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	4b0a      	ldr	r3, [pc, #40]	@ (80012a0 <HAL_Init+0x3c>)
 8001276:	2180      	movs	r1, #128	@ 0x80
 8001278:	0049      	lsls	r1, r1, #1
 800127a:	430a      	orrs	r2, r1
 800127c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800127e:	2000      	movs	r0, #0
 8001280:	f000 f810 	bl	80012a4 <HAL_InitTick>
 8001284:	1e03      	subs	r3, r0, #0
 8001286:	d003      	beq.n	8001290 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001288:	1dfb      	adds	r3, r7, #7
 800128a:	2201      	movs	r2, #1
 800128c:	701a      	strb	r2, [r3, #0]
 800128e:	e001      	b.n	8001294 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001290:	f7ff fd14 	bl	8000cbc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001294:	1dfb      	adds	r3, r7, #7
 8001296:	781b      	ldrb	r3, [r3, #0]
}
 8001298:	0018      	movs	r0, r3
 800129a:	46bd      	mov	sp, r7
 800129c:	b002      	add	sp, #8
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	40022000 	.word	0x40022000

080012a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012a4:	b590      	push	{r4, r7, lr}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80012ac:	230f      	movs	r3, #15
 80012ae:	18fb      	adds	r3, r7, r3
 80012b0:	2200      	movs	r2, #0
 80012b2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80012b4:	4b1d      	ldr	r3, [pc, #116]	@ (800132c <HAL_InitTick+0x88>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d02b      	beq.n	8001314 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80012bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001330 <HAL_InitTick+0x8c>)
 80012be:	681c      	ldr	r4, [r3, #0]
 80012c0:	4b1a      	ldr	r3, [pc, #104]	@ (800132c <HAL_InitTick+0x88>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	0019      	movs	r1, r3
 80012c6:	23fa      	movs	r3, #250	@ 0xfa
 80012c8:	0098      	lsls	r0, r3, #2
 80012ca:	f7fe ff25 	bl	8000118 <__udivsi3>
 80012ce:	0003      	movs	r3, r0
 80012d0:	0019      	movs	r1, r3
 80012d2:	0020      	movs	r0, r4
 80012d4:	f7fe ff20 	bl	8000118 <__udivsi3>
 80012d8:	0003      	movs	r3, r0
 80012da:	0018      	movs	r0, r3
 80012dc:	f000 f919 	bl	8001512 <HAL_SYSTICK_Config>
 80012e0:	1e03      	subs	r3, r0, #0
 80012e2:	d112      	bne.n	800130a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2b03      	cmp	r3, #3
 80012e8:	d80a      	bhi.n	8001300 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012ea:	6879      	ldr	r1, [r7, #4]
 80012ec:	2301      	movs	r3, #1
 80012ee:	425b      	negs	r3, r3
 80012f0:	2200      	movs	r2, #0
 80012f2:	0018      	movs	r0, r3
 80012f4:	f000 f8e8 	bl	80014c8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001334 <HAL_InitTick+0x90>)
 80012fa:	687a      	ldr	r2, [r7, #4]
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	e00d      	b.n	800131c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001300:	230f      	movs	r3, #15
 8001302:	18fb      	adds	r3, r7, r3
 8001304:	2201      	movs	r2, #1
 8001306:	701a      	strb	r2, [r3, #0]
 8001308:	e008      	b.n	800131c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800130a:	230f      	movs	r3, #15
 800130c:	18fb      	adds	r3, r7, r3
 800130e:	2201      	movs	r2, #1
 8001310:	701a      	strb	r2, [r3, #0]
 8001312:	e003      	b.n	800131c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001314:	230f      	movs	r3, #15
 8001316:	18fb      	adds	r3, r7, r3
 8001318:	2201      	movs	r2, #1
 800131a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800131c:	230f      	movs	r3, #15
 800131e:	18fb      	adds	r3, r7, r3
 8001320:	781b      	ldrb	r3, [r3, #0]
}
 8001322:	0018      	movs	r0, r3
 8001324:	46bd      	mov	sp, r7
 8001326:	b005      	add	sp, #20
 8001328:	bd90      	pop	{r4, r7, pc}
 800132a:	46c0      	nop			@ (mov r8, r8)
 800132c:	20000014 	.word	0x20000014
 8001330:	2000000c 	.word	0x2000000c
 8001334:	20000010 	.word	0x20000010

08001338 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800133c:	4b05      	ldr	r3, [pc, #20]	@ (8001354 <HAL_IncTick+0x1c>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	001a      	movs	r2, r3
 8001342:	4b05      	ldr	r3, [pc, #20]	@ (8001358 <HAL_IncTick+0x20>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	18d2      	adds	r2, r2, r3
 8001348:	4b03      	ldr	r3, [pc, #12]	@ (8001358 <HAL_IncTick+0x20>)
 800134a:	601a      	str	r2, [r3, #0]
}
 800134c:	46c0      	nop			@ (mov r8, r8)
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	46c0      	nop			@ (mov r8, r8)
 8001354:	20000014 	.word	0x20000014
 8001358:	20000cd4 	.word	0x20000cd4

0800135c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  return uwTick;
 8001360:	4b02      	ldr	r3, [pc, #8]	@ (800136c <HAL_GetTick+0x10>)
 8001362:	681b      	ldr	r3, [r3, #0]
}
 8001364:	0018      	movs	r0, r3
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	46c0      	nop			@ (mov r8, r8)
 800136c:	20000cd4 	.word	0x20000cd4

08001370 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	0002      	movs	r2, r0
 8001378:	1dfb      	adds	r3, r7, #7
 800137a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800137c:	1dfb      	adds	r3, r7, #7
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	2b7f      	cmp	r3, #127	@ 0x7f
 8001382:	d809      	bhi.n	8001398 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001384:	1dfb      	adds	r3, r7, #7
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	001a      	movs	r2, r3
 800138a:	231f      	movs	r3, #31
 800138c:	401a      	ands	r2, r3
 800138e:	4b04      	ldr	r3, [pc, #16]	@ (80013a0 <__NVIC_EnableIRQ+0x30>)
 8001390:	2101      	movs	r1, #1
 8001392:	4091      	lsls	r1, r2
 8001394:	000a      	movs	r2, r1
 8001396:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001398:	46c0      	nop			@ (mov r8, r8)
 800139a:	46bd      	mov	sp, r7
 800139c:	b002      	add	sp, #8
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	e000e100 	.word	0xe000e100

080013a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013a4:	b590      	push	{r4, r7, lr}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	0002      	movs	r2, r0
 80013ac:	6039      	str	r1, [r7, #0]
 80013ae:	1dfb      	adds	r3, r7, #7
 80013b0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80013b2:	1dfb      	adds	r3, r7, #7
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80013b8:	d828      	bhi.n	800140c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013ba:	4a2f      	ldr	r2, [pc, #188]	@ (8001478 <__NVIC_SetPriority+0xd4>)
 80013bc:	1dfb      	adds	r3, r7, #7
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	b25b      	sxtb	r3, r3
 80013c2:	089b      	lsrs	r3, r3, #2
 80013c4:	33c0      	adds	r3, #192	@ 0xc0
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	589b      	ldr	r3, [r3, r2]
 80013ca:	1dfa      	adds	r2, r7, #7
 80013cc:	7812      	ldrb	r2, [r2, #0]
 80013ce:	0011      	movs	r1, r2
 80013d0:	2203      	movs	r2, #3
 80013d2:	400a      	ands	r2, r1
 80013d4:	00d2      	lsls	r2, r2, #3
 80013d6:	21ff      	movs	r1, #255	@ 0xff
 80013d8:	4091      	lsls	r1, r2
 80013da:	000a      	movs	r2, r1
 80013dc:	43d2      	mvns	r2, r2
 80013de:	401a      	ands	r2, r3
 80013e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	019b      	lsls	r3, r3, #6
 80013e6:	22ff      	movs	r2, #255	@ 0xff
 80013e8:	401a      	ands	r2, r3
 80013ea:	1dfb      	adds	r3, r7, #7
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	0018      	movs	r0, r3
 80013f0:	2303      	movs	r3, #3
 80013f2:	4003      	ands	r3, r0
 80013f4:	00db      	lsls	r3, r3, #3
 80013f6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013f8:	481f      	ldr	r0, [pc, #124]	@ (8001478 <__NVIC_SetPriority+0xd4>)
 80013fa:	1dfb      	adds	r3, r7, #7
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	b25b      	sxtb	r3, r3
 8001400:	089b      	lsrs	r3, r3, #2
 8001402:	430a      	orrs	r2, r1
 8001404:	33c0      	adds	r3, #192	@ 0xc0
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800140a:	e031      	b.n	8001470 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800140c:	4a1b      	ldr	r2, [pc, #108]	@ (800147c <__NVIC_SetPriority+0xd8>)
 800140e:	1dfb      	adds	r3, r7, #7
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	0019      	movs	r1, r3
 8001414:	230f      	movs	r3, #15
 8001416:	400b      	ands	r3, r1
 8001418:	3b08      	subs	r3, #8
 800141a:	089b      	lsrs	r3, r3, #2
 800141c:	3306      	adds	r3, #6
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	18d3      	adds	r3, r2, r3
 8001422:	3304      	adds	r3, #4
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	1dfa      	adds	r2, r7, #7
 8001428:	7812      	ldrb	r2, [r2, #0]
 800142a:	0011      	movs	r1, r2
 800142c:	2203      	movs	r2, #3
 800142e:	400a      	ands	r2, r1
 8001430:	00d2      	lsls	r2, r2, #3
 8001432:	21ff      	movs	r1, #255	@ 0xff
 8001434:	4091      	lsls	r1, r2
 8001436:	000a      	movs	r2, r1
 8001438:	43d2      	mvns	r2, r2
 800143a:	401a      	ands	r2, r3
 800143c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	019b      	lsls	r3, r3, #6
 8001442:	22ff      	movs	r2, #255	@ 0xff
 8001444:	401a      	ands	r2, r3
 8001446:	1dfb      	adds	r3, r7, #7
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	0018      	movs	r0, r3
 800144c:	2303      	movs	r3, #3
 800144e:	4003      	ands	r3, r0
 8001450:	00db      	lsls	r3, r3, #3
 8001452:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001454:	4809      	ldr	r0, [pc, #36]	@ (800147c <__NVIC_SetPriority+0xd8>)
 8001456:	1dfb      	adds	r3, r7, #7
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	001c      	movs	r4, r3
 800145c:	230f      	movs	r3, #15
 800145e:	4023      	ands	r3, r4
 8001460:	3b08      	subs	r3, #8
 8001462:	089b      	lsrs	r3, r3, #2
 8001464:	430a      	orrs	r2, r1
 8001466:	3306      	adds	r3, #6
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	18c3      	adds	r3, r0, r3
 800146c:	3304      	adds	r3, #4
 800146e:	601a      	str	r2, [r3, #0]
}
 8001470:	46c0      	nop			@ (mov r8, r8)
 8001472:	46bd      	mov	sp, r7
 8001474:	b003      	add	sp, #12
 8001476:	bd90      	pop	{r4, r7, pc}
 8001478:	e000e100 	.word	0xe000e100
 800147c:	e000ed00 	.word	0xe000ed00

08001480 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	1e5a      	subs	r2, r3, #1
 800148c:	2380      	movs	r3, #128	@ 0x80
 800148e:	045b      	lsls	r3, r3, #17
 8001490:	429a      	cmp	r2, r3
 8001492:	d301      	bcc.n	8001498 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001494:	2301      	movs	r3, #1
 8001496:	e010      	b.n	80014ba <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001498:	4b0a      	ldr	r3, [pc, #40]	@ (80014c4 <SysTick_Config+0x44>)
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	3a01      	subs	r2, #1
 800149e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014a0:	2301      	movs	r3, #1
 80014a2:	425b      	negs	r3, r3
 80014a4:	2103      	movs	r1, #3
 80014a6:	0018      	movs	r0, r3
 80014a8:	f7ff ff7c 	bl	80013a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014ac:	4b05      	ldr	r3, [pc, #20]	@ (80014c4 <SysTick_Config+0x44>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014b2:	4b04      	ldr	r3, [pc, #16]	@ (80014c4 <SysTick_Config+0x44>)
 80014b4:	2207      	movs	r2, #7
 80014b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014b8:	2300      	movs	r3, #0
}
 80014ba:	0018      	movs	r0, r3
 80014bc:	46bd      	mov	sp, r7
 80014be:	b002      	add	sp, #8
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	46c0      	nop			@ (mov r8, r8)
 80014c4:	e000e010 	.word	0xe000e010

080014c8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	60b9      	str	r1, [r7, #8]
 80014d0:	607a      	str	r2, [r7, #4]
 80014d2:	210f      	movs	r1, #15
 80014d4:	187b      	adds	r3, r7, r1
 80014d6:	1c02      	adds	r2, r0, #0
 80014d8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80014da:	68ba      	ldr	r2, [r7, #8]
 80014dc:	187b      	adds	r3, r7, r1
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	b25b      	sxtb	r3, r3
 80014e2:	0011      	movs	r1, r2
 80014e4:	0018      	movs	r0, r3
 80014e6:	f7ff ff5d 	bl	80013a4 <__NVIC_SetPriority>
}
 80014ea:	46c0      	nop			@ (mov r8, r8)
 80014ec:	46bd      	mov	sp, r7
 80014ee:	b004      	add	sp, #16
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b082      	sub	sp, #8
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	0002      	movs	r2, r0
 80014fa:	1dfb      	adds	r3, r7, #7
 80014fc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014fe:	1dfb      	adds	r3, r7, #7
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	b25b      	sxtb	r3, r3
 8001504:	0018      	movs	r0, r3
 8001506:	f7ff ff33 	bl	8001370 <__NVIC_EnableIRQ>
}
 800150a:	46c0      	nop			@ (mov r8, r8)
 800150c:	46bd      	mov	sp, r7
 800150e:	b002      	add	sp, #8
 8001510:	bd80      	pop	{r7, pc}

08001512 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b082      	sub	sp, #8
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	0018      	movs	r0, r3
 800151e:	f7ff ffaf 	bl	8001480 <SysTick_Config>
 8001522:	0003      	movs	r3, r0
}
 8001524:	0018      	movs	r0, r3
 8001526:	46bd      	mov	sp, r7
 8001528:	b002      	add	sp, #8
 800152a:	bd80      	pop	{r7, pc}

0800152c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d101      	bne.n	800153e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e077      	b.n	800162e <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a3d      	ldr	r2, [pc, #244]	@ (8001638 <HAL_DMA_Init+0x10c>)
 8001544:	4694      	mov	ip, r2
 8001546:	4463      	add	r3, ip
 8001548:	2114      	movs	r1, #20
 800154a:	0018      	movs	r0, r3
 800154c:	f7fe fde4 	bl	8000118 <__udivsi3>
 8001550:	0003      	movs	r3, r0
 8001552:	009a      	lsls	r2, r3, #2
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2225      	movs	r2, #37	@ 0x25
 800155c:	2102      	movs	r1, #2
 800155e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4934      	ldr	r1, [pc, #208]	@ (800163c <HAL_DMA_Init+0x110>)
 800156c:	400a      	ands	r2, r1
 800156e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	6819      	ldr	r1, [r3, #0]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	689a      	ldr	r2, [r3, #8]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	68db      	ldr	r3, [r3, #12]
 800157e:	431a      	orrs	r2, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	691b      	ldr	r3, [r3, #16]
 8001584:	431a      	orrs	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	695b      	ldr	r3, [r3, #20]
 800158a:	431a      	orrs	r2, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	699b      	ldr	r3, [r3, #24]
 8001590:	431a      	orrs	r2, r3
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	69db      	ldr	r3, [r3, #28]
 8001596:	431a      	orrs	r2, r3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6a1b      	ldr	r3, [r3, #32]
 800159c:	431a      	orrs	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	430a      	orrs	r2, r1
 80015a4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	0018      	movs	r0, r3
 80015aa:	f000 fa8d 	bl	8001ac8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	689a      	ldr	r2, [r3, #8]
 80015b2:	2380      	movs	r3, #128	@ 0x80
 80015b4:	01db      	lsls	r3, r3, #7
 80015b6:	429a      	cmp	r2, r3
 80015b8:	d102      	bne.n	80015c0 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2200      	movs	r2, #0
 80015be:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	685a      	ldr	r2, [r3, #4]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015c8:	213f      	movs	r1, #63	@ 0x3f
 80015ca:	400a      	ands	r2, r1
 80015cc:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80015d6:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d011      	beq.n	8001604 <HAL_DMA_Init+0xd8>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	2b04      	cmp	r3, #4
 80015e6:	d80d      	bhi.n	8001604 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	0018      	movs	r0, r3
 80015ec:	f000 fa98 	bl	8001b20 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015fc:	687a      	ldr	r2, [r7, #4]
 80015fe:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	e008      	b.n	8001616 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2200      	movs	r2, #0
 8001608:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2200      	movs	r2, #0
 800160e:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2200      	movs	r2, #0
 8001614:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2225      	movs	r2, #37	@ 0x25
 8001620:	2101      	movs	r1, #1
 8001622:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2224      	movs	r2, #36	@ 0x24
 8001628:	2100      	movs	r1, #0
 800162a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800162c:	2300      	movs	r3, #0
}
 800162e:	0018      	movs	r0, r3
 8001630:	46bd      	mov	sp, r7
 8001632:	b002      	add	sp, #8
 8001634:	bd80      	pop	{r7, pc}
 8001636:	46c0      	nop			@ (mov r8, r8)
 8001638:	bffdfff8 	.word	0xbffdfff8
 800163c:	ffff800f 	.word	0xffff800f

08001640 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
 800164c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800164e:	2317      	movs	r3, #23
 8001650:	18fb      	adds	r3, r7, r3
 8001652:	2200      	movs	r2, #0
 8001654:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	2224      	movs	r2, #36	@ 0x24
 800165a:	5c9b      	ldrb	r3, [r3, r2]
 800165c:	2b01      	cmp	r3, #1
 800165e:	d101      	bne.n	8001664 <HAL_DMA_Start_IT+0x24>
 8001660:	2302      	movs	r3, #2
 8001662:	e06f      	b.n	8001744 <HAL_DMA_Start_IT+0x104>
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	2224      	movs	r2, #36	@ 0x24
 8001668:	2101      	movs	r1, #1
 800166a:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	2225      	movs	r2, #37	@ 0x25
 8001670:	5c9b      	ldrb	r3, [r3, r2]
 8001672:	b2db      	uxtb	r3, r3
 8001674:	2b01      	cmp	r3, #1
 8001676:	d157      	bne.n	8001728 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	2225      	movs	r2, #37	@ 0x25
 800167c:	2102      	movs	r1, #2
 800167e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	2200      	movs	r2, #0
 8001684:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	2101      	movs	r1, #1
 8001692:	438a      	bics	r2, r1
 8001694:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	687a      	ldr	r2, [r7, #4]
 800169a:	68b9      	ldr	r1, [r7, #8]
 800169c:	68f8      	ldr	r0, [r7, #12]
 800169e:	f000 f9d3 	bl	8001a48 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d008      	beq.n	80016bc <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	210e      	movs	r1, #14
 80016b6:	430a      	orrs	r2, r1
 80016b8:	601a      	str	r2, [r3, #0]
 80016ba:	e00f      	b.n	80016dc <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2104      	movs	r1, #4
 80016c8:	438a      	bics	r2, r1
 80016ca:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	210a      	movs	r1, #10
 80016d8:	430a      	orrs	r2, r1
 80016da:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	2380      	movs	r3, #128	@ 0x80
 80016e4:	025b      	lsls	r3, r3, #9
 80016e6:	4013      	ands	r3, r2
 80016e8:	d008      	beq.n	80016fc <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f4:	2180      	movs	r1, #128	@ 0x80
 80016f6:	0049      	lsls	r1, r1, #1
 80016f8:	430a      	orrs	r2, r1
 80016fa:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001700:	2b00      	cmp	r3, #0
 8001702:	d008      	beq.n	8001716 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800170e:	2180      	movs	r1, #128	@ 0x80
 8001710:	0049      	lsls	r1, r1, #1
 8001712:	430a      	orrs	r2, r1
 8001714:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	2101      	movs	r1, #1
 8001722:	430a      	orrs	r2, r1
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	e00a      	b.n	800173e <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2280      	movs	r2, #128	@ 0x80
 800172c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	2224      	movs	r2, #36	@ 0x24
 8001732:	2100      	movs	r1, #0
 8001734:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8001736:	2317      	movs	r3, #23
 8001738:	18fb      	adds	r3, r7, r3
 800173a:	2201      	movs	r2, #1
 800173c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800173e:	2317      	movs	r3, #23
 8001740:	18fb      	adds	r3, r7, r3
 8001742:	781b      	ldrb	r3, [r3, #0]
}
 8001744:	0018      	movs	r0, r3
 8001746:	46bd      	mov	sp, r7
 8001748:	b006      	add	sp, #24
 800174a:	bd80      	pop	{r7, pc}

0800174c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d101      	bne.n	800175e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e050      	b.n	8001800 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2225      	movs	r2, #37	@ 0x25
 8001762:	5c9b      	ldrb	r3, [r3, r2]
 8001764:	b2db      	uxtb	r3, r3
 8001766:	2b02      	cmp	r3, #2
 8001768:	d008      	beq.n	800177c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2204      	movs	r2, #4
 800176e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2224      	movs	r2, #36	@ 0x24
 8001774:	2100      	movs	r1, #0
 8001776:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	e041      	b.n	8001800 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	210e      	movs	r1, #14
 8001788:	438a      	bics	r2, r1
 800178a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001796:	491c      	ldr	r1, [pc, #112]	@ (8001808 <HAL_DMA_Abort+0xbc>)
 8001798:	400a      	ands	r2, r1
 800179a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	2101      	movs	r1, #1
 80017a8:	438a      	bics	r2, r1
 80017aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 80017ac:	4b17      	ldr	r3, [pc, #92]	@ (800180c <HAL_DMA_Abort+0xc0>)
 80017ae:	6859      	ldr	r1, [r3, #4]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b4:	221c      	movs	r2, #28
 80017b6:	4013      	ands	r3, r2
 80017b8:	2201      	movs	r2, #1
 80017ba:	409a      	lsls	r2, r3
 80017bc:	4b13      	ldr	r3, [pc, #76]	@ (800180c <HAL_DMA_Abort+0xc0>)
 80017be:	430a      	orrs	r2, r1
 80017c0:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017c6:	687a      	ldr	r2, [r7, #4]
 80017c8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80017ca:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d00c      	beq.n	80017ee <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80017de:	490a      	ldr	r1, [pc, #40]	@ (8001808 <HAL_DMA_Abort+0xbc>)
 80017e0:	400a      	ands	r2, r1
 80017e2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017e8:	687a      	ldr	r2, [r7, #4]
 80017ea:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80017ec:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2225      	movs	r2, #37	@ 0x25
 80017f2:	2101      	movs	r1, #1
 80017f4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2224      	movs	r2, #36	@ 0x24
 80017fa:	2100      	movs	r1, #0
 80017fc:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 80017fe:	2300      	movs	r3, #0
}
 8001800:	0018      	movs	r0, r3
 8001802:	46bd      	mov	sp, r7
 8001804:	b002      	add	sp, #8
 8001806:	bd80      	pop	{r7, pc}
 8001808:	fffffeff 	.word	0xfffffeff
 800180c:	40020000 	.word	0x40020000

08001810 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001818:	210f      	movs	r1, #15
 800181a:	187b      	adds	r3, r7, r1
 800181c:	2200      	movs	r2, #0
 800181e:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2225      	movs	r2, #37	@ 0x25
 8001824:	5c9b      	ldrb	r3, [r3, r2]
 8001826:	b2db      	uxtb	r3, r3
 8001828:	2b02      	cmp	r3, #2
 800182a:	d006      	beq.n	800183a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2204      	movs	r2, #4
 8001830:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001832:	187b      	adds	r3, r7, r1
 8001834:	2201      	movs	r2, #1
 8001836:	701a      	strb	r2, [r3, #0]
 8001838:	e049      	b.n	80018ce <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	210e      	movs	r1, #14
 8001846:	438a      	bics	r2, r1
 8001848:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2101      	movs	r1, #1
 8001856:	438a      	bics	r2, r1
 8001858:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001864:	491d      	ldr	r1, [pc, #116]	@ (80018dc <HAL_DMA_Abort_IT+0xcc>)
 8001866:	400a      	ands	r2, r1
 8001868:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 800186a:	4b1d      	ldr	r3, [pc, #116]	@ (80018e0 <HAL_DMA_Abort_IT+0xd0>)
 800186c:	6859      	ldr	r1, [r3, #4]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001872:	221c      	movs	r2, #28
 8001874:	4013      	ands	r3, r2
 8001876:	2201      	movs	r2, #1
 8001878:	409a      	lsls	r2, r3
 800187a:	4b19      	ldr	r3, [pc, #100]	@ (80018e0 <HAL_DMA_Abort_IT+0xd0>)
 800187c:	430a      	orrs	r2, r1
 800187e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001884:	687a      	ldr	r2, [r7, #4]
 8001886:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001888:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800188e:	2b00      	cmp	r3, #0
 8001890:	d00c      	beq.n	80018ac <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800189c:	490f      	ldr	r1, [pc, #60]	@ (80018dc <HAL_DMA_Abort_IT+0xcc>)
 800189e:	400a      	ands	r2, r1
 80018a0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018a6:	687a      	ldr	r2, [r7, #4]
 80018a8:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80018aa:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2225      	movs	r2, #37	@ 0x25
 80018b0:	2101      	movs	r1, #1
 80018b2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2224      	movs	r2, #36	@ 0x24
 80018b8:	2100      	movs	r1, #0
 80018ba:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d004      	beq.n	80018ce <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	0010      	movs	r0, r2
 80018cc:	4798      	blx	r3
    }
  }
  return status;
 80018ce:	230f      	movs	r3, #15
 80018d0:	18fb      	adds	r3, r7, r3
 80018d2:	781b      	ldrb	r3, [r3, #0]
}
 80018d4:	0018      	movs	r0, r3
 80018d6:	46bd      	mov	sp, r7
 80018d8:	b004      	add	sp, #16
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	fffffeff 	.word	0xfffffeff
 80018e0:	40020000 	.word	0x40020000

080018e4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80018ec:	4b55      	ldr	r3, [pc, #340]	@ (8001a44 <HAL_DMA_IRQHandler+0x160>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018fe:	221c      	movs	r2, #28
 8001900:	4013      	ands	r3, r2
 8001902:	2204      	movs	r2, #4
 8001904:	409a      	lsls	r2, r3
 8001906:	0013      	movs	r3, r2
 8001908:	68fa      	ldr	r2, [r7, #12]
 800190a:	4013      	ands	r3, r2
 800190c:	d027      	beq.n	800195e <HAL_DMA_IRQHandler+0x7a>
 800190e:	68bb      	ldr	r3, [r7, #8]
 8001910:	2204      	movs	r2, #4
 8001912:	4013      	ands	r3, r2
 8001914:	d023      	beq.n	800195e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2220      	movs	r2, #32
 800191e:	4013      	ands	r3, r2
 8001920:	d107      	bne.n	8001932 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2104      	movs	r1, #4
 800192e:	438a      	bics	r2, r1
 8001930:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8001932:	4b44      	ldr	r3, [pc, #272]	@ (8001a44 <HAL_DMA_IRQHandler+0x160>)
 8001934:	6859      	ldr	r1, [r3, #4]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800193a:	221c      	movs	r2, #28
 800193c:	4013      	ands	r3, r2
 800193e:	2204      	movs	r2, #4
 8001940:	409a      	lsls	r2, r3
 8001942:	4b40      	ldr	r3, [pc, #256]	@ (8001a44 <HAL_DMA_IRQHandler+0x160>)
 8001944:	430a      	orrs	r2, r1
 8001946:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194c:	2b00      	cmp	r3, #0
 800194e:	d100      	bne.n	8001952 <HAL_DMA_IRQHandler+0x6e>
 8001950:	e073      	b.n	8001a3a <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001956:	687a      	ldr	r2, [r7, #4]
 8001958:	0010      	movs	r0, r2
 800195a:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800195c:	e06d      	b.n	8001a3a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001962:	221c      	movs	r2, #28
 8001964:	4013      	ands	r3, r2
 8001966:	2202      	movs	r2, #2
 8001968:	409a      	lsls	r2, r3
 800196a:	0013      	movs	r3, r2
 800196c:	68fa      	ldr	r2, [r7, #12]
 800196e:	4013      	ands	r3, r2
 8001970:	d02e      	beq.n	80019d0 <HAL_DMA_IRQHandler+0xec>
 8001972:	68bb      	ldr	r3, [r7, #8]
 8001974:	2202      	movs	r2, #2
 8001976:	4013      	ands	r3, r2
 8001978:	d02a      	beq.n	80019d0 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2220      	movs	r2, #32
 8001982:	4013      	ands	r3, r2
 8001984:	d10b      	bne.n	800199e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	210a      	movs	r1, #10
 8001992:	438a      	bics	r2, r1
 8001994:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2225      	movs	r2, #37	@ 0x25
 800199a:	2101      	movs	r1, #1
 800199c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800199e:	4b29      	ldr	r3, [pc, #164]	@ (8001a44 <HAL_DMA_IRQHandler+0x160>)
 80019a0:	6859      	ldr	r1, [r3, #4]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a6:	221c      	movs	r2, #28
 80019a8:	4013      	ands	r3, r2
 80019aa:	2202      	movs	r2, #2
 80019ac:	409a      	lsls	r2, r3
 80019ae:	4b25      	ldr	r3, [pc, #148]	@ (8001a44 <HAL_DMA_IRQHandler+0x160>)
 80019b0:	430a      	orrs	r2, r1
 80019b2:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2224      	movs	r2, #36	@ 0x24
 80019b8:	2100      	movs	r1, #0
 80019ba:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d03a      	beq.n	8001a3a <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	0010      	movs	r0, r2
 80019cc:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80019ce:	e034      	b.n	8001a3a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d4:	221c      	movs	r2, #28
 80019d6:	4013      	ands	r3, r2
 80019d8:	2208      	movs	r2, #8
 80019da:	409a      	lsls	r2, r3
 80019dc:	0013      	movs	r3, r2
 80019de:	68fa      	ldr	r2, [r7, #12]
 80019e0:	4013      	ands	r3, r2
 80019e2:	d02b      	beq.n	8001a3c <HAL_DMA_IRQHandler+0x158>
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	2208      	movs	r2, #8
 80019e8:	4013      	ands	r3, r2
 80019ea:	d027      	beq.n	8001a3c <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	210e      	movs	r1, #14
 80019f8:	438a      	bics	r2, r1
 80019fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80019fc:	4b11      	ldr	r3, [pc, #68]	@ (8001a44 <HAL_DMA_IRQHandler+0x160>)
 80019fe:	6859      	ldr	r1, [r3, #4]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a04:	221c      	movs	r2, #28
 8001a06:	4013      	ands	r3, r2
 8001a08:	2201      	movs	r2, #1
 8001a0a:	409a      	lsls	r2, r3
 8001a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8001a44 <HAL_DMA_IRQHandler+0x160>)
 8001a0e:	430a      	orrs	r2, r1
 8001a10:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2201      	movs	r2, #1
 8001a16:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2225      	movs	r2, #37	@ 0x25
 8001a1c:	2101      	movs	r1, #1
 8001a1e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2224      	movs	r2, #36	@ 0x24
 8001a24:	2100      	movs	r1, #0
 8001a26:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d005      	beq.n	8001a3c <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	0010      	movs	r0, r2
 8001a38:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001a3a:	46c0      	nop			@ (mov r8, r8)
 8001a3c:	46c0      	nop			@ (mov r8, r8)
}
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	b004      	add	sp, #16
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40020000 	.word	0x40020000

08001a48 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
 8001a54:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a5a:	68fa      	ldr	r2, [r7, #12]
 8001a5c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001a5e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d004      	beq.n	8001a72 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a6c:	68fa      	ldr	r2, [r7, #12]
 8001a6e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001a70:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001a72:	4b14      	ldr	r3, [pc, #80]	@ (8001ac4 <DMA_SetConfig+0x7c>)
 8001a74:	6859      	ldr	r1, [r3, #4]
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7a:	221c      	movs	r2, #28
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	2201      	movs	r2, #1
 8001a80:	409a      	lsls	r2, r3
 8001a82:	4b10      	ldr	r3, [pc, #64]	@ (8001ac4 <DMA_SetConfig+0x7c>)
 8001a84:	430a      	orrs	r2, r1
 8001a86:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	683a      	ldr	r2, [r7, #0]
 8001a8e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	2b10      	cmp	r3, #16
 8001a96:	d108      	bne.n	8001aaa <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	687a      	ldr	r2, [r7, #4]
 8001a9e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	68ba      	ldr	r2, [r7, #8]
 8001aa6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001aa8:	e007      	b.n	8001aba <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	68ba      	ldr	r2, [r7, #8]
 8001ab0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	60da      	str	r2, [r3, #12]
}
 8001aba:	46c0      	nop			@ (mov r8, r8)
 8001abc:	46bd      	mov	sp, r7
 8001abe:	b004      	add	sp, #16
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	46c0      	nop			@ (mov r8, r8)
 8001ac4:	40020000 	.word	0x40020000

08001ac8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad4:	089b      	lsrs	r3, r3, #2
 8001ad6:	4a10      	ldr	r2, [pc, #64]	@ (8001b18 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8001ad8:	4694      	mov	ip, r2
 8001ada:	4463      	add	r3, ip
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	001a      	movs	r2, r3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	001a      	movs	r2, r3
 8001aea:	23ff      	movs	r3, #255	@ 0xff
 8001aec:	4013      	ands	r3, r2
 8001aee:	3b08      	subs	r3, #8
 8001af0:	2114      	movs	r1, #20
 8001af2:	0018      	movs	r0, r3
 8001af4:	f7fe fb10 	bl	8000118 <__udivsi3>
 8001af8:	0003      	movs	r3, r0
 8001afa:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	4a07      	ldr	r2, [pc, #28]	@ (8001b1c <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8001b00:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	221f      	movs	r2, #31
 8001b06:	4013      	ands	r3, r2
 8001b08:	2201      	movs	r2, #1
 8001b0a:	409a      	lsls	r2, r3
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8001b10:	46c0      	nop			@ (mov r8, r8)
 8001b12:	46bd      	mov	sp, r7
 8001b14:	b004      	add	sp, #16
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	10008200 	.word	0x10008200
 8001b1c:	40020880 	.word	0x40020880

08001b20 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	223f      	movs	r2, #63	@ 0x3f
 8001b2e:	4013      	ands	r3, r2
 8001b30:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	4a0a      	ldr	r2, [pc, #40]	@ (8001b60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001b36:	4694      	mov	ip, r2
 8001b38:	4463      	add	r3, ip
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	001a      	movs	r2, r3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4a07      	ldr	r2, [pc, #28]	@ (8001b64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001b46:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	3b01      	subs	r3, #1
 8001b4c:	2203      	movs	r2, #3
 8001b4e:	4013      	ands	r3, r2
 8001b50:	2201      	movs	r2, #1
 8001b52:	409a      	lsls	r2, r3
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8001b58:	46c0      	nop			@ (mov r8, r8)
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	b004      	add	sp, #16
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	1000823f 	.word	0x1000823f
 8001b64:	40020940 	.word	0x40020940

08001b68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b086      	sub	sp, #24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b76:	e147      	b.n	8001e08 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	697a      	ldr	r2, [r7, #20]
 8001b80:	4091      	lsls	r1, r2
 8001b82:	000a      	movs	r2, r1
 8001b84:	4013      	ands	r3, r2
 8001b86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d100      	bne.n	8001b90 <HAL_GPIO_Init+0x28>
 8001b8e:	e138      	b.n	8001e02 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	2203      	movs	r2, #3
 8001b96:	4013      	ands	r3, r2
 8001b98:	2b01      	cmp	r3, #1
 8001b9a:	d005      	beq.n	8001ba8 <HAL_GPIO_Init+0x40>
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	2203      	movs	r2, #3
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	2b02      	cmp	r3, #2
 8001ba6:	d130      	bne.n	8001c0a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	2203      	movs	r2, #3
 8001bb4:	409a      	lsls	r2, r3
 8001bb6:	0013      	movs	r3, r2
 8001bb8:	43da      	mvns	r2, r3
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	68da      	ldr	r2, [r3, #12]
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	005b      	lsls	r3, r3, #1
 8001bc8:	409a      	lsls	r2, r3
 8001bca:	0013      	movs	r3, r2
 8001bcc:	693a      	ldr	r2, [r7, #16]
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	693a      	ldr	r2, [r7, #16]
 8001bd6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bde:	2201      	movs	r2, #1
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	409a      	lsls	r2, r3
 8001be4:	0013      	movs	r3, r2
 8001be6:	43da      	mvns	r2, r3
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	4013      	ands	r3, r2
 8001bec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	091b      	lsrs	r3, r3, #4
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	401a      	ands	r2, r3
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	409a      	lsls	r2, r3
 8001bfc:	0013      	movs	r3, r2
 8001bfe:	693a      	ldr	r2, [r7, #16]
 8001c00:	4313      	orrs	r3, r2
 8001c02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	2203      	movs	r2, #3
 8001c10:	4013      	ands	r3, r2
 8001c12:	2b03      	cmp	r3, #3
 8001c14:	d017      	beq.n	8001c46 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	005b      	lsls	r3, r3, #1
 8001c20:	2203      	movs	r2, #3
 8001c22:	409a      	lsls	r2, r3
 8001c24:	0013      	movs	r3, r2
 8001c26:	43da      	mvns	r2, r3
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	689a      	ldr	r2, [r3, #8]
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	005b      	lsls	r3, r3, #1
 8001c36:	409a      	lsls	r2, r3
 8001c38:	0013      	movs	r3, r2
 8001c3a:	693a      	ldr	r2, [r7, #16]
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	693a      	ldr	r2, [r7, #16]
 8001c44:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	2203      	movs	r2, #3
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d123      	bne.n	8001c9a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	08da      	lsrs	r2, r3, #3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	3208      	adds	r2, #8
 8001c5a:	0092      	lsls	r2, r2, #2
 8001c5c:	58d3      	ldr	r3, [r2, r3]
 8001c5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	2207      	movs	r2, #7
 8001c64:	4013      	ands	r3, r2
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	220f      	movs	r2, #15
 8001c6a:	409a      	lsls	r2, r3
 8001c6c:	0013      	movs	r3, r2
 8001c6e:	43da      	mvns	r2, r3
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	4013      	ands	r3, r2
 8001c74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	691a      	ldr	r2, [r3, #16]
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	2107      	movs	r1, #7
 8001c7e:	400b      	ands	r3, r1
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	409a      	lsls	r2, r3
 8001c84:	0013      	movs	r3, r2
 8001c86:	693a      	ldr	r2, [r7, #16]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	08da      	lsrs	r2, r3, #3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	3208      	adds	r2, #8
 8001c94:	0092      	lsls	r2, r2, #2
 8001c96:	6939      	ldr	r1, [r7, #16]
 8001c98:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	005b      	lsls	r3, r3, #1
 8001ca4:	2203      	movs	r2, #3
 8001ca6:	409a      	lsls	r2, r3
 8001ca8:	0013      	movs	r3, r2
 8001caa:	43da      	mvns	r2, r3
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	4013      	ands	r3, r2
 8001cb0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	2203      	movs	r2, #3
 8001cb8:	401a      	ands	r2, r3
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	409a      	lsls	r2, r3
 8001cc0:	0013      	movs	r3, r2
 8001cc2:	693a      	ldr	r2, [r7, #16]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	685a      	ldr	r2, [r3, #4]
 8001cd2:	23c0      	movs	r3, #192	@ 0xc0
 8001cd4:	029b      	lsls	r3, r3, #10
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	d100      	bne.n	8001cdc <HAL_GPIO_Init+0x174>
 8001cda:	e092      	b.n	8001e02 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001cdc:	4a50      	ldr	r2, [pc, #320]	@ (8001e20 <HAL_GPIO_Init+0x2b8>)
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	089b      	lsrs	r3, r3, #2
 8001ce2:	3318      	adds	r3, #24
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	589b      	ldr	r3, [r3, r2]
 8001ce8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	2203      	movs	r2, #3
 8001cee:	4013      	ands	r3, r2
 8001cf0:	00db      	lsls	r3, r3, #3
 8001cf2:	220f      	movs	r2, #15
 8001cf4:	409a      	lsls	r2, r3
 8001cf6:	0013      	movs	r3, r2
 8001cf8:	43da      	mvns	r2, r3
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	23a0      	movs	r3, #160	@ 0xa0
 8001d04:	05db      	lsls	r3, r3, #23
 8001d06:	429a      	cmp	r2, r3
 8001d08:	d013      	beq.n	8001d32 <HAL_GPIO_Init+0x1ca>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a45      	ldr	r2, [pc, #276]	@ (8001e24 <HAL_GPIO_Init+0x2bc>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d00d      	beq.n	8001d2e <HAL_GPIO_Init+0x1c6>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a44      	ldr	r2, [pc, #272]	@ (8001e28 <HAL_GPIO_Init+0x2c0>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d007      	beq.n	8001d2a <HAL_GPIO_Init+0x1c2>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a43      	ldr	r2, [pc, #268]	@ (8001e2c <HAL_GPIO_Init+0x2c4>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d101      	bne.n	8001d26 <HAL_GPIO_Init+0x1be>
 8001d22:	2303      	movs	r3, #3
 8001d24:	e006      	b.n	8001d34 <HAL_GPIO_Init+0x1cc>
 8001d26:	2305      	movs	r3, #5
 8001d28:	e004      	b.n	8001d34 <HAL_GPIO_Init+0x1cc>
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	e002      	b.n	8001d34 <HAL_GPIO_Init+0x1cc>
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e000      	b.n	8001d34 <HAL_GPIO_Init+0x1cc>
 8001d32:	2300      	movs	r3, #0
 8001d34:	697a      	ldr	r2, [r7, #20]
 8001d36:	2103      	movs	r1, #3
 8001d38:	400a      	ands	r2, r1
 8001d3a:	00d2      	lsls	r2, r2, #3
 8001d3c:	4093      	lsls	r3, r2
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001d44:	4936      	ldr	r1, [pc, #216]	@ (8001e20 <HAL_GPIO_Init+0x2b8>)
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	089b      	lsrs	r3, r3, #2
 8001d4a:	3318      	adds	r3, #24
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d52:	4b33      	ldr	r3, [pc, #204]	@ (8001e20 <HAL_GPIO_Init+0x2b8>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	43da      	mvns	r2, r3
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685a      	ldr	r2, [r3, #4]
 8001d66:	2380      	movs	r3, #128	@ 0x80
 8001d68:	035b      	lsls	r3, r3, #13
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d003      	beq.n	8001d76 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001d6e:	693a      	ldr	r2, [r7, #16]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d76:	4b2a      	ldr	r3, [pc, #168]	@ (8001e20 <HAL_GPIO_Init+0x2b8>)
 8001d78:	693a      	ldr	r2, [r7, #16]
 8001d7a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001d7c:	4b28      	ldr	r3, [pc, #160]	@ (8001e20 <HAL_GPIO_Init+0x2b8>)
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	43da      	mvns	r2, r3
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685a      	ldr	r2, [r3, #4]
 8001d90:	2380      	movs	r3, #128	@ 0x80
 8001d92:	039b      	lsls	r3, r3, #14
 8001d94:	4013      	ands	r3, r2
 8001d96:	d003      	beq.n	8001da0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001d98:	693a      	ldr	r2, [r7, #16]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001da0:	4b1f      	ldr	r3, [pc, #124]	@ (8001e20 <HAL_GPIO_Init+0x2b8>)
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001da6:	4a1e      	ldr	r2, [pc, #120]	@ (8001e20 <HAL_GPIO_Init+0x2b8>)
 8001da8:	2384      	movs	r3, #132	@ 0x84
 8001daa:	58d3      	ldr	r3, [r2, r3]
 8001dac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	43da      	mvns	r2, r3
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	4013      	ands	r3, r2
 8001db6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685a      	ldr	r2, [r3, #4]
 8001dbc:	2380      	movs	r3, #128	@ 0x80
 8001dbe:	029b      	lsls	r3, r3, #10
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	d003      	beq.n	8001dcc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001dc4:	693a      	ldr	r2, [r7, #16]
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001dcc:	4914      	ldr	r1, [pc, #80]	@ (8001e20 <HAL_GPIO_Init+0x2b8>)
 8001dce:	2284      	movs	r2, #132	@ 0x84
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001dd4:	4a12      	ldr	r2, [pc, #72]	@ (8001e20 <HAL_GPIO_Init+0x2b8>)
 8001dd6:	2380      	movs	r3, #128	@ 0x80
 8001dd8:	58d3      	ldr	r3, [r2, r3]
 8001dda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	43da      	mvns	r2, r3
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	4013      	ands	r3, r2
 8001de4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	685a      	ldr	r2, [r3, #4]
 8001dea:	2380      	movs	r3, #128	@ 0x80
 8001dec:	025b      	lsls	r3, r3, #9
 8001dee:	4013      	ands	r3, r2
 8001df0:	d003      	beq.n	8001dfa <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001dfa:	4909      	ldr	r1, [pc, #36]	@ (8001e20 <HAL_GPIO_Init+0x2b8>)
 8001dfc:	2280      	movs	r2, #128	@ 0x80
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	3301      	adds	r3, #1
 8001e06:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	40da      	lsrs	r2, r3
 8001e10:	1e13      	subs	r3, r2, #0
 8001e12:	d000      	beq.n	8001e16 <HAL_GPIO_Init+0x2ae>
 8001e14:	e6b0      	b.n	8001b78 <HAL_GPIO_Init+0x10>
  }
}
 8001e16:	46c0      	nop			@ (mov r8, r8)
 8001e18:	46c0      	nop			@ (mov r8, r8)
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	b006      	add	sp, #24
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40021800 	.word	0x40021800
 8001e24:	50000400 	.word	0x50000400
 8001e28:	50000800 	.word	0x50000800
 8001e2c:	50000c00 	.word	0x50000c00

08001e30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	0008      	movs	r0, r1
 8001e3a:	0011      	movs	r1, r2
 8001e3c:	1cbb      	adds	r3, r7, #2
 8001e3e:	1c02      	adds	r2, r0, #0
 8001e40:	801a      	strh	r2, [r3, #0]
 8001e42:	1c7b      	adds	r3, r7, #1
 8001e44:	1c0a      	adds	r2, r1, #0
 8001e46:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e48:	1c7b      	adds	r3, r7, #1
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d004      	beq.n	8001e5a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e50:	1cbb      	adds	r3, r7, #2
 8001e52:	881a      	ldrh	r2, [r3, #0]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e58:	e003      	b.n	8001e62 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e5a:	1cbb      	adds	r3, r7, #2
 8001e5c:	881a      	ldrh	r2, [r3, #0]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e62:	46c0      	nop			@ (mov r8, r8)
 8001e64:	46bd      	mov	sp, r7
 8001e66:	b002      	add	sp, #8
 8001e68:	bd80      	pop	{r7, pc}
	...

08001e6c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b084      	sub	sp, #16
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001e74:	4b19      	ldr	r3, [pc, #100]	@ (8001edc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a19      	ldr	r2, [pc, #100]	@ (8001ee0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	0019      	movs	r1, r3
 8001e7e:	4b17      	ldr	r3, [pc, #92]	@ (8001edc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	430a      	orrs	r2, r1
 8001e84:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	2380      	movs	r3, #128	@ 0x80
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d11f      	bne.n	8001ed0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001e90:	4b14      	ldr	r3, [pc, #80]	@ (8001ee4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	0013      	movs	r3, r2
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	189b      	adds	r3, r3, r2
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	4912      	ldr	r1, [pc, #72]	@ (8001ee8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	f7fe f93a 	bl	8000118 <__udivsi3>
 8001ea4:	0003      	movs	r3, r0
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001eaa:	e008      	b.n	8001ebe <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d003      	beq.n	8001eba <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	3b01      	subs	r3, #1
 8001eb6:	60fb      	str	r3, [r7, #12]
 8001eb8:	e001      	b.n	8001ebe <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e009      	b.n	8001ed2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ebe:	4b07      	ldr	r3, [pc, #28]	@ (8001edc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001ec0:	695a      	ldr	r2, [r3, #20]
 8001ec2:	2380      	movs	r3, #128	@ 0x80
 8001ec4:	00db      	lsls	r3, r3, #3
 8001ec6:	401a      	ands	r2, r3
 8001ec8:	2380      	movs	r3, #128	@ 0x80
 8001eca:	00db      	lsls	r3, r3, #3
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d0ed      	beq.n	8001eac <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	0018      	movs	r0, r3
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	b004      	add	sp, #16
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	46c0      	nop			@ (mov r8, r8)
 8001edc:	40007000 	.word	0x40007000
 8001ee0:	fffff9ff 	.word	0xfffff9ff
 8001ee4:	2000000c 	.word	0x2000000c
 8001ee8:	000f4240 	.word	0x000f4240

08001eec <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001ef0:	4b03      	ldr	r3, [pc, #12]	@ (8001f00 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001ef2:	689a      	ldr	r2, [r3, #8]
 8001ef4:	23e0      	movs	r3, #224	@ 0xe0
 8001ef6:	01db      	lsls	r3, r3, #7
 8001ef8:	4013      	ands	r3, r2
}
 8001efa:	0018      	movs	r0, r3
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40021000 	.word	0x40021000

08001f04 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b088      	sub	sp, #32
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d101      	bne.n	8001f16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e2fe      	b.n	8002514 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	d100      	bne.n	8001f22 <HAL_RCC_OscConfig+0x1e>
 8001f20:	e07c      	b.n	800201c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f22:	4bc3      	ldr	r3, [pc, #780]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	2238      	movs	r2, #56	@ 0x38
 8001f28:	4013      	ands	r3, r2
 8001f2a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f2c:	4bc0      	ldr	r3, [pc, #768]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	2203      	movs	r2, #3
 8001f32:	4013      	ands	r3, r2
 8001f34:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	2b10      	cmp	r3, #16
 8001f3a:	d102      	bne.n	8001f42 <HAL_RCC_OscConfig+0x3e>
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	2b03      	cmp	r3, #3
 8001f40:	d002      	beq.n	8001f48 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	2b08      	cmp	r3, #8
 8001f46:	d10b      	bne.n	8001f60 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f48:	4bb9      	ldr	r3, [pc, #740]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	2380      	movs	r3, #128	@ 0x80
 8001f4e:	029b      	lsls	r3, r3, #10
 8001f50:	4013      	ands	r3, r2
 8001f52:	d062      	beq.n	800201a <HAL_RCC_OscConfig+0x116>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d15e      	bne.n	800201a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e2d9      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	685a      	ldr	r2, [r3, #4]
 8001f64:	2380      	movs	r3, #128	@ 0x80
 8001f66:	025b      	lsls	r3, r3, #9
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d107      	bne.n	8001f7c <HAL_RCC_OscConfig+0x78>
 8001f6c:	4bb0      	ldr	r3, [pc, #704]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	4baf      	ldr	r3, [pc, #700]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001f72:	2180      	movs	r1, #128	@ 0x80
 8001f74:	0249      	lsls	r1, r1, #9
 8001f76:	430a      	orrs	r2, r1
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	e020      	b.n	8001fbe <HAL_RCC_OscConfig+0xba>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685a      	ldr	r2, [r3, #4]
 8001f80:	23a0      	movs	r3, #160	@ 0xa0
 8001f82:	02db      	lsls	r3, r3, #11
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d10e      	bne.n	8001fa6 <HAL_RCC_OscConfig+0xa2>
 8001f88:	4ba9      	ldr	r3, [pc, #676]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	4ba8      	ldr	r3, [pc, #672]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001f8e:	2180      	movs	r1, #128	@ 0x80
 8001f90:	02c9      	lsls	r1, r1, #11
 8001f92:	430a      	orrs	r2, r1
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	4ba6      	ldr	r3, [pc, #664]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	4ba5      	ldr	r3, [pc, #660]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001f9c:	2180      	movs	r1, #128	@ 0x80
 8001f9e:	0249      	lsls	r1, r1, #9
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	e00b      	b.n	8001fbe <HAL_RCC_OscConfig+0xba>
 8001fa6:	4ba2      	ldr	r3, [pc, #648]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	4ba1      	ldr	r3, [pc, #644]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001fac:	49a1      	ldr	r1, [pc, #644]	@ (8002234 <HAL_RCC_OscConfig+0x330>)
 8001fae:	400a      	ands	r2, r1
 8001fb0:	601a      	str	r2, [r3, #0]
 8001fb2:	4b9f      	ldr	r3, [pc, #636]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	4b9e      	ldr	r3, [pc, #632]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001fb8:	499f      	ldr	r1, [pc, #636]	@ (8002238 <HAL_RCC_OscConfig+0x334>)
 8001fba:	400a      	ands	r2, r1
 8001fbc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d014      	beq.n	8001ff0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fc6:	f7ff f9c9 	bl	800135c <HAL_GetTick>
 8001fca:	0003      	movs	r3, r0
 8001fcc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fce:	e008      	b.n	8001fe2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fd0:	f7ff f9c4 	bl	800135c <HAL_GetTick>
 8001fd4:	0002      	movs	r2, r0
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	2b64      	cmp	r3, #100	@ 0x64
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e298      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fe2:	4b93      	ldr	r3, [pc, #588]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	2380      	movs	r3, #128	@ 0x80
 8001fe8:	029b      	lsls	r3, r3, #10
 8001fea:	4013      	ands	r3, r2
 8001fec:	d0f0      	beq.n	8001fd0 <HAL_RCC_OscConfig+0xcc>
 8001fee:	e015      	b.n	800201c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff0:	f7ff f9b4 	bl	800135c <HAL_GetTick>
 8001ff4:	0003      	movs	r3, r0
 8001ff6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ff8:	e008      	b.n	800200c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ffa:	f7ff f9af 	bl	800135c <HAL_GetTick>
 8001ffe:	0002      	movs	r2, r0
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	1ad3      	subs	r3, r2, r3
 8002004:	2b64      	cmp	r3, #100	@ 0x64
 8002006:	d901      	bls.n	800200c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002008:	2303      	movs	r3, #3
 800200a:	e283      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800200c:	4b88      	ldr	r3, [pc, #544]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	2380      	movs	r3, #128	@ 0x80
 8002012:	029b      	lsls	r3, r3, #10
 8002014:	4013      	ands	r3, r2
 8002016:	d1f0      	bne.n	8001ffa <HAL_RCC_OscConfig+0xf6>
 8002018:	e000      	b.n	800201c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800201a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2202      	movs	r2, #2
 8002022:	4013      	ands	r3, r2
 8002024:	d100      	bne.n	8002028 <HAL_RCC_OscConfig+0x124>
 8002026:	e099      	b.n	800215c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002028:	4b81      	ldr	r3, [pc, #516]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	2238      	movs	r2, #56	@ 0x38
 800202e:	4013      	ands	r3, r2
 8002030:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002032:	4b7f      	ldr	r3, [pc, #508]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002034:	68db      	ldr	r3, [r3, #12]
 8002036:	2203      	movs	r2, #3
 8002038:	4013      	ands	r3, r2
 800203a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	2b10      	cmp	r3, #16
 8002040:	d102      	bne.n	8002048 <HAL_RCC_OscConfig+0x144>
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	2b02      	cmp	r3, #2
 8002046:	d002      	beq.n	800204e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002048:	69bb      	ldr	r3, [r7, #24]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d135      	bne.n	80020ba <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800204e:	4b78      	ldr	r3, [pc, #480]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	2380      	movs	r3, #128	@ 0x80
 8002054:	00db      	lsls	r3, r3, #3
 8002056:	4013      	ands	r3, r2
 8002058:	d005      	beq.n	8002066 <HAL_RCC_OscConfig+0x162>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	68db      	ldr	r3, [r3, #12]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d101      	bne.n	8002066 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e256      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002066:	4b72      	ldr	r3, [pc, #456]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	4a74      	ldr	r2, [pc, #464]	@ (800223c <HAL_RCC_OscConfig+0x338>)
 800206c:	4013      	ands	r3, r2
 800206e:	0019      	movs	r1, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	695b      	ldr	r3, [r3, #20]
 8002074:	021a      	lsls	r2, r3, #8
 8002076:	4b6e      	ldr	r3, [pc, #440]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002078:	430a      	orrs	r2, r1
 800207a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d112      	bne.n	80020a8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002082:	4b6b      	ldr	r3, [pc, #428]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a6e      	ldr	r2, [pc, #440]	@ (8002240 <HAL_RCC_OscConfig+0x33c>)
 8002088:	4013      	ands	r3, r2
 800208a:	0019      	movs	r1, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	691a      	ldr	r2, [r3, #16]
 8002090:	4b67      	ldr	r3, [pc, #412]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002092:	430a      	orrs	r2, r1
 8002094:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002096:	4b66      	ldr	r3, [pc, #408]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	0adb      	lsrs	r3, r3, #11
 800209c:	2207      	movs	r2, #7
 800209e:	4013      	ands	r3, r2
 80020a0:	4a68      	ldr	r2, [pc, #416]	@ (8002244 <HAL_RCC_OscConfig+0x340>)
 80020a2:	40da      	lsrs	r2, r3
 80020a4:	4b68      	ldr	r3, [pc, #416]	@ (8002248 <HAL_RCC_OscConfig+0x344>)
 80020a6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80020a8:	4b68      	ldr	r3, [pc, #416]	@ (800224c <HAL_RCC_OscConfig+0x348>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	0018      	movs	r0, r3
 80020ae:	f7ff f8f9 	bl	80012a4 <HAL_InitTick>
 80020b2:	1e03      	subs	r3, r0, #0
 80020b4:	d051      	beq.n	800215a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e22c      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d030      	beq.n	8002124 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80020c2:	4b5b      	ldr	r3, [pc, #364]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a5e      	ldr	r2, [pc, #376]	@ (8002240 <HAL_RCC_OscConfig+0x33c>)
 80020c8:	4013      	ands	r3, r2
 80020ca:	0019      	movs	r1, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	691a      	ldr	r2, [r3, #16]
 80020d0:	4b57      	ldr	r3, [pc, #348]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 80020d2:	430a      	orrs	r2, r1
 80020d4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80020d6:	4b56      	ldr	r3, [pc, #344]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	4b55      	ldr	r3, [pc, #340]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 80020dc:	2180      	movs	r1, #128	@ 0x80
 80020de:	0049      	lsls	r1, r1, #1
 80020e0:	430a      	orrs	r2, r1
 80020e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020e4:	f7ff f93a 	bl	800135c <HAL_GetTick>
 80020e8:	0003      	movs	r3, r0
 80020ea:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020ec:	e008      	b.n	8002100 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020ee:	f7ff f935 	bl	800135c <HAL_GetTick>
 80020f2:	0002      	movs	r2, r0
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d901      	bls.n	8002100 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80020fc:	2303      	movs	r3, #3
 80020fe:	e209      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002100:	4b4b      	ldr	r3, [pc, #300]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	2380      	movs	r3, #128	@ 0x80
 8002106:	00db      	lsls	r3, r3, #3
 8002108:	4013      	ands	r3, r2
 800210a:	d0f0      	beq.n	80020ee <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800210c:	4b48      	ldr	r3, [pc, #288]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	4a4a      	ldr	r2, [pc, #296]	@ (800223c <HAL_RCC_OscConfig+0x338>)
 8002112:	4013      	ands	r3, r2
 8002114:	0019      	movs	r1, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	695b      	ldr	r3, [r3, #20]
 800211a:	021a      	lsls	r2, r3, #8
 800211c:	4b44      	ldr	r3, [pc, #272]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 800211e:	430a      	orrs	r2, r1
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	e01b      	b.n	800215c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002124:	4b42      	ldr	r3, [pc, #264]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	4b41      	ldr	r3, [pc, #260]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 800212a:	4949      	ldr	r1, [pc, #292]	@ (8002250 <HAL_RCC_OscConfig+0x34c>)
 800212c:	400a      	ands	r2, r1
 800212e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002130:	f7ff f914 	bl	800135c <HAL_GetTick>
 8002134:	0003      	movs	r3, r0
 8002136:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002138:	e008      	b.n	800214c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800213a:	f7ff f90f 	bl	800135c <HAL_GetTick>
 800213e:	0002      	movs	r2, r0
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	2b02      	cmp	r3, #2
 8002146:	d901      	bls.n	800214c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e1e3      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800214c:	4b38      	ldr	r3, [pc, #224]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	2380      	movs	r3, #128	@ 0x80
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	4013      	ands	r3, r2
 8002156:	d1f0      	bne.n	800213a <HAL_RCC_OscConfig+0x236>
 8002158:	e000      	b.n	800215c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800215a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2208      	movs	r2, #8
 8002162:	4013      	ands	r3, r2
 8002164:	d047      	beq.n	80021f6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002166:	4b32      	ldr	r3, [pc, #200]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	2238      	movs	r2, #56	@ 0x38
 800216c:	4013      	ands	r3, r2
 800216e:	2b18      	cmp	r3, #24
 8002170:	d10a      	bne.n	8002188 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002172:	4b2f      	ldr	r3, [pc, #188]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002174:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002176:	2202      	movs	r2, #2
 8002178:	4013      	ands	r3, r2
 800217a:	d03c      	beq.n	80021f6 <HAL_RCC_OscConfig+0x2f2>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	699b      	ldr	r3, [r3, #24]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d138      	bne.n	80021f6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	e1c5      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	699b      	ldr	r3, [r3, #24]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d019      	beq.n	80021c4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002190:	4b27      	ldr	r3, [pc, #156]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002192:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002194:	4b26      	ldr	r3, [pc, #152]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002196:	2101      	movs	r1, #1
 8002198:	430a      	orrs	r2, r1
 800219a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800219c:	f7ff f8de 	bl	800135c <HAL_GetTick>
 80021a0:	0003      	movs	r3, r0
 80021a2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021a4:	e008      	b.n	80021b8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021a6:	f7ff f8d9 	bl	800135c <HAL_GetTick>
 80021aa:	0002      	movs	r2, r0
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d901      	bls.n	80021b8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80021b4:	2303      	movs	r3, #3
 80021b6:	e1ad      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 80021ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021bc:	2202      	movs	r2, #2
 80021be:	4013      	ands	r3, r2
 80021c0:	d0f1      	beq.n	80021a6 <HAL_RCC_OscConfig+0x2a2>
 80021c2:	e018      	b.n	80021f6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80021c4:	4b1a      	ldr	r3, [pc, #104]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 80021c6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80021c8:	4b19      	ldr	r3, [pc, #100]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 80021ca:	2101      	movs	r1, #1
 80021cc:	438a      	bics	r2, r1
 80021ce:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021d0:	f7ff f8c4 	bl	800135c <HAL_GetTick>
 80021d4:	0003      	movs	r3, r0
 80021d6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021d8:	e008      	b.n	80021ec <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021da:	f7ff f8bf 	bl	800135c <HAL_GetTick>
 80021de:	0002      	movs	r2, r0
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d901      	bls.n	80021ec <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80021e8:	2303      	movs	r3, #3
 80021ea:	e193      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021ec:	4b10      	ldr	r3, [pc, #64]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 80021ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021f0:	2202      	movs	r2, #2
 80021f2:	4013      	ands	r3, r2
 80021f4:	d1f1      	bne.n	80021da <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2204      	movs	r2, #4
 80021fc:	4013      	ands	r3, r2
 80021fe:	d100      	bne.n	8002202 <HAL_RCC_OscConfig+0x2fe>
 8002200:	e0c6      	b.n	8002390 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002202:	231f      	movs	r3, #31
 8002204:	18fb      	adds	r3, r7, r3
 8002206:	2200      	movs	r2, #0
 8002208:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800220a:	4b09      	ldr	r3, [pc, #36]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	2238      	movs	r2, #56	@ 0x38
 8002210:	4013      	ands	r3, r2
 8002212:	2b20      	cmp	r3, #32
 8002214:	d11e      	bne.n	8002254 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002216:	4b06      	ldr	r3, [pc, #24]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002218:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800221a:	2202      	movs	r2, #2
 800221c:	4013      	ands	r3, r2
 800221e:	d100      	bne.n	8002222 <HAL_RCC_OscConfig+0x31e>
 8002220:	e0b6      	b.n	8002390 <HAL_RCC_OscConfig+0x48c>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d000      	beq.n	800222c <HAL_RCC_OscConfig+0x328>
 800222a:	e0b1      	b.n	8002390 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	e171      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
 8002230:	40021000 	.word	0x40021000
 8002234:	fffeffff 	.word	0xfffeffff
 8002238:	fffbffff 	.word	0xfffbffff
 800223c:	ffff80ff 	.word	0xffff80ff
 8002240:	ffffc7ff 	.word	0xffffc7ff
 8002244:	00f42400 	.word	0x00f42400
 8002248:	2000000c 	.word	0x2000000c
 800224c:	20000010 	.word	0x20000010
 8002250:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002254:	4bb1      	ldr	r3, [pc, #708]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 8002256:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002258:	2380      	movs	r3, #128	@ 0x80
 800225a:	055b      	lsls	r3, r3, #21
 800225c:	4013      	ands	r3, r2
 800225e:	d101      	bne.n	8002264 <HAL_RCC_OscConfig+0x360>
 8002260:	2301      	movs	r3, #1
 8002262:	e000      	b.n	8002266 <HAL_RCC_OscConfig+0x362>
 8002264:	2300      	movs	r3, #0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d011      	beq.n	800228e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800226a:	4bac      	ldr	r3, [pc, #688]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 800226c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800226e:	4bab      	ldr	r3, [pc, #684]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 8002270:	2180      	movs	r1, #128	@ 0x80
 8002272:	0549      	lsls	r1, r1, #21
 8002274:	430a      	orrs	r2, r1
 8002276:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002278:	4ba8      	ldr	r3, [pc, #672]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 800227a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800227c:	2380      	movs	r3, #128	@ 0x80
 800227e:	055b      	lsls	r3, r3, #21
 8002280:	4013      	ands	r3, r2
 8002282:	60fb      	str	r3, [r7, #12]
 8002284:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002286:	231f      	movs	r3, #31
 8002288:	18fb      	adds	r3, r7, r3
 800228a:	2201      	movs	r2, #1
 800228c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800228e:	4ba4      	ldr	r3, [pc, #656]	@ (8002520 <HAL_RCC_OscConfig+0x61c>)
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	2380      	movs	r3, #128	@ 0x80
 8002294:	005b      	lsls	r3, r3, #1
 8002296:	4013      	ands	r3, r2
 8002298:	d11a      	bne.n	80022d0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800229a:	4ba1      	ldr	r3, [pc, #644]	@ (8002520 <HAL_RCC_OscConfig+0x61c>)
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	4ba0      	ldr	r3, [pc, #640]	@ (8002520 <HAL_RCC_OscConfig+0x61c>)
 80022a0:	2180      	movs	r1, #128	@ 0x80
 80022a2:	0049      	lsls	r1, r1, #1
 80022a4:	430a      	orrs	r2, r1
 80022a6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80022a8:	f7ff f858 	bl	800135c <HAL_GetTick>
 80022ac:	0003      	movs	r3, r0
 80022ae:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022b0:	e008      	b.n	80022c4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022b2:	f7ff f853 	bl	800135c <HAL_GetTick>
 80022b6:	0002      	movs	r2, r0
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d901      	bls.n	80022c4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e127      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022c4:	4b96      	ldr	r3, [pc, #600]	@ (8002520 <HAL_RCC_OscConfig+0x61c>)
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	2380      	movs	r3, #128	@ 0x80
 80022ca:	005b      	lsls	r3, r3, #1
 80022cc:	4013      	ands	r3, r2
 80022ce:	d0f0      	beq.n	80022b2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d106      	bne.n	80022e6 <HAL_RCC_OscConfig+0x3e2>
 80022d8:	4b90      	ldr	r3, [pc, #576]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 80022da:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80022dc:	4b8f      	ldr	r3, [pc, #572]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 80022de:	2101      	movs	r1, #1
 80022e0:	430a      	orrs	r2, r1
 80022e2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80022e4:	e01c      	b.n	8002320 <HAL_RCC_OscConfig+0x41c>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	2b05      	cmp	r3, #5
 80022ec:	d10c      	bne.n	8002308 <HAL_RCC_OscConfig+0x404>
 80022ee:	4b8b      	ldr	r3, [pc, #556]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 80022f0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80022f2:	4b8a      	ldr	r3, [pc, #552]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 80022f4:	2104      	movs	r1, #4
 80022f6:	430a      	orrs	r2, r1
 80022f8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80022fa:	4b88      	ldr	r3, [pc, #544]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 80022fc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80022fe:	4b87      	ldr	r3, [pc, #540]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 8002300:	2101      	movs	r1, #1
 8002302:	430a      	orrs	r2, r1
 8002304:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002306:	e00b      	b.n	8002320 <HAL_RCC_OscConfig+0x41c>
 8002308:	4b84      	ldr	r3, [pc, #528]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 800230a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800230c:	4b83      	ldr	r3, [pc, #524]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 800230e:	2101      	movs	r1, #1
 8002310:	438a      	bics	r2, r1
 8002312:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002314:	4b81      	ldr	r3, [pc, #516]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 8002316:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002318:	4b80      	ldr	r3, [pc, #512]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 800231a:	2104      	movs	r1, #4
 800231c:	438a      	bics	r2, r1
 800231e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d014      	beq.n	8002352 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002328:	f7ff f818 	bl	800135c <HAL_GetTick>
 800232c:	0003      	movs	r3, r0
 800232e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002330:	e009      	b.n	8002346 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002332:	f7ff f813 	bl	800135c <HAL_GetTick>
 8002336:	0002      	movs	r2, r0
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	4a79      	ldr	r2, [pc, #484]	@ (8002524 <HAL_RCC_OscConfig+0x620>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d901      	bls.n	8002346 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e0e6      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002346:	4b75      	ldr	r3, [pc, #468]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 8002348:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800234a:	2202      	movs	r2, #2
 800234c:	4013      	ands	r3, r2
 800234e:	d0f0      	beq.n	8002332 <HAL_RCC_OscConfig+0x42e>
 8002350:	e013      	b.n	800237a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002352:	f7ff f803 	bl	800135c <HAL_GetTick>
 8002356:	0003      	movs	r3, r0
 8002358:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800235a:	e009      	b.n	8002370 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800235c:	f7fe fffe 	bl	800135c <HAL_GetTick>
 8002360:	0002      	movs	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	4a6f      	ldr	r2, [pc, #444]	@ (8002524 <HAL_RCC_OscConfig+0x620>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d901      	bls.n	8002370 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	e0d1      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002370:	4b6a      	ldr	r3, [pc, #424]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 8002372:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002374:	2202      	movs	r2, #2
 8002376:	4013      	ands	r3, r2
 8002378:	d1f0      	bne.n	800235c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800237a:	231f      	movs	r3, #31
 800237c:	18fb      	adds	r3, r7, r3
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	2b01      	cmp	r3, #1
 8002382:	d105      	bne.n	8002390 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002384:	4b65      	ldr	r3, [pc, #404]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 8002386:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002388:	4b64      	ldr	r3, [pc, #400]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 800238a:	4967      	ldr	r1, [pc, #412]	@ (8002528 <HAL_RCC_OscConfig+0x624>)
 800238c:	400a      	ands	r2, r1
 800238e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	69db      	ldr	r3, [r3, #28]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d100      	bne.n	800239a <HAL_RCC_OscConfig+0x496>
 8002398:	e0bb      	b.n	8002512 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800239a:	4b60      	ldr	r3, [pc, #384]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	2238      	movs	r2, #56	@ 0x38
 80023a0:	4013      	ands	r3, r2
 80023a2:	2b10      	cmp	r3, #16
 80023a4:	d100      	bne.n	80023a8 <HAL_RCC_OscConfig+0x4a4>
 80023a6:	e07b      	b.n	80024a0 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	69db      	ldr	r3, [r3, #28]
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d156      	bne.n	800245e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023b0:	4b5a      	ldr	r3, [pc, #360]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	4b59      	ldr	r3, [pc, #356]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 80023b6:	495d      	ldr	r1, [pc, #372]	@ (800252c <HAL_RCC_OscConfig+0x628>)
 80023b8:	400a      	ands	r2, r1
 80023ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023bc:	f7fe ffce 	bl	800135c <HAL_GetTick>
 80023c0:	0003      	movs	r3, r0
 80023c2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023c4:	e008      	b.n	80023d8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023c6:	f7fe ffc9 	bl	800135c <HAL_GetTick>
 80023ca:	0002      	movs	r2, r0
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	1ad3      	subs	r3, r2, r3
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d901      	bls.n	80023d8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80023d4:	2303      	movs	r3, #3
 80023d6:	e09d      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023d8:	4b50      	ldr	r3, [pc, #320]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	2380      	movs	r3, #128	@ 0x80
 80023de:	049b      	lsls	r3, r3, #18
 80023e0:	4013      	ands	r3, r2
 80023e2:	d1f0      	bne.n	80023c6 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023e4:	4b4d      	ldr	r3, [pc, #308]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	4a51      	ldr	r2, [pc, #324]	@ (8002530 <HAL_RCC_OscConfig+0x62c>)
 80023ea:	4013      	ands	r3, r2
 80023ec:	0019      	movs	r1, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6a1a      	ldr	r2, [r3, #32]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f6:	431a      	orrs	r2, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023fc:	021b      	lsls	r3, r3, #8
 80023fe:	431a      	orrs	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002404:	431a      	orrs	r2, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240a:	431a      	orrs	r2, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002410:	431a      	orrs	r2, r3
 8002412:	4b42      	ldr	r3, [pc, #264]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 8002414:	430a      	orrs	r2, r1
 8002416:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002418:	4b40      	ldr	r3, [pc, #256]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	4b3f      	ldr	r3, [pc, #252]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 800241e:	2180      	movs	r1, #128	@ 0x80
 8002420:	0449      	lsls	r1, r1, #17
 8002422:	430a      	orrs	r2, r1
 8002424:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002426:	4b3d      	ldr	r3, [pc, #244]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 8002428:	68da      	ldr	r2, [r3, #12]
 800242a:	4b3c      	ldr	r3, [pc, #240]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 800242c:	2180      	movs	r1, #128	@ 0x80
 800242e:	0549      	lsls	r1, r1, #21
 8002430:	430a      	orrs	r2, r1
 8002432:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002434:	f7fe ff92 	bl	800135c <HAL_GetTick>
 8002438:	0003      	movs	r3, r0
 800243a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800243c:	e008      	b.n	8002450 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800243e:	f7fe ff8d 	bl	800135c <HAL_GetTick>
 8002442:	0002      	movs	r2, r0
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	2b02      	cmp	r3, #2
 800244a:	d901      	bls.n	8002450 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 800244c:	2303      	movs	r3, #3
 800244e:	e061      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002450:	4b32      	ldr	r3, [pc, #200]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	2380      	movs	r3, #128	@ 0x80
 8002456:	049b      	lsls	r3, r3, #18
 8002458:	4013      	ands	r3, r2
 800245a:	d0f0      	beq.n	800243e <HAL_RCC_OscConfig+0x53a>
 800245c:	e059      	b.n	8002512 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800245e:	4b2f      	ldr	r3, [pc, #188]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	4b2e      	ldr	r3, [pc, #184]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 8002464:	4931      	ldr	r1, [pc, #196]	@ (800252c <HAL_RCC_OscConfig+0x628>)
 8002466:	400a      	ands	r2, r1
 8002468:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800246a:	f7fe ff77 	bl	800135c <HAL_GetTick>
 800246e:	0003      	movs	r3, r0
 8002470:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002472:	e008      	b.n	8002486 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002474:	f7fe ff72 	bl	800135c <HAL_GetTick>
 8002478:	0002      	movs	r2, r0
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	2b02      	cmp	r3, #2
 8002480:	d901      	bls.n	8002486 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e046      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002486:	4b25      	ldr	r3, [pc, #148]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	2380      	movs	r3, #128	@ 0x80
 800248c:	049b      	lsls	r3, r3, #18
 800248e:	4013      	ands	r3, r2
 8002490:	d1f0      	bne.n	8002474 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002492:	4b22      	ldr	r3, [pc, #136]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 8002494:	68da      	ldr	r2, [r3, #12]
 8002496:	4b21      	ldr	r3, [pc, #132]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 8002498:	4926      	ldr	r1, [pc, #152]	@ (8002534 <HAL_RCC_OscConfig+0x630>)
 800249a:	400a      	ands	r2, r1
 800249c:	60da      	str	r2, [r3, #12]
 800249e:	e038      	b.n	8002512 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	69db      	ldr	r3, [r3, #28]
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	d101      	bne.n	80024ac <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e033      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80024ac:	4b1b      	ldr	r3, [pc, #108]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	2203      	movs	r2, #3
 80024b6:	401a      	ands	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6a1b      	ldr	r3, [r3, #32]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d126      	bne.n	800250e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	2270      	movs	r2, #112	@ 0x70
 80024c4:	401a      	ands	r2, r3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d11f      	bne.n	800250e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024ce:	697a      	ldr	r2, [r7, #20]
 80024d0:	23fe      	movs	r3, #254	@ 0xfe
 80024d2:	01db      	lsls	r3, r3, #7
 80024d4:	401a      	ands	r2, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024da:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024dc:	429a      	cmp	r2, r3
 80024de:	d116      	bne.n	800250e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80024e0:	697a      	ldr	r2, [r7, #20]
 80024e2:	23f8      	movs	r3, #248	@ 0xf8
 80024e4:	039b      	lsls	r3, r3, #14
 80024e6:	401a      	ands	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d10e      	bne.n	800250e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80024f0:	697a      	ldr	r2, [r7, #20]
 80024f2:	23e0      	movs	r3, #224	@ 0xe0
 80024f4:	051b      	lsls	r3, r3, #20
 80024f6:	401a      	ands	r2, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d106      	bne.n	800250e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	0f5b      	lsrs	r3, r3, #29
 8002504:	075a      	lsls	r2, r3, #29
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800250a:	429a      	cmp	r2, r3
 800250c:	d001      	beq.n	8002512 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e000      	b.n	8002514 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8002512:	2300      	movs	r3, #0
}
 8002514:	0018      	movs	r0, r3
 8002516:	46bd      	mov	sp, r7
 8002518:	b008      	add	sp, #32
 800251a:	bd80      	pop	{r7, pc}
 800251c:	40021000 	.word	0x40021000
 8002520:	40007000 	.word	0x40007000
 8002524:	00001388 	.word	0x00001388
 8002528:	efffffff 	.word	0xefffffff
 800252c:	feffffff 	.word	0xfeffffff
 8002530:	11c1808c 	.word	0x11c1808c
 8002534:	eefefffc 	.word	0xeefefffc

08002538 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d101      	bne.n	800254c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e0e9      	b.n	8002720 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800254c:	4b76      	ldr	r3, [pc, #472]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2207      	movs	r2, #7
 8002552:	4013      	ands	r3, r2
 8002554:	683a      	ldr	r2, [r7, #0]
 8002556:	429a      	cmp	r2, r3
 8002558:	d91e      	bls.n	8002598 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800255a:	4b73      	ldr	r3, [pc, #460]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2207      	movs	r2, #7
 8002560:	4393      	bics	r3, r2
 8002562:	0019      	movs	r1, r3
 8002564:	4b70      	ldr	r3, [pc, #448]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 8002566:	683a      	ldr	r2, [r7, #0]
 8002568:	430a      	orrs	r2, r1
 800256a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800256c:	f7fe fef6 	bl	800135c <HAL_GetTick>
 8002570:	0003      	movs	r3, r0
 8002572:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002574:	e009      	b.n	800258a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002576:	f7fe fef1 	bl	800135c <HAL_GetTick>
 800257a:	0002      	movs	r2, r0
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	1ad3      	subs	r3, r2, r3
 8002580:	4a6a      	ldr	r2, [pc, #424]	@ (800272c <HAL_RCC_ClockConfig+0x1f4>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d901      	bls.n	800258a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e0ca      	b.n	8002720 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800258a:	4b67      	ldr	r3, [pc, #412]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2207      	movs	r2, #7
 8002590:	4013      	ands	r3, r2
 8002592:	683a      	ldr	r2, [r7, #0]
 8002594:	429a      	cmp	r2, r3
 8002596:	d1ee      	bne.n	8002576 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	2202      	movs	r2, #2
 800259e:	4013      	ands	r3, r2
 80025a0:	d015      	beq.n	80025ce <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2204      	movs	r2, #4
 80025a8:	4013      	ands	r3, r2
 80025aa:	d006      	beq.n	80025ba <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80025ac:	4b60      	ldr	r3, [pc, #384]	@ (8002730 <HAL_RCC_ClockConfig+0x1f8>)
 80025ae:	689a      	ldr	r2, [r3, #8]
 80025b0:	4b5f      	ldr	r3, [pc, #380]	@ (8002730 <HAL_RCC_ClockConfig+0x1f8>)
 80025b2:	21e0      	movs	r1, #224	@ 0xe0
 80025b4:	01c9      	lsls	r1, r1, #7
 80025b6:	430a      	orrs	r2, r1
 80025b8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025ba:	4b5d      	ldr	r3, [pc, #372]	@ (8002730 <HAL_RCC_ClockConfig+0x1f8>)
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	4a5d      	ldr	r2, [pc, #372]	@ (8002734 <HAL_RCC_ClockConfig+0x1fc>)
 80025c0:	4013      	ands	r3, r2
 80025c2:	0019      	movs	r1, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	689a      	ldr	r2, [r3, #8]
 80025c8:	4b59      	ldr	r3, [pc, #356]	@ (8002730 <HAL_RCC_ClockConfig+0x1f8>)
 80025ca:	430a      	orrs	r2, r1
 80025cc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	2201      	movs	r2, #1
 80025d4:	4013      	ands	r3, r2
 80025d6:	d057      	beq.n	8002688 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d107      	bne.n	80025f0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025e0:	4b53      	ldr	r3, [pc, #332]	@ (8002730 <HAL_RCC_ClockConfig+0x1f8>)
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	2380      	movs	r3, #128	@ 0x80
 80025e6:	029b      	lsls	r3, r3, #10
 80025e8:	4013      	ands	r3, r2
 80025ea:	d12b      	bne.n	8002644 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e097      	b.n	8002720 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	2b02      	cmp	r3, #2
 80025f6:	d107      	bne.n	8002608 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025f8:	4b4d      	ldr	r3, [pc, #308]	@ (8002730 <HAL_RCC_ClockConfig+0x1f8>)
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	2380      	movs	r3, #128	@ 0x80
 80025fe:	049b      	lsls	r3, r3, #18
 8002600:	4013      	ands	r3, r2
 8002602:	d11f      	bne.n	8002644 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e08b      	b.n	8002720 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d107      	bne.n	8002620 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002610:	4b47      	ldr	r3, [pc, #284]	@ (8002730 <HAL_RCC_ClockConfig+0x1f8>)
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	2380      	movs	r3, #128	@ 0x80
 8002616:	00db      	lsls	r3, r3, #3
 8002618:	4013      	ands	r3, r2
 800261a:	d113      	bne.n	8002644 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e07f      	b.n	8002720 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	2b03      	cmp	r3, #3
 8002626:	d106      	bne.n	8002636 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002628:	4b41      	ldr	r3, [pc, #260]	@ (8002730 <HAL_RCC_ClockConfig+0x1f8>)
 800262a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800262c:	2202      	movs	r2, #2
 800262e:	4013      	ands	r3, r2
 8002630:	d108      	bne.n	8002644 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e074      	b.n	8002720 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002636:	4b3e      	ldr	r3, [pc, #248]	@ (8002730 <HAL_RCC_ClockConfig+0x1f8>)
 8002638:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800263a:	2202      	movs	r2, #2
 800263c:	4013      	ands	r3, r2
 800263e:	d101      	bne.n	8002644 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e06d      	b.n	8002720 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002644:	4b3a      	ldr	r3, [pc, #232]	@ (8002730 <HAL_RCC_ClockConfig+0x1f8>)
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	2207      	movs	r2, #7
 800264a:	4393      	bics	r3, r2
 800264c:	0019      	movs	r1, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685a      	ldr	r2, [r3, #4]
 8002652:	4b37      	ldr	r3, [pc, #220]	@ (8002730 <HAL_RCC_ClockConfig+0x1f8>)
 8002654:	430a      	orrs	r2, r1
 8002656:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002658:	f7fe fe80 	bl	800135c <HAL_GetTick>
 800265c:	0003      	movs	r3, r0
 800265e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002660:	e009      	b.n	8002676 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002662:	f7fe fe7b 	bl	800135c <HAL_GetTick>
 8002666:	0002      	movs	r2, r0
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	1ad3      	subs	r3, r2, r3
 800266c:	4a2f      	ldr	r2, [pc, #188]	@ (800272c <HAL_RCC_ClockConfig+0x1f4>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d901      	bls.n	8002676 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e054      	b.n	8002720 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002676:	4b2e      	ldr	r3, [pc, #184]	@ (8002730 <HAL_RCC_ClockConfig+0x1f8>)
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	2238      	movs	r2, #56	@ 0x38
 800267c:	401a      	ands	r2, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	00db      	lsls	r3, r3, #3
 8002684:	429a      	cmp	r2, r3
 8002686:	d1ec      	bne.n	8002662 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002688:	4b27      	ldr	r3, [pc, #156]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2207      	movs	r2, #7
 800268e:	4013      	ands	r3, r2
 8002690:	683a      	ldr	r2, [r7, #0]
 8002692:	429a      	cmp	r2, r3
 8002694:	d21e      	bcs.n	80026d4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002696:	4b24      	ldr	r3, [pc, #144]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2207      	movs	r2, #7
 800269c:	4393      	bics	r3, r2
 800269e:	0019      	movs	r1, r3
 80026a0:	4b21      	ldr	r3, [pc, #132]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 80026a2:	683a      	ldr	r2, [r7, #0]
 80026a4:	430a      	orrs	r2, r1
 80026a6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80026a8:	f7fe fe58 	bl	800135c <HAL_GetTick>
 80026ac:	0003      	movs	r3, r0
 80026ae:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80026b0:	e009      	b.n	80026c6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026b2:	f7fe fe53 	bl	800135c <HAL_GetTick>
 80026b6:	0002      	movs	r2, r0
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	4a1b      	ldr	r2, [pc, #108]	@ (800272c <HAL_RCC_ClockConfig+0x1f4>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d901      	bls.n	80026c6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	e02c      	b.n	8002720 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80026c6:	4b18      	ldr	r3, [pc, #96]	@ (8002728 <HAL_RCC_ClockConfig+0x1f0>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2207      	movs	r2, #7
 80026cc:	4013      	ands	r3, r2
 80026ce:	683a      	ldr	r2, [r7, #0]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d1ee      	bne.n	80026b2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2204      	movs	r2, #4
 80026da:	4013      	ands	r3, r2
 80026dc:	d009      	beq.n	80026f2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80026de:	4b14      	ldr	r3, [pc, #80]	@ (8002730 <HAL_RCC_ClockConfig+0x1f8>)
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	4a15      	ldr	r2, [pc, #84]	@ (8002738 <HAL_RCC_ClockConfig+0x200>)
 80026e4:	4013      	ands	r3, r2
 80026e6:	0019      	movs	r1, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	68da      	ldr	r2, [r3, #12]
 80026ec:	4b10      	ldr	r3, [pc, #64]	@ (8002730 <HAL_RCC_ClockConfig+0x1f8>)
 80026ee:	430a      	orrs	r2, r1
 80026f0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80026f2:	f000 f829 	bl	8002748 <HAL_RCC_GetSysClockFreq>
 80026f6:	0001      	movs	r1, r0
 80026f8:	4b0d      	ldr	r3, [pc, #52]	@ (8002730 <HAL_RCC_ClockConfig+0x1f8>)
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	0a1b      	lsrs	r3, r3, #8
 80026fe:	220f      	movs	r2, #15
 8002700:	401a      	ands	r2, r3
 8002702:	4b0e      	ldr	r3, [pc, #56]	@ (800273c <HAL_RCC_ClockConfig+0x204>)
 8002704:	0092      	lsls	r2, r2, #2
 8002706:	58d3      	ldr	r3, [r2, r3]
 8002708:	221f      	movs	r2, #31
 800270a:	4013      	ands	r3, r2
 800270c:	000a      	movs	r2, r1
 800270e:	40da      	lsrs	r2, r3
 8002710:	4b0b      	ldr	r3, [pc, #44]	@ (8002740 <HAL_RCC_ClockConfig+0x208>)
 8002712:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002714:	4b0b      	ldr	r3, [pc, #44]	@ (8002744 <HAL_RCC_ClockConfig+0x20c>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	0018      	movs	r0, r3
 800271a:	f7fe fdc3 	bl	80012a4 <HAL_InitTick>
 800271e:	0003      	movs	r3, r0
}
 8002720:	0018      	movs	r0, r3
 8002722:	46bd      	mov	sp, r7
 8002724:	b004      	add	sp, #16
 8002726:	bd80      	pop	{r7, pc}
 8002728:	40022000 	.word	0x40022000
 800272c:	00001388 	.word	0x00001388
 8002730:	40021000 	.word	0x40021000
 8002734:	fffff0ff 	.word	0xfffff0ff
 8002738:	ffff8fff 	.word	0xffff8fff
 800273c:	080055c8 	.word	0x080055c8
 8002740:	2000000c 	.word	0x2000000c
 8002744:	20000010 	.word	0x20000010

08002748 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b086      	sub	sp, #24
 800274c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800274e:	4b3c      	ldr	r3, [pc, #240]	@ (8002840 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	2238      	movs	r2, #56	@ 0x38
 8002754:	4013      	ands	r3, r2
 8002756:	d10f      	bne.n	8002778 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002758:	4b39      	ldr	r3, [pc, #228]	@ (8002840 <HAL_RCC_GetSysClockFreq+0xf8>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	0adb      	lsrs	r3, r3, #11
 800275e:	2207      	movs	r2, #7
 8002760:	4013      	ands	r3, r2
 8002762:	2201      	movs	r2, #1
 8002764:	409a      	lsls	r2, r3
 8002766:	0013      	movs	r3, r2
 8002768:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800276a:	6839      	ldr	r1, [r7, #0]
 800276c:	4835      	ldr	r0, [pc, #212]	@ (8002844 <HAL_RCC_GetSysClockFreq+0xfc>)
 800276e:	f7fd fcd3 	bl	8000118 <__udivsi3>
 8002772:	0003      	movs	r3, r0
 8002774:	613b      	str	r3, [r7, #16]
 8002776:	e05d      	b.n	8002834 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002778:	4b31      	ldr	r3, [pc, #196]	@ (8002840 <HAL_RCC_GetSysClockFreq+0xf8>)
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	2238      	movs	r2, #56	@ 0x38
 800277e:	4013      	ands	r3, r2
 8002780:	2b08      	cmp	r3, #8
 8002782:	d102      	bne.n	800278a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002784:	4b30      	ldr	r3, [pc, #192]	@ (8002848 <HAL_RCC_GetSysClockFreq+0x100>)
 8002786:	613b      	str	r3, [r7, #16]
 8002788:	e054      	b.n	8002834 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800278a:	4b2d      	ldr	r3, [pc, #180]	@ (8002840 <HAL_RCC_GetSysClockFreq+0xf8>)
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	2238      	movs	r2, #56	@ 0x38
 8002790:	4013      	ands	r3, r2
 8002792:	2b10      	cmp	r3, #16
 8002794:	d138      	bne.n	8002808 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002796:	4b2a      	ldr	r3, [pc, #168]	@ (8002840 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	2203      	movs	r2, #3
 800279c:	4013      	ands	r3, r2
 800279e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80027a0:	4b27      	ldr	r3, [pc, #156]	@ (8002840 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	091b      	lsrs	r3, r3, #4
 80027a6:	2207      	movs	r2, #7
 80027a8:	4013      	ands	r3, r2
 80027aa:	3301      	adds	r3, #1
 80027ac:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2b03      	cmp	r3, #3
 80027b2:	d10d      	bne.n	80027d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80027b4:	68b9      	ldr	r1, [r7, #8]
 80027b6:	4824      	ldr	r0, [pc, #144]	@ (8002848 <HAL_RCC_GetSysClockFreq+0x100>)
 80027b8:	f7fd fcae 	bl	8000118 <__udivsi3>
 80027bc:	0003      	movs	r3, r0
 80027be:	0019      	movs	r1, r3
 80027c0:	4b1f      	ldr	r3, [pc, #124]	@ (8002840 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	0a1b      	lsrs	r3, r3, #8
 80027c6:	227f      	movs	r2, #127	@ 0x7f
 80027c8:	4013      	ands	r3, r2
 80027ca:	434b      	muls	r3, r1
 80027cc:	617b      	str	r3, [r7, #20]
        break;
 80027ce:	e00d      	b.n	80027ec <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80027d0:	68b9      	ldr	r1, [r7, #8]
 80027d2:	481c      	ldr	r0, [pc, #112]	@ (8002844 <HAL_RCC_GetSysClockFreq+0xfc>)
 80027d4:	f7fd fca0 	bl	8000118 <__udivsi3>
 80027d8:	0003      	movs	r3, r0
 80027da:	0019      	movs	r1, r3
 80027dc:	4b18      	ldr	r3, [pc, #96]	@ (8002840 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	0a1b      	lsrs	r3, r3, #8
 80027e2:	227f      	movs	r2, #127	@ 0x7f
 80027e4:	4013      	ands	r3, r2
 80027e6:	434b      	muls	r3, r1
 80027e8:	617b      	str	r3, [r7, #20]
        break;
 80027ea:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80027ec:	4b14      	ldr	r3, [pc, #80]	@ (8002840 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	0f5b      	lsrs	r3, r3, #29
 80027f2:	2207      	movs	r2, #7
 80027f4:	4013      	ands	r3, r2
 80027f6:	3301      	adds	r3, #1
 80027f8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80027fa:	6879      	ldr	r1, [r7, #4]
 80027fc:	6978      	ldr	r0, [r7, #20]
 80027fe:	f7fd fc8b 	bl	8000118 <__udivsi3>
 8002802:	0003      	movs	r3, r0
 8002804:	613b      	str	r3, [r7, #16]
 8002806:	e015      	b.n	8002834 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002808:	4b0d      	ldr	r3, [pc, #52]	@ (8002840 <HAL_RCC_GetSysClockFreq+0xf8>)
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	2238      	movs	r2, #56	@ 0x38
 800280e:	4013      	ands	r3, r2
 8002810:	2b20      	cmp	r3, #32
 8002812:	d103      	bne.n	800281c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002814:	2380      	movs	r3, #128	@ 0x80
 8002816:	021b      	lsls	r3, r3, #8
 8002818:	613b      	str	r3, [r7, #16]
 800281a:	e00b      	b.n	8002834 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800281c:	4b08      	ldr	r3, [pc, #32]	@ (8002840 <HAL_RCC_GetSysClockFreq+0xf8>)
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	2238      	movs	r2, #56	@ 0x38
 8002822:	4013      	ands	r3, r2
 8002824:	2b18      	cmp	r3, #24
 8002826:	d103      	bne.n	8002830 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002828:	23fa      	movs	r3, #250	@ 0xfa
 800282a:	01db      	lsls	r3, r3, #7
 800282c:	613b      	str	r3, [r7, #16]
 800282e:	e001      	b.n	8002834 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002830:	2300      	movs	r3, #0
 8002832:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002834:	693b      	ldr	r3, [r7, #16]
}
 8002836:	0018      	movs	r0, r3
 8002838:	46bd      	mov	sp, r7
 800283a:	b006      	add	sp, #24
 800283c:	bd80      	pop	{r7, pc}
 800283e:	46c0      	nop			@ (mov r8, r8)
 8002840:	40021000 	.word	0x40021000
 8002844:	00f42400 	.word	0x00f42400
 8002848:	007a1200 	.word	0x007a1200

0800284c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002850:	4b02      	ldr	r3, [pc, #8]	@ (800285c <HAL_RCC_GetHCLKFreq+0x10>)
 8002852:	681b      	ldr	r3, [r3, #0]
}
 8002854:	0018      	movs	r0, r3
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	46c0      	nop			@ (mov r8, r8)
 800285c:	2000000c 	.word	0x2000000c

08002860 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002860:	b5b0      	push	{r4, r5, r7, lr}
 8002862:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002864:	f7ff fff2 	bl	800284c <HAL_RCC_GetHCLKFreq>
 8002868:	0004      	movs	r4, r0
 800286a:	f7ff fb3f 	bl	8001eec <LL_RCC_GetAPB1Prescaler>
 800286e:	0003      	movs	r3, r0
 8002870:	0b1a      	lsrs	r2, r3, #12
 8002872:	4b05      	ldr	r3, [pc, #20]	@ (8002888 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002874:	0092      	lsls	r2, r2, #2
 8002876:	58d3      	ldr	r3, [r2, r3]
 8002878:	221f      	movs	r2, #31
 800287a:	4013      	ands	r3, r2
 800287c:	40dc      	lsrs	r4, r3
 800287e:	0023      	movs	r3, r4
}
 8002880:	0018      	movs	r0, r3
 8002882:	46bd      	mov	sp, r7
 8002884:	bdb0      	pop	{r4, r5, r7, pc}
 8002886:	46c0      	nop			@ (mov r8, r8)
 8002888:	08005608 	.word	0x08005608

0800288c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b086      	sub	sp, #24
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002894:	2313      	movs	r3, #19
 8002896:	18fb      	adds	r3, r7, r3
 8002898:	2200      	movs	r2, #0
 800289a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800289c:	2312      	movs	r3, #18
 800289e:	18fb      	adds	r3, r7, r3
 80028a0:	2200      	movs	r2, #0
 80028a2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	2380      	movs	r3, #128	@ 0x80
 80028aa:	029b      	lsls	r3, r3, #10
 80028ac:	4013      	ands	r3, r2
 80028ae:	d100      	bne.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80028b0:	e0a3      	b.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028b2:	2011      	movs	r0, #17
 80028b4:	183b      	adds	r3, r7, r0
 80028b6:	2200      	movs	r2, #0
 80028b8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028ba:	4bc3      	ldr	r3, [pc, #780]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80028be:	2380      	movs	r3, #128	@ 0x80
 80028c0:	055b      	lsls	r3, r3, #21
 80028c2:	4013      	ands	r3, r2
 80028c4:	d110      	bne.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028c6:	4bc0      	ldr	r3, [pc, #768]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80028ca:	4bbf      	ldr	r3, [pc, #764]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028cc:	2180      	movs	r1, #128	@ 0x80
 80028ce:	0549      	lsls	r1, r1, #21
 80028d0:	430a      	orrs	r2, r1
 80028d2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80028d4:	4bbc      	ldr	r3, [pc, #752]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80028d8:	2380      	movs	r3, #128	@ 0x80
 80028da:	055b      	lsls	r3, r3, #21
 80028dc:	4013      	ands	r3, r2
 80028de:	60bb      	str	r3, [r7, #8]
 80028e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028e2:	183b      	adds	r3, r7, r0
 80028e4:	2201      	movs	r2, #1
 80028e6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028e8:	4bb8      	ldr	r3, [pc, #736]	@ (8002bcc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	4bb7      	ldr	r3, [pc, #732]	@ (8002bcc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80028ee:	2180      	movs	r1, #128	@ 0x80
 80028f0:	0049      	lsls	r1, r1, #1
 80028f2:	430a      	orrs	r2, r1
 80028f4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80028f6:	f7fe fd31 	bl	800135c <HAL_GetTick>
 80028fa:	0003      	movs	r3, r0
 80028fc:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80028fe:	e00b      	b.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002900:	f7fe fd2c 	bl	800135c <HAL_GetTick>
 8002904:	0002      	movs	r2, r0
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	2b02      	cmp	r3, #2
 800290c:	d904      	bls.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800290e:	2313      	movs	r3, #19
 8002910:	18fb      	adds	r3, r7, r3
 8002912:	2203      	movs	r2, #3
 8002914:	701a      	strb	r2, [r3, #0]
        break;
 8002916:	e005      	b.n	8002924 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002918:	4bac      	ldr	r3, [pc, #688]	@ (8002bcc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	2380      	movs	r3, #128	@ 0x80
 800291e:	005b      	lsls	r3, r3, #1
 8002920:	4013      	ands	r3, r2
 8002922:	d0ed      	beq.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002924:	2313      	movs	r3, #19
 8002926:	18fb      	adds	r3, r7, r3
 8002928:	781b      	ldrb	r3, [r3, #0]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d154      	bne.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800292e:	4ba6      	ldr	r3, [pc, #664]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002930:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002932:	23c0      	movs	r3, #192	@ 0xc0
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	4013      	ands	r3, r2
 8002938:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d019      	beq.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002944:	697a      	ldr	r2, [r7, #20]
 8002946:	429a      	cmp	r2, r3
 8002948:	d014      	beq.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800294a:	4b9f      	ldr	r3, [pc, #636]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800294c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800294e:	4aa0      	ldr	r2, [pc, #640]	@ (8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002950:	4013      	ands	r3, r2
 8002952:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002954:	4b9c      	ldr	r3, [pc, #624]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002956:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002958:	4b9b      	ldr	r3, [pc, #620]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800295a:	2180      	movs	r1, #128	@ 0x80
 800295c:	0249      	lsls	r1, r1, #9
 800295e:	430a      	orrs	r2, r1
 8002960:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002962:	4b99      	ldr	r3, [pc, #612]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002964:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002966:	4b98      	ldr	r3, [pc, #608]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002968:	499a      	ldr	r1, [pc, #616]	@ (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800296a:	400a      	ands	r2, r1
 800296c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800296e:	4b96      	ldr	r3, [pc, #600]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002970:	697a      	ldr	r2, [r7, #20]
 8002972:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	2201      	movs	r2, #1
 8002978:	4013      	ands	r3, r2
 800297a:	d016      	beq.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800297c:	f7fe fcee 	bl	800135c <HAL_GetTick>
 8002980:	0003      	movs	r3, r0
 8002982:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002984:	e00c      	b.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002986:	f7fe fce9 	bl	800135c <HAL_GetTick>
 800298a:	0002      	movs	r2, r0
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	4a91      	ldr	r2, [pc, #580]	@ (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d904      	bls.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002996:	2313      	movs	r3, #19
 8002998:	18fb      	adds	r3, r7, r3
 800299a:	2203      	movs	r2, #3
 800299c:	701a      	strb	r2, [r3, #0]
            break;
 800299e:	e004      	b.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029a0:	4b89      	ldr	r3, [pc, #548]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a4:	2202      	movs	r2, #2
 80029a6:	4013      	ands	r3, r2
 80029a8:	d0ed      	beq.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80029aa:	2313      	movs	r3, #19
 80029ac:	18fb      	adds	r3, r7, r3
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d10a      	bne.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029b4:	4b84      	ldr	r3, [pc, #528]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b8:	4a85      	ldr	r2, [pc, #532]	@ (8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80029ba:	4013      	ands	r3, r2
 80029bc:	0019      	movs	r1, r3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029c2:	4b81      	ldr	r3, [pc, #516]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029c4:	430a      	orrs	r2, r1
 80029c6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80029c8:	e00c      	b.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80029ca:	2312      	movs	r3, #18
 80029cc:	18fb      	adds	r3, r7, r3
 80029ce:	2213      	movs	r2, #19
 80029d0:	18ba      	adds	r2, r7, r2
 80029d2:	7812      	ldrb	r2, [r2, #0]
 80029d4:	701a      	strb	r2, [r3, #0]
 80029d6:	e005      	b.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029d8:	2312      	movs	r3, #18
 80029da:	18fb      	adds	r3, r7, r3
 80029dc:	2213      	movs	r2, #19
 80029de:	18ba      	adds	r2, r7, r2
 80029e0:	7812      	ldrb	r2, [r2, #0]
 80029e2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80029e4:	2311      	movs	r3, #17
 80029e6:	18fb      	adds	r3, r7, r3
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d105      	bne.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029ee:	4b76      	ldr	r3, [pc, #472]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80029f2:	4b75      	ldr	r3, [pc, #468]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029f4:	4979      	ldr	r1, [pc, #484]	@ (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80029f6:	400a      	ands	r2, r1
 80029f8:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2201      	movs	r2, #1
 8002a00:	4013      	ands	r3, r2
 8002a02:	d009      	beq.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a04:	4b70      	ldr	r3, [pc, #448]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a08:	2203      	movs	r2, #3
 8002a0a:	4393      	bics	r3, r2
 8002a0c:	0019      	movs	r1, r3
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	685a      	ldr	r2, [r3, #4]
 8002a12:	4b6d      	ldr	r3, [pc, #436]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a14:	430a      	orrs	r2, r1
 8002a16:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	2202      	movs	r2, #2
 8002a1e:	4013      	ands	r3, r2
 8002a20:	d009      	beq.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a22:	4b69      	ldr	r3, [pc, #420]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a26:	220c      	movs	r2, #12
 8002a28:	4393      	bics	r3, r2
 8002a2a:	0019      	movs	r1, r3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	4b65      	ldr	r3, [pc, #404]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a32:	430a      	orrs	r2, r1
 8002a34:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2210      	movs	r2, #16
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	d009      	beq.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a40:	4b61      	ldr	r3, [pc, #388]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a44:	4a66      	ldr	r2, [pc, #408]	@ (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8002a46:	4013      	ands	r3, r2
 8002a48:	0019      	movs	r1, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	68da      	ldr	r2, [r3, #12]
 8002a4e:	4b5e      	ldr	r3, [pc, #376]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a50:	430a      	orrs	r2, r1
 8002a52:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	2380      	movs	r3, #128	@ 0x80
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	d009      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002a60:	4b59      	ldr	r3, [pc, #356]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a64:	4a5f      	ldr	r2, [pc, #380]	@ (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002a66:	4013      	ands	r3, r2
 8002a68:	0019      	movs	r1, r3
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	699a      	ldr	r2, [r3, #24]
 8002a6e:	4b56      	ldr	r3, [pc, #344]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a70:	430a      	orrs	r2, r1
 8002a72:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	2380      	movs	r3, #128	@ 0x80
 8002a7a:	00db      	lsls	r3, r3, #3
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	d009      	beq.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002a80:	4b51      	ldr	r3, [pc, #324]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a84:	4a58      	ldr	r2, [pc, #352]	@ (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002a86:	4013      	ands	r3, r2
 8002a88:	0019      	movs	r1, r3
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	69da      	ldr	r2, [r3, #28]
 8002a8e:	4b4e      	ldr	r3, [pc, #312]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a90:	430a      	orrs	r2, r1
 8002a92:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	2220      	movs	r2, #32
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	d009      	beq.n	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a9e:	4b4a      	ldr	r3, [pc, #296]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002aa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aa2:	4a52      	ldr	r2, [pc, #328]	@ (8002bec <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	0019      	movs	r1, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	691a      	ldr	r2, [r3, #16]
 8002aac:	4b46      	ldr	r3, [pc, #280]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002aae:	430a      	orrs	r2, r1
 8002ab0:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	2380      	movs	r3, #128	@ 0x80
 8002ab8:	01db      	lsls	r3, r3, #7
 8002aba:	4013      	ands	r3, r2
 8002abc:	d015      	beq.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002abe:	4b42      	ldr	r3, [pc, #264]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ac0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	0899      	lsrs	r1, r3, #2
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6a1a      	ldr	r2, [r3, #32]
 8002aca:	4b3f      	ldr	r3, [pc, #252]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002acc:	430a      	orrs	r2, r1
 8002ace:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6a1a      	ldr	r2, [r3, #32]
 8002ad4:	2380      	movs	r3, #128	@ 0x80
 8002ad6:	05db      	lsls	r3, r3, #23
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d106      	bne.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002adc:	4b3a      	ldr	r3, [pc, #232]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ade:	68da      	ldr	r2, [r3, #12]
 8002ae0:	4b39      	ldr	r3, [pc, #228]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ae2:	2180      	movs	r1, #128	@ 0x80
 8002ae4:	0249      	lsls	r1, r1, #9
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	2380      	movs	r3, #128	@ 0x80
 8002af0:	031b      	lsls	r3, r3, #12
 8002af2:	4013      	ands	r3, r2
 8002af4:	d009      	beq.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002af6:	4b34      	ldr	r3, [pc, #208]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002af8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002afa:	2240      	movs	r2, #64	@ 0x40
 8002afc:	4393      	bics	r3, r2
 8002afe:	0019      	movs	r1, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b04:	4b30      	ldr	r3, [pc, #192]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b06:	430a      	orrs	r2, r1
 8002b08:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	2380      	movs	r3, #128	@ 0x80
 8002b10:	039b      	lsls	r3, r3, #14
 8002b12:	4013      	ands	r3, r2
 8002b14:	d016      	beq.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002b16:	4b2c      	ldr	r3, [pc, #176]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b1a:	4a35      	ldr	r2, [pc, #212]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	0019      	movs	r1, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b24:	4b28      	ldr	r3, [pc, #160]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b26:	430a      	orrs	r2, r1
 8002b28:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b2e:	2380      	movs	r3, #128	@ 0x80
 8002b30:	03db      	lsls	r3, r3, #15
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d106      	bne.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002b36:	4b24      	ldr	r3, [pc, #144]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b38:	68da      	ldr	r2, [r3, #12]
 8002b3a:	4b23      	ldr	r3, [pc, #140]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b3c:	2180      	movs	r1, #128	@ 0x80
 8002b3e:	0449      	lsls	r1, r1, #17
 8002b40:	430a      	orrs	r2, r1
 8002b42:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	2380      	movs	r3, #128	@ 0x80
 8002b4a:	03db      	lsls	r3, r3, #15
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	d016      	beq.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002b50:	4b1d      	ldr	r3, [pc, #116]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b54:	4a27      	ldr	r2, [pc, #156]	@ (8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002b56:	4013      	ands	r3, r2
 8002b58:	0019      	movs	r1, r3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b5e:	4b1a      	ldr	r3, [pc, #104]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b60:	430a      	orrs	r2, r1
 8002b62:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b68:	2380      	movs	r3, #128	@ 0x80
 8002b6a:	045b      	lsls	r3, r3, #17
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d106      	bne.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002b70:	4b15      	ldr	r3, [pc, #84]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b72:	68da      	ldr	r2, [r3, #12]
 8002b74:	4b14      	ldr	r3, [pc, #80]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b76:	2180      	movs	r1, #128	@ 0x80
 8002b78:	0449      	lsls	r1, r1, #17
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	2380      	movs	r3, #128	@ 0x80
 8002b84:	011b      	lsls	r3, r3, #4
 8002b86:	4013      	ands	r3, r2
 8002b88:	d016      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002b8a:	4b0f      	ldr	r3, [pc, #60]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b8e:	4a1a      	ldr	r2, [pc, #104]	@ (8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002b90:	4013      	ands	r3, r2
 8002b92:	0019      	movs	r1, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	695a      	ldr	r2, [r3, #20]
 8002b98:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	695a      	ldr	r2, [r3, #20]
 8002ba2:	2380      	movs	r3, #128	@ 0x80
 8002ba4:	01db      	lsls	r3, r3, #7
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	d106      	bne.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002baa:	4b07      	ldr	r3, [pc, #28]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bac:	68da      	ldr	r2, [r3, #12]
 8002bae:	4b06      	ldr	r3, [pc, #24]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bb0:	2180      	movs	r1, #128	@ 0x80
 8002bb2:	0249      	lsls	r1, r1, #9
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002bb8:	2312      	movs	r3, #18
 8002bba:	18fb      	adds	r3, r7, r3
 8002bbc:	781b      	ldrb	r3, [r3, #0]
}
 8002bbe:	0018      	movs	r0, r3
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	b006      	add	sp, #24
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	46c0      	nop			@ (mov r8, r8)
 8002bc8:	40021000 	.word	0x40021000
 8002bcc:	40007000 	.word	0x40007000
 8002bd0:	fffffcff 	.word	0xfffffcff
 8002bd4:	fffeffff 	.word	0xfffeffff
 8002bd8:	00001388 	.word	0x00001388
 8002bdc:	efffffff 	.word	0xefffffff
 8002be0:	fffff3ff 	.word	0xfffff3ff
 8002be4:	fff3ffff 	.word	0xfff3ffff
 8002be8:	ffcfffff 	.word	0xffcfffff
 8002bec:	ffffcfff 	.word	0xffffcfff
 8002bf0:	ffbfffff 	.word	0xffbfffff
 8002bf4:	feffffff 	.word	0xfeffffff
 8002bf8:	ffff3fff 	.word	0xffff3fff

08002bfc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d101      	bne.n	8002c0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e046      	b.n	8002c9c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2288      	movs	r2, #136	@ 0x88
 8002c12:	589b      	ldr	r3, [r3, r2]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d107      	bne.n	8002c28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2284      	movs	r2, #132	@ 0x84
 8002c1c:	2100      	movs	r1, #0
 8002c1e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	0018      	movs	r0, r3
 8002c24:	f7fe fa22 	bl	800106c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2288      	movs	r2, #136	@ 0x88
 8002c2c:	2124      	movs	r1, #36	@ 0x24
 8002c2e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	2101      	movs	r1, #1
 8002c3c:	438a      	bics	r2, r1
 8002c3e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d003      	beq.n	8002c50 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	0018      	movs	r0, r3
 8002c4c:	f000 fe28 	bl	80038a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	0018      	movs	r0, r3
 8002c54:	f000 fb66 	bl	8003324 <UART_SetConfig>
 8002c58:	0003      	movs	r3, r0
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d101      	bne.n	8002c62 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e01c      	b.n	8002c9c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	685a      	ldr	r2, [r3, #4]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	490d      	ldr	r1, [pc, #52]	@ (8002ca4 <HAL_UART_Init+0xa8>)
 8002c6e:	400a      	ands	r2, r1
 8002c70:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	689a      	ldr	r2, [r3, #8]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	212a      	movs	r1, #42	@ 0x2a
 8002c7e:	438a      	bics	r2, r1
 8002c80:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	2101      	movs	r1, #1
 8002c8e:	430a      	orrs	r2, r1
 8002c90:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	0018      	movs	r0, r3
 8002c96:	f000 feb7 	bl	8003a08 <UART_CheckIdleState>
 8002c9a:	0003      	movs	r3, r0
}
 8002c9c:	0018      	movs	r0, r3
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	b002      	add	sp, #8
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	ffffb7ff 	.word	0xffffb7ff

08002ca8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002ca8:	b5b0      	push	{r4, r5, r7, lr}
 8002caa:	b0aa      	sub	sp, #168	@ 0xa8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	69db      	ldr	r3, [r3, #28]
 8002cb6:	22a4      	movs	r2, #164	@ 0xa4
 8002cb8:	18b9      	adds	r1, r7, r2
 8002cba:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	20a0      	movs	r0, #160	@ 0xa0
 8002cc4:	1839      	adds	r1, r7, r0
 8002cc6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	249c      	movs	r4, #156	@ 0x9c
 8002cd0:	1939      	adds	r1, r7, r4
 8002cd2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002cd4:	0011      	movs	r1, r2
 8002cd6:	18bb      	adds	r3, r7, r2
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4aa2      	ldr	r2, [pc, #648]	@ (8002f64 <HAL_UART_IRQHandler+0x2bc>)
 8002cdc:	4013      	ands	r3, r2
 8002cde:	2298      	movs	r2, #152	@ 0x98
 8002ce0:	18bd      	adds	r5, r7, r2
 8002ce2:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8002ce4:	18bb      	adds	r3, r7, r2
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d11a      	bne.n	8002d22 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002cec:	187b      	adds	r3, r7, r1
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2220      	movs	r2, #32
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	d015      	beq.n	8002d22 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002cf6:	183b      	adds	r3, r7, r0
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2220      	movs	r2, #32
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	d105      	bne.n	8002d0c <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002d00:	193b      	adds	r3, r7, r4
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	2380      	movs	r3, #128	@ 0x80
 8002d06:	055b      	lsls	r3, r3, #21
 8002d08:	4013      	ands	r3, r2
 8002d0a:	d00a      	beq.n	8002d22 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d100      	bne.n	8002d16 <HAL_UART_IRQHandler+0x6e>
 8002d14:	e2dc      	b.n	80032d0 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	0010      	movs	r0, r2
 8002d1e:	4798      	blx	r3
      }
      return;
 8002d20:	e2d6      	b.n	80032d0 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002d22:	2398      	movs	r3, #152	@ 0x98
 8002d24:	18fb      	adds	r3, r7, r3
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d100      	bne.n	8002d2e <HAL_UART_IRQHandler+0x86>
 8002d2c:	e122      	b.n	8002f74 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8002d2e:	239c      	movs	r3, #156	@ 0x9c
 8002d30:	18fb      	adds	r3, r7, r3
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a8c      	ldr	r2, [pc, #560]	@ (8002f68 <HAL_UART_IRQHandler+0x2c0>)
 8002d36:	4013      	ands	r3, r2
 8002d38:	d106      	bne.n	8002d48 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8002d3a:	23a0      	movs	r3, #160	@ 0xa0
 8002d3c:	18fb      	adds	r3, r7, r3
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a8a      	ldr	r2, [pc, #552]	@ (8002f6c <HAL_UART_IRQHandler+0x2c4>)
 8002d42:	4013      	ands	r3, r2
 8002d44:	d100      	bne.n	8002d48 <HAL_UART_IRQHandler+0xa0>
 8002d46:	e115      	b.n	8002f74 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002d48:	23a4      	movs	r3, #164	@ 0xa4
 8002d4a:	18fb      	adds	r3, r7, r3
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2201      	movs	r2, #1
 8002d50:	4013      	ands	r3, r2
 8002d52:	d012      	beq.n	8002d7a <HAL_UART_IRQHandler+0xd2>
 8002d54:	23a0      	movs	r3, #160	@ 0xa0
 8002d56:	18fb      	adds	r3, r7, r3
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	2380      	movs	r3, #128	@ 0x80
 8002d5c:	005b      	lsls	r3, r3, #1
 8002d5e:	4013      	ands	r3, r2
 8002d60:	d00b      	beq.n	8002d7a <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2201      	movs	r2, #1
 8002d68:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2290      	movs	r2, #144	@ 0x90
 8002d6e:	589b      	ldr	r3, [r3, r2]
 8002d70:	2201      	movs	r2, #1
 8002d72:	431a      	orrs	r2, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2190      	movs	r1, #144	@ 0x90
 8002d78:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002d7a:	23a4      	movs	r3, #164	@ 0xa4
 8002d7c:	18fb      	adds	r3, r7, r3
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2202      	movs	r2, #2
 8002d82:	4013      	ands	r3, r2
 8002d84:	d011      	beq.n	8002daa <HAL_UART_IRQHandler+0x102>
 8002d86:	239c      	movs	r3, #156	@ 0x9c
 8002d88:	18fb      	adds	r3, r7, r3
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	4013      	ands	r3, r2
 8002d90:	d00b      	beq.n	8002daa <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	2202      	movs	r2, #2
 8002d98:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2290      	movs	r2, #144	@ 0x90
 8002d9e:	589b      	ldr	r3, [r3, r2]
 8002da0:	2204      	movs	r2, #4
 8002da2:	431a      	orrs	r2, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2190      	movs	r1, #144	@ 0x90
 8002da8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002daa:	23a4      	movs	r3, #164	@ 0xa4
 8002dac:	18fb      	adds	r3, r7, r3
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	2204      	movs	r2, #4
 8002db2:	4013      	ands	r3, r2
 8002db4:	d011      	beq.n	8002dda <HAL_UART_IRQHandler+0x132>
 8002db6:	239c      	movs	r3, #156	@ 0x9c
 8002db8:	18fb      	adds	r3, r7, r3
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	d00b      	beq.n	8002dda <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	2204      	movs	r2, #4
 8002dc8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2290      	movs	r2, #144	@ 0x90
 8002dce:	589b      	ldr	r3, [r3, r2]
 8002dd0:	2202      	movs	r2, #2
 8002dd2:	431a      	orrs	r2, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2190      	movs	r1, #144	@ 0x90
 8002dd8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002dda:	23a4      	movs	r3, #164	@ 0xa4
 8002ddc:	18fb      	adds	r3, r7, r3
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	2208      	movs	r2, #8
 8002de2:	4013      	ands	r3, r2
 8002de4:	d017      	beq.n	8002e16 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002de6:	23a0      	movs	r3, #160	@ 0xa0
 8002de8:	18fb      	adds	r3, r7, r3
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2220      	movs	r2, #32
 8002dee:	4013      	ands	r3, r2
 8002df0:	d105      	bne.n	8002dfe <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8002df2:	239c      	movs	r3, #156	@ 0x9c
 8002df4:	18fb      	adds	r3, r7, r3
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a5b      	ldr	r2, [pc, #364]	@ (8002f68 <HAL_UART_IRQHandler+0x2c0>)
 8002dfa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002dfc:	d00b      	beq.n	8002e16 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2208      	movs	r2, #8
 8002e04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2290      	movs	r2, #144	@ 0x90
 8002e0a:	589b      	ldr	r3, [r3, r2]
 8002e0c:	2208      	movs	r2, #8
 8002e0e:	431a      	orrs	r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2190      	movs	r1, #144	@ 0x90
 8002e14:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002e16:	23a4      	movs	r3, #164	@ 0xa4
 8002e18:	18fb      	adds	r3, r7, r3
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	2380      	movs	r3, #128	@ 0x80
 8002e1e:	011b      	lsls	r3, r3, #4
 8002e20:	4013      	ands	r3, r2
 8002e22:	d013      	beq.n	8002e4c <HAL_UART_IRQHandler+0x1a4>
 8002e24:	23a0      	movs	r3, #160	@ 0xa0
 8002e26:	18fb      	adds	r3, r7, r3
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	2380      	movs	r3, #128	@ 0x80
 8002e2c:	04db      	lsls	r3, r3, #19
 8002e2e:	4013      	ands	r3, r2
 8002e30:	d00c      	beq.n	8002e4c <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2280      	movs	r2, #128	@ 0x80
 8002e38:	0112      	lsls	r2, r2, #4
 8002e3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2290      	movs	r2, #144	@ 0x90
 8002e40:	589b      	ldr	r3, [r3, r2]
 8002e42:	2220      	movs	r2, #32
 8002e44:	431a      	orrs	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2190      	movs	r1, #144	@ 0x90
 8002e4a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2290      	movs	r2, #144	@ 0x90
 8002e50:	589b      	ldr	r3, [r3, r2]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d100      	bne.n	8002e58 <HAL_UART_IRQHandler+0x1b0>
 8002e56:	e23d      	b.n	80032d4 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002e58:	23a4      	movs	r3, #164	@ 0xa4
 8002e5a:	18fb      	adds	r3, r7, r3
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	2220      	movs	r2, #32
 8002e60:	4013      	ands	r3, r2
 8002e62:	d015      	beq.n	8002e90 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002e64:	23a0      	movs	r3, #160	@ 0xa0
 8002e66:	18fb      	adds	r3, r7, r3
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	2220      	movs	r2, #32
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	d106      	bne.n	8002e7e <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002e70:	239c      	movs	r3, #156	@ 0x9c
 8002e72:	18fb      	adds	r3, r7, r3
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	2380      	movs	r3, #128	@ 0x80
 8002e78:	055b      	lsls	r3, r3, #21
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	d008      	beq.n	8002e90 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d004      	beq.n	8002e90 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	0010      	movs	r0, r2
 8002e8e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2290      	movs	r2, #144	@ 0x90
 8002e94:	589b      	ldr	r3, [r3, r2]
 8002e96:	2194      	movs	r1, #148	@ 0x94
 8002e98:	187a      	adds	r2, r7, r1
 8002e9a:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	2240      	movs	r2, #64	@ 0x40
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	2b40      	cmp	r3, #64	@ 0x40
 8002ea8:	d004      	beq.n	8002eb4 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002eaa:	187b      	adds	r3, r7, r1
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2228      	movs	r2, #40	@ 0x28
 8002eb0:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002eb2:	d04c      	beq.n	8002f4e <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	0018      	movs	r0, r3
 8002eb8:	f000 ffa6 	bl	8003e08 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	2240      	movs	r2, #64	@ 0x40
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	2b40      	cmp	r3, #64	@ 0x40
 8002ec8:	d13c      	bne.n	8002f44 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002eca:	f3ef 8310 	mrs	r3, PRIMASK
 8002ece:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8002ed0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ed2:	2090      	movs	r0, #144	@ 0x90
 8002ed4:	183a      	adds	r2, r7, r0
 8002ed6:	6013      	str	r3, [r2, #0]
 8002ed8:	2301      	movs	r3, #1
 8002eda:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002edc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ede:	f383 8810 	msr	PRIMASK, r3
}
 8002ee2:	46c0      	nop			@ (mov r8, r8)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	689a      	ldr	r2, [r3, #8]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2140      	movs	r1, #64	@ 0x40
 8002ef0:	438a      	bics	r2, r1
 8002ef2:	609a      	str	r2, [r3, #8]
 8002ef4:	183b      	adds	r3, r7, r0
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002efa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002efc:	f383 8810 	msr	PRIMASK, r3
}
 8002f00:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2280      	movs	r2, #128	@ 0x80
 8002f06:	589b      	ldr	r3, [r3, r2]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d016      	beq.n	8002f3a <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2280      	movs	r2, #128	@ 0x80
 8002f10:	589b      	ldr	r3, [r3, r2]
 8002f12:	4a17      	ldr	r2, [pc, #92]	@ (8002f70 <HAL_UART_IRQHandler+0x2c8>)
 8002f14:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2280      	movs	r2, #128	@ 0x80
 8002f1a:	589b      	ldr	r3, [r3, r2]
 8002f1c:	0018      	movs	r0, r3
 8002f1e:	f7fe fc77 	bl	8001810 <HAL_DMA_Abort_IT>
 8002f22:	1e03      	subs	r3, r0, #0
 8002f24:	d01c      	beq.n	8002f60 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2280      	movs	r2, #128	@ 0x80
 8002f2a:	589b      	ldr	r3, [r3, r2]
 8002f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	2180      	movs	r1, #128	@ 0x80
 8002f32:	5852      	ldr	r2, [r2, r1]
 8002f34:	0010      	movs	r0, r2
 8002f36:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f38:	e012      	b.n	8002f60 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	0018      	movs	r0, r3
 8002f3e:	f000 f9e9 	bl	8003314 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f42:	e00d      	b.n	8002f60 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	0018      	movs	r0, r3
 8002f48:	f000 f9e4 	bl	8003314 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f4c:	e008      	b.n	8002f60 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	0018      	movs	r0, r3
 8002f52:	f000 f9df 	bl	8003314 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2290      	movs	r2, #144	@ 0x90
 8002f5a:	2100      	movs	r1, #0
 8002f5c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002f5e:	e1b9      	b.n	80032d4 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f60:	46c0      	nop			@ (mov r8, r8)
    return;
 8002f62:	e1b7      	b.n	80032d4 <HAL_UART_IRQHandler+0x62c>
 8002f64:	0000080f 	.word	0x0000080f
 8002f68:	10000001 	.word	0x10000001
 8002f6c:	04000120 	.word	0x04000120
 8002f70:	080040cd 	.word	0x080040cd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d000      	beq.n	8002f7e <HAL_UART_IRQHandler+0x2d6>
 8002f7c:	e13e      	b.n	80031fc <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002f7e:	23a4      	movs	r3, #164	@ 0xa4
 8002f80:	18fb      	adds	r3, r7, r3
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2210      	movs	r2, #16
 8002f86:	4013      	ands	r3, r2
 8002f88:	d100      	bne.n	8002f8c <HAL_UART_IRQHandler+0x2e4>
 8002f8a:	e137      	b.n	80031fc <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002f8c:	23a0      	movs	r3, #160	@ 0xa0
 8002f8e:	18fb      	adds	r3, r7, r3
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	2210      	movs	r2, #16
 8002f94:	4013      	ands	r3, r2
 8002f96:	d100      	bne.n	8002f9a <HAL_UART_IRQHandler+0x2f2>
 8002f98:	e130      	b.n	80031fc <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2210      	movs	r2, #16
 8002fa0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	2240      	movs	r2, #64	@ 0x40
 8002faa:	4013      	ands	r3, r2
 8002fac:	2b40      	cmp	r3, #64	@ 0x40
 8002fae:	d000      	beq.n	8002fb2 <HAL_UART_IRQHandler+0x30a>
 8002fb0:	e0a4      	b.n	80030fc <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2280      	movs	r2, #128	@ 0x80
 8002fb6:	589b      	ldr	r3, [r3, r2]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	685a      	ldr	r2, [r3, #4]
 8002fbc:	217e      	movs	r1, #126	@ 0x7e
 8002fbe:	187b      	adds	r3, r7, r1
 8002fc0:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002fc2:	187b      	adds	r3, r7, r1
 8002fc4:	881b      	ldrh	r3, [r3, #0]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d100      	bne.n	8002fcc <HAL_UART_IRQHandler+0x324>
 8002fca:	e185      	b.n	80032d8 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	225c      	movs	r2, #92	@ 0x5c
 8002fd0:	5a9b      	ldrh	r3, [r3, r2]
 8002fd2:	187a      	adds	r2, r7, r1
 8002fd4:	8812      	ldrh	r2, [r2, #0]
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d300      	bcc.n	8002fdc <HAL_UART_IRQHandler+0x334>
 8002fda:	e17d      	b.n	80032d8 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	187a      	adds	r2, r7, r1
 8002fe0:	215e      	movs	r1, #94	@ 0x5e
 8002fe2:	8812      	ldrh	r2, [r2, #0]
 8002fe4:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2280      	movs	r2, #128	@ 0x80
 8002fea:	589b      	ldr	r3, [r3, r2]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2220      	movs	r2, #32
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	d170      	bne.n	80030d8 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ff6:	f3ef 8310 	mrs	r3, PRIMASK
 8002ffa:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002ffe:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003000:	2301      	movs	r3, #1
 8003002:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003006:	f383 8810 	msr	PRIMASK, r3
}
 800300a:	46c0      	nop			@ (mov r8, r8)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	49b4      	ldr	r1, [pc, #720]	@ (80032e8 <HAL_UART_IRQHandler+0x640>)
 8003018:	400a      	ands	r2, r1
 800301a:	601a      	str	r2, [r3, #0]
 800301c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800301e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003022:	f383 8810 	msr	PRIMASK, r3
}
 8003026:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003028:	f3ef 8310 	mrs	r3, PRIMASK
 800302c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800302e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003030:	677b      	str	r3, [r7, #116]	@ 0x74
 8003032:	2301      	movs	r3, #1
 8003034:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003036:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003038:	f383 8810 	msr	PRIMASK, r3
}
 800303c:	46c0      	nop			@ (mov r8, r8)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	689a      	ldr	r2, [r3, #8]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2101      	movs	r1, #1
 800304a:	438a      	bics	r2, r1
 800304c:	609a      	str	r2, [r3, #8]
 800304e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003050:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003052:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003054:	f383 8810 	msr	PRIMASK, r3
}
 8003058:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800305a:	f3ef 8310 	mrs	r3, PRIMASK
 800305e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8003060:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003062:	673b      	str	r3, [r7, #112]	@ 0x70
 8003064:	2301      	movs	r3, #1
 8003066:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003068:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800306a:	f383 8810 	msr	PRIMASK, r3
}
 800306e:	46c0      	nop			@ (mov r8, r8)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	689a      	ldr	r2, [r3, #8]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2140      	movs	r1, #64	@ 0x40
 800307c:	438a      	bics	r2, r1
 800307e:	609a      	str	r2, [r3, #8]
 8003080:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003082:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003084:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003086:	f383 8810 	msr	PRIMASK, r3
}
 800308a:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	228c      	movs	r2, #140	@ 0x8c
 8003090:	2120      	movs	r1, #32
 8003092:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800309a:	f3ef 8310 	mrs	r3, PRIMASK
 800309e:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80030a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80030a4:	2301      	movs	r3, #1
 80030a6:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80030aa:	f383 8810 	msr	PRIMASK, r3
}
 80030ae:	46c0      	nop			@ (mov r8, r8)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	2110      	movs	r1, #16
 80030bc:	438a      	bics	r2, r1
 80030be:	601a      	str	r2, [r3, #0]
 80030c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80030c6:	f383 8810 	msr	PRIMASK, r3
}
 80030ca:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2280      	movs	r2, #128	@ 0x80
 80030d0:	589b      	ldr	r3, [r3, r2]
 80030d2:	0018      	movs	r0, r3
 80030d4:	f7fe fb3a 	bl	800174c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2202      	movs	r2, #2
 80030dc:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	225c      	movs	r2, #92	@ 0x5c
 80030e2:	5a9a      	ldrh	r2, [r3, r2]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	215e      	movs	r1, #94	@ 0x5e
 80030e8:	5a5b      	ldrh	r3, [r3, r1]
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	b29a      	uxth	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	0011      	movs	r1, r2
 80030f4:	0018      	movs	r0, r3
 80030f6:	f7fd febd 	bl	8000e74 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80030fa:	e0ed      	b.n	80032d8 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	225c      	movs	r2, #92	@ 0x5c
 8003100:	5a99      	ldrh	r1, [r3, r2]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	225e      	movs	r2, #94	@ 0x5e
 8003106:	5a9b      	ldrh	r3, [r3, r2]
 8003108:	b29a      	uxth	r2, r3
 800310a:	208e      	movs	r0, #142	@ 0x8e
 800310c:	183b      	adds	r3, r7, r0
 800310e:	1a8a      	subs	r2, r1, r2
 8003110:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	225e      	movs	r2, #94	@ 0x5e
 8003116:	5a9b      	ldrh	r3, [r3, r2]
 8003118:	b29b      	uxth	r3, r3
 800311a:	2b00      	cmp	r3, #0
 800311c:	d100      	bne.n	8003120 <HAL_UART_IRQHandler+0x478>
 800311e:	e0dd      	b.n	80032dc <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8003120:	183b      	adds	r3, r7, r0
 8003122:	881b      	ldrh	r3, [r3, #0]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d100      	bne.n	800312a <HAL_UART_IRQHandler+0x482>
 8003128:	e0d8      	b.n	80032dc <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800312a:	f3ef 8310 	mrs	r3, PRIMASK
 800312e:	60fb      	str	r3, [r7, #12]
  return(result);
 8003130:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003132:	2488      	movs	r4, #136	@ 0x88
 8003134:	193a      	adds	r2, r7, r4
 8003136:	6013      	str	r3, [r2, #0]
 8003138:	2301      	movs	r3, #1
 800313a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	f383 8810 	msr	PRIMASK, r3
}
 8003142:	46c0      	nop			@ (mov r8, r8)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4967      	ldr	r1, [pc, #412]	@ (80032ec <HAL_UART_IRQHandler+0x644>)
 8003150:	400a      	ands	r2, r1
 8003152:	601a      	str	r2, [r3, #0]
 8003154:	193b      	adds	r3, r7, r4
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	f383 8810 	msr	PRIMASK, r3
}
 8003160:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003162:	f3ef 8310 	mrs	r3, PRIMASK
 8003166:	61bb      	str	r3, [r7, #24]
  return(result);
 8003168:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800316a:	2484      	movs	r4, #132	@ 0x84
 800316c:	193a      	adds	r2, r7, r4
 800316e:	6013      	str	r3, [r2, #0]
 8003170:	2301      	movs	r3, #1
 8003172:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	f383 8810 	msr	PRIMASK, r3
}
 800317a:	46c0      	nop			@ (mov r8, r8)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	689a      	ldr	r2, [r3, #8]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	495a      	ldr	r1, [pc, #360]	@ (80032f0 <HAL_UART_IRQHandler+0x648>)
 8003188:	400a      	ands	r2, r1
 800318a:	609a      	str	r2, [r3, #8]
 800318c:	193b      	adds	r3, r7, r4
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003192:	6a3b      	ldr	r3, [r7, #32]
 8003194:	f383 8810 	msr	PRIMASK, r3
}
 8003198:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	228c      	movs	r2, #140	@ 0x8c
 800319e:	2120      	movs	r1, #32
 80031a0:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031ae:	f3ef 8310 	mrs	r3, PRIMASK
 80031b2:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80031b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031b6:	2480      	movs	r4, #128	@ 0x80
 80031b8:	193a      	adds	r2, r7, r4
 80031ba:	6013      	str	r3, [r2, #0]
 80031bc:	2301      	movs	r3, #1
 80031be:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031c2:	f383 8810 	msr	PRIMASK, r3
}
 80031c6:	46c0      	nop			@ (mov r8, r8)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	2110      	movs	r1, #16
 80031d4:	438a      	bics	r2, r1
 80031d6:	601a      	str	r2, [r3, #0]
 80031d8:	193b      	adds	r3, r7, r4
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031e0:	f383 8810 	msr	PRIMASK, r3
}
 80031e4:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2202      	movs	r2, #2
 80031ea:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80031ec:	183b      	adds	r3, r7, r0
 80031ee:	881a      	ldrh	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	0011      	movs	r1, r2
 80031f4:	0018      	movs	r0, r3
 80031f6:	f7fd fe3d 	bl	8000e74 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80031fa:	e06f      	b.n	80032dc <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80031fc:	23a4      	movs	r3, #164	@ 0xa4
 80031fe:	18fb      	adds	r3, r7, r3
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	2380      	movs	r3, #128	@ 0x80
 8003204:	035b      	lsls	r3, r3, #13
 8003206:	4013      	ands	r3, r2
 8003208:	d010      	beq.n	800322c <HAL_UART_IRQHandler+0x584>
 800320a:	239c      	movs	r3, #156	@ 0x9c
 800320c:	18fb      	adds	r3, r7, r3
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	2380      	movs	r3, #128	@ 0x80
 8003212:	03db      	lsls	r3, r3, #15
 8003214:	4013      	ands	r3, r2
 8003216:	d009      	beq.n	800322c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	2280      	movs	r2, #128	@ 0x80
 800321e:	0352      	lsls	r2, r2, #13
 8003220:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	0018      	movs	r0, r3
 8003226:	f000 ff94 	bl	8004152 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800322a:	e05a      	b.n	80032e2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800322c:	23a4      	movs	r3, #164	@ 0xa4
 800322e:	18fb      	adds	r3, r7, r3
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	2280      	movs	r2, #128	@ 0x80
 8003234:	4013      	ands	r3, r2
 8003236:	d016      	beq.n	8003266 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003238:	23a0      	movs	r3, #160	@ 0xa0
 800323a:	18fb      	adds	r3, r7, r3
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2280      	movs	r2, #128	@ 0x80
 8003240:	4013      	ands	r3, r2
 8003242:	d106      	bne.n	8003252 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003244:	239c      	movs	r3, #156	@ 0x9c
 8003246:	18fb      	adds	r3, r7, r3
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	2380      	movs	r3, #128	@ 0x80
 800324c:	041b      	lsls	r3, r3, #16
 800324e:	4013      	ands	r3, r2
 8003250:	d009      	beq.n	8003266 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003256:	2b00      	cmp	r3, #0
 8003258:	d042      	beq.n	80032e0 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	0010      	movs	r0, r2
 8003262:	4798      	blx	r3
    }
    return;
 8003264:	e03c      	b.n	80032e0 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003266:	23a4      	movs	r3, #164	@ 0xa4
 8003268:	18fb      	adds	r3, r7, r3
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	2240      	movs	r2, #64	@ 0x40
 800326e:	4013      	ands	r3, r2
 8003270:	d00a      	beq.n	8003288 <HAL_UART_IRQHandler+0x5e0>
 8003272:	23a0      	movs	r3, #160	@ 0xa0
 8003274:	18fb      	adds	r3, r7, r3
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2240      	movs	r2, #64	@ 0x40
 800327a:	4013      	ands	r3, r2
 800327c:	d004      	beq.n	8003288 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	0018      	movs	r0, r3
 8003282:	f000 ff3a 	bl	80040fa <UART_EndTransmit_IT>
    return;
 8003286:	e02c      	b.n	80032e2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003288:	23a4      	movs	r3, #164	@ 0xa4
 800328a:	18fb      	adds	r3, r7, r3
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	2380      	movs	r3, #128	@ 0x80
 8003290:	041b      	lsls	r3, r3, #16
 8003292:	4013      	ands	r3, r2
 8003294:	d00b      	beq.n	80032ae <HAL_UART_IRQHandler+0x606>
 8003296:	23a0      	movs	r3, #160	@ 0xa0
 8003298:	18fb      	adds	r3, r7, r3
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	2380      	movs	r3, #128	@ 0x80
 800329e:	05db      	lsls	r3, r3, #23
 80032a0:	4013      	ands	r3, r2
 80032a2:	d004      	beq.n	80032ae <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	0018      	movs	r0, r3
 80032a8:	f000 ff63 	bl	8004172 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80032ac:	e019      	b.n	80032e2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80032ae:	23a4      	movs	r3, #164	@ 0xa4
 80032b0:	18fb      	adds	r3, r7, r3
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	2380      	movs	r3, #128	@ 0x80
 80032b6:	045b      	lsls	r3, r3, #17
 80032b8:	4013      	ands	r3, r2
 80032ba:	d012      	beq.n	80032e2 <HAL_UART_IRQHandler+0x63a>
 80032bc:	23a0      	movs	r3, #160	@ 0xa0
 80032be:	18fb      	adds	r3, r7, r3
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	da0d      	bge.n	80032e2 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	0018      	movs	r0, r3
 80032ca:	f000 ff4a 	bl	8004162 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80032ce:	e008      	b.n	80032e2 <HAL_UART_IRQHandler+0x63a>
      return;
 80032d0:	46c0      	nop			@ (mov r8, r8)
 80032d2:	e006      	b.n	80032e2 <HAL_UART_IRQHandler+0x63a>
    return;
 80032d4:	46c0      	nop			@ (mov r8, r8)
 80032d6:	e004      	b.n	80032e2 <HAL_UART_IRQHandler+0x63a>
      return;
 80032d8:	46c0      	nop			@ (mov r8, r8)
 80032da:	e002      	b.n	80032e2 <HAL_UART_IRQHandler+0x63a>
      return;
 80032dc:	46c0      	nop			@ (mov r8, r8)
 80032de:	e000      	b.n	80032e2 <HAL_UART_IRQHandler+0x63a>
    return;
 80032e0:	46c0      	nop			@ (mov r8, r8)
  }
}
 80032e2:	46bd      	mov	sp, r7
 80032e4:	b02a      	add	sp, #168	@ 0xa8
 80032e6:	bdb0      	pop	{r4, r5, r7, pc}
 80032e8:	fffffeff 	.word	0xfffffeff
 80032ec:	fffffedf 	.word	0xfffffedf
 80032f0:	effffffe 	.word	0xeffffffe

080032f4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80032fc:	46c0      	nop			@ (mov r8, r8)
 80032fe:	46bd      	mov	sp, r7
 8003300:	b002      	add	sp, #8
 8003302:	bd80      	pop	{r7, pc}

08003304 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800330c:	46c0      	nop			@ (mov r8, r8)
 800330e:	46bd      	mov	sp, r7
 8003310:	b002      	add	sp, #8
 8003312:	bd80      	pop	{r7, pc}

08003314 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800331c:	46c0      	nop			@ (mov r8, r8)
 800331e:	46bd      	mov	sp, r7
 8003320:	b002      	add	sp, #8
 8003322:	bd80      	pop	{r7, pc}

08003324 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003324:	b5b0      	push	{r4, r5, r7, lr}
 8003326:	b090      	sub	sp, #64	@ 0x40
 8003328:	af00      	add	r7, sp, #0
 800332a:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800332c:	231a      	movs	r3, #26
 800332e:	2220      	movs	r2, #32
 8003330:	189b      	adds	r3, r3, r2
 8003332:	19db      	adds	r3, r3, r7
 8003334:	2200      	movs	r2, #0
 8003336:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800333a:	689a      	ldr	r2, [r3, #8]
 800333c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800333e:	691b      	ldr	r3, [r3, #16]
 8003340:	431a      	orrs	r2, r3
 8003342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003344:	695b      	ldr	r3, [r3, #20]
 8003346:	431a      	orrs	r2, r3
 8003348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800334a:	69db      	ldr	r3, [r3, #28]
 800334c:	4313      	orrs	r3, r2
 800334e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4aaf      	ldr	r2, [pc, #700]	@ (8003614 <UART_SetConfig+0x2f0>)
 8003358:	4013      	ands	r3, r2
 800335a:	0019      	movs	r1, r3
 800335c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003362:	430b      	orrs	r3, r1
 8003364:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	4aaa      	ldr	r2, [pc, #680]	@ (8003618 <UART_SetConfig+0x2f4>)
 800336e:	4013      	ands	r3, r2
 8003370:	0018      	movs	r0, r3
 8003372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003374:	68d9      	ldr	r1, [r3, #12]
 8003376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	0003      	movs	r3, r0
 800337c:	430b      	orrs	r3, r1
 800337e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003382:	699b      	ldr	r3, [r3, #24]
 8003384:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4aa4      	ldr	r2, [pc, #656]	@ (800361c <UART_SetConfig+0x2f8>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d004      	beq.n	800339a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003392:	6a1b      	ldr	r3, [r3, #32]
 8003394:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003396:	4313      	orrs	r3, r2
 8003398:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800339a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	4a9f      	ldr	r2, [pc, #636]	@ (8003620 <UART_SetConfig+0x2fc>)
 80033a2:	4013      	ands	r3, r2
 80033a4:	0019      	movs	r1, r3
 80033a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033ac:	430b      	orrs	r3, r1
 80033ae:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80033b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b6:	220f      	movs	r2, #15
 80033b8:	4393      	bics	r3, r2
 80033ba:	0018      	movs	r0, r3
 80033bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033be:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80033c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	0003      	movs	r3, r0
 80033c6:	430b      	orrs	r3, r1
 80033c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80033ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a95      	ldr	r2, [pc, #596]	@ (8003624 <UART_SetConfig+0x300>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d131      	bne.n	8003438 <UART_SetConfig+0x114>
 80033d4:	4b94      	ldr	r3, [pc, #592]	@ (8003628 <UART_SetConfig+0x304>)
 80033d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033d8:	2203      	movs	r2, #3
 80033da:	4013      	ands	r3, r2
 80033dc:	2b03      	cmp	r3, #3
 80033de:	d01d      	beq.n	800341c <UART_SetConfig+0xf8>
 80033e0:	d823      	bhi.n	800342a <UART_SetConfig+0x106>
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d00c      	beq.n	8003400 <UART_SetConfig+0xdc>
 80033e6:	d820      	bhi.n	800342a <UART_SetConfig+0x106>
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d002      	beq.n	80033f2 <UART_SetConfig+0xce>
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d00e      	beq.n	800340e <UART_SetConfig+0xea>
 80033f0:	e01b      	b.n	800342a <UART_SetConfig+0x106>
 80033f2:	231b      	movs	r3, #27
 80033f4:	2220      	movs	r2, #32
 80033f6:	189b      	adds	r3, r3, r2
 80033f8:	19db      	adds	r3, r3, r7
 80033fa:	2200      	movs	r2, #0
 80033fc:	701a      	strb	r2, [r3, #0]
 80033fe:	e0b4      	b.n	800356a <UART_SetConfig+0x246>
 8003400:	231b      	movs	r3, #27
 8003402:	2220      	movs	r2, #32
 8003404:	189b      	adds	r3, r3, r2
 8003406:	19db      	adds	r3, r3, r7
 8003408:	2202      	movs	r2, #2
 800340a:	701a      	strb	r2, [r3, #0]
 800340c:	e0ad      	b.n	800356a <UART_SetConfig+0x246>
 800340e:	231b      	movs	r3, #27
 8003410:	2220      	movs	r2, #32
 8003412:	189b      	adds	r3, r3, r2
 8003414:	19db      	adds	r3, r3, r7
 8003416:	2204      	movs	r2, #4
 8003418:	701a      	strb	r2, [r3, #0]
 800341a:	e0a6      	b.n	800356a <UART_SetConfig+0x246>
 800341c:	231b      	movs	r3, #27
 800341e:	2220      	movs	r2, #32
 8003420:	189b      	adds	r3, r3, r2
 8003422:	19db      	adds	r3, r3, r7
 8003424:	2208      	movs	r2, #8
 8003426:	701a      	strb	r2, [r3, #0]
 8003428:	e09f      	b.n	800356a <UART_SetConfig+0x246>
 800342a:	231b      	movs	r3, #27
 800342c:	2220      	movs	r2, #32
 800342e:	189b      	adds	r3, r3, r2
 8003430:	19db      	adds	r3, r3, r7
 8003432:	2210      	movs	r2, #16
 8003434:	701a      	strb	r2, [r3, #0]
 8003436:	e098      	b.n	800356a <UART_SetConfig+0x246>
 8003438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a7b      	ldr	r2, [pc, #492]	@ (800362c <UART_SetConfig+0x308>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d131      	bne.n	80034a6 <UART_SetConfig+0x182>
 8003442:	4b79      	ldr	r3, [pc, #484]	@ (8003628 <UART_SetConfig+0x304>)
 8003444:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003446:	220c      	movs	r2, #12
 8003448:	4013      	ands	r3, r2
 800344a:	2b0c      	cmp	r3, #12
 800344c:	d01d      	beq.n	800348a <UART_SetConfig+0x166>
 800344e:	d823      	bhi.n	8003498 <UART_SetConfig+0x174>
 8003450:	2b08      	cmp	r3, #8
 8003452:	d00c      	beq.n	800346e <UART_SetConfig+0x14a>
 8003454:	d820      	bhi.n	8003498 <UART_SetConfig+0x174>
 8003456:	2b00      	cmp	r3, #0
 8003458:	d002      	beq.n	8003460 <UART_SetConfig+0x13c>
 800345a:	2b04      	cmp	r3, #4
 800345c:	d00e      	beq.n	800347c <UART_SetConfig+0x158>
 800345e:	e01b      	b.n	8003498 <UART_SetConfig+0x174>
 8003460:	231b      	movs	r3, #27
 8003462:	2220      	movs	r2, #32
 8003464:	189b      	adds	r3, r3, r2
 8003466:	19db      	adds	r3, r3, r7
 8003468:	2200      	movs	r2, #0
 800346a:	701a      	strb	r2, [r3, #0]
 800346c:	e07d      	b.n	800356a <UART_SetConfig+0x246>
 800346e:	231b      	movs	r3, #27
 8003470:	2220      	movs	r2, #32
 8003472:	189b      	adds	r3, r3, r2
 8003474:	19db      	adds	r3, r3, r7
 8003476:	2202      	movs	r2, #2
 8003478:	701a      	strb	r2, [r3, #0]
 800347a:	e076      	b.n	800356a <UART_SetConfig+0x246>
 800347c:	231b      	movs	r3, #27
 800347e:	2220      	movs	r2, #32
 8003480:	189b      	adds	r3, r3, r2
 8003482:	19db      	adds	r3, r3, r7
 8003484:	2204      	movs	r2, #4
 8003486:	701a      	strb	r2, [r3, #0]
 8003488:	e06f      	b.n	800356a <UART_SetConfig+0x246>
 800348a:	231b      	movs	r3, #27
 800348c:	2220      	movs	r2, #32
 800348e:	189b      	adds	r3, r3, r2
 8003490:	19db      	adds	r3, r3, r7
 8003492:	2208      	movs	r2, #8
 8003494:	701a      	strb	r2, [r3, #0]
 8003496:	e068      	b.n	800356a <UART_SetConfig+0x246>
 8003498:	231b      	movs	r3, #27
 800349a:	2220      	movs	r2, #32
 800349c:	189b      	adds	r3, r3, r2
 800349e:	19db      	adds	r3, r3, r7
 80034a0:	2210      	movs	r2, #16
 80034a2:	701a      	strb	r2, [r3, #0]
 80034a4:	e061      	b.n	800356a <UART_SetConfig+0x246>
 80034a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a61      	ldr	r2, [pc, #388]	@ (8003630 <UART_SetConfig+0x30c>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d106      	bne.n	80034be <UART_SetConfig+0x19a>
 80034b0:	231b      	movs	r3, #27
 80034b2:	2220      	movs	r2, #32
 80034b4:	189b      	adds	r3, r3, r2
 80034b6:	19db      	adds	r3, r3, r7
 80034b8:	2200      	movs	r2, #0
 80034ba:	701a      	strb	r2, [r3, #0]
 80034bc:	e055      	b.n	800356a <UART_SetConfig+0x246>
 80034be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a5c      	ldr	r2, [pc, #368]	@ (8003634 <UART_SetConfig+0x310>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d106      	bne.n	80034d6 <UART_SetConfig+0x1b2>
 80034c8:	231b      	movs	r3, #27
 80034ca:	2220      	movs	r2, #32
 80034cc:	189b      	adds	r3, r3, r2
 80034ce:	19db      	adds	r3, r3, r7
 80034d0:	2200      	movs	r2, #0
 80034d2:	701a      	strb	r2, [r3, #0]
 80034d4:	e049      	b.n	800356a <UART_SetConfig+0x246>
 80034d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a50      	ldr	r2, [pc, #320]	@ (800361c <UART_SetConfig+0x2f8>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d13e      	bne.n	800355e <UART_SetConfig+0x23a>
 80034e0:	4b51      	ldr	r3, [pc, #324]	@ (8003628 <UART_SetConfig+0x304>)
 80034e2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80034e4:	23c0      	movs	r3, #192	@ 0xc0
 80034e6:	011b      	lsls	r3, r3, #4
 80034e8:	4013      	ands	r3, r2
 80034ea:	22c0      	movs	r2, #192	@ 0xc0
 80034ec:	0112      	lsls	r2, r2, #4
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d027      	beq.n	8003542 <UART_SetConfig+0x21e>
 80034f2:	22c0      	movs	r2, #192	@ 0xc0
 80034f4:	0112      	lsls	r2, r2, #4
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d82a      	bhi.n	8003550 <UART_SetConfig+0x22c>
 80034fa:	2280      	movs	r2, #128	@ 0x80
 80034fc:	0112      	lsls	r2, r2, #4
 80034fe:	4293      	cmp	r3, r2
 8003500:	d011      	beq.n	8003526 <UART_SetConfig+0x202>
 8003502:	2280      	movs	r2, #128	@ 0x80
 8003504:	0112      	lsls	r2, r2, #4
 8003506:	4293      	cmp	r3, r2
 8003508:	d822      	bhi.n	8003550 <UART_SetConfig+0x22c>
 800350a:	2b00      	cmp	r3, #0
 800350c:	d004      	beq.n	8003518 <UART_SetConfig+0x1f4>
 800350e:	2280      	movs	r2, #128	@ 0x80
 8003510:	00d2      	lsls	r2, r2, #3
 8003512:	4293      	cmp	r3, r2
 8003514:	d00e      	beq.n	8003534 <UART_SetConfig+0x210>
 8003516:	e01b      	b.n	8003550 <UART_SetConfig+0x22c>
 8003518:	231b      	movs	r3, #27
 800351a:	2220      	movs	r2, #32
 800351c:	189b      	adds	r3, r3, r2
 800351e:	19db      	adds	r3, r3, r7
 8003520:	2200      	movs	r2, #0
 8003522:	701a      	strb	r2, [r3, #0]
 8003524:	e021      	b.n	800356a <UART_SetConfig+0x246>
 8003526:	231b      	movs	r3, #27
 8003528:	2220      	movs	r2, #32
 800352a:	189b      	adds	r3, r3, r2
 800352c:	19db      	adds	r3, r3, r7
 800352e:	2202      	movs	r2, #2
 8003530:	701a      	strb	r2, [r3, #0]
 8003532:	e01a      	b.n	800356a <UART_SetConfig+0x246>
 8003534:	231b      	movs	r3, #27
 8003536:	2220      	movs	r2, #32
 8003538:	189b      	adds	r3, r3, r2
 800353a:	19db      	adds	r3, r3, r7
 800353c:	2204      	movs	r2, #4
 800353e:	701a      	strb	r2, [r3, #0]
 8003540:	e013      	b.n	800356a <UART_SetConfig+0x246>
 8003542:	231b      	movs	r3, #27
 8003544:	2220      	movs	r2, #32
 8003546:	189b      	adds	r3, r3, r2
 8003548:	19db      	adds	r3, r3, r7
 800354a:	2208      	movs	r2, #8
 800354c:	701a      	strb	r2, [r3, #0]
 800354e:	e00c      	b.n	800356a <UART_SetConfig+0x246>
 8003550:	231b      	movs	r3, #27
 8003552:	2220      	movs	r2, #32
 8003554:	189b      	adds	r3, r3, r2
 8003556:	19db      	adds	r3, r3, r7
 8003558:	2210      	movs	r2, #16
 800355a:	701a      	strb	r2, [r3, #0]
 800355c:	e005      	b.n	800356a <UART_SetConfig+0x246>
 800355e:	231b      	movs	r3, #27
 8003560:	2220      	movs	r2, #32
 8003562:	189b      	adds	r3, r3, r2
 8003564:	19db      	adds	r3, r3, r7
 8003566:	2210      	movs	r2, #16
 8003568:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800356a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a2b      	ldr	r2, [pc, #172]	@ (800361c <UART_SetConfig+0x2f8>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d000      	beq.n	8003576 <UART_SetConfig+0x252>
 8003574:	e0a9      	b.n	80036ca <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003576:	231b      	movs	r3, #27
 8003578:	2220      	movs	r2, #32
 800357a:	189b      	adds	r3, r3, r2
 800357c:	19db      	adds	r3, r3, r7
 800357e:	781b      	ldrb	r3, [r3, #0]
 8003580:	2b08      	cmp	r3, #8
 8003582:	d015      	beq.n	80035b0 <UART_SetConfig+0x28c>
 8003584:	dc18      	bgt.n	80035b8 <UART_SetConfig+0x294>
 8003586:	2b04      	cmp	r3, #4
 8003588:	d00d      	beq.n	80035a6 <UART_SetConfig+0x282>
 800358a:	dc15      	bgt.n	80035b8 <UART_SetConfig+0x294>
 800358c:	2b00      	cmp	r3, #0
 800358e:	d002      	beq.n	8003596 <UART_SetConfig+0x272>
 8003590:	2b02      	cmp	r3, #2
 8003592:	d005      	beq.n	80035a0 <UART_SetConfig+0x27c>
 8003594:	e010      	b.n	80035b8 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003596:	f7ff f963 	bl	8002860 <HAL_RCC_GetPCLK1Freq>
 800359a:	0003      	movs	r3, r0
 800359c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800359e:	e014      	b.n	80035ca <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035a0:	4b25      	ldr	r3, [pc, #148]	@ (8003638 <UART_SetConfig+0x314>)
 80035a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80035a4:	e011      	b.n	80035ca <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035a6:	f7ff f8cf 	bl	8002748 <HAL_RCC_GetSysClockFreq>
 80035aa:	0003      	movs	r3, r0
 80035ac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80035ae:	e00c      	b.n	80035ca <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035b0:	2380      	movs	r3, #128	@ 0x80
 80035b2:	021b      	lsls	r3, r3, #8
 80035b4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80035b6:	e008      	b.n	80035ca <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 80035b8:	2300      	movs	r3, #0
 80035ba:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80035bc:	231a      	movs	r3, #26
 80035be:	2220      	movs	r2, #32
 80035c0:	189b      	adds	r3, r3, r2
 80035c2:	19db      	adds	r3, r3, r7
 80035c4:	2201      	movs	r2, #1
 80035c6:	701a      	strb	r2, [r3, #0]
        break;
 80035c8:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80035ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d100      	bne.n	80035d2 <UART_SetConfig+0x2ae>
 80035d0:	e14b      	b.n	800386a <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80035d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80035d6:	4b19      	ldr	r3, [pc, #100]	@ (800363c <UART_SetConfig+0x318>)
 80035d8:	0052      	lsls	r2, r2, #1
 80035da:	5ad3      	ldrh	r3, [r2, r3]
 80035dc:	0019      	movs	r1, r3
 80035de:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80035e0:	f7fc fd9a 	bl	8000118 <__udivsi3>
 80035e4:	0003      	movs	r3, r0
 80035e6:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80035e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ea:	685a      	ldr	r2, [r3, #4]
 80035ec:	0013      	movs	r3, r2
 80035ee:	005b      	lsls	r3, r3, #1
 80035f0:	189b      	adds	r3, r3, r2
 80035f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d305      	bcc.n	8003604 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80035f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80035fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003600:	429a      	cmp	r2, r3
 8003602:	d91d      	bls.n	8003640 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8003604:	231a      	movs	r3, #26
 8003606:	2220      	movs	r2, #32
 8003608:	189b      	adds	r3, r3, r2
 800360a:	19db      	adds	r3, r3, r7
 800360c:	2201      	movs	r2, #1
 800360e:	701a      	strb	r2, [r3, #0]
 8003610:	e12b      	b.n	800386a <UART_SetConfig+0x546>
 8003612:	46c0      	nop			@ (mov r8, r8)
 8003614:	cfff69f3 	.word	0xcfff69f3
 8003618:	ffffcfff 	.word	0xffffcfff
 800361c:	40008000 	.word	0x40008000
 8003620:	11fff4ff 	.word	0x11fff4ff
 8003624:	40013800 	.word	0x40013800
 8003628:	40021000 	.word	0x40021000
 800362c:	40004400 	.word	0x40004400
 8003630:	40004800 	.word	0x40004800
 8003634:	40004c00 	.word	0x40004c00
 8003638:	00f42400 	.word	0x00f42400
 800363c:	08005628 	.word	0x08005628
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003642:	61bb      	str	r3, [r7, #24]
 8003644:	2300      	movs	r3, #0
 8003646:	61fb      	str	r3, [r7, #28]
 8003648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800364a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800364c:	4b92      	ldr	r3, [pc, #584]	@ (8003898 <UART_SetConfig+0x574>)
 800364e:	0052      	lsls	r2, r2, #1
 8003650:	5ad3      	ldrh	r3, [r2, r3]
 8003652:	613b      	str	r3, [r7, #16]
 8003654:	2300      	movs	r3, #0
 8003656:	617b      	str	r3, [r7, #20]
 8003658:	693a      	ldr	r2, [r7, #16]
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	69b8      	ldr	r0, [r7, #24]
 800365e:	69f9      	ldr	r1, [r7, #28]
 8003660:	f7fc fed0 	bl	8000404 <__aeabi_uldivmod>
 8003664:	0002      	movs	r2, r0
 8003666:	000b      	movs	r3, r1
 8003668:	0e11      	lsrs	r1, r2, #24
 800366a:	021d      	lsls	r5, r3, #8
 800366c:	430d      	orrs	r5, r1
 800366e:	0214      	lsls	r4, r2, #8
 8003670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	085b      	lsrs	r3, r3, #1
 8003676:	60bb      	str	r3, [r7, #8]
 8003678:	2300      	movs	r3, #0
 800367a:	60fb      	str	r3, [r7, #12]
 800367c:	68b8      	ldr	r0, [r7, #8]
 800367e:	68f9      	ldr	r1, [r7, #12]
 8003680:	1900      	adds	r0, r0, r4
 8003682:	4169      	adcs	r1, r5
 8003684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	603b      	str	r3, [r7, #0]
 800368a:	2300      	movs	r3, #0
 800368c:	607b      	str	r3, [r7, #4]
 800368e:	683a      	ldr	r2, [r7, #0]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f7fc feb7 	bl	8000404 <__aeabi_uldivmod>
 8003696:	0002      	movs	r2, r0
 8003698:	000b      	movs	r3, r1
 800369a:	0013      	movs	r3, r2
 800369c:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800369e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036a0:	23c0      	movs	r3, #192	@ 0xc0
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d309      	bcc.n	80036bc <UART_SetConfig+0x398>
 80036a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036aa:	2380      	movs	r3, #128	@ 0x80
 80036ac:	035b      	lsls	r3, r3, #13
 80036ae:	429a      	cmp	r2, r3
 80036b0:	d204      	bcs.n	80036bc <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80036b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036b8:	60da      	str	r2, [r3, #12]
 80036ba:	e0d6      	b.n	800386a <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80036bc:	231a      	movs	r3, #26
 80036be:	2220      	movs	r2, #32
 80036c0:	189b      	adds	r3, r3, r2
 80036c2:	19db      	adds	r3, r3, r7
 80036c4:	2201      	movs	r2, #1
 80036c6:	701a      	strb	r2, [r3, #0]
 80036c8:	e0cf      	b.n	800386a <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036cc:	69da      	ldr	r2, [r3, #28]
 80036ce:	2380      	movs	r3, #128	@ 0x80
 80036d0:	021b      	lsls	r3, r3, #8
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d000      	beq.n	80036d8 <UART_SetConfig+0x3b4>
 80036d6:	e070      	b.n	80037ba <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80036d8:	231b      	movs	r3, #27
 80036da:	2220      	movs	r2, #32
 80036dc:	189b      	adds	r3, r3, r2
 80036de:	19db      	adds	r3, r3, r7
 80036e0:	781b      	ldrb	r3, [r3, #0]
 80036e2:	2b08      	cmp	r3, #8
 80036e4:	d015      	beq.n	8003712 <UART_SetConfig+0x3ee>
 80036e6:	dc18      	bgt.n	800371a <UART_SetConfig+0x3f6>
 80036e8:	2b04      	cmp	r3, #4
 80036ea:	d00d      	beq.n	8003708 <UART_SetConfig+0x3e4>
 80036ec:	dc15      	bgt.n	800371a <UART_SetConfig+0x3f6>
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d002      	beq.n	80036f8 <UART_SetConfig+0x3d4>
 80036f2:	2b02      	cmp	r3, #2
 80036f4:	d005      	beq.n	8003702 <UART_SetConfig+0x3de>
 80036f6:	e010      	b.n	800371a <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036f8:	f7ff f8b2 	bl	8002860 <HAL_RCC_GetPCLK1Freq>
 80036fc:	0003      	movs	r3, r0
 80036fe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003700:	e014      	b.n	800372c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003702:	4b66      	ldr	r3, [pc, #408]	@ (800389c <UART_SetConfig+0x578>)
 8003704:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003706:	e011      	b.n	800372c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003708:	f7ff f81e 	bl	8002748 <HAL_RCC_GetSysClockFreq>
 800370c:	0003      	movs	r3, r0
 800370e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003710:	e00c      	b.n	800372c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003712:	2380      	movs	r3, #128	@ 0x80
 8003714:	021b      	lsls	r3, r3, #8
 8003716:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003718:	e008      	b.n	800372c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800371a:	2300      	movs	r3, #0
 800371c:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800371e:	231a      	movs	r3, #26
 8003720:	2220      	movs	r2, #32
 8003722:	189b      	adds	r3, r3, r2
 8003724:	19db      	adds	r3, r3, r7
 8003726:	2201      	movs	r2, #1
 8003728:	701a      	strb	r2, [r3, #0]
        break;
 800372a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800372c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800372e:	2b00      	cmp	r3, #0
 8003730:	d100      	bne.n	8003734 <UART_SetConfig+0x410>
 8003732:	e09a      	b.n	800386a <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003736:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003738:	4b57      	ldr	r3, [pc, #348]	@ (8003898 <UART_SetConfig+0x574>)
 800373a:	0052      	lsls	r2, r2, #1
 800373c:	5ad3      	ldrh	r3, [r2, r3]
 800373e:	0019      	movs	r1, r3
 8003740:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003742:	f7fc fce9 	bl	8000118 <__udivsi3>
 8003746:	0003      	movs	r3, r0
 8003748:	005a      	lsls	r2, r3, #1
 800374a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	085b      	lsrs	r3, r3, #1
 8003750:	18d2      	adds	r2, r2, r3
 8003752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	0019      	movs	r1, r3
 8003758:	0010      	movs	r0, r2
 800375a:	f7fc fcdd 	bl	8000118 <__udivsi3>
 800375e:	0003      	movs	r3, r0
 8003760:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003764:	2b0f      	cmp	r3, #15
 8003766:	d921      	bls.n	80037ac <UART_SetConfig+0x488>
 8003768:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800376a:	2380      	movs	r3, #128	@ 0x80
 800376c:	025b      	lsls	r3, r3, #9
 800376e:	429a      	cmp	r2, r3
 8003770:	d21c      	bcs.n	80037ac <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003774:	b29a      	uxth	r2, r3
 8003776:	200e      	movs	r0, #14
 8003778:	2420      	movs	r4, #32
 800377a:	1903      	adds	r3, r0, r4
 800377c:	19db      	adds	r3, r3, r7
 800377e:	210f      	movs	r1, #15
 8003780:	438a      	bics	r2, r1
 8003782:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003786:	085b      	lsrs	r3, r3, #1
 8003788:	b29b      	uxth	r3, r3
 800378a:	2207      	movs	r2, #7
 800378c:	4013      	ands	r3, r2
 800378e:	b299      	uxth	r1, r3
 8003790:	1903      	adds	r3, r0, r4
 8003792:	19db      	adds	r3, r3, r7
 8003794:	1902      	adds	r2, r0, r4
 8003796:	19d2      	adds	r2, r2, r7
 8003798:	8812      	ldrh	r2, [r2, #0]
 800379a:	430a      	orrs	r2, r1
 800379c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800379e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	1902      	adds	r2, r0, r4
 80037a4:	19d2      	adds	r2, r2, r7
 80037a6:	8812      	ldrh	r2, [r2, #0]
 80037a8:	60da      	str	r2, [r3, #12]
 80037aa:	e05e      	b.n	800386a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80037ac:	231a      	movs	r3, #26
 80037ae:	2220      	movs	r2, #32
 80037b0:	189b      	adds	r3, r3, r2
 80037b2:	19db      	adds	r3, r3, r7
 80037b4:	2201      	movs	r2, #1
 80037b6:	701a      	strb	r2, [r3, #0]
 80037b8:	e057      	b.n	800386a <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80037ba:	231b      	movs	r3, #27
 80037bc:	2220      	movs	r2, #32
 80037be:	189b      	adds	r3, r3, r2
 80037c0:	19db      	adds	r3, r3, r7
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	2b08      	cmp	r3, #8
 80037c6:	d015      	beq.n	80037f4 <UART_SetConfig+0x4d0>
 80037c8:	dc18      	bgt.n	80037fc <UART_SetConfig+0x4d8>
 80037ca:	2b04      	cmp	r3, #4
 80037cc:	d00d      	beq.n	80037ea <UART_SetConfig+0x4c6>
 80037ce:	dc15      	bgt.n	80037fc <UART_SetConfig+0x4d8>
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d002      	beq.n	80037da <UART_SetConfig+0x4b6>
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d005      	beq.n	80037e4 <UART_SetConfig+0x4c0>
 80037d8:	e010      	b.n	80037fc <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037da:	f7ff f841 	bl	8002860 <HAL_RCC_GetPCLK1Freq>
 80037de:	0003      	movs	r3, r0
 80037e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80037e2:	e014      	b.n	800380e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80037e4:	4b2d      	ldr	r3, [pc, #180]	@ (800389c <UART_SetConfig+0x578>)
 80037e6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80037e8:	e011      	b.n	800380e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037ea:	f7fe ffad 	bl	8002748 <HAL_RCC_GetSysClockFreq>
 80037ee:	0003      	movs	r3, r0
 80037f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80037f2:	e00c      	b.n	800380e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037f4:	2380      	movs	r3, #128	@ 0x80
 80037f6:	021b      	lsls	r3, r3, #8
 80037f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80037fa:	e008      	b.n	800380e <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 80037fc:	2300      	movs	r3, #0
 80037fe:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003800:	231a      	movs	r3, #26
 8003802:	2220      	movs	r2, #32
 8003804:	189b      	adds	r3, r3, r2
 8003806:	19db      	adds	r3, r3, r7
 8003808:	2201      	movs	r2, #1
 800380a:	701a      	strb	r2, [r3, #0]
        break;
 800380c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800380e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003810:	2b00      	cmp	r3, #0
 8003812:	d02a      	beq.n	800386a <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003816:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003818:	4b1f      	ldr	r3, [pc, #124]	@ (8003898 <UART_SetConfig+0x574>)
 800381a:	0052      	lsls	r2, r2, #1
 800381c:	5ad3      	ldrh	r3, [r2, r3]
 800381e:	0019      	movs	r1, r3
 8003820:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003822:	f7fc fc79 	bl	8000118 <__udivsi3>
 8003826:	0003      	movs	r3, r0
 8003828:	001a      	movs	r2, r3
 800382a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	085b      	lsrs	r3, r3, #1
 8003830:	18d2      	adds	r2, r2, r3
 8003832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	0019      	movs	r1, r3
 8003838:	0010      	movs	r0, r2
 800383a:	f7fc fc6d 	bl	8000118 <__udivsi3>
 800383e:	0003      	movs	r3, r0
 8003840:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003844:	2b0f      	cmp	r3, #15
 8003846:	d90a      	bls.n	800385e <UART_SetConfig+0x53a>
 8003848:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800384a:	2380      	movs	r3, #128	@ 0x80
 800384c:	025b      	lsls	r3, r3, #9
 800384e:	429a      	cmp	r2, r3
 8003850:	d205      	bcs.n	800385e <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003854:	b29a      	uxth	r2, r3
 8003856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	60da      	str	r2, [r3, #12]
 800385c:	e005      	b.n	800386a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800385e:	231a      	movs	r3, #26
 8003860:	2220      	movs	r2, #32
 8003862:	189b      	adds	r3, r3, r2
 8003864:	19db      	adds	r3, r3, r7
 8003866:	2201      	movs	r2, #1
 8003868:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800386a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800386c:	226a      	movs	r2, #106	@ 0x6a
 800386e:	2101      	movs	r1, #1
 8003870:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003874:	2268      	movs	r2, #104	@ 0x68
 8003876:	2101      	movs	r1, #1
 8003878:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800387a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800387c:	2200      	movs	r2, #0
 800387e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003882:	2200      	movs	r2, #0
 8003884:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003886:	231a      	movs	r3, #26
 8003888:	2220      	movs	r2, #32
 800388a:	189b      	adds	r3, r3, r2
 800388c:	19db      	adds	r3, r3, r7
 800388e:	781b      	ldrb	r3, [r3, #0]
}
 8003890:	0018      	movs	r0, r3
 8003892:	46bd      	mov	sp, r7
 8003894:	b010      	add	sp, #64	@ 0x40
 8003896:	bdb0      	pop	{r4, r5, r7, pc}
 8003898:	08005628 	.word	0x08005628
 800389c:	00f42400 	.word	0x00f42400

080038a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ac:	2208      	movs	r2, #8
 80038ae:	4013      	ands	r3, r2
 80038b0:	d00b      	beq.n	80038ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	4a4a      	ldr	r2, [pc, #296]	@ (80039e4 <UART_AdvFeatureConfig+0x144>)
 80038ba:	4013      	ands	r3, r2
 80038bc:	0019      	movs	r1, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	430a      	orrs	r2, r1
 80038c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ce:	2201      	movs	r2, #1
 80038d0:	4013      	ands	r3, r2
 80038d2:	d00b      	beq.n	80038ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	4a43      	ldr	r2, [pc, #268]	@ (80039e8 <UART_AdvFeatureConfig+0x148>)
 80038dc:	4013      	ands	r3, r2
 80038de:	0019      	movs	r1, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	430a      	orrs	r2, r1
 80038ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038f0:	2202      	movs	r2, #2
 80038f2:	4013      	ands	r3, r2
 80038f4:	d00b      	beq.n	800390e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	4a3b      	ldr	r2, [pc, #236]	@ (80039ec <UART_AdvFeatureConfig+0x14c>)
 80038fe:	4013      	ands	r3, r2
 8003900:	0019      	movs	r1, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	430a      	orrs	r2, r1
 800390c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003912:	2204      	movs	r2, #4
 8003914:	4013      	ands	r3, r2
 8003916:	d00b      	beq.n	8003930 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	4a34      	ldr	r2, [pc, #208]	@ (80039f0 <UART_AdvFeatureConfig+0x150>)
 8003920:	4013      	ands	r3, r2
 8003922:	0019      	movs	r1, r3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	430a      	orrs	r2, r1
 800392e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003934:	2210      	movs	r2, #16
 8003936:	4013      	ands	r3, r2
 8003938:	d00b      	beq.n	8003952 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	4a2c      	ldr	r2, [pc, #176]	@ (80039f4 <UART_AdvFeatureConfig+0x154>)
 8003942:	4013      	ands	r3, r2
 8003944:	0019      	movs	r1, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	430a      	orrs	r2, r1
 8003950:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003956:	2220      	movs	r2, #32
 8003958:	4013      	ands	r3, r2
 800395a:	d00b      	beq.n	8003974 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	4a25      	ldr	r2, [pc, #148]	@ (80039f8 <UART_AdvFeatureConfig+0x158>)
 8003964:	4013      	ands	r3, r2
 8003966:	0019      	movs	r1, r3
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	430a      	orrs	r2, r1
 8003972:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003978:	2240      	movs	r2, #64	@ 0x40
 800397a:	4013      	ands	r3, r2
 800397c:	d01d      	beq.n	80039ba <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	4a1d      	ldr	r2, [pc, #116]	@ (80039fc <UART_AdvFeatureConfig+0x15c>)
 8003986:	4013      	ands	r3, r2
 8003988:	0019      	movs	r1, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	430a      	orrs	r2, r1
 8003994:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800399a:	2380      	movs	r3, #128	@ 0x80
 800399c:	035b      	lsls	r3, r3, #13
 800399e:	429a      	cmp	r2, r3
 80039a0:	d10b      	bne.n	80039ba <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	4a15      	ldr	r2, [pc, #84]	@ (8003a00 <UART_AdvFeatureConfig+0x160>)
 80039aa:	4013      	ands	r3, r2
 80039ac:	0019      	movs	r1, r3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	430a      	orrs	r2, r1
 80039b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039be:	2280      	movs	r2, #128	@ 0x80
 80039c0:	4013      	ands	r3, r2
 80039c2:	d00b      	beq.n	80039dc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	4a0e      	ldr	r2, [pc, #56]	@ (8003a04 <UART_AdvFeatureConfig+0x164>)
 80039cc:	4013      	ands	r3, r2
 80039ce:	0019      	movs	r1, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	430a      	orrs	r2, r1
 80039da:	605a      	str	r2, [r3, #4]
  }
}
 80039dc:	46c0      	nop			@ (mov r8, r8)
 80039de:	46bd      	mov	sp, r7
 80039e0:	b002      	add	sp, #8
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	ffff7fff 	.word	0xffff7fff
 80039e8:	fffdffff 	.word	0xfffdffff
 80039ec:	fffeffff 	.word	0xfffeffff
 80039f0:	fffbffff 	.word	0xfffbffff
 80039f4:	ffffefff 	.word	0xffffefff
 80039f8:	ffffdfff 	.word	0xffffdfff
 80039fc:	ffefffff 	.word	0xffefffff
 8003a00:	ff9fffff 	.word	0xff9fffff
 8003a04:	fff7ffff 	.word	0xfff7ffff

08003a08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b092      	sub	sp, #72	@ 0x48
 8003a0c:	af02      	add	r7, sp, #8
 8003a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2290      	movs	r2, #144	@ 0x90
 8003a14:	2100      	movs	r1, #0
 8003a16:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003a18:	f7fd fca0 	bl	800135c <HAL_GetTick>
 8003a1c:	0003      	movs	r3, r0
 8003a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	2208      	movs	r2, #8
 8003a28:	4013      	ands	r3, r2
 8003a2a:	2b08      	cmp	r3, #8
 8003a2c:	d12d      	bne.n	8003a8a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a30:	2280      	movs	r2, #128	@ 0x80
 8003a32:	0391      	lsls	r1, r2, #14
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	4a47      	ldr	r2, [pc, #284]	@ (8003b54 <UART_CheckIdleState+0x14c>)
 8003a38:	9200      	str	r2, [sp, #0]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f000 f88e 	bl	8003b5c <UART_WaitOnFlagUntilTimeout>
 8003a40:	1e03      	subs	r3, r0, #0
 8003a42:	d022      	beq.n	8003a8a <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a44:	f3ef 8310 	mrs	r3, PRIMASK
 8003a48:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003a4c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a4e:	2301      	movs	r3, #1
 8003a50:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a54:	f383 8810 	msr	PRIMASK, r3
}
 8003a58:	46c0      	nop			@ (mov r8, r8)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	2180      	movs	r1, #128	@ 0x80
 8003a66:	438a      	bics	r2, r1
 8003a68:	601a      	str	r2, [r3, #0]
 8003a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a70:	f383 8810 	msr	PRIMASK, r3
}
 8003a74:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2288      	movs	r2, #136	@ 0x88
 8003a7a:	2120      	movs	r1, #32
 8003a7c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2284      	movs	r2, #132	@ 0x84
 8003a82:	2100      	movs	r1, #0
 8003a84:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e060      	b.n	8003b4c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2204      	movs	r2, #4
 8003a92:	4013      	ands	r3, r2
 8003a94:	2b04      	cmp	r3, #4
 8003a96:	d146      	bne.n	8003b26 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a9a:	2280      	movs	r2, #128	@ 0x80
 8003a9c:	03d1      	lsls	r1, r2, #15
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	4a2c      	ldr	r2, [pc, #176]	@ (8003b54 <UART_CheckIdleState+0x14c>)
 8003aa2:	9200      	str	r2, [sp, #0]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f000 f859 	bl	8003b5c <UART_WaitOnFlagUntilTimeout>
 8003aaa:	1e03      	subs	r3, r0, #0
 8003aac:	d03b      	beq.n	8003b26 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003aae:	f3ef 8310 	mrs	r3, PRIMASK
 8003ab2:	60fb      	str	r3, [r7, #12]
  return(result);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003ab6:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ab8:	2301      	movs	r3, #1
 8003aba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	f383 8810 	msr	PRIMASK, r3
}
 8003ac2:	46c0      	nop			@ (mov r8, r8)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4922      	ldr	r1, [pc, #136]	@ (8003b58 <UART_CheckIdleState+0x150>)
 8003ad0:	400a      	ands	r2, r1
 8003ad2:	601a      	str	r2, [r3, #0]
 8003ad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ad6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	f383 8810 	msr	PRIMASK, r3
}
 8003ade:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ae0:	f3ef 8310 	mrs	r3, PRIMASK
 8003ae4:	61bb      	str	r3, [r7, #24]
  return(result);
 8003ae6:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ae8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003aea:	2301      	movs	r3, #1
 8003aec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	f383 8810 	msr	PRIMASK, r3
}
 8003af4:	46c0      	nop			@ (mov r8, r8)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	689a      	ldr	r2, [r3, #8]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2101      	movs	r1, #1
 8003b02:	438a      	bics	r2, r1
 8003b04:	609a      	str	r2, [r3, #8]
 8003b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b08:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b0a:	6a3b      	ldr	r3, [r7, #32]
 8003b0c:	f383 8810 	msr	PRIMASK, r3
}
 8003b10:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	228c      	movs	r2, #140	@ 0x8c
 8003b16:	2120      	movs	r1, #32
 8003b18:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2284      	movs	r2, #132	@ 0x84
 8003b1e:	2100      	movs	r1, #0
 8003b20:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e012      	b.n	8003b4c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2288      	movs	r2, #136	@ 0x88
 8003b2a:	2120      	movs	r1, #32
 8003b2c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	228c      	movs	r2, #140	@ 0x8c
 8003b32:	2120      	movs	r1, #32
 8003b34:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2284      	movs	r2, #132	@ 0x84
 8003b46:	2100      	movs	r1, #0
 8003b48:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b4a:	2300      	movs	r3, #0
}
 8003b4c:	0018      	movs	r0, r3
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	b010      	add	sp, #64	@ 0x40
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	01ffffff 	.word	0x01ffffff
 8003b58:	fffffedf 	.word	0xfffffedf

08003b5c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b084      	sub	sp, #16
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	60f8      	str	r0, [r7, #12]
 8003b64:	60b9      	str	r1, [r7, #8]
 8003b66:	603b      	str	r3, [r7, #0]
 8003b68:	1dfb      	adds	r3, r7, #7
 8003b6a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b6c:	e051      	b.n	8003c12 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b6e:	69bb      	ldr	r3, [r7, #24]
 8003b70:	3301      	adds	r3, #1
 8003b72:	d04e      	beq.n	8003c12 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b74:	f7fd fbf2 	bl	800135c <HAL_GetTick>
 8003b78:	0002      	movs	r2, r0
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	69ba      	ldr	r2, [r7, #24]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d302      	bcc.n	8003b8a <UART_WaitOnFlagUntilTimeout+0x2e>
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d101      	bne.n	8003b8e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e051      	b.n	8003c32 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2204      	movs	r2, #4
 8003b96:	4013      	ands	r3, r2
 8003b98:	d03b      	beq.n	8003c12 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	2b80      	cmp	r3, #128	@ 0x80
 8003b9e:	d038      	beq.n	8003c12 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	2b40      	cmp	r3, #64	@ 0x40
 8003ba4:	d035      	beq.n	8003c12 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	69db      	ldr	r3, [r3, #28]
 8003bac:	2208      	movs	r2, #8
 8003bae:	4013      	ands	r3, r2
 8003bb0:	2b08      	cmp	r3, #8
 8003bb2:	d111      	bne.n	8003bd8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2208      	movs	r2, #8
 8003bba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	0018      	movs	r0, r3
 8003bc0:	f000 f922 	bl	8003e08 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2290      	movs	r2, #144	@ 0x90
 8003bc8:	2108      	movs	r1, #8
 8003bca:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2284      	movs	r2, #132	@ 0x84
 8003bd0:	2100      	movs	r1, #0
 8003bd2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e02c      	b.n	8003c32 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	69da      	ldr	r2, [r3, #28]
 8003bde:	2380      	movs	r3, #128	@ 0x80
 8003be0:	011b      	lsls	r3, r3, #4
 8003be2:	401a      	ands	r2, r3
 8003be4:	2380      	movs	r3, #128	@ 0x80
 8003be6:	011b      	lsls	r3, r3, #4
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d112      	bne.n	8003c12 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2280      	movs	r2, #128	@ 0x80
 8003bf2:	0112      	lsls	r2, r2, #4
 8003bf4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	0018      	movs	r0, r3
 8003bfa:	f000 f905 	bl	8003e08 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2290      	movs	r2, #144	@ 0x90
 8003c02:	2120      	movs	r1, #32
 8003c04:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2284      	movs	r2, #132	@ 0x84
 8003c0a:	2100      	movs	r1, #0
 8003c0c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e00f      	b.n	8003c32 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	69db      	ldr	r3, [r3, #28]
 8003c18:	68ba      	ldr	r2, [r7, #8]
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	68ba      	ldr	r2, [r7, #8]
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	425a      	negs	r2, r3
 8003c22:	4153      	adcs	r3, r2
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	001a      	movs	r2, r3
 8003c28:	1dfb      	adds	r3, r7, #7
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d09e      	beq.n	8003b6e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	0018      	movs	r0, r3
 8003c34:	46bd      	mov	sp, r7
 8003c36:	b004      	add	sp, #16
 8003c38:	bd80      	pop	{r7, pc}
	...

08003c3c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b090      	sub	sp, #64	@ 0x40
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	60f8      	str	r0, [r7, #12]
 8003c44:	60b9      	str	r1, [r7, #8]
 8003c46:	1dbb      	adds	r3, r7, #6
 8003c48:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	68ba      	ldr	r2, [r7, #8]
 8003c4e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	1dba      	adds	r2, r7, #6
 8003c54:	215c      	movs	r1, #92	@ 0x5c
 8003c56:	8812      	ldrh	r2, [r2, #0]
 8003c58:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2290      	movs	r2, #144	@ 0x90
 8003c5e:	2100      	movs	r1, #0
 8003c60:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	228c      	movs	r2, #140	@ 0x8c
 8003c66:	2122      	movs	r1, #34	@ 0x22
 8003c68:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2280      	movs	r2, #128	@ 0x80
 8003c6e:	589b      	ldr	r3, [r3, r2]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d02d      	beq.n	8003cd0 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2280      	movs	r2, #128	@ 0x80
 8003c78:	589b      	ldr	r3, [r3, r2]
 8003c7a:	4a40      	ldr	r2, [pc, #256]	@ (8003d7c <UART_Start_Receive_DMA+0x140>)
 8003c7c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2280      	movs	r2, #128	@ 0x80
 8003c82:	589b      	ldr	r3, [r3, r2]
 8003c84:	4a3e      	ldr	r2, [pc, #248]	@ (8003d80 <UART_Start_Receive_DMA+0x144>)
 8003c86:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2280      	movs	r2, #128	@ 0x80
 8003c8c:	589b      	ldr	r3, [r3, r2]
 8003c8e:	4a3d      	ldr	r2, [pc, #244]	@ (8003d84 <UART_Start_Receive_DMA+0x148>)
 8003c90:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2280      	movs	r2, #128	@ 0x80
 8003c96:	589b      	ldr	r3, [r3, r2]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2280      	movs	r2, #128	@ 0x80
 8003ca0:	5898      	ldr	r0, [r3, r2]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	3324      	adds	r3, #36	@ 0x24
 8003ca8:	0019      	movs	r1, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cae:	001a      	movs	r2, r3
 8003cb0:	1dbb      	adds	r3, r7, #6
 8003cb2:	881b      	ldrh	r3, [r3, #0]
 8003cb4:	f7fd fcc4 	bl	8001640 <HAL_DMA_Start_IT>
 8003cb8:	1e03      	subs	r3, r0, #0
 8003cba:	d009      	beq.n	8003cd0 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2290      	movs	r2, #144	@ 0x90
 8003cc0:	2110      	movs	r1, #16
 8003cc2:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	228c      	movs	r2, #140	@ 0x8c
 8003cc8:	2120      	movs	r1, #32
 8003cca:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e050      	b.n	8003d72 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	691b      	ldr	r3, [r3, #16]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d019      	beq.n	8003d0c <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cd8:	f3ef 8310 	mrs	r3, PRIMASK
 8003cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8003cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ce8:	f383 8810 	msr	PRIMASK, r3
}
 8003cec:	46c0      	nop			@ (mov r8, r8)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	2180      	movs	r1, #128	@ 0x80
 8003cfa:	0049      	lsls	r1, r1, #1
 8003cfc:	430a      	orrs	r2, r1
 8003cfe:	601a      	str	r2, [r3, #0]
 8003d00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d02:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d06:	f383 8810 	msr	PRIMASK, r3
}
 8003d0a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d0c:	f3ef 8310 	mrs	r3, PRIMASK
 8003d10:	613b      	str	r3, [r7, #16]
  return(result);
 8003d12:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d14:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d16:	2301      	movs	r3, #1
 8003d18:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	f383 8810 	msr	PRIMASK, r3
}
 8003d20:	46c0      	nop			@ (mov r8, r8)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	689a      	ldr	r2, [r3, #8]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	2101      	movs	r1, #1
 8003d2e:	430a      	orrs	r2, r1
 8003d30:	609a      	str	r2, [r3, #8]
 8003d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d34:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	f383 8810 	msr	PRIMASK, r3
}
 8003d3c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d3e:	f3ef 8310 	mrs	r3, PRIMASK
 8003d42:	61fb      	str	r3, [r7, #28]
  return(result);
 8003d44:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d46:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d48:	2301      	movs	r3, #1
 8003d4a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d4c:	6a3b      	ldr	r3, [r7, #32]
 8003d4e:	f383 8810 	msr	PRIMASK, r3
}
 8003d52:	46c0      	nop			@ (mov r8, r8)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	689a      	ldr	r2, [r3, #8]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	2140      	movs	r1, #64	@ 0x40
 8003d60:	430a      	orrs	r2, r1
 8003d62:	609a      	str	r2, [r3, #8]
 8003d64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d66:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d6a:	f383 8810 	msr	PRIMASK, r3
}
 8003d6e:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8003d70:	2300      	movs	r3, #0
}
 8003d72:	0018      	movs	r0, r3
 8003d74:	46bd      	mov	sp, r7
 8003d76:	b010      	add	sp, #64	@ 0x40
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	46c0      	nop			@ (mov r8, r8)
 8003d7c:	08003ed5 	.word	0x08003ed5
 8003d80:	08004005 	.word	0x08004005
 8003d84:	08004047 	.word	0x08004047

08003d88 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b08a      	sub	sp, #40	@ 0x28
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d90:	f3ef 8310 	mrs	r3, PRIMASK
 8003d94:	60bb      	str	r3, [r7, #8]
  return(result);
 8003d96:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8003d98:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	f383 8810 	msr	PRIMASK, r3
}
 8003da4:	46c0      	nop			@ (mov r8, r8)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	21c0      	movs	r1, #192	@ 0xc0
 8003db2:	438a      	bics	r2, r1
 8003db4:	601a      	str	r2, [r3, #0]
 8003db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	f383 8810 	msr	PRIMASK, r3
}
 8003dc0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dc2:	f3ef 8310 	mrs	r3, PRIMASK
 8003dc6:	617b      	str	r3, [r7, #20]
  return(result);
 8003dc8:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8003dca:	623b      	str	r3, [r7, #32]
 8003dcc:	2301      	movs	r3, #1
 8003dce:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dd0:	69bb      	ldr	r3, [r7, #24]
 8003dd2:	f383 8810 	msr	PRIMASK, r3
}
 8003dd6:	46c0      	nop			@ (mov r8, r8)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	689a      	ldr	r2, [r3, #8]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4908      	ldr	r1, [pc, #32]	@ (8003e04 <UART_EndTxTransfer+0x7c>)
 8003de4:	400a      	ands	r2, r1
 8003de6:	609a      	str	r2, [r3, #8]
 8003de8:	6a3b      	ldr	r3, [r7, #32]
 8003dea:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dec:	69fb      	ldr	r3, [r7, #28]
 8003dee:	f383 8810 	msr	PRIMASK, r3
}
 8003df2:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2288      	movs	r2, #136	@ 0x88
 8003df8:	2120      	movs	r1, #32
 8003dfa:	5099      	str	r1, [r3, r2]
}
 8003dfc:	46c0      	nop			@ (mov r8, r8)
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	b00a      	add	sp, #40	@ 0x28
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	ff7fffff 	.word	0xff7fffff

08003e08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b08e      	sub	sp, #56	@ 0x38
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e10:	f3ef 8310 	mrs	r3, PRIMASK
 8003e14:	617b      	str	r3, [r7, #20]
  return(result);
 8003e16:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003e18:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	f383 8810 	msr	PRIMASK, r3
}
 8003e24:	46c0      	nop			@ (mov r8, r8)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4926      	ldr	r1, [pc, #152]	@ (8003ecc <UART_EndRxTransfer+0xc4>)
 8003e32:	400a      	ands	r2, r1
 8003e34:	601a      	str	r2, [r3, #0]
 8003e36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e38:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e3a:	69fb      	ldr	r3, [r7, #28]
 8003e3c:	f383 8810 	msr	PRIMASK, r3
}
 8003e40:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e42:	f3ef 8310 	mrs	r3, PRIMASK
 8003e46:	623b      	str	r3, [r7, #32]
  return(result);
 8003e48:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003e4a:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e52:	f383 8810 	msr	PRIMASK, r3
}
 8003e56:	46c0      	nop			@ (mov r8, r8)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	689a      	ldr	r2, [r3, #8]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	491b      	ldr	r1, [pc, #108]	@ (8003ed0 <UART_EndRxTransfer+0xc8>)
 8003e64:	400a      	ands	r2, r1
 8003e66:	609a      	str	r2, [r3, #8]
 8003e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e6e:	f383 8810 	msr	PRIMASK, r3
}
 8003e72:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d118      	bne.n	8003eae <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e7c:	f3ef 8310 	mrs	r3, PRIMASK
 8003e80:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e82:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e86:	2301      	movs	r3, #1
 8003e88:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	f383 8810 	msr	PRIMASK, r3
}
 8003e90:	46c0      	nop			@ (mov r8, r8)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2110      	movs	r1, #16
 8003e9e:	438a      	bics	r2, r1
 8003ea0:	601a      	str	r2, [r3, #0]
 8003ea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ea4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	f383 8810 	msr	PRIMASK, r3
}
 8003eac:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	228c      	movs	r2, #140	@ 0x8c
 8003eb2:	2120      	movs	r1, #32
 8003eb4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003ec2:	46c0      	nop			@ (mov r8, r8)
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	b00e      	add	sp, #56	@ 0x38
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	46c0      	nop			@ (mov r8, r8)
 8003ecc:	fffffedf 	.word	0xfffffedf
 8003ed0:	effffffe 	.word	0xeffffffe

08003ed4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b094      	sub	sp, #80	@ 0x50
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee0:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	2220      	movs	r2, #32
 8003eea:	4013      	ands	r3, r2
 8003eec:	d16f      	bne.n	8003fce <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8003eee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ef0:	225e      	movs	r2, #94	@ 0x5e
 8003ef2:	2100      	movs	r1, #0
 8003ef4:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ef6:	f3ef 8310 	mrs	r3, PRIMASK
 8003efa:	61bb      	str	r3, [r7, #24]
  return(result);
 8003efc:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003efe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f00:	2301      	movs	r3, #1
 8003f02:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	f383 8810 	msr	PRIMASK, r3
}
 8003f0a:	46c0      	nop			@ (mov r8, r8)
 8003f0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	493a      	ldr	r1, [pc, #232]	@ (8004000 <UART_DMAReceiveCplt+0x12c>)
 8003f18:	400a      	ands	r2, r1
 8003f1a:	601a      	str	r2, [r3, #0]
 8003f1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f1e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f20:	6a3b      	ldr	r3, [r7, #32]
 8003f22:	f383 8810 	msr	PRIMASK, r3
}
 8003f26:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f28:	f3ef 8310 	mrs	r3, PRIMASK
 8003f2c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f30:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f32:	2301      	movs	r3, #1
 8003f34:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f38:	f383 8810 	msr	PRIMASK, r3
}
 8003f3c:	46c0      	nop			@ (mov r8, r8)
 8003f3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	689a      	ldr	r2, [r3, #8]
 8003f44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2101      	movs	r1, #1
 8003f4a:	438a      	bics	r2, r1
 8003f4c:	609a      	str	r2, [r3, #8]
 8003f4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f54:	f383 8810 	msr	PRIMASK, r3
}
 8003f58:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f5a:	f3ef 8310 	mrs	r3, PRIMASK
 8003f5e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8003f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f62:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f64:	2301      	movs	r3, #1
 8003f66:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f6a:	f383 8810 	msr	PRIMASK, r3
}
 8003f6e:	46c0      	nop			@ (mov r8, r8)
 8003f70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	689a      	ldr	r2, [r3, #8]
 8003f76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2140      	movs	r1, #64	@ 0x40
 8003f7c:	438a      	bics	r2, r1
 8003f7e:	609a      	str	r2, [r3, #8]
 8003f80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f82:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f86:	f383 8810 	msr	PRIMASK, r3
}
 8003f8a:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003f8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f8e:	228c      	movs	r2, #140	@ 0x8c
 8003f90:	2120      	movs	r1, #32
 8003f92:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d118      	bne.n	8003fce <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f9c:	f3ef 8310 	mrs	r3, PRIMASK
 8003fa0:	60fb      	str	r3, [r7, #12]
  return(result);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	f383 8810 	msr	PRIMASK, r3
}
 8003fb0:	46c0      	nop			@ (mov r8, r8)
 8003fb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2110      	movs	r1, #16
 8003fbe:	438a      	bics	r2, r1
 8003fc0:	601a      	str	r2, [r3, #0]
 8003fc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fc4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	f383 8810 	msr	PRIMASK, r3
}
 8003fcc:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d108      	bne.n	8003fee <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003fdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fde:	225c      	movs	r2, #92	@ 0x5c
 8003fe0:	5a9a      	ldrh	r2, [r3, r2]
 8003fe2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fe4:	0011      	movs	r1, r2
 8003fe6:	0018      	movs	r0, r3
 8003fe8:	f7fc ff44 	bl	8000e74 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003fec:	e003      	b.n	8003ff6 <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 8003fee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ff0:	0018      	movs	r0, r3
 8003ff2:	f7fc ff6b 	bl	8000ecc <HAL_UART_RxCpltCallback>
}
 8003ff6:	46c0      	nop			@ (mov r8, r8)
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	b014      	add	sp, #80	@ 0x50
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	46c0      	nop			@ (mov r8, r8)
 8004000:	fffffeff 	.word	0xfffffeff

08004004 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b084      	sub	sp, #16
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004010:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2201      	movs	r2, #1
 8004016:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800401c:	2b01      	cmp	r3, #1
 800401e:	d10a      	bne.n	8004036 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	225c      	movs	r2, #92	@ 0x5c
 8004024:	5a9b      	ldrh	r3, [r3, r2]
 8004026:	085b      	lsrs	r3, r3, #1
 8004028:	b29a      	uxth	r2, r3
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	0011      	movs	r1, r2
 800402e:	0018      	movs	r0, r3
 8004030:	f7fc ff20 	bl	8000e74 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004034:	e003      	b.n	800403e <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	0018      	movs	r0, r3
 800403a:	f7ff f963 	bl	8003304 <HAL_UART_RxHalfCpltCallback>
}
 800403e:	46c0      	nop			@ (mov r8, r8)
 8004040:	46bd      	mov	sp, r7
 8004042:	b004      	add	sp, #16
 8004044:	bd80      	pop	{r7, pc}

08004046 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004046:	b580      	push	{r7, lr}
 8004048:	b086      	sub	sp, #24
 800404a:	af00      	add	r7, sp, #0
 800404c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004052:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	2288      	movs	r2, #136	@ 0x88
 8004058:	589b      	ldr	r3, [r3, r2]
 800405a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	228c      	movs	r2, #140	@ 0x8c
 8004060:	589b      	ldr	r3, [r3, r2]
 8004062:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	2280      	movs	r2, #128	@ 0x80
 800406c:	4013      	ands	r3, r2
 800406e:	2b80      	cmp	r3, #128	@ 0x80
 8004070:	d10a      	bne.n	8004088 <UART_DMAError+0x42>
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	2b21      	cmp	r3, #33	@ 0x21
 8004076:	d107      	bne.n	8004088 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	2256      	movs	r2, #86	@ 0x56
 800407c:	2100      	movs	r1, #0
 800407e:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	0018      	movs	r0, r3
 8004084:	f7ff fe80 	bl	8003d88 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	2240      	movs	r2, #64	@ 0x40
 8004090:	4013      	ands	r3, r2
 8004092:	2b40      	cmp	r3, #64	@ 0x40
 8004094:	d10a      	bne.n	80040ac <UART_DMAError+0x66>
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2b22      	cmp	r3, #34	@ 0x22
 800409a:	d107      	bne.n	80040ac <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	225e      	movs	r2, #94	@ 0x5e
 80040a0:	2100      	movs	r1, #0
 80040a2:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	0018      	movs	r0, r3
 80040a8:	f7ff feae 	bl	8003e08 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	2290      	movs	r2, #144	@ 0x90
 80040b0:	589b      	ldr	r3, [r3, r2]
 80040b2:	2210      	movs	r2, #16
 80040b4:	431a      	orrs	r2, r3
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	2190      	movs	r1, #144	@ 0x90
 80040ba:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	0018      	movs	r0, r3
 80040c0:	f7ff f928 	bl	8003314 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80040c4:	46c0      	nop			@ (mov r8, r8)
 80040c6:	46bd      	mov	sp, r7
 80040c8:	b006      	add	sp, #24
 80040ca:	bd80      	pop	{r7, pc}

080040cc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b084      	sub	sp, #16
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040d8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	225e      	movs	r2, #94	@ 0x5e
 80040de:	2100      	movs	r1, #0
 80040e0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2256      	movs	r2, #86	@ 0x56
 80040e6:	2100      	movs	r1, #0
 80040e8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	0018      	movs	r0, r3
 80040ee:	f7ff f911 	bl	8003314 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80040f2:	46c0      	nop			@ (mov r8, r8)
 80040f4:	46bd      	mov	sp, r7
 80040f6:	b004      	add	sp, #16
 80040f8:	bd80      	pop	{r7, pc}

080040fa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80040fa:	b580      	push	{r7, lr}
 80040fc:	b086      	sub	sp, #24
 80040fe:	af00      	add	r7, sp, #0
 8004100:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004102:	f3ef 8310 	mrs	r3, PRIMASK
 8004106:	60bb      	str	r3, [r7, #8]
  return(result);
 8004108:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800410a:	617b      	str	r3, [r7, #20]
 800410c:	2301      	movs	r3, #1
 800410e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f383 8810 	msr	PRIMASK, r3
}
 8004116:	46c0      	nop			@ (mov r8, r8)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2140      	movs	r1, #64	@ 0x40
 8004124:	438a      	bics	r2, r1
 8004126:	601a      	str	r2, [r3, #0]
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	f383 8810 	msr	PRIMASK, r3
}
 8004132:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2288      	movs	r2, #136	@ 0x88
 8004138:	2120      	movs	r1, #32
 800413a:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	0018      	movs	r0, r3
 8004146:	f7ff f8d5 	bl	80032f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800414a:	46c0      	nop			@ (mov r8, r8)
 800414c:	46bd      	mov	sp, r7
 800414e:	b006      	add	sp, #24
 8004150:	bd80      	pop	{r7, pc}

08004152 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004152:	b580      	push	{r7, lr}
 8004154:	b082      	sub	sp, #8
 8004156:	af00      	add	r7, sp, #0
 8004158:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800415a:	46c0      	nop			@ (mov r8, r8)
 800415c:	46bd      	mov	sp, r7
 800415e:	b002      	add	sp, #8
 8004160:	bd80      	pop	{r7, pc}

08004162 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8004162:	b580      	push	{r7, lr}
 8004164:	b082      	sub	sp, #8
 8004166:	af00      	add	r7, sp, #0
 8004168:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800416a:	46c0      	nop			@ (mov r8, r8)
 800416c:	46bd      	mov	sp, r7
 800416e:	b002      	add	sp, #8
 8004170:	bd80      	pop	{r7, pc}

08004172 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004172:	b580      	push	{r7, lr}
 8004174:	b082      	sub	sp, #8
 8004176:	af00      	add	r7, sp, #0
 8004178:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800417a:	46c0      	nop			@ (mov r8, r8)
 800417c:	46bd      	mov	sp, r7
 800417e:	b002      	add	sp, #8
 8004180:	bd80      	pop	{r7, pc}
	...

08004184 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2284      	movs	r2, #132	@ 0x84
 8004190:	5c9b      	ldrb	r3, [r3, r2]
 8004192:	2b01      	cmp	r3, #1
 8004194:	d101      	bne.n	800419a <HAL_UARTEx_DisableFifoMode+0x16>
 8004196:	2302      	movs	r3, #2
 8004198:	e027      	b.n	80041ea <HAL_UARTEx_DisableFifoMode+0x66>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2284      	movs	r2, #132	@ 0x84
 800419e:	2101      	movs	r1, #1
 80041a0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2288      	movs	r2, #136	@ 0x88
 80041a6:	2124      	movs	r1, #36	@ 0x24
 80041a8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	2101      	movs	r1, #1
 80041be:	438a      	bics	r2, r1
 80041c0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	4a0b      	ldr	r2, [pc, #44]	@ (80041f4 <HAL_UARTEx_DisableFifoMode+0x70>)
 80041c6:	4013      	ands	r3, r2
 80041c8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	68fa      	ldr	r2, [r7, #12]
 80041d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2288      	movs	r2, #136	@ 0x88
 80041dc:	2120      	movs	r1, #32
 80041de:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2284      	movs	r2, #132	@ 0x84
 80041e4:	2100      	movs	r1, #0
 80041e6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	0018      	movs	r0, r3
 80041ec:	46bd      	mov	sp, r7
 80041ee:	b004      	add	sp, #16
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	46c0      	nop			@ (mov r8, r8)
 80041f4:	dfffffff 	.word	0xdfffffff

080041f8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2284      	movs	r2, #132	@ 0x84
 8004206:	5c9b      	ldrb	r3, [r3, r2]
 8004208:	2b01      	cmp	r3, #1
 800420a:	d101      	bne.n	8004210 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800420c:	2302      	movs	r3, #2
 800420e:	e02e      	b.n	800426e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2284      	movs	r2, #132	@ 0x84
 8004214:	2101      	movs	r1, #1
 8004216:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2288      	movs	r2, #136	@ 0x88
 800421c:	2124      	movs	r1, #36	@ 0x24
 800421e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	2101      	movs	r1, #1
 8004234:	438a      	bics	r2, r1
 8004236:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	00db      	lsls	r3, r3, #3
 8004240:	08d9      	lsrs	r1, r3, #3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	683a      	ldr	r2, [r7, #0]
 8004248:	430a      	orrs	r2, r1
 800424a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	0018      	movs	r0, r3
 8004250:	f000 f8bc 	bl	80043cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	68fa      	ldr	r2, [r7, #12]
 800425a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2288      	movs	r2, #136	@ 0x88
 8004260:	2120      	movs	r1, #32
 8004262:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2284      	movs	r2, #132	@ 0x84
 8004268:	2100      	movs	r1, #0
 800426a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800426c:	2300      	movs	r3, #0
}
 800426e:	0018      	movs	r0, r3
 8004270:	46bd      	mov	sp, r7
 8004272:	b004      	add	sp, #16
 8004274:	bd80      	pop	{r7, pc}
	...

08004278 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b084      	sub	sp, #16
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2284      	movs	r2, #132	@ 0x84
 8004286:	5c9b      	ldrb	r3, [r3, r2]
 8004288:	2b01      	cmp	r3, #1
 800428a:	d101      	bne.n	8004290 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800428c:	2302      	movs	r3, #2
 800428e:	e02f      	b.n	80042f0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2284      	movs	r2, #132	@ 0x84
 8004294:	2101      	movs	r1, #1
 8004296:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2288      	movs	r2, #136	@ 0x88
 800429c:	2124      	movs	r1, #36	@ 0x24
 800429e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2101      	movs	r1, #1
 80042b4:	438a      	bics	r2, r1
 80042b6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	4a0e      	ldr	r2, [pc, #56]	@ (80042f8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80042c0:	4013      	ands	r3, r2
 80042c2:	0019      	movs	r1, r3
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	683a      	ldr	r2, [r7, #0]
 80042ca:	430a      	orrs	r2, r1
 80042cc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	0018      	movs	r0, r3
 80042d2:	f000 f87b 	bl	80043cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	68fa      	ldr	r2, [r7, #12]
 80042dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2288      	movs	r2, #136	@ 0x88
 80042e2:	2120      	movs	r1, #32
 80042e4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2284      	movs	r2, #132	@ 0x84
 80042ea:	2100      	movs	r1, #0
 80042ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042ee:	2300      	movs	r3, #0
}
 80042f0:	0018      	movs	r0, r3
 80042f2:	46bd      	mov	sp, r7
 80042f4:	b004      	add	sp, #16
 80042f6:	bd80      	pop	{r7, pc}
 80042f8:	f1ffffff 	.word	0xf1ffffff

080042fc <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80042fc:	b5b0      	push	{r4, r5, r7, lr}
 80042fe:	b08a      	sub	sp, #40	@ 0x28
 8004300:	af00      	add	r7, sp, #0
 8004302:	60f8      	str	r0, [r7, #12]
 8004304:	60b9      	str	r1, [r7, #8]
 8004306:	1dbb      	adds	r3, r7, #6
 8004308:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	228c      	movs	r2, #140	@ 0x8c
 800430e:	589b      	ldr	r3, [r3, r2]
 8004310:	2b20      	cmp	r3, #32
 8004312:	d156      	bne.n	80043c2 <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d003      	beq.n	8004322 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800431a:	1dbb      	adds	r3, r7, #6
 800431c:	881b      	ldrh	r3, [r3, #0]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d101      	bne.n	8004326 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e04e      	b.n	80043c4 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	689a      	ldr	r2, [r3, #8]
 800432a:	2380      	movs	r3, #128	@ 0x80
 800432c:	015b      	lsls	r3, r3, #5
 800432e:	429a      	cmp	r2, r3
 8004330:	d109      	bne.n	8004346 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	691b      	ldr	r3, [r3, #16]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d105      	bne.n	8004346 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	2201      	movs	r2, #1
 800433e:	4013      	ands	r3, r2
 8004340:	d001      	beq.n	8004346 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e03e      	b.n	80043c4 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2201      	movs	r2, #1
 800434a:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2200      	movs	r2, #0
 8004350:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004352:	2527      	movs	r5, #39	@ 0x27
 8004354:	197c      	adds	r4, r7, r5
 8004356:	1dbb      	adds	r3, r7, #6
 8004358:	881a      	ldrh	r2, [r3, #0]
 800435a:	68b9      	ldr	r1, [r7, #8]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	0018      	movs	r0, r3
 8004360:	f7ff fc6c 	bl	8003c3c <UART_Start_Receive_DMA>
 8004364:	0003      	movs	r3, r0
 8004366:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004368:	197b      	adds	r3, r7, r5
 800436a:	781b      	ldrb	r3, [r3, #0]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d124      	bne.n	80043ba <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004374:	2b01      	cmp	r3, #1
 8004376:	d11c      	bne.n	80043b2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	2210      	movs	r2, #16
 800437e:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004380:	f3ef 8310 	mrs	r3, PRIMASK
 8004384:	617b      	str	r3, [r7, #20]
  return(result);
 8004386:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004388:	623b      	str	r3, [r7, #32]
 800438a:	2301      	movs	r3, #1
 800438c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800438e:	69bb      	ldr	r3, [r7, #24]
 8004390:	f383 8810 	msr	PRIMASK, r3
}
 8004394:	46c0      	nop			@ (mov r8, r8)
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	2110      	movs	r1, #16
 80043a2:	430a      	orrs	r2, r1
 80043a4:	601a      	str	r2, [r3, #0]
 80043a6:	6a3b      	ldr	r3, [r7, #32]
 80043a8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043aa:	69fb      	ldr	r3, [r7, #28]
 80043ac:	f383 8810 	msr	PRIMASK, r3
}
 80043b0:	e003      	b.n	80043ba <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80043b2:	2327      	movs	r3, #39	@ 0x27
 80043b4:	18fb      	adds	r3, r7, r3
 80043b6:	2201      	movs	r2, #1
 80043b8:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 80043ba:	2327      	movs	r3, #39	@ 0x27
 80043bc:	18fb      	adds	r3, r7, r3
 80043be:	781b      	ldrb	r3, [r3, #0]
 80043c0:	e000      	b.n	80043c4 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 80043c2:	2302      	movs	r3, #2
  }
}
 80043c4:	0018      	movs	r0, r3
 80043c6:	46bd      	mov	sp, r7
 80043c8:	b00a      	add	sp, #40	@ 0x28
 80043ca:	bdb0      	pop	{r4, r5, r7, pc}

080043cc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80043cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043ce:	b085      	sub	sp, #20
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d108      	bne.n	80043ee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	226a      	movs	r2, #106	@ 0x6a
 80043e0:	2101      	movs	r1, #1
 80043e2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2268      	movs	r2, #104	@ 0x68
 80043e8:	2101      	movs	r1, #1
 80043ea:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80043ec:	e043      	b.n	8004476 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80043ee:	260f      	movs	r6, #15
 80043f0:	19bb      	adds	r3, r7, r6
 80043f2:	2208      	movs	r2, #8
 80043f4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80043f6:	200e      	movs	r0, #14
 80043f8:	183b      	adds	r3, r7, r0
 80043fa:	2208      	movs	r2, #8
 80043fc:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	0e5b      	lsrs	r3, r3, #25
 8004406:	b2da      	uxtb	r2, r3
 8004408:	240d      	movs	r4, #13
 800440a:	193b      	adds	r3, r7, r4
 800440c:	2107      	movs	r1, #7
 800440e:	400a      	ands	r2, r1
 8004410:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	0f5b      	lsrs	r3, r3, #29
 800441a:	b2da      	uxtb	r2, r3
 800441c:	250c      	movs	r5, #12
 800441e:	197b      	adds	r3, r7, r5
 8004420:	2107      	movs	r1, #7
 8004422:	400a      	ands	r2, r1
 8004424:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004426:	183b      	adds	r3, r7, r0
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	197a      	adds	r2, r7, r5
 800442c:	7812      	ldrb	r2, [r2, #0]
 800442e:	4914      	ldr	r1, [pc, #80]	@ (8004480 <UARTEx_SetNbDataToProcess+0xb4>)
 8004430:	5c8a      	ldrb	r2, [r1, r2]
 8004432:	435a      	muls	r2, r3
 8004434:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8004436:	197b      	adds	r3, r7, r5
 8004438:	781b      	ldrb	r3, [r3, #0]
 800443a:	4a12      	ldr	r2, [pc, #72]	@ (8004484 <UARTEx_SetNbDataToProcess+0xb8>)
 800443c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800443e:	0019      	movs	r1, r3
 8004440:	f7fb fef4 	bl	800022c <__divsi3>
 8004444:	0003      	movs	r3, r0
 8004446:	b299      	uxth	r1, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	226a      	movs	r2, #106	@ 0x6a
 800444c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800444e:	19bb      	adds	r3, r7, r6
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	193a      	adds	r2, r7, r4
 8004454:	7812      	ldrb	r2, [r2, #0]
 8004456:	490a      	ldr	r1, [pc, #40]	@ (8004480 <UARTEx_SetNbDataToProcess+0xb4>)
 8004458:	5c8a      	ldrb	r2, [r1, r2]
 800445a:	435a      	muls	r2, r3
 800445c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800445e:	193b      	adds	r3, r7, r4
 8004460:	781b      	ldrb	r3, [r3, #0]
 8004462:	4a08      	ldr	r2, [pc, #32]	@ (8004484 <UARTEx_SetNbDataToProcess+0xb8>)
 8004464:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004466:	0019      	movs	r1, r3
 8004468:	f7fb fee0 	bl	800022c <__divsi3>
 800446c:	0003      	movs	r3, r0
 800446e:	b299      	uxth	r1, r3
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2268      	movs	r2, #104	@ 0x68
 8004474:	5299      	strh	r1, [r3, r2]
}
 8004476:	46c0      	nop			@ (mov r8, r8)
 8004478:	46bd      	mov	sp, r7
 800447a:	b005      	add	sp, #20
 800447c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800447e:	46c0      	nop			@ (mov r8, r8)
 8004480:	08005640 	.word	0x08005640
 8004484:	08005648 	.word	0x08005648

08004488 <std>:
 8004488:	2300      	movs	r3, #0
 800448a:	b510      	push	{r4, lr}
 800448c:	0004      	movs	r4, r0
 800448e:	6003      	str	r3, [r0, #0]
 8004490:	6043      	str	r3, [r0, #4]
 8004492:	6083      	str	r3, [r0, #8]
 8004494:	8181      	strh	r1, [r0, #12]
 8004496:	6643      	str	r3, [r0, #100]	@ 0x64
 8004498:	81c2      	strh	r2, [r0, #14]
 800449a:	6103      	str	r3, [r0, #16]
 800449c:	6143      	str	r3, [r0, #20]
 800449e:	6183      	str	r3, [r0, #24]
 80044a0:	0019      	movs	r1, r3
 80044a2:	2208      	movs	r2, #8
 80044a4:	305c      	adds	r0, #92	@ 0x5c
 80044a6:	f000 fac5 	bl	8004a34 <memset>
 80044aa:	4b0b      	ldr	r3, [pc, #44]	@ (80044d8 <std+0x50>)
 80044ac:	6224      	str	r4, [r4, #32]
 80044ae:	6263      	str	r3, [r4, #36]	@ 0x24
 80044b0:	4b0a      	ldr	r3, [pc, #40]	@ (80044dc <std+0x54>)
 80044b2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80044b4:	4b0a      	ldr	r3, [pc, #40]	@ (80044e0 <std+0x58>)
 80044b6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80044b8:	4b0a      	ldr	r3, [pc, #40]	@ (80044e4 <std+0x5c>)
 80044ba:	6323      	str	r3, [r4, #48]	@ 0x30
 80044bc:	4b0a      	ldr	r3, [pc, #40]	@ (80044e8 <std+0x60>)
 80044be:	429c      	cmp	r4, r3
 80044c0:	d005      	beq.n	80044ce <std+0x46>
 80044c2:	4b0a      	ldr	r3, [pc, #40]	@ (80044ec <std+0x64>)
 80044c4:	429c      	cmp	r4, r3
 80044c6:	d002      	beq.n	80044ce <std+0x46>
 80044c8:	4b09      	ldr	r3, [pc, #36]	@ (80044f0 <std+0x68>)
 80044ca:	429c      	cmp	r4, r3
 80044cc:	d103      	bne.n	80044d6 <std+0x4e>
 80044ce:	0020      	movs	r0, r4
 80044d0:	3058      	adds	r0, #88	@ 0x58
 80044d2:	f000 fb1b 	bl	8004b0c <__retarget_lock_init_recursive>
 80044d6:	bd10      	pop	{r4, pc}
 80044d8:	0800485d 	.word	0x0800485d
 80044dc:	08004885 	.word	0x08004885
 80044e0:	080048bd 	.word	0x080048bd
 80044e4:	080048e9 	.word	0x080048e9
 80044e8:	20000cd8 	.word	0x20000cd8
 80044ec:	20000d40 	.word	0x20000d40
 80044f0:	20000da8 	.word	0x20000da8

080044f4 <stdio_exit_handler>:
 80044f4:	b510      	push	{r4, lr}
 80044f6:	4a03      	ldr	r2, [pc, #12]	@ (8004504 <stdio_exit_handler+0x10>)
 80044f8:	4903      	ldr	r1, [pc, #12]	@ (8004508 <stdio_exit_handler+0x14>)
 80044fa:	4804      	ldr	r0, [pc, #16]	@ (800450c <stdio_exit_handler+0x18>)
 80044fc:	f000 f86c 	bl	80045d8 <_fwalk_sglue>
 8004500:	bd10      	pop	{r4, pc}
 8004502:	46c0      	nop			@ (mov r8, r8)
 8004504:	20000018 	.word	0x20000018
 8004508:	080053c1 	.word	0x080053c1
 800450c:	20000028 	.word	0x20000028

08004510 <cleanup_stdio>:
 8004510:	6841      	ldr	r1, [r0, #4]
 8004512:	4b0b      	ldr	r3, [pc, #44]	@ (8004540 <cleanup_stdio+0x30>)
 8004514:	b510      	push	{r4, lr}
 8004516:	0004      	movs	r4, r0
 8004518:	4299      	cmp	r1, r3
 800451a:	d001      	beq.n	8004520 <cleanup_stdio+0x10>
 800451c:	f000 ff50 	bl	80053c0 <_fflush_r>
 8004520:	68a1      	ldr	r1, [r4, #8]
 8004522:	4b08      	ldr	r3, [pc, #32]	@ (8004544 <cleanup_stdio+0x34>)
 8004524:	4299      	cmp	r1, r3
 8004526:	d002      	beq.n	800452e <cleanup_stdio+0x1e>
 8004528:	0020      	movs	r0, r4
 800452a:	f000 ff49 	bl	80053c0 <_fflush_r>
 800452e:	68e1      	ldr	r1, [r4, #12]
 8004530:	4b05      	ldr	r3, [pc, #20]	@ (8004548 <cleanup_stdio+0x38>)
 8004532:	4299      	cmp	r1, r3
 8004534:	d002      	beq.n	800453c <cleanup_stdio+0x2c>
 8004536:	0020      	movs	r0, r4
 8004538:	f000 ff42 	bl	80053c0 <_fflush_r>
 800453c:	bd10      	pop	{r4, pc}
 800453e:	46c0      	nop			@ (mov r8, r8)
 8004540:	20000cd8 	.word	0x20000cd8
 8004544:	20000d40 	.word	0x20000d40
 8004548:	20000da8 	.word	0x20000da8

0800454c <global_stdio_init.part.0>:
 800454c:	b510      	push	{r4, lr}
 800454e:	4b09      	ldr	r3, [pc, #36]	@ (8004574 <global_stdio_init.part.0+0x28>)
 8004550:	4a09      	ldr	r2, [pc, #36]	@ (8004578 <global_stdio_init.part.0+0x2c>)
 8004552:	2104      	movs	r1, #4
 8004554:	601a      	str	r2, [r3, #0]
 8004556:	4809      	ldr	r0, [pc, #36]	@ (800457c <global_stdio_init.part.0+0x30>)
 8004558:	2200      	movs	r2, #0
 800455a:	f7ff ff95 	bl	8004488 <std>
 800455e:	2201      	movs	r2, #1
 8004560:	2109      	movs	r1, #9
 8004562:	4807      	ldr	r0, [pc, #28]	@ (8004580 <global_stdio_init.part.0+0x34>)
 8004564:	f7ff ff90 	bl	8004488 <std>
 8004568:	2202      	movs	r2, #2
 800456a:	2112      	movs	r1, #18
 800456c:	4805      	ldr	r0, [pc, #20]	@ (8004584 <global_stdio_init.part.0+0x38>)
 800456e:	f7ff ff8b 	bl	8004488 <std>
 8004572:	bd10      	pop	{r4, pc}
 8004574:	20000e10 	.word	0x20000e10
 8004578:	080044f5 	.word	0x080044f5
 800457c:	20000cd8 	.word	0x20000cd8
 8004580:	20000d40 	.word	0x20000d40
 8004584:	20000da8 	.word	0x20000da8

08004588 <__sfp_lock_acquire>:
 8004588:	b510      	push	{r4, lr}
 800458a:	4802      	ldr	r0, [pc, #8]	@ (8004594 <__sfp_lock_acquire+0xc>)
 800458c:	f000 fabf 	bl	8004b0e <__retarget_lock_acquire_recursive>
 8004590:	bd10      	pop	{r4, pc}
 8004592:	46c0      	nop			@ (mov r8, r8)
 8004594:	20000e19 	.word	0x20000e19

08004598 <__sfp_lock_release>:
 8004598:	b510      	push	{r4, lr}
 800459a:	4802      	ldr	r0, [pc, #8]	@ (80045a4 <__sfp_lock_release+0xc>)
 800459c:	f000 fab8 	bl	8004b10 <__retarget_lock_release_recursive>
 80045a0:	bd10      	pop	{r4, pc}
 80045a2:	46c0      	nop			@ (mov r8, r8)
 80045a4:	20000e19 	.word	0x20000e19

080045a8 <__sinit>:
 80045a8:	b510      	push	{r4, lr}
 80045aa:	0004      	movs	r4, r0
 80045ac:	f7ff ffec 	bl	8004588 <__sfp_lock_acquire>
 80045b0:	6a23      	ldr	r3, [r4, #32]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d002      	beq.n	80045bc <__sinit+0x14>
 80045b6:	f7ff ffef 	bl	8004598 <__sfp_lock_release>
 80045ba:	bd10      	pop	{r4, pc}
 80045bc:	4b04      	ldr	r3, [pc, #16]	@ (80045d0 <__sinit+0x28>)
 80045be:	6223      	str	r3, [r4, #32]
 80045c0:	4b04      	ldr	r3, [pc, #16]	@ (80045d4 <__sinit+0x2c>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d1f6      	bne.n	80045b6 <__sinit+0xe>
 80045c8:	f7ff ffc0 	bl	800454c <global_stdio_init.part.0>
 80045cc:	e7f3      	b.n	80045b6 <__sinit+0xe>
 80045ce:	46c0      	nop			@ (mov r8, r8)
 80045d0:	08004511 	.word	0x08004511
 80045d4:	20000e10 	.word	0x20000e10

080045d8 <_fwalk_sglue>:
 80045d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80045da:	0014      	movs	r4, r2
 80045dc:	2600      	movs	r6, #0
 80045de:	9000      	str	r0, [sp, #0]
 80045e0:	9101      	str	r1, [sp, #4]
 80045e2:	68a5      	ldr	r5, [r4, #8]
 80045e4:	6867      	ldr	r7, [r4, #4]
 80045e6:	3f01      	subs	r7, #1
 80045e8:	d504      	bpl.n	80045f4 <_fwalk_sglue+0x1c>
 80045ea:	6824      	ldr	r4, [r4, #0]
 80045ec:	2c00      	cmp	r4, #0
 80045ee:	d1f8      	bne.n	80045e2 <_fwalk_sglue+0xa>
 80045f0:	0030      	movs	r0, r6
 80045f2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80045f4:	89ab      	ldrh	r3, [r5, #12]
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d908      	bls.n	800460c <_fwalk_sglue+0x34>
 80045fa:	220e      	movs	r2, #14
 80045fc:	5eab      	ldrsh	r3, [r5, r2]
 80045fe:	3301      	adds	r3, #1
 8004600:	d004      	beq.n	800460c <_fwalk_sglue+0x34>
 8004602:	0029      	movs	r1, r5
 8004604:	9800      	ldr	r0, [sp, #0]
 8004606:	9b01      	ldr	r3, [sp, #4]
 8004608:	4798      	blx	r3
 800460a:	4306      	orrs	r6, r0
 800460c:	3568      	adds	r5, #104	@ 0x68
 800460e:	e7ea      	b.n	80045e6 <_fwalk_sglue+0xe>

08004610 <iprintf>:
 8004610:	b40f      	push	{r0, r1, r2, r3}
 8004612:	b507      	push	{r0, r1, r2, lr}
 8004614:	4905      	ldr	r1, [pc, #20]	@ (800462c <iprintf+0x1c>)
 8004616:	ab04      	add	r3, sp, #16
 8004618:	6808      	ldr	r0, [r1, #0]
 800461a:	cb04      	ldmia	r3!, {r2}
 800461c:	6881      	ldr	r1, [r0, #8]
 800461e:	9301      	str	r3, [sp, #4]
 8004620:	f000 fbae 	bl	8004d80 <_vfiprintf_r>
 8004624:	b003      	add	sp, #12
 8004626:	bc08      	pop	{r3}
 8004628:	b004      	add	sp, #16
 800462a:	4718      	bx	r3
 800462c:	20000024 	.word	0x20000024

08004630 <_puts_r>:
 8004630:	6a03      	ldr	r3, [r0, #32]
 8004632:	b570      	push	{r4, r5, r6, lr}
 8004634:	0005      	movs	r5, r0
 8004636:	000e      	movs	r6, r1
 8004638:	6884      	ldr	r4, [r0, #8]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d101      	bne.n	8004642 <_puts_r+0x12>
 800463e:	f7ff ffb3 	bl	80045a8 <__sinit>
 8004642:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004644:	07db      	lsls	r3, r3, #31
 8004646:	d405      	bmi.n	8004654 <_puts_r+0x24>
 8004648:	89a3      	ldrh	r3, [r4, #12]
 800464a:	059b      	lsls	r3, r3, #22
 800464c:	d402      	bmi.n	8004654 <_puts_r+0x24>
 800464e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004650:	f000 fa5d 	bl	8004b0e <__retarget_lock_acquire_recursive>
 8004654:	89a3      	ldrh	r3, [r4, #12]
 8004656:	071b      	lsls	r3, r3, #28
 8004658:	d502      	bpl.n	8004660 <_puts_r+0x30>
 800465a:	6923      	ldr	r3, [r4, #16]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d11f      	bne.n	80046a0 <_puts_r+0x70>
 8004660:	0021      	movs	r1, r4
 8004662:	0028      	movs	r0, r5
 8004664:	f000 f988 	bl	8004978 <__swsetup_r>
 8004668:	2800      	cmp	r0, #0
 800466a:	d019      	beq.n	80046a0 <_puts_r+0x70>
 800466c:	2501      	movs	r5, #1
 800466e:	426d      	negs	r5, r5
 8004670:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004672:	07db      	lsls	r3, r3, #31
 8004674:	d405      	bmi.n	8004682 <_puts_r+0x52>
 8004676:	89a3      	ldrh	r3, [r4, #12]
 8004678:	059b      	lsls	r3, r3, #22
 800467a:	d402      	bmi.n	8004682 <_puts_r+0x52>
 800467c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800467e:	f000 fa47 	bl	8004b10 <__retarget_lock_release_recursive>
 8004682:	0028      	movs	r0, r5
 8004684:	bd70      	pop	{r4, r5, r6, pc}
 8004686:	3601      	adds	r6, #1
 8004688:	60a3      	str	r3, [r4, #8]
 800468a:	2b00      	cmp	r3, #0
 800468c:	da04      	bge.n	8004698 <_puts_r+0x68>
 800468e:	69a2      	ldr	r2, [r4, #24]
 8004690:	429a      	cmp	r2, r3
 8004692:	dc16      	bgt.n	80046c2 <_puts_r+0x92>
 8004694:	290a      	cmp	r1, #10
 8004696:	d014      	beq.n	80046c2 <_puts_r+0x92>
 8004698:	6823      	ldr	r3, [r4, #0]
 800469a:	1c5a      	adds	r2, r3, #1
 800469c:	6022      	str	r2, [r4, #0]
 800469e:	7019      	strb	r1, [r3, #0]
 80046a0:	68a3      	ldr	r3, [r4, #8]
 80046a2:	7831      	ldrb	r1, [r6, #0]
 80046a4:	3b01      	subs	r3, #1
 80046a6:	2900      	cmp	r1, #0
 80046a8:	d1ed      	bne.n	8004686 <_puts_r+0x56>
 80046aa:	60a3      	str	r3, [r4, #8]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	da0f      	bge.n	80046d0 <_puts_r+0xa0>
 80046b0:	0022      	movs	r2, r4
 80046b2:	0028      	movs	r0, r5
 80046b4:	310a      	adds	r1, #10
 80046b6:	f000 f91d 	bl	80048f4 <__swbuf_r>
 80046ba:	3001      	adds	r0, #1
 80046bc:	d0d6      	beq.n	800466c <_puts_r+0x3c>
 80046be:	250a      	movs	r5, #10
 80046c0:	e7d6      	b.n	8004670 <_puts_r+0x40>
 80046c2:	0022      	movs	r2, r4
 80046c4:	0028      	movs	r0, r5
 80046c6:	f000 f915 	bl	80048f4 <__swbuf_r>
 80046ca:	3001      	adds	r0, #1
 80046cc:	d1e8      	bne.n	80046a0 <_puts_r+0x70>
 80046ce:	e7cd      	b.n	800466c <_puts_r+0x3c>
 80046d0:	6823      	ldr	r3, [r4, #0]
 80046d2:	1c5a      	adds	r2, r3, #1
 80046d4:	6022      	str	r2, [r4, #0]
 80046d6:	220a      	movs	r2, #10
 80046d8:	701a      	strb	r2, [r3, #0]
 80046da:	e7f0      	b.n	80046be <_puts_r+0x8e>

080046dc <puts>:
 80046dc:	b510      	push	{r4, lr}
 80046de:	4b03      	ldr	r3, [pc, #12]	@ (80046ec <puts+0x10>)
 80046e0:	0001      	movs	r1, r0
 80046e2:	6818      	ldr	r0, [r3, #0]
 80046e4:	f7ff ffa4 	bl	8004630 <_puts_r>
 80046e8:	bd10      	pop	{r4, pc}
 80046ea:	46c0      	nop			@ (mov r8, r8)
 80046ec:	20000024 	.word	0x20000024

080046f0 <setvbuf>:
 80046f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046f2:	001d      	movs	r5, r3
 80046f4:	4b57      	ldr	r3, [pc, #348]	@ (8004854 <setvbuf+0x164>)
 80046f6:	b085      	sub	sp, #20
 80046f8:	681e      	ldr	r6, [r3, #0]
 80046fa:	0004      	movs	r4, r0
 80046fc:	000f      	movs	r7, r1
 80046fe:	9200      	str	r2, [sp, #0]
 8004700:	2e00      	cmp	r6, #0
 8004702:	d005      	beq.n	8004710 <setvbuf+0x20>
 8004704:	6a33      	ldr	r3, [r6, #32]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d102      	bne.n	8004710 <setvbuf+0x20>
 800470a:	0030      	movs	r0, r6
 800470c:	f7ff ff4c 	bl	80045a8 <__sinit>
 8004710:	9b00      	ldr	r3, [sp, #0]
 8004712:	2b02      	cmp	r3, #2
 8004714:	d005      	beq.n	8004722 <setvbuf+0x32>
 8004716:	2b01      	cmp	r3, #1
 8004718:	d900      	bls.n	800471c <setvbuf+0x2c>
 800471a:	e097      	b.n	800484c <setvbuf+0x15c>
 800471c:	2d00      	cmp	r5, #0
 800471e:	da00      	bge.n	8004722 <setvbuf+0x32>
 8004720:	e094      	b.n	800484c <setvbuf+0x15c>
 8004722:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004724:	07db      	lsls	r3, r3, #31
 8004726:	d405      	bmi.n	8004734 <setvbuf+0x44>
 8004728:	89a3      	ldrh	r3, [r4, #12]
 800472a:	059b      	lsls	r3, r3, #22
 800472c:	d402      	bmi.n	8004734 <setvbuf+0x44>
 800472e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004730:	f000 f9ed 	bl	8004b0e <__retarget_lock_acquire_recursive>
 8004734:	0021      	movs	r1, r4
 8004736:	0030      	movs	r0, r6
 8004738:	f000 fe42 	bl	80053c0 <_fflush_r>
 800473c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800473e:	2900      	cmp	r1, #0
 8004740:	d008      	beq.n	8004754 <setvbuf+0x64>
 8004742:	0023      	movs	r3, r4
 8004744:	3344      	adds	r3, #68	@ 0x44
 8004746:	4299      	cmp	r1, r3
 8004748:	d002      	beq.n	8004750 <setvbuf+0x60>
 800474a:	0030      	movs	r0, r6
 800474c:	f000 f9ea 	bl	8004b24 <_free_r>
 8004750:	2300      	movs	r3, #0
 8004752:	6363      	str	r3, [r4, #52]	@ 0x34
 8004754:	2300      	movs	r3, #0
 8004756:	61a3      	str	r3, [r4, #24]
 8004758:	6063      	str	r3, [r4, #4]
 800475a:	89a3      	ldrh	r3, [r4, #12]
 800475c:	061b      	lsls	r3, r3, #24
 800475e:	d503      	bpl.n	8004768 <setvbuf+0x78>
 8004760:	0030      	movs	r0, r6
 8004762:	6921      	ldr	r1, [r4, #16]
 8004764:	f000 f9de 	bl	8004b24 <_free_r>
 8004768:	89a3      	ldrh	r3, [r4, #12]
 800476a:	4a3b      	ldr	r2, [pc, #236]	@ (8004858 <setvbuf+0x168>)
 800476c:	4013      	ands	r3, r2
 800476e:	81a3      	strh	r3, [r4, #12]
 8004770:	9b00      	ldr	r3, [sp, #0]
 8004772:	2b02      	cmp	r3, #2
 8004774:	d060      	beq.n	8004838 <setvbuf+0x148>
 8004776:	ab03      	add	r3, sp, #12
 8004778:	0021      	movs	r1, r4
 800477a:	0030      	movs	r0, r6
 800477c:	aa02      	add	r2, sp, #8
 800477e:	f000 fe4b 	bl	8005418 <__swhatbuf_r>
 8004782:	89a3      	ldrh	r3, [r4, #12]
 8004784:	4303      	orrs	r3, r0
 8004786:	81a3      	strh	r3, [r4, #12]
 8004788:	2d00      	cmp	r5, #0
 800478a:	d124      	bne.n	80047d6 <setvbuf+0xe6>
 800478c:	9d02      	ldr	r5, [sp, #8]
 800478e:	0028      	movs	r0, r5
 8004790:	f000 fa12 	bl	8004bb8 <malloc>
 8004794:	9501      	str	r5, [sp, #4]
 8004796:	1e07      	subs	r7, r0, #0
 8004798:	d148      	bne.n	800482c <setvbuf+0x13c>
 800479a:	9b02      	ldr	r3, [sp, #8]
 800479c:	9301      	str	r3, [sp, #4]
 800479e:	42ab      	cmp	r3, r5
 80047a0:	d13f      	bne.n	8004822 <setvbuf+0x132>
 80047a2:	2501      	movs	r5, #1
 80047a4:	426d      	negs	r5, r5
 80047a6:	220c      	movs	r2, #12
 80047a8:	5ea3      	ldrsh	r3, [r4, r2]
 80047aa:	2202      	movs	r2, #2
 80047ac:	431a      	orrs	r2, r3
 80047ae:	81a2      	strh	r2, [r4, #12]
 80047b0:	2200      	movs	r2, #0
 80047b2:	60a2      	str	r2, [r4, #8]
 80047b4:	0022      	movs	r2, r4
 80047b6:	3247      	adds	r2, #71	@ 0x47
 80047b8:	6022      	str	r2, [r4, #0]
 80047ba:	6122      	str	r2, [r4, #16]
 80047bc:	2201      	movs	r2, #1
 80047be:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 80047c0:	6162      	str	r2, [r4, #20]
 80047c2:	4211      	tst	r1, r2
 80047c4:	d104      	bne.n	80047d0 <setvbuf+0xe0>
 80047c6:	059b      	lsls	r3, r3, #22
 80047c8:	d402      	bmi.n	80047d0 <setvbuf+0xe0>
 80047ca:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80047cc:	f000 f9a0 	bl	8004b10 <__retarget_lock_release_recursive>
 80047d0:	0028      	movs	r0, r5
 80047d2:	b005      	add	sp, #20
 80047d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047d6:	2f00      	cmp	r7, #0
 80047d8:	d0d9      	beq.n	800478e <setvbuf+0x9e>
 80047da:	6a33      	ldr	r3, [r6, #32]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d102      	bne.n	80047e6 <setvbuf+0xf6>
 80047e0:	0030      	movs	r0, r6
 80047e2:	f7ff fee1 	bl	80045a8 <__sinit>
 80047e6:	9b00      	ldr	r3, [sp, #0]
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d103      	bne.n	80047f4 <setvbuf+0x104>
 80047ec:	89a3      	ldrh	r3, [r4, #12]
 80047ee:	9a00      	ldr	r2, [sp, #0]
 80047f0:	431a      	orrs	r2, r3
 80047f2:	81a2      	strh	r2, [r4, #12]
 80047f4:	220c      	movs	r2, #12
 80047f6:	5ea3      	ldrsh	r3, [r4, r2]
 80047f8:	2208      	movs	r2, #8
 80047fa:	0019      	movs	r1, r3
 80047fc:	6027      	str	r7, [r4, #0]
 80047fe:	6127      	str	r7, [r4, #16]
 8004800:	6165      	str	r5, [r4, #20]
 8004802:	4011      	ands	r1, r2
 8004804:	4213      	tst	r3, r2
 8004806:	d01b      	beq.n	8004840 <setvbuf+0x150>
 8004808:	07da      	lsls	r2, r3, #31
 800480a:	d517      	bpl.n	800483c <setvbuf+0x14c>
 800480c:	2200      	movs	r2, #0
 800480e:	426d      	negs	r5, r5
 8004810:	60a2      	str	r2, [r4, #8]
 8004812:	61a5      	str	r5, [r4, #24]
 8004814:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004816:	07d2      	lsls	r2, r2, #31
 8004818:	d401      	bmi.n	800481e <setvbuf+0x12e>
 800481a:	059b      	lsls	r3, r3, #22
 800481c:	d512      	bpl.n	8004844 <setvbuf+0x154>
 800481e:	2500      	movs	r5, #0
 8004820:	e7d6      	b.n	80047d0 <setvbuf+0xe0>
 8004822:	9801      	ldr	r0, [sp, #4]
 8004824:	f000 f9c8 	bl	8004bb8 <malloc>
 8004828:	1e07      	subs	r7, r0, #0
 800482a:	d0ba      	beq.n	80047a2 <setvbuf+0xb2>
 800482c:	2380      	movs	r3, #128	@ 0x80
 800482e:	89a2      	ldrh	r2, [r4, #12]
 8004830:	9d01      	ldr	r5, [sp, #4]
 8004832:	4313      	orrs	r3, r2
 8004834:	81a3      	strh	r3, [r4, #12]
 8004836:	e7d0      	b.n	80047da <setvbuf+0xea>
 8004838:	2500      	movs	r5, #0
 800483a:	e7b4      	b.n	80047a6 <setvbuf+0xb6>
 800483c:	60a5      	str	r5, [r4, #8]
 800483e:	e7e9      	b.n	8004814 <setvbuf+0x124>
 8004840:	60a1      	str	r1, [r4, #8]
 8004842:	e7e7      	b.n	8004814 <setvbuf+0x124>
 8004844:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004846:	f000 f963 	bl	8004b10 <__retarget_lock_release_recursive>
 800484a:	e7e8      	b.n	800481e <setvbuf+0x12e>
 800484c:	2501      	movs	r5, #1
 800484e:	426d      	negs	r5, r5
 8004850:	e7be      	b.n	80047d0 <setvbuf+0xe0>
 8004852:	46c0      	nop			@ (mov r8, r8)
 8004854:	20000024 	.word	0x20000024
 8004858:	fffff35c 	.word	0xfffff35c

0800485c <__sread>:
 800485c:	b570      	push	{r4, r5, r6, lr}
 800485e:	000c      	movs	r4, r1
 8004860:	250e      	movs	r5, #14
 8004862:	5f49      	ldrsh	r1, [r1, r5]
 8004864:	f000 f914 	bl	8004a90 <_read_r>
 8004868:	2800      	cmp	r0, #0
 800486a:	db03      	blt.n	8004874 <__sread+0x18>
 800486c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800486e:	181b      	adds	r3, r3, r0
 8004870:	6563      	str	r3, [r4, #84]	@ 0x54
 8004872:	bd70      	pop	{r4, r5, r6, pc}
 8004874:	89a3      	ldrh	r3, [r4, #12]
 8004876:	4a02      	ldr	r2, [pc, #8]	@ (8004880 <__sread+0x24>)
 8004878:	4013      	ands	r3, r2
 800487a:	81a3      	strh	r3, [r4, #12]
 800487c:	e7f9      	b.n	8004872 <__sread+0x16>
 800487e:	46c0      	nop			@ (mov r8, r8)
 8004880:	ffffefff 	.word	0xffffefff

08004884 <__swrite>:
 8004884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004886:	001f      	movs	r7, r3
 8004888:	898b      	ldrh	r3, [r1, #12]
 800488a:	0005      	movs	r5, r0
 800488c:	000c      	movs	r4, r1
 800488e:	0016      	movs	r6, r2
 8004890:	05db      	lsls	r3, r3, #23
 8004892:	d505      	bpl.n	80048a0 <__swrite+0x1c>
 8004894:	230e      	movs	r3, #14
 8004896:	5ec9      	ldrsh	r1, [r1, r3]
 8004898:	2200      	movs	r2, #0
 800489a:	2302      	movs	r3, #2
 800489c:	f000 f8e4 	bl	8004a68 <_lseek_r>
 80048a0:	89a3      	ldrh	r3, [r4, #12]
 80048a2:	4a05      	ldr	r2, [pc, #20]	@ (80048b8 <__swrite+0x34>)
 80048a4:	0028      	movs	r0, r5
 80048a6:	4013      	ands	r3, r2
 80048a8:	81a3      	strh	r3, [r4, #12]
 80048aa:	0032      	movs	r2, r6
 80048ac:	230e      	movs	r3, #14
 80048ae:	5ee1      	ldrsh	r1, [r4, r3]
 80048b0:	003b      	movs	r3, r7
 80048b2:	f7fc f8a4 	bl	80009fe <_write_r>
 80048b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048b8:	ffffefff 	.word	0xffffefff

080048bc <__sseek>:
 80048bc:	b570      	push	{r4, r5, r6, lr}
 80048be:	000c      	movs	r4, r1
 80048c0:	250e      	movs	r5, #14
 80048c2:	5f49      	ldrsh	r1, [r1, r5]
 80048c4:	f000 f8d0 	bl	8004a68 <_lseek_r>
 80048c8:	89a3      	ldrh	r3, [r4, #12]
 80048ca:	1c42      	adds	r2, r0, #1
 80048cc:	d103      	bne.n	80048d6 <__sseek+0x1a>
 80048ce:	4a05      	ldr	r2, [pc, #20]	@ (80048e4 <__sseek+0x28>)
 80048d0:	4013      	ands	r3, r2
 80048d2:	81a3      	strh	r3, [r4, #12]
 80048d4:	bd70      	pop	{r4, r5, r6, pc}
 80048d6:	2280      	movs	r2, #128	@ 0x80
 80048d8:	0152      	lsls	r2, r2, #5
 80048da:	4313      	orrs	r3, r2
 80048dc:	81a3      	strh	r3, [r4, #12]
 80048de:	6560      	str	r0, [r4, #84]	@ 0x54
 80048e0:	e7f8      	b.n	80048d4 <__sseek+0x18>
 80048e2:	46c0      	nop			@ (mov r8, r8)
 80048e4:	ffffefff 	.word	0xffffefff

080048e8 <__sclose>:
 80048e8:	b510      	push	{r4, lr}
 80048ea:	230e      	movs	r3, #14
 80048ec:	5ec9      	ldrsh	r1, [r1, r3]
 80048ee:	f000 f8a9 	bl	8004a44 <_close_r>
 80048f2:	bd10      	pop	{r4, pc}

080048f4 <__swbuf_r>:
 80048f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048f6:	0006      	movs	r6, r0
 80048f8:	000d      	movs	r5, r1
 80048fa:	0014      	movs	r4, r2
 80048fc:	2800      	cmp	r0, #0
 80048fe:	d004      	beq.n	800490a <__swbuf_r+0x16>
 8004900:	6a03      	ldr	r3, [r0, #32]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d101      	bne.n	800490a <__swbuf_r+0x16>
 8004906:	f7ff fe4f 	bl	80045a8 <__sinit>
 800490a:	69a3      	ldr	r3, [r4, #24]
 800490c:	60a3      	str	r3, [r4, #8]
 800490e:	89a3      	ldrh	r3, [r4, #12]
 8004910:	071b      	lsls	r3, r3, #28
 8004912:	d502      	bpl.n	800491a <__swbuf_r+0x26>
 8004914:	6923      	ldr	r3, [r4, #16]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d109      	bne.n	800492e <__swbuf_r+0x3a>
 800491a:	0021      	movs	r1, r4
 800491c:	0030      	movs	r0, r6
 800491e:	f000 f82b 	bl	8004978 <__swsetup_r>
 8004922:	2800      	cmp	r0, #0
 8004924:	d003      	beq.n	800492e <__swbuf_r+0x3a>
 8004926:	2501      	movs	r5, #1
 8004928:	426d      	negs	r5, r5
 800492a:	0028      	movs	r0, r5
 800492c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800492e:	6923      	ldr	r3, [r4, #16]
 8004930:	6820      	ldr	r0, [r4, #0]
 8004932:	b2ef      	uxtb	r7, r5
 8004934:	1ac0      	subs	r0, r0, r3
 8004936:	6963      	ldr	r3, [r4, #20]
 8004938:	b2ed      	uxtb	r5, r5
 800493a:	4283      	cmp	r3, r0
 800493c:	dc05      	bgt.n	800494a <__swbuf_r+0x56>
 800493e:	0021      	movs	r1, r4
 8004940:	0030      	movs	r0, r6
 8004942:	f000 fd3d 	bl	80053c0 <_fflush_r>
 8004946:	2800      	cmp	r0, #0
 8004948:	d1ed      	bne.n	8004926 <__swbuf_r+0x32>
 800494a:	68a3      	ldr	r3, [r4, #8]
 800494c:	3001      	adds	r0, #1
 800494e:	3b01      	subs	r3, #1
 8004950:	60a3      	str	r3, [r4, #8]
 8004952:	6823      	ldr	r3, [r4, #0]
 8004954:	1c5a      	adds	r2, r3, #1
 8004956:	6022      	str	r2, [r4, #0]
 8004958:	701f      	strb	r7, [r3, #0]
 800495a:	6963      	ldr	r3, [r4, #20]
 800495c:	4283      	cmp	r3, r0
 800495e:	d004      	beq.n	800496a <__swbuf_r+0x76>
 8004960:	89a3      	ldrh	r3, [r4, #12]
 8004962:	07db      	lsls	r3, r3, #31
 8004964:	d5e1      	bpl.n	800492a <__swbuf_r+0x36>
 8004966:	2d0a      	cmp	r5, #10
 8004968:	d1df      	bne.n	800492a <__swbuf_r+0x36>
 800496a:	0021      	movs	r1, r4
 800496c:	0030      	movs	r0, r6
 800496e:	f000 fd27 	bl	80053c0 <_fflush_r>
 8004972:	2800      	cmp	r0, #0
 8004974:	d0d9      	beq.n	800492a <__swbuf_r+0x36>
 8004976:	e7d6      	b.n	8004926 <__swbuf_r+0x32>

08004978 <__swsetup_r>:
 8004978:	4b2d      	ldr	r3, [pc, #180]	@ (8004a30 <__swsetup_r+0xb8>)
 800497a:	b570      	push	{r4, r5, r6, lr}
 800497c:	0005      	movs	r5, r0
 800497e:	6818      	ldr	r0, [r3, #0]
 8004980:	000c      	movs	r4, r1
 8004982:	2800      	cmp	r0, #0
 8004984:	d004      	beq.n	8004990 <__swsetup_r+0x18>
 8004986:	6a03      	ldr	r3, [r0, #32]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d101      	bne.n	8004990 <__swsetup_r+0x18>
 800498c:	f7ff fe0c 	bl	80045a8 <__sinit>
 8004990:	230c      	movs	r3, #12
 8004992:	5ee2      	ldrsh	r2, [r4, r3]
 8004994:	0713      	lsls	r3, r2, #28
 8004996:	d423      	bmi.n	80049e0 <__swsetup_r+0x68>
 8004998:	06d3      	lsls	r3, r2, #27
 800499a:	d407      	bmi.n	80049ac <__swsetup_r+0x34>
 800499c:	2309      	movs	r3, #9
 800499e:	602b      	str	r3, [r5, #0]
 80049a0:	2340      	movs	r3, #64	@ 0x40
 80049a2:	2001      	movs	r0, #1
 80049a4:	4313      	orrs	r3, r2
 80049a6:	81a3      	strh	r3, [r4, #12]
 80049a8:	4240      	negs	r0, r0
 80049aa:	e03a      	b.n	8004a22 <__swsetup_r+0xaa>
 80049ac:	0752      	lsls	r2, r2, #29
 80049ae:	d513      	bpl.n	80049d8 <__swsetup_r+0x60>
 80049b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80049b2:	2900      	cmp	r1, #0
 80049b4:	d008      	beq.n	80049c8 <__swsetup_r+0x50>
 80049b6:	0023      	movs	r3, r4
 80049b8:	3344      	adds	r3, #68	@ 0x44
 80049ba:	4299      	cmp	r1, r3
 80049bc:	d002      	beq.n	80049c4 <__swsetup_r+0x4c>
 80049be:	0028      	movs	r0, r5
 80049c0:	f000 f8b0 	bl	8004b24 <_free_r>
 80049c4:	2300      	movs	r3, #0
 80049c6:	6363      	str	r3, [r4, #52]	@ 0x34
 80049c8:	2224      	movs	r2, #36	@ 0x24
 80049ca:	89a3      	ldrh	r3, [r4, #12]
 80049cc:	4393      	bics	r3, r2
 80049ce:	81a3      	strh	r3, [r4, #12]
 80049d0:	2300      	movs	r3, #0
 80049d2:	6063      	str	r3, [r4, #4]
 80049d4:	6923      	ldr	r3, [r4, #16]
 80049d6:	6023      	str	r3, [r4, #0]
 80049d8:	2308      	movs	r3, #8
 80049da:	89a2      	ldrh	r2, [r4, #12]
 80049dc:	4313      	orrs	r3, r2
 80049de:	81a3      	strh	r3, [r4, #12]
 80049e0:	6923      	ldr	r3, [r4, #16]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d10b      	bne.n	80049fe <__swsetup_r+0x86>
 80049e6:	21a0      	movs	r1, #160	@ 0xa0
 80049e8:	2280      	movs	r2, #128	@ 0x80
 80049ea:	89a3      	ldrh	r3, [r4, #12]
 80049ec:	0089      	lsls	r1, r1, #2
 80049ee:	0092      	lsls	r2, r2, #2
 80049f0:	400b      	ands	r3, r1
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d003      	beq.n	80049fe <__swsetup_r+0x86>
 80049f6:	0021      	movs	r1, r4
 80049f8:	0028      	movs	r0, r5
 80049fa:	f000 fd37 	bl	800546c <__smakebuf_r>
 80049fe:	230c      	movs	r3, #12
 8004a00:	5ee2      	ldrsh	r2, [r4, r3]
 8004a02:	2101      	movs	r1, #1
 8004a04:	0013      	movs	r3, r2
 8004a06:	400b      	ands	r3, r1
 8004a08:	420a      	tst	r2, r1
 8004a0a:	d00b      	beq.n	8004a24 <__swsetup_r+0xac>
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	60a3      	str	r3, [r4, #8]
 8004a10:	6963      	ldr	r3, [r4, #20]
 8004a12:	425b      	negs	r3, r3
 8004a14:	61a3      	str	r3, [r4, #24]
 8004a16:	2000      	movs	r0, #0
 8004a18:	6923      	ldr	r3, [r4, #16]
 8004a1a:	4283      	cmp	r3, r0
 8004a1c:	d101      	bne.n	8004a22 <__swsetup_r+0xaa>
 8004a1e:	0613      	lsls	r3, r2, #24
 8004a20:	d4be      	bmi.n	80049a0 <__swsetup_r+0x28>
 8004a22:	bd70      	pop	{r4, r5, r6, pc}
 8004a24:	0791      	lsls	r1, r2, #30
 8004a26:	d400      	bmi.n	8004a2a <__swsetup_r+0xb2>
 8004a28:	6963      	ldr	r3, [r4, #20]
 8004a2a:	60a3      	str	r3, [r4, #8]
 8004a2c:	e7f3      	b.n	8004a16 <__swsetup_r+0x9e>
 8004a2e:	46c0      	nop			@ (mov r8, r8)
 8004a30:	20000024 	.word	0x20000024

08004a34 <memset>:
 8004a34:	0003      	movs	r3, r0
 8004a36:	1882      	adds	r2, r0, r2
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d100      	bne.n	8004a3e <memset+0xa>
 8004a3c:	4770      	bx	lr
 8004a3e:	7019      	strb	r1, [r3, #0]
 8004a40:	3301      	adds	r3, #1
 8004a42:	e7f9      	b.n	8004a38 <memset+0x4>

08004a44 <_close_r>:
 8004a44:	2300      	movs	r3, #0
 8004a46:	b570      	push	{r4, r5, r6, lr}
 8004a48:	4d06      	ldr	r5, [pc, #24]	@ (8004a64 <_close_r+0x20>)
 8004a4a:	0004      	movs	r4, r0
 8004a4c:	0008      	movs	r0, r1
 8004a4e:	602b      	str	r3, [r5, #0]
 8004a50:	f7fc f9a7 	bl	8000da2 <_close>
 8004a54:	1c43      	adds	r3, r0, #1
 8004a56:	d103      	bne.n	8004a60 <_close_r+0x1c>
 8004a58:	682b      	ldr	r3, [r5, #0]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d000      	beq.n	8004a60 <_close_r+0x1c>
 8004a5e:	6023      	str	r3, [r4, #0]
 8004a60:	bd70      	pop	{r4, r5, r6, pc}
 8004a62:	46c0      	nop			@ (mov r8, r8)
 8004a64:	20000e14 	.word	0x20000e14

08004a68 <_lseek_r>:
 8004a68:	b570      	push	{r4, r5, r6, lr}
 8004a6a:	0004      	movs	r4, r0
 8004a6c:	0008      	movs	r0, r1
 8004a6e:	0011      	movs	r1, r2
 8004a70:	001a      	movs	r2, r3
 8004a72:	2300      	movs	r3, #0
 8004a74:	4d05      	ldr	r5, [pc, #20]	@ (8004a8c <_lseek_r+0x24>)
 8004a76:	602b      	str	r3, [r5, #0]
 8004a78:	f7fc f9b4 	bl	8000de4 <_lseek>
 8004a7c:	1c43      	adds	r3, r0, #1
 8004a7e:	d103      	bne.n	8004a88 <_lseek_r+0x20>
 8004a80:	682b      	ldr	r3, [r5, #0]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d000      	beq.n	8004a88 <_lseek_r+0x20>
 8004a86:	6023      	str	r3, [r4, #0]
 8004a88:	bd70      	pop	{r4, r5, r6, pc}
 8004a8a:	46c0      	nop			@ (mov r8, r8)
 8004a8c:	20000e14 	.word	0x20000e14

08004a90 <_read_r>:
 8004a90:	b570      	push	{r4, r5, r6, lr}
 8004a92:	0004      	movs	r4, r0
 8004a94:	0008      	movs	r0, r1
 8004a96:	0011      	movs	r1, r2
 8004a98:	001a      	movs	r2, r3
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	4d05      	ldr	r5, [pc, #20]	@ (8004ab4 <_read_r+0x24>)
 8004a9e:	602b      	str	r3, [r5, #0]
 8004aa0:	f7fc f962 	bl	8000d68 <_read>
 8004aa4:	1c43      	adds	r3, r0, #1
 8004aa6:	d103      	bne.n	8004ab0 <_read_r+0x20>
 8004aa8:	682b      	ldr	r3, [r5, #0]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d000      	beq.n	8004ab0 <_read_r+0x20>
 8004aae:	6023      	str	r3, [r4, #0]
 8004ab0:	bd70      	pop	{r4, r5, r6, pc}
 8004ab2:	46c0      	nop			@ (mov r8, r8)
 8004ab4:	20000e14 	.word	0x20000e14

08004ab8 <__errno>:
 8004ab8:	4b01      	ldr	r3, [pc, #4]	@ (8004ac0 <__errno+0x8>)
 8004aba:	6818      	ldr	r0, [r3, #0]
 8004abc:	4770      	bx	lr
 8004abe:	46c0      	nop			@ (mov r8, r8)
 8004ac0:	20000024 	.word	0x20000024

08004ac4 <__libc_init_array>:
 8004ac4:	b570      	push	{r4, r5, r6, lr}
 8004ac6:	2600      	movs	r6, #0
 8004ac8:	4c0c      	ldr	r4, [pc, #48]	@ (8004afc <__libc_init_array+0x38>)
 8004aca:	4d0d      	ldr	r5, [pc, #52]	@ (8004b00 <__libc_init_array+0x3c>)
 8004acc:	1b64      	subs	r4, r4, r5
 8004ace:	10a4      	asrs	r4, r4, #2
 8004ad0:	42a6      	cmp	r6, r4
 8004ad2:	d109      	bne.n	8004ae8 <__libc_init_array+0x24>
 8004ad4:	2600      	movs	r6, #0
 8004ad6:	f000 fd4d 	bl	8005574 <_init>
 8004ada:	4c0a      	ldr	r4, [pc, #40]	@ (8004b04 <__libc_init_array+0x40>)
 8004adc:	4d0a      	ldr	r5, [pc, #40]	@ (8004b08 <__libc_init_array+0x44>)
 8004ade:	1b64      	subs	r4, r4, r5
 8004ae0:	10a4      	asrs	r4, r4, #2
 8004ae2:	42a6      	cmp	r6, r4
 8004ae4:	d105      	bne.n	8004af2 <__libc_init_array+0x2e>
 8004ae6:	bd70      	pop	{r4, r5, r6, pc}
 8004ae8:	00b3      	lsls	r3, r6, #2
 8004aea:	58eb      	ldr	r3, [r5, r3]
 8004aec:	4798      	blx	r3
 8004aee:	3601      	adds	r6, #1
 8004af0:	e7ee      	b.n	8004ad0 <__libc_init_array+0xc>
 8004af2:	00b3      	lsls	r3, r6, #2
 8004af4:	58eb      	ldr	r3, [r5, r3]
 8004af6:	4798      	blx	r3
 8004af8:	3601      	adds	r6, #1
 8004afa:	e7f2      	b.n	8004ae2 <__libc_init_array+0x1e>
 8004afc:	0800568c 	.word	0x0800568c
 8004b00:	0800568c 	.word	0x0800568c
 8004b04:	08005690 	.word	0x08005690
 8004b08:	0800568c 	.word	0x0800568c

08004b0c <__retarget_lock_init_recursive>:
 8004b0c:	4770      	bx	lr

08004b0e <__retarget_lock_acquire_recursive>:
 8004b0e:	4770      	bx	lr

08004b10 <__retarget_lock_release_recursive>:
 8004b10:	4770      	bx	lr

08004b12 <memcpy>:
 8004b12:	2300      	movs	r3, #0
 8004b14:	b510      	push	{r4, lr}
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d100      	bne.n	8004b1c <memcpy+0xa>
 8004b1a:	bd10      	pop	{r4, pc}
 8004b1c:	5ccc      	ldrb	r4, [r1, r3]
 8004b1e:	54c4      	strb	r4, [r0, r3]
 8004b20:	3301      	adds	r3, #1
 8004b22:	e7f8      	b.n	8004b16 <memcpy+0x4>

08004b24 <_free_r>:
 8004b24:	b570      	push	{r4, r5, r6, lr}
 8004b26:	0005      	movs	r5, r0
 8004b28:	1e0c      	subs	r4, r1, #0
 8004b2a:	d010      	beq.n	8004b4e <_free_r+0x2a>
 8004b2c:	3c04      	subs	r4, #4
 8004b2e:	6823      	ldr	r3, [r4, #0]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	da00      	bge.n	8004b36 <_free_r+0x12>
 8004b34:	18e4      	adds	r4, r4, r3
 8004b36:	0028      	movs	r0, r5
 8004b38:	f000 f8ea 	bl	8004d10 <__malloc_lock>
 8004b3c:	4a1d      	ldr	r2, [pc, #116]	@ (8004bb4 <_free_r+0x90>)
 8004b3e:	6813      	ldr	r3, [r2, #0]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d105      	bne.n	8004b50 <_free_r+0x2c>
 8004b44:	6063      	str	r3, [r4, #4]
 8004b46:	6014      	str	r4, [r2, #0]
 8004b48:	0028      	movs	r0, r5
 8004b4a:	f000 f8e9 	bl	8004d20 <__malloc_unlock>
 8004b4e:	bd70      	pop	{r4, r5, r6, pc}
 8004b50:	42a3      	cmp	r3, r4
 8004b52:	d908      	bls.n	8004b66 <_free_r+0x42>
 8004b54:	6820      	ldr	r0, [r4, #0]
 8004b56:	1821      	adds	r1, r4, r0
 8004b58:	428b      	cmp	r3, r1
 8004b5a:	d1f3      	bne.n	8004b44 <_free_r+0x20>
 8004b5c:	6819      	ldr	r1, [r3, #0]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	1809      	adds	r1, r1, r0
 8004b62:	6021      	str	r1, [r4, #0]
 8004b64:	e7ee      	b.n	8004b44 <_free_r+0x20>
 8004b66:	001a      	movs	r2, r3
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d001      	beq.n	8004b72 <_free_r+0x4e>
 8004b6e:	42a3      	cmp	r3, r4
 8004b70:	d9f9      	bls.n	8004b66 <_free_r+0x42>
 8004b72:	6811      	ldr	r1, [r2, #0]
 8004b74:	1850      	adds	r0, r2, r1
 8004b76:	42a0      	cmp	r0, r4
 8004b78:	d10b      	bne.n	8004b92 <_free_r+0x6e>
 8004b7a:	6820      	ldr	r0, [r4, #0]
 8004b7c:	1809      	adds	r1, r1, r0
 8004b7e:	1850      	adds	r0, r2, r1
 8004b80:	6011      	str	r1, [r2, #0]
 8004b82:	4283      	cmp	r3, r0
 8004b84:	d1e0      	bne.n	8004b48 <_free_r+0x24>
 8004b86:	6818      	ldr	r0, [r3, #0]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	1841      	adds	r1, r0, r1
 8004b8c:	6011      	str	r1, [r2, #0]
 8004b8e:	6053      	str	r3, [r2, #4]
 8004b90:	e7da      	b.n	8004b48 <_free_r+0x24>
 8004b92:	42a0      	cmp	r0, r4
 8004b94:	d902      	bls.n	8004b9c <_free_r+0x78>
 8004b96:	230c      	movs	r3, #12
 8004b98:	602b      	str	r3, [r5, #0]
 8004b9a:	e7d5      	b.n	8004b48 <_free_r+0x24>
 8004b9c:	6820      	ldr	r0, [r4, #0]
 8004b9e:	1821      	adds	r1, r4, r0
 8004ba0:	428b      	cmp	r3, r1
 8004ba2:	d103      	bne.n	8004bac <_free_r+0x88>
 8004ba4:	6819      	ldr	r1, [r3, #0]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	1809      	adds	r1, r1, r0
 8004baa:	6021      	str	r1, [r4, #0]
 8004bac:	6063      	str	r3, [r4, #4]
 8004bae:	6054      	str	r4, [r2, #4]
 8004bb0:	e7ca      	b.n	8004b48 <_free_r+0x24>
 8004bb2:	46c0      	nop			@ (mov r8, r8)
 8004bb4:	20000e20 	.word	0x20000e20

08004bb8 <malloc>:
 8004bb8:	b510      	push	{r4, lr}
 8004bba:	4b03      	ldr	r3, [pc, #12]	@ (8004bc8 <malloc+0x10>)
 8004bbc:	0001      	movs	r1, r0
 8004bbe:	6818      	ldr	r0, [r3, #0]
 8004bc0:	f000 f826 	bl	8004c10 <_malloc_r>
 8004bc4:	bd10      	pop	{r4, pc}
 8004bc6:	46c0      	nop			@ (mov r8, r8)
 8004bc8:	20000024 	.word	0x20000024

08004bcc <sbrk_aligned>:
 8004bcc:	b570      	push	{r4, r5, r6, lr}
 8004bce:	4e0f      	ldr	r6, [pc, #60]	@ (8004c0c <sbrk_aligned+0x40>)
 8004bd0:	000d      	movs	r5, r1
 8004bd2:	6831      	ldr	r1, [r6, #0]
 8004bd4:	0004      	movs	r4, r0
 8004bd6:	2900      	cmp	r1, #0
 8004bd8:	d102      	bne.n	8004be0 <sbrk_aligned+0x14>
 8004bda:	f000 fcad 	bl	8005538 <_sbrk_r>
 8004bde:	6030      	str	r0, [r6, #0]
 8004be0:	0029      	movs	r1, r5
 8004be2:	0020      	movs	r0, r4
 8004be4:	f000 fca8 	bl	8005538 <_sbrk_r>
 8004be8:	1c43      	adds	r3, r0, #1
 8004bea:	d103      	bne.n	8004bf4 <sbrk_aligned+0x28>
 8004bec:	2501      	movs	r5, #1
 8004bee:	426d      	negs	r5, r5
 8004bf0:	0028      	movs	r0, r5
 8004bf2:	bd70      	pop	{r4, r5, r6, pc}
 8004bf4:	2303      	movs	r3, #3
 8004bf6:	1cc5      	adds	r5, r0, #3
 8004bf8:	439d      	bics	r5, r3
 8004bfa:	42a8      	cmp	r0, r5
 8004bfc:	d0f8      	beq.n	8004bf0 <sbrk_aligned+0x24>
 8004bfe:	1a29      	subs	r1, r5, r0
 8004c00:	0020      	movs	r0, r4
 8004c02:	f000 fc99 	bl	8005538 <_sbrk_r>
 8004c06:	3001      	adds	r0, #1
 8004c08:	d1f2      	bne.n	8004bf0 <sbrk_aligned+0x24>
 8004c0a:	e7ef      	b.n	8004bec <sbrk_aligned+0x20>
 8004c0c:	20000e1c 	.word	0x20000e1c

08004c10 <_malloc_r>:
 8004c10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c12:	2203      	movs	r2, #3
 8004c14:	1ccb      	adds	r3, r1, #3
 8004c16:	4393      	bics	r3, r2
 8004c18:	3308      	adds	r3, #8
 8004c1a:	0005      	movs	r5, r0
 8004c1c:	001f      	movs	r7, r3
 8004c1e:	2b0c      	cmp	r3, #12
 8004c20:	d234      	bcs.n	8004c8c <_malloc_r+0x7c>
 8004c22:	270c      	movs	r7, #12
 8004c24:	42b9      	cmp	r1, r7
 8004c26:	d833      	bhi.n	8004c90 <_malloc_r+0x80>
 8004c28:	0028      	movs	r0, r5
 8004c2a:	f000 f871 	bl	8004d10 <__malloc_lock>
 8004c2e:	4e37      	ldr	r6, [pc, #220]	@ (8004d0c <_malloc_r+0xfc>)
 8004c30:	6833      	ldr	r3, [r6, #0]
 8004c32:	001c      	movs	r4, r3
 8004c34:	2c00      	cmp	r4, #0
 8004c36:	d12f      	bne.n	8004c98 <_malloc_r+0x88>
 8004c38:	0039      	movs	r1, r7
 8004c3a:	0028      	movs	r0, r5
 8004c3c:	f7ff ffc6 	bl	8004bcc <sbrk_aligned>
 8004c40:	0004      	movs	r4, r0
 8004c42:	1c43      	adds	r3, r0, #1
 8004c44:	d15f      	bne.n	8004d06 <_malloc_r+0xf6>
 8004c46:	6834      	ldr	r4, [r6, #0]
 8004c48:	9400      	str	r4, [sp, #0]
 8004c4a:	9b00      	ldr	r3, [sp, #0]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d14a      	bne.n	8004ce6 <_malloc_r+0xd6>
 8004c50:	2c00      	cmp	r4, #0
 8004c52:	d052      	beq.n	8004cfa <_malloc_r+0xea>
 8004c54:	6823      	ldr	r3, [r4, #0]
 8004c56:	0028      	movs	r0, r5
 8004c58:	18e3      	adds	r3, r4, r3
 8004c5a:	9900      	ldr	r1, [sp, #0]
 8004c5c:	9301      	str	r3, [sp, #4]
 8004c5e:	f000 fc6b 	bl	8005538 <_sbrk_r>
 8004c62:	9b01      	ldr	r3, [sp, #4]
 8004c64:	4283      	cmp	r3, r0
 8004c66:	d148      	bne.n	8004cfa <_malloc_r+0xea>
 8004c68:	6823      	ldr	r3, [r4, #0]
 8004c6a:	0028      	movs	r0, r5
 8004c6c:	1aff      	subs	r7, r7, r3
 8004c6e:	0039      	movs	r1, r7
 8004c70:	f7ff ffac 	bl	8004bcc <sbrk_aligned>
 8004c74:	3001      	adds	r0, #1
 8004c76:	d040      	beq.n	8004cfa <_malloc_r+0xea>
 8004c78:	6823      	ldr	r3, [r4, #0]
 8004c7a:	19db      	adds	r3, r3, r7
 8004c7c:	6023      	str	r3, [r4, #0]
 8004c7e:	6833      	ldr	r3, [r6, #0]
 8004c80:	685a      	ldr	r2, [r3, #4]
 8004c82:	2a00      	cmp	r2, #0
 8004c84:	d133      	bne.n	8004cee <_malloc_r+0xde>
 8004c86:	9b00      	ldr	r3, [sp, #0]
 8004c88:	6033      	str	r3, [r6, #0]
 8004c8a:	e019      	b.n	8004cc0 <_malloc_r+0xb0>
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	dac9      	bge.n	8004c24 <_malloc_r+0x14>
 8004c90:	230c      	movs	r3, #12
 8004c92:	602b      	str	r3, [r5, #0]
 8004c94:	2000      	movs	r0, #0
 8004c96:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004c98:	6821      	ldr	r1, [r4, #0]
 8004c9a:	1bc9      	subs	r1, r1, r7
 8004c9c:	d420      	bmi.n	8004ce0 <_malloc_r+0xd0>
 8004c9e:	290b      	cmp	r1, #11
 8004ca0:	d90a      	bls.n	8004cb8 <_malloc_r+0xa8>
 8004ca2:	19e2      	adds	r2, r4, r7
 8004ca4:	6027      	str	r7, [r4, #0]
 8004ca6:	42a3      	cmp	r3, r4
 8004ca8:	d104      	bne.n	8004cb4 <_malloc_r+0xa4>
 8004caa:	6032      	str	r2, [r6, #0]
 8004cac:	6863      	ldr	r3, [r4, #4]
 8004cae:	6011      	str	r1, [r2, #0]
 8004cb0:	6053      	str	r3, [r2, #4]
 8004cb2:	e005      	b.n	8004cc0 <_malloc_r+0xb0>
 8004cb4:	605a      	str	r2, [r3, #4]
 8004cb6:	e7f9      	b.n	8004cac <_malloc_r+0x9c>
 8004cb8:	6862      	ldr	r2, [r4, #4]
 8004cba:	42a3      	cmp	r3, r4
 8004cbc:	d10e      	bne.n	8004cdc <_malloc_r+0xcc>
 8004cbe:	6032      	str	r2, [r6, #0]
 8004cc0:	0028      	movs	r0, r5
 8004cc2:	f000 f82d 	bl	8004d20 <__malloc_unlock>
 8004cc6:	0020      	movs	r0, r4
 8004cc8:	2207      	movs	r2, #7
 8004cca:	300b      	adds	r0, #11
 8004ccc:	1d23      	adds	r3, r4, #4
 8004cce:	4390      	bics	r0, r2
 8004cd0:	1ac2      	subs	r2, r0, r3
 8004cd2:	4298      	cmp	r0, r3
 8004cd4:	d0df      	beq.n	8004c96 <_malloc_r+0x86>
 8004cd6:	1a1b      	subs	r3, r3, r0
 8004cd8:	50a3      	str	r3, [r4, r2]
 8004cda:	e7dc      	b.n	8004c96 <_malloc_r+0x86>
 8004cdc:	605a      	str	r2, [r3, #4]
 8004cde:	e7ef      	b.n	8004cc0 <_malloc_r+0xb0>
 8004ce0:	0023      	movs	r3, r4
 8004ce2:	6864      	ldr	r4, [r4, #4]
 8004ce4:	e7a6      	b.n	8004c34 <_malloc_r+0x24>
 8004ce6:	9c00      	ldr	r4, [sp, #0]
 8004ce8:	6863      	ldr	r3, [r4, #4]
 8004cea:	9300      	str	r3, [sp, #0]
 8004cec:	e7ad      	b.n	8004c4a <_malloc_r+0x3a>
 8004cee:	001a      	movs	r2, r3
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	42a3      	cmp	r3, r4
 8004cf4:	d1fb      	bne.n	8004cee <_malloc_r+0xde>
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	e7da      	b.n	8004cb0 <_malloc_r+0xa0>
 8004cfa:	230c      	movs	r3, #12
 8004cfc:	0028      	movs	r0, r5
 8004cfe:	602b      	str	r3, [r5, #0]
 8004d00:	f000 f80e 	bl	8004d20 <__malloc_unlock>
 8004d04:	e7c6      	b.n	8004c94 <_malloc_r+0x84>
 8004d06:	6007      	str	r7, [r0, #0]
 8004d08:	e7da      	b.n	8004cc0 <_malloc_r+0xb0>
 8004d0a:	46c0      	nop			@ (mov r8, r8)
 8004d0c:	20000e20 	.word	0x20000e20

08004d10 <__malloc_lock>:
 8004d10:	b510      	push	{r4, lr}
 8004d12:	4802      	ldr	r0, [pc, #8]	@ (8004d1c <__malloc_lock+0xc>)
 8004d14:	f7ff fefb 	bl	8004b0e <__retarget_lock_acquire_recursive>
 8004d18:	bd10      	pop	{r4, pc}
 8004d1a:	46c0      	nop			@ (mov r8, r8)
 8004d1c:	20000e18 	.word	0x20000e18

08004d20 <__malloc_unlock>:
 8004d20:	b510      	push	{r4, lr}
 8004d22:	4802      	ldr	r0, [pc, #8]	@ (8004d2c <__malloc_unlock+0xc>)
 8004d24:	f7ff fef4 	bl	8004b10 <__retarget_lock_release_recursive>
 8004d28:	bd10      	pop	{r4, pc}
 8004d2a:	46c0      	nop			@ (mov r8, r8)
 8004d2c:	20000e18 	.word	0x20000e18

08004d30 <__sfputc_r>:
 8004d30:	6893      	ldr	r3, [r2, #8]
 8004d32:	b510      	push	{r4, lr}
 8004d34:	3b01      	subs	r3, #1
 8004d36:	6093      	str	r3, [r2, #8]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	da04      	bge.n	8004d46 <__sfputc_r+0x16>
 8004d3c:	6994      	ldr	r4, [r2, #24]
 8004d3e:	42a3      	cmp	r3, r4
 8004d40:	db07      	blt.n	8004d52 <__sfputc_r+0x22>
 8004d42:	290a      	cmp	r1, #10
 8004d44:	d005      	beq.n	8004d52 <__sfputc_r+0x22>
 8004d46:	6813      	ldr	r3, [r2, #0]
 8004d48:	1c58      	adds	r0, r3, #1
 8004d4a:	6010      	str	r0, [r2, #0]
 8004d4c:	7019      	strb	r1, [r3, #0]
 8004d4e:	0008      	movs	r0, r1
 8004d50:	bd10      	pop	{r4, pc}
 8004d52:	f7ff fdcf 	bl	80048f4 <__swbuf_r>
 8004d56:	0001      	movs	r1, r0
 8004d58:	e7f9      	b.n	8004d4e <__sfputc_r+0x1e>

08004d5a <__sfputs_r>:
 8004d5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d5c:	0006      	movs	r6, r0
 8004d5e:	000f      	movs	r7, r1
 8004d60:	0014      	movs	r4, r2
 8004d62:	18d5      	adds	r5, r2, r3
 8004d64:	42ac      	cmp	r4, r5
 8004d66:	d101      	bne.n	8004d6c <__sfputs_r+0x12>
 8004d68:	2000      	movs	r0, #0
 8004d6a:	e007      	b.n	8004d7c <__sfputs_r+0x22>
 8004d6c:	7821      	ldrb	r1, [r4, #0]
 8004d6e:	003a      	movs	r2, r7
 8004d70:	0030      	movs	r0, r6
 8004d72:	f7ff ffdd 	bl	8004d30 <__sfputc_r>
 8004d76:	3401      	adds	r4, #1
 8004d78:	1c43      	adds	r3, r0, #1
 8004d7a:	d1f3      	bne.n	8004d64 <__sfputs_r+0xa>
 8004d7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004d80 <_vfiprintf_r>:
 8004d80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d82:	b0a1      	sub	sp, #132	@ 0x84
 8004d84:	000f      	movs	r7, r1
 8004d86:	0015      	movs	r5, r2
 8004d88:	001e      	movs	r6, r3
 8004d8a:	9003      	str	r0, [sp, #12]
 8004d8c:	2800      	cmp	r0, #0
 8004d8e:	d004      	beq.n	8004d9a <_vfiprintf_r+0x1a>
 8004d90:	6a03      	ldr	r3, [r0, #32]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d101      	bne.n	8004d9a <_vfiprintf_r+0x1a>
 8004d96:	f7ff fc07 	bl	80045a8 <__sinit>
 8004d9a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004d9c:	07db      	lsls	r3, r3, #31
 8004d9e:	d405      	bmi.n	8004dac <_vfiprintf_r+0x2c>
 8004da0:	89bb      	ldrh	r3, [r7, #12]
 8004da2:	059b      	lsls	r3, r3, #22
 8004da4:	d402      	bmi.n	8004dac <_vfiprintf_r+0x2c>
 8004da6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004da8:	f7ff feb1 	bl	8004b0e <__retarget_lock_acquire_recursive>
 8004dac:	89bb      	ldrh	r3, [r7, #12]
 8004dae:	071b      	lsls	r3, r3, #28
 8004db0:	d502      	bpl.n	8004db8 <_vfiprintf_r+0x38>
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d113      	bne.n	8004de0 <_vfiprintf_r+0x60>
 8004db8:	0039      	movs	r1, r7
 8004dba:	9803      	ldr	r0, [sp, #12]
 8004dbc:	f7ff fddc 	bl	8004978 <__swsetup_r>
 8004dc0:	2800      	cmp	r0, #0
 8004dc2:	d00d      	beq.n	8004de0 <_vfiprintf_r+0x60>
 8004dc4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004dc6:	07db      	lsls	r3, r3, #31
 8004dc8:	d503      	bpl.n	8004dd2 <_vfiprintf_r+0x52>
 8004dca:	2001      	movs	r0, #1
 8004dcc:	4240      	negs	r0, r0
 8004dce:	b021      	add	sp, #132	@ 0x84
 8004dd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dd2:	89bb      	ldrh	r3, [r7, #12]
 8004dd4:	059b      	lsls	r3, r3, #22
 8004dd6:	d4f8      	bmi.n	8004dca <_vfiprintf_r+0x4a>
 8004dd8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004dda:	f7ff fe99 	bl	8004b10 <__retarget_lock_release_recursive>
 8004dde:	e7f4      	b.n	8004dca <_vfiprintf_r+0x4a>
 8004de0:	2300      	movs	r3, #0
 8004de2:	ac08      	add	r4, sp, #32
 8004de4:	6163      	str	r3, [r4, #20]
 8004de6:	3320      	adds	r3, #32
 8004de8:	7663      	strb	r3, [r4, #25]
 8004dea:	3310      	adds	r3, #16
 8004dec:	76a3      	strb	r3, [r4, #26]
 8004dee:	9607      	str	r6, [sp, #28]
 8004df0:	002e      	movs	r6, r5
 8004df2:	7833      	ldrb	r3, [r6, #0]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d001      	beq.n	8004dfc <_vfiprintf_r+0x7c>
 8004df8:	2b25      	cmp	r3, #37	@ 0x25
 8004dfa:	d148      	bne.n	8004e8e <_vfiprintf_r+0x10e>
 8004dfc:	1b73      	subs	r3, r6, r5
 8004dfe:	9305      	str	r3, [sp, #20]
 8004e00:	42ae      	cmp	r6, r5
 8004e02:	d00b      	beq.n	8004e1c <_vfiprintf_r+0x9c>
 8004e04:	002a      	movs	r2, r5
 8004e06:	0039      	movs	r1, r7
 8004e08:	9803      	ldr	r0, [sp, #12]
 8004e0a:	f7ff ffa6 	bl	8004d5a <__sfputs_r>
 8004e0e:	3001      	adds	r0, #1
 8004e10:	d100      	bne.n	8004e14 <_vfiprintf_r+0x94>
 8004e12:	e0ae      	b.n	8004f72 <_vfiprintf_r+0x1f2>
 8004e14:	6963      	ldr	r3, [r4, #20]
 8004e16:	9a05      	ldr	r2, [sp, #20]
 8004e18:	189b      	adds	r3, r3, r2
 8004e1a:	6163      	str	r3, [r4, #20]
 8004e1c:	7833      	ldrb	r3, [r6, #0]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d100      	bne.n	8004e24 <_vfiprintf_r+0xa4>
 8004e22:	e0a6      	b.n	8004f72 <_vfiprintf_r+0x1f2>
 8004e24:	2201      	movs	r2, #1
 8004e26:	2300      	movs	r3, #0
 8004e28:	4252      	negs	r2, r2
 8004e2a:	6062      	str	r2, [r4, #4]
 8004e2c:	a904      	add	r1, sp, #16
 8004e2e:	3254      	adds	r2, #84	@ 0x54
 8004e30:	1852      	adds	r2, r2, r1
 8004e32:	1c75      	adds	r5, r6, #1
 8004e34:	6023      	str	r3, [r4, #0]
 8004e36:	60e3      	str	r3, [r4, #12]
 8004e38:	60a3      	str	r3, [r4, #8]
 8004e3a:	7013      	strb	r3, [r2, #0]
 8004e3c:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004e3e:	4b59      	ldr	r3, [pc, #356]	@ (8004fa4 <_vfiprintf_r+0x224>)
 8004e40:	2205      	movs	r2, #5
 8004e42:	0018      	movs	r0, r3
 8004e44:	7829      	ldrb	r1, [r5, #0]
 8004e46:	9305      	str	r3, [sp, #20]
 8004e48:	f000 fb88 	bl	800555c <memchr>
 8004e4c:	1c6e      	adds	r6, r5, #1
 8004e4e:	2800      	cmp	r0, #0
 8004e50:	d11f      	bne.n	8004e92 <_vfiprintf_r+0x112>
 8004e52:	6822      	ldr	r2, [r4, #0]
 8004e54:	06d3      	lsls	r3, r2, #27
 8004e56:	d504      	bpl.n	8004e62 <_vfiprintf_r+0xe2>
 8004e58:	2353      	movs	r3, #83	@ 0x53
 8004e5a:	a904      	add	r1, sp, #16
 8004e5c:	185b      	adds	r3, r3, r1
 8004e5e:	2120      	movs	r1, #32
 8004e60:	7019      	strb	r1, [r3, #0]
 8004e62:	0713      	lsls	r3, r2, #28
 8004e64:	d504      	bpl.n	8004e70 <_vfiprintf_r+0xf0>
 8004e66:	2353      	movs	r3, #83	@ 0x53
 8004e68:	a904      	add	r1, sp, #16
 8004e6a:	185b      	adds	r3, r3, r1
 8004e6c:	212b      	movs	r1, #43	@ 0x2b
 8004e6e:	7019      	strb	r1, [r3, #0]
 8004e70:	782b      	ldrb	r3, [r5, #0]
 8004e72:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e74:	d016      	beq.n	8004ea4 <_vfiprintf_r+0x124>
 8004e76:	002e      	movs	r6, r5
 8004e78:	2100      	movs	r1, #0
 8004e7a:	200a      	movs	r0, #10
 8004e7c:	68e3      	ldr	r3, [r4, #12]
 8004e7e:	7832      	ldrb	r2, [r6, #0]
 8004e80:	1c75      	adds	r5, r6, #1
 8004e82:	3a30      	subs	r2, #48	@ 0x30
 8004e84:	2a09      	cmp	r2, #9
 8004e86:	d950      	bls.n	8004f2a <_vfiprintf_r+0x1aa>
 8004e88:	2900      	cmp	r1, #0
 8004e8a:	d111      	bne.n	8004eb0 <_vfiprintf_r+0x130>
 8004e8c:	e017      	b.n	8004ebe <_vfiprintf_r+0x13e>
 8004e8e:	3601      	adds	r6, #1
 8004e90:	e7af      	b.n	8004df2 <_vfiprintf_r+0x72>
 8004e92:	9b05      	ldr	r3, [sp, #20]
 8004e94:	6822      	ldr	r2, [r4, #0]
 8004e96:	1ac0      	subs	r0, r0, r3
 8004e98:	2301      	movs	r3, #1
 8004e9a:	4083      	lsls	r3, r0
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	0035      	movs	r5, r6
 8004ea0:	6023      	str	r3, [r4, #0]
 8004ea2:	e7cc      	b.n	8004e3e <_vfiprintf_r+0xbe>
 8004ea4:	9b07      	ldr	r3, [sp, #28]
 8004ea6:	1d19      	adds	r1, r3, #4
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	9107      	str	r1, [sp, #28]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	db01      	blt.n	8004eb4 <_vfiprintf_r+0x134>
 8004eb0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004eb2:	e004      	b.n	8004ebe <_vfiprintf_r+0x13e>
 8004eb4:	425b      	negs	r3, r3
 8004eb6:	60e3      	str	r3, [r4, #12]
 8004eb8:	2302      	movs	r3, #2
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	6023      	str	r3, [r4, #0]
 8004ebe:	7833      	ldrb	r3, [r6, #0]
 8004ec0:	2b2e      	cmp	r3, #46	@ 0x2e
 8004ec2:	d10c      	bne.n	8004ede <_vfiprintf_r+0x15e>
 8004ec4:	7873      	ldrb	r3, [r6, #1]
 8004ec6:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ec8:	d134      	bne.n	8004f34 <_vfiprintf_r+0x1b4>
 8004eca:	9b07      	ldr	r3, [sp, #28]
 8004ecc:	3602      	adds	r6, #2
 8004ece:	1d1a      	adds	r2, r3, #4
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	9207      	str	r2, [sp, #28]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	da01      	bge.n	8004edc <_vfiprintf_r+0x15c>
 8004ed8:	2301      	movs	r3, #1
 8004eda:	425b      	negs	r3, r3
 8004edc:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ede:	4d32      	ldr	r5, [pc, #200]	@ (8004fa8 <_vfiprintf_r+0x228>)
 8004ee0:	2203      	movs	r2, #3
 8004ee2:	0028      	movs	r0, r5
 8004ee4:	7831      	ldrb	r1, [r6, #0]
 8004ee6:	f000 fb39 	bl	800555c <memchr>
 8004eea:	2800      	cmp	r0, #0
 8004eec:	d006      	beq.n	8004efc <_vfiprintf_r+0x17c>
 8004eee:	2340      	movs	r3, #64	@ 0x40
 8004ef0:	1b40      	subs	r0, r0, r5
 8004ef2:	4083      	lsls	r3, r0
 8004ef4:	6822      	ldr	r2, [r4, #0]
 8004ef6:	3601      	adds	r6, #1
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	6023      	str	r3, [r4, #0]
 8004efc:	7831      	ldrb	r1, [r6, #0]
 8004efe:	2206      	movs	r2, #6
 8004f00:	482a      	ldr	r0, [pc, #168]	@ (8004fac <_vfiprintf_r+0x22c>)
 8004f02:	1c75      	adds	r5, r6, #1
 8004f04:	7621      	strb	r1, [r4, #24]
 8004f06:	f000 fb29 	bl	800555c <memchr>
 8004f0a:	2800      	cmp	r0, #0
 8004f0c:	d040      	beq.n	8004f90 <_vfiprintf_r+0x210>
 8004f0e:	4b28      	ldr	r3, [pc, #160]	@ (8004fb0 <_vfiprintf_r+0x230>)
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d122      	bne.n	8004f5a <_vfiprintf_r+0x1da>
 8004f14:	2207      	movs	r2, #7
 8004f16:	9b07      	ldr	r3, [sp, #28]
 8004f18:	3307      	adds	r3, #7
 8004f1a:	4393      	bics	r3, r2
 8004f1c:	3308      	adds	r3, #8
 8004f1e:	9307      	str	r3, [sp, #28]
 8004f20:	6963      	ldr	r3, [r4, #20]
 8004f22:	9a04      	ldr	r2, [sp, #16]
 8004f24:	189b      	adds	r3, r3, r2
 8004f26:	6163      	str	r3, [r4, #20]
 8004f28:	e762      	b.n	8004df0 <_vfiprintf_r+0x70>
 8004f2a:	4343      	muls	r3, r0
 8004f2c:	002e      	movs	r6, r5
 8004f2e:	2101      	movs	r1, #1
 8004f30:	189b      	adds	r3, r3, r2
 8004f32:	e7a4      	b.n	8004e7e <_vfiprintf_r+0xfe>
 8004f34:	2300      	movs	r3, #0
 8004f36:	200a      	movs	r0, #10
 8004f38:	0019      	movs	r1, r3
 8004f3a:	3601      	adds	r6, #1
 8004f3c:	6063      	str	r3, [r4, #4]
 8004f3e:	7832      	ldrb	r2, [r6, #0]
 8004f40:	1c75      	adds	r5, r6, #1
 8004f42:	3a30      	subs	r2, #48	@ 0x30
 8004f44:	2a09      	cmp	r2, #9
 8004f46:	d903      	bls.n	8004f50 <_vfiprintf_r+0x1d0>
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d0c8      	beq.n	8004ede <_vfiprintf_r+0x15e>
 8004f4c:	9109      	str	r1, [sp, #36]	@ 0x24
 8004f4e:	e7c6      	b.n	8004ede <_vfiprintf_r+0x15e>
 8004f50:	4341      	muls	r1, r0
 8004f52:	002e      	movs	r6, r5
 8004f54:	2301      	movs	r3, #1
 8004f56:	1889      	adds	r1, r1, r2
 8004f58:	e7f1      	b.n	8004f3e <_vfiprintf_r+0x1be>
 8004f5a:	aa07      	add	r2, sp, #28
 8004f5c:	9200      	str	r2, [sp, #0]
 8004f5e:	0021      	movs	r1, r4
 8004f60:	003a      	movs	r2, r7
 8004f62:	4b14      	ldr	r3, [pc, #80]	@ (8004fb4 <_vfiprintf_r+0x234>)
 8004f64:	9803      	ldr	r0, [sp, #12]
 8004f66:	e000      	b.n	8004f6a <_vfiprintf_r+0x1ea>
 8004f68:	bf00      	nop
 8004f6a:	9004      	str	r0, [sp, #16]
 8004f6c:	9b04      	ldr	r3, [sp, #16]
 8004f6e:	3301      	adds	r3, #1
 8004f70:	d1d6      	bne.n	8004f20 <_vfiprintf_r+0x1a0>
 8004f72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f74:	07db      	lsls	r3, r3, #31
 8004f76:	d405      	bmi.n	8004f84 <_vfiprintf_r+0x204>
 8004f78:	89bb      	ldrh	r3, [r7, #12]
 8004f7a:	059b      	lsls	r3, r3, #22
 8004f7c:	d402      	bmi.n	8004f84 <_vfiprintf_r+0x204>
 8004f7e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004f80:	f7ff fdc6 	bl	8004b10 <__retarget_lock_release_recursive>
 8004f84:	89bb      	ldrh	r3, [r7, #12]
 8004f86:	065b      	lsls	r3, r3, #25
 8004f88:	d500      	bpl.n	8004f8c <_vfiprintf_r+0x20c>
 8004f8a:	e71e      	b.n	8004dca <_vfiprintf_r+0x4a>
 8004f8c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004f8e:	e71e      	b.n	8004dce <_vfiprintf_r+0x4e>
 8004f90:	aa07      	add	r2, sp, #28
 8004f92:	9200      	str	r2, [sp, #0]
 8004f94:	0021      	movs	r1, r4
 8004f96:	003a      	movs	r2, r7
 8004f98:	4b06      	ldr	r3, [pc, #24]	@ (8004fb4 <_vfiprintf_r+0x234>)
 8004f9a:	9803      	ldr	r0, [sp, #12]
 8004f9c:	f000 f87c 	bl	8005098 <_printf_i>
 8004fa0:	e7e3      	b.n	8004f6a <_vfiprintf_r+0x1ea>
 8004fa2:	46c0      	nop			@ (mov r8, r8)
 8004fa4:	08005650 	.word	0x08005650
 8004fa8:	08005656 	.word	0x08005656
 8004fac:	0800565a 	.word	0x0800565a
 8004fb0:	00000000 	.word	0x00000000
 8004fb4:	08004d5b 	.word	0x08004d5b

08004fb8 <_printf_common>:
 8004fb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004fba:	0016      	movs	r6, r2
 8004fbc:	9301      	str	r3, [sp, #4]
 8004fbe:	688a      	ldr	r2, [r1, #8]
 8004fc0:	690b      	ldr	r3, [r1, #16]
 8004fc2:	000c      	movs	r4, r1
 8004fc4:	9000      	str	r0, [sp, #0]
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	da00      	bge.n	8004fcc <_printf_common+0x14>
 8004fca:	0013      	movs	r3, r2
 8004fcc:	0022      	movs	r2, r4
 8004fce:	6033      	str	r3, [r6, #0]
 8004fd0:	3243      	adds	r2, #67	@ 0x43
 8004fd2:	7812      	ldrb	r2, [r2, #0]
 8004fd4:	2a00      	cmp	r2, #0
 8004fd6:	d001      	beq.n	8004fdc <_printf_common+0x24>
 8004fd8:	3301      	adds	r3, #1
 8004fda:	6033      	str	r3, [r6, #0]
 8004fdc:	6823      	ldr	r3, [r4, #0]
 8004fde:	069b      	lsls	r3, r3, #26
 8004fe0:	d502      	bpl.n	8004fe8 <_printf_common+0x30>
 8004fe2:	6833      	ldr	r3, [r6, #0]
 8004fe4:	3302      	adds	r3, #2
 8004fe6:	6033      	str	r3, [r6, #0]
 8004fe8:	6822      	ldr	r2, [r4, #0]
 8004fea:	2306      	movs	r3, #6
 8004fec:	0015      	movs	r5, r2
 8004fee:	401d      	ands	r5, r3
 8004ff0:	421a      	tst	r2, r3
 8004ff2:	d027      	beq.n	8005044 <_printf_common+0x8c>
 8004ff4:	0023      	movs	r3, r4
 8004ff6:	3343      	adds	r3, #67	@ 0x43
 8004ff8:	781b      	ldrb	r3, [r3, #0]
 8004ffa:	1e5a      	subs	r2, r3, #1
 8004ffc:	4193      	sbcs	r3, r2
 8004ffe:	6822      	ldr	r2, [r4, #0]
 8005000:	0692      	lsls	r2, r2, #26
 8005002:	d430      	bmi.n	8005066 <_printf_common+0xae>
 8005004:	0022      	movs	r2, r4
 8005006:	9901      	ldr	r1, [sp, #4]
 8005008:	9800      	ldr	r0, [sp, #0]
 800500a:	9d08      	ldr	r5, [sp, #32]
 800500c:	3243      	adds	r2, #67	@ 0x43
 800500e:	47a8      	blx	r5
 8005010:	3001      	adds	r0, #1
 8005012:	d025      	beq.n	8005060 <_printf_common+0xa8>
 8005014:	2206      	movs	r2, #6
 8005016:	6823      	ldr	r3, [r4, #0]
 8005018:	2500      	movs	r5, #0
 800501a:	4013      	ands	r3, r2
 800501c:	2b04      	cmp	r3, #4
 800501e:	d105      	bne.n	800502c <_printf_common+0x74>
 8005020:	6833      	ldr	r3, [r6, #0]
 8005022:	68e5      	ldr	r5, [r4, #12]
 8005024:	1aed      	subs	r5, r5, r3
 8005026:	43eb      	mvns	r3, r5
 8005028:	17db      	asrs	r3, r3, #31
 800502a:	401d      	ands	r5, r3
 800502c:	68a3      	ldr	r3, [r4, #8]
 800502e:	6922      	ldr	r2, [r4, #16]
 8005030:	4293      	cmp	r3, r2
 8005032:	dd01      	ble.n	8005038 <_printf_common+0x80>
 8005034:	1a9b      	subs	r3, r3, r2
 8005036:	18ed      	adds	r5, r5, r3
 8005038:	2600      	movs	r6, #0
 800503a:	42b5      	cmp	r5, r6
 800503c:	d120      	bne.n	8005080 <_printf_common+0xc8>
 800503e:	2000      	movs	r0, #0
 8005040:	e010      	b.n	8005064 <_printf_common+0xac>
 8005042:	3501      	adds	r5, #1
 8005044:	68e3      	ldr	r3, [r4, #12]
 8005046:	6832      	ldr	r2, [r6, #0]
 8005048:	1a9b      	subs	r3, r3, r2
 800504a:	42ab      	cmp	r3, r5
 800504c:	ddd2      	ble.n	8004ff4 <_printf_common+0x3c>
 800504e:	0022      	movs	r2, r4
 8005050:	2301      	movs	r3, #1
 8005052:	9901      	ldr	r1, [sp, #4]
 8005054:	9800      	ldr	r0, [sp, #0]
 8005056:	9f08      	ldr	r7, [sp, #32]
 8005058:	3219      	adds	r2, #25
 800505a:	47b8      	blx	r7
 800505c:	3001      	adds	r0, #1
 800505e:	d1f0      	bne.n	8005042 <_printf_common+0x8a>
 8005060:	2001      	movs	r0, #1
 8005062:	4240      	negs	r0, r0
 8005064:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005066:	2030      	movs	r0, #48	@ 0x30
 8005068:	18e1      	adds	r1, r4, r3
 800506a:	3143      	adds	r1, #67	@ 0x43
 800506c:	7008      	strb	r0, [r1, #0]
 800506e:	0021      	movs	r1, r4
 8005070:	1c5a      	adds	r2, r3, #1
 8005072:	3145      	adds	r1, #69	@ 0x45
 8005074:	7809      	ldrb	r1, [r1, #0]
 8005076:	18a2      	adds	r2, r4, r2
 8005078:	3243      	adds	r2, #67	@ 0x43
 800507a:	3302      	adds	r3, #2
 800507c:	7011      	strb	r1, [r2, #0]
 800507e:	e7c1      	b.n	8005004 <_printf_common+0x4c>
 8005080:	0022      	movs	r2, r4
 8005082:	2301      	movs	r3, #1
 8005084:	9901      	ldr	r1, [sp, #4]
 8005086:	9800      	ldr	r0, [sp, #0]
 8005088:	9f08      	ldr	r7, [sp, #32]
 800508a:	321a      	adds	r2, #26
 800508c:	47b8      	blx	r7
 800508e:	3001      	adds	r0, #1
 8005090:	d0e6      	beq.n	8005060 <_printf_common+0xa8>
 8005092:	3601      	adds	r6, #1
 8005094:	e7d1      	b.n	800503a <_printf_common+0x82>
	...

08005098 <_printf_i>:
 8005098:	b5f0      	push	{r4, r5, r6, r7, lr}
 800509a:	b08b      	sub	sp, #44	@ 0x2c
 800509c:	9206      	str	r2, [sp, #24]
 800509e:	000a      	movs	r2, r1
 80050a0:	3243      	adds	r2, #67	@ 0x43
 80050a2:	9307      	str	r3, [sp, #28]
 80050a4:	9005      	str	r0, [sp, #20]
 80050a6:	9203      	str	r2, [sp, #12]
 80050a8:	7e0a      	ldrb	r2, [r1, #24]
 80050aa:	000c      	movs	r4, r1
 80050ac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80050ae:	2a78      	cmp	r2, #120	@ 0x78
 80050b0:	d809      	bhi.n	80050c6 <_printf_i+0x2e>
 80050b2:	2a62      	cmp	r2, #98	@ 0x62
 80050b4:	d80b      	bhi.n	80050ce <_printf_i+0x36>
 80050b6:	2a00      	cmp	r2, #0
 80050b8:	d100      	bne.n	80050bc <_printf_i+0x24>
 80050ba:	e0bc      	b.n	8005236 <_printf_i+0x19e>
 80050bc:	497b      	ldr	r1, [pc, #492]	@ (80052ac <_printf_i+0x214>)
 80050be:	9104      	str	r1, [sp, #16]
 80050c0:	2a58      	cmp	r2, #88	@ 0x58
 80050c2:	d100      	bne.n	80050c6 <_printf_i+0x2e>
 80050c4:	e090      	b.n	80051e8 <_printf_i+0x150>
 80050c6:	0025      	movs	r5, r4
 80050c8:	3542      	adds	r5, #66	@ 0x42
 80050ca:	702a      	strb	r2, [r5, #0]
 80050cc:	e022      	b.n	8005114 <_printf_i+0x7c>
 80050ce:	0010      	movs	r0, r2
 80050d0:	3863      	subs	r0, #99	@ 0x63
 80050d2:	2815      	cmp	r0, #21
 80050d4:	d8f7      	bhi.n	80050c6 <_printf_i+0x2e>
 80050d6:	f7fb f815 	bl	8000104 <__gnu_thumb1_case_shi>
 80050da:	0016      	.short	0x0016
 80050dc:	fff6001f 	.word	0xfff6001f
 80050e0:	fff6fff6 	.word	0xfff6fff6
 80050e4:	001ffff6 	.word	0x001ffff6
 80050e8:	fff6fff6 	.word	0xfff6fff6
 80050ec:	fff6fff6 	.word	0xfff6fff6
 80050f0:	003600a1 	.word	0x003600a1
 80050f4:	fff60080 	.word	0xfff60080
 80050f8:	00b2fff6 	.word	0x00b2fff6
 80050fc:	0036fff6 	.word	0x0036fff6
 8005100:	fff6fff6 	.word	0xfff6fff6
 8005104:	0084      	.short	0x0084
 8005106:	0025      	movs	r5, r4
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	3542      	adds	r5, #66	@ 0x42
 800510c:	1d11      	adds	r1, r2, #4
 800510e:	6019      	str	r1, [r3, #0]
 8005110:	6813      	ldr	r3, [r2, #0]
 8005112:	702b      	strb	r3, [r5, #0]
 8005114:	2301      	movs	r3, #1
 8005116:	e0a0      	b.n	800525a <_printf_i+0x1c2>
 8005118:	6818      	ldr	r0, [r3, #0]
 800511a:	6809      	ldr	r1, [r1, #0]
 800511c:	1d02      	adds	r2, r0, #4
 800511e:	060d      	lsls	r5, r1, #24
 8005120:	d50b      	bpl.n	800513a <_printf_i+0xa2>
 8005122:	6806      	ldr	r6, [r0, #0]
 8005124:	601a      	str	r2, [r3, #0]
 8005126:	2e00      	cmp	r6, #0
 8005128:	da03      	bge.n	8005132 <_printf_i+0x9a>
 800512a:	232d      	movs	r3, #45	@ 0x2d
 800512c:	9a03      	ldr	r2, [sp, #12]
 800512e:	4276      	negs	r6, r6
 8005130:	7013      	strb	r3, [r2, #0]
 8005132:	4b5e      	ldr	r3, [pc, #376]	@ (80052ac <_printf_i+0x214>)
 8005134:	270a      	movs	r7, #10
 8005136:	9304      	str	r3, [sp, #16]
 8005138:	e018      	b.n	800516c <_printf_i+0xd4>
 800513a:	6806      	ldr	r6, [r0, #0]
 800513c:	601a      	str	r2, [r3, #0]
 800513e:	0649      	lsls	r1, r1, #25
 8005140:	d5f1      	bpl.n	8005126 <_printf_i+0x8e>
 8005142:	b236      	sxth	r6, r6
 8005144:	e7ef      	b.n	8005126 <_printf_i+0x8e>
 8005146:	6808      	ldr	r0, [r1, #0]
 8005148:	6819      	ldr	r1, [r3, #0]
 800514a:	c940      	ldmia	r1!, {r6}
 800514c:	0605      	lsls	r5, r0, #24
 800514e:	d402      	bmi.n	8005156 <_printf_i+0xbe>
 8005150:	0640      	lsls	r0, r0, #25
 8005152:	d500      	bpl.n	8005156 <_printf_i+0xbe>
 8005154:	b2b6      	uxth	r6, r6
 8005156:	6019      	str	r1, [r3, #0]
 8005158:	4b54      	ldr	r3, [pc, #336]	@ (80052ac <_printf_i+0x214>)
 800515a:	270a      	movs	r7, #10
 800515c:	9304      	str	r3, [sp, #16]
 800515e:	2a6f      	cmp	r2, #111	@ 0x6f
 8005160:	d100      	bne.n	8005164 <_printf_i+0xcc>
 8005162:	3f02      	subs	r7, #2
 8005164:	0023      	movs	r3, r4
 8005166:	2200      	movs	r2, #0
 8005168:	3343      	adds	r3, #67	@ 0x43
 800516a:	701a      	strb	r2, [r3, #0]
 800516c:	6863      	ldr	r3, [r4, #4]
 800516e:	60a3      	str	r3, [r4, #8]
 8005170:	2b00      	cmp	r3, #0
 8005172:	db03      	blt.n	800517c <_printf_i+0xe4>
 8005174:	2104      	movs	r1, #4
 8005176:	6822      	ldr	r2, [r4, #0]
 8005178:	438a      	bics	r2, r1
 800517a:	6022      	str	r2, [r4, #0]
 800517c:	2e00      	cmp	r6, #0
 800517e:	d102      	bne.n	8005186 <_printf_i+0xee>
 8005180:	9d03      	ldr	r5, [sp, #12]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00c      	beq.n	80051a0 <_printf_i+0x108>
 8005186:	9d03      	ldr	r5, [sp, #12]
 8005188:	0030      	movs	r0, r6
 800518a:	0039      	movs	r1, r7
 800518c:	f7fb f84a 	bl	8000224 <__aeabi_uidivmod>
 8005190:	9b04      	ldr	r3, [sp, #16]
 8005192:	3d01      	subs	r5, #1
 8005194:	5c5b      	ldrb	r3, [r3, r1]
 8005196:	702b      	strb	r3, [r5, #0]
 8005198:	0033      	movs	r3, r6
 800519a:	0006      	movs	r6, r0
 800519c:	429f      	cmp	r7, r3
 800519e:	d9f3      	bls.n	8005188 <_printf_i+0xf0>
 80051a0:	2f08      	cmp	r7, #8
 80051a2:	d109      	bne.n	80051b8 <_printf_i+0x120>
 80051a4:	6823      	ldr	r3, [r4, #0]
 80051a6:	07db      	lsls	r3, r3, #31
 80051a8:	d506      	bpl.n	80051b8 <_printf_i+0x120>
 80051aa:	6862      	ldr	r2, [r4, #4]
 80051ac:	6923      	ldr	r3, [r4, #16]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	dc02      	bgt.n	80051b8 <_printf_i+0x120>
 80051b2:	2330      	movs	r3, #48	@ 0x30
 80051b4:	3d01      	subs	r5, #1
 80051b6:	702b      	strb	r3, [r5, #0]
 80051b8:	9b03      	ldr	r3, [sp, #12]
 80051ba:	1b5b      	subs	r3, r3, r5
 80051bc:	6123      	str	r3, [r4, #16]
 80051be:	9b07      	ldr	r3, [sp, #28]
 80051c0:	0021      	movs	r1, r4
 80051c2:	9300      	str	r3, [sp, #0]
 80051c4:	9805      	ldr	r0, [sp, #20]
 80051c6:	9b06      	ldr	r3, [sp, #24]
 80051c8:	aa09      	add	r2, sp, #36	@ 0x24
 80051ca:	f7ff fef5 	bl	8004fb8 <_printf_common>
 80051ce:	3001      	adds	r0, #1
 80051d0:	d148      	bne.n	8005264 <_printf_i+0x1cc>
 80051d2:	2001      	movs	r0, #1
 80051d4:	4240      	negs	r0, r0
 80051d6:	b00b      	add	sp, #44	@ 0x2c
 80051d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051da:	2220      	movs	r2, #32
 80051dc:	6809      	ldr	r1, [r1, #0]
 80051de:	430a      	orrs	r2, r1
 80051e0:	6022      	str	r2, [r4, #0]
 80051e2:	2278      	movs	r2, #120	@ 0x78
 80051e4:	4932      	ldr	r1, [pc, #200]	@ (80052b0 <_printf_i+0x218>)
 80051e6:	9104      	str	r1, [sp, #16]
 80051e8:	0021      	movs	r1, r4
 80051ea:	3145      	adds	r1, #69	@ 0x45
 80051ec:	700a      	strb	r2, [r1, #0]
 80051ee:	6819      	ldr	r1, [r3, #0]
 80051f0:	6822      	ldr	r2, [r4, #0]
 80051f2:	c940      	ldmia	r1!, {r6}
 80051f4:	0610      	lsls	r0, r2, #24
 80051f6:	d402      	bmi.n	80051fe <_printf_i+0x166>
 80051f8:	0650      	lsls	r0, r2, #25
 80051fa:	d500      	bpl.n	80051fe <_printf_i+0x166>
 80051fc:	b2b6      	uxth	r6, r6
 80051fe:	6019      	str	r1, [r3, #0]
 8005200:	07d3      	lsls	r3, r2, #31
 8005202:	d502      	bpl.n	800520a <_printf_i+0x172>
 8005204:	2320      	movs	r3, #32
 8005206:	4313      	orrs	r3, r2
 8005208:	6023      	str	r3, [r4, #0]
 800520a:	2e00      	cmp	r6, #0
 800520c:	d001      	beq.n	8005212 <_printf_i+0x17a>
 800520e:	2710      	movs	r7, #16
 8005210:	e7a8      	b.n	8005164 <_printf_i+0xcc>
 8005212:	2220      	movs	r2, #32
 8005214:	6823      	ldr	r3, [r4, #0]
 8005216:	4393      	bics	r3, r2
 8005218:	6023      	str	r3, [r4, #0]
 800521a:	e7f8      	b.n	800520e <_printf_i+0x176>
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	680d      	ldr	r5, [r1, #0]
 8005220:	1d10      	adds	r0, r2, #4
 8005222:	6949      	ldr	r1, [r1, #20]
 8005224:	6018      	str	r0, [r3, #0]
 8005226:	6813      	ldr	r3, [r2, #0]
 8005228:	062e      	lsls	r6, r5, #24
 800522a:	d501      	bpl.n	8005230 <_printf_i+0x198>
 800522c:	6019      	str	r1, [r3, #0]
 800522e:	e002      	b.n	8005236 <_printf_i+0x19e>
 8005230:	066d      	lsls	r5, r5, #25
 8005232:	d5fb      	bpl.n	800522c <_printf_i+0x194>
 8005234:	8019      	strh	r1, [r3, #0]
 8005236:	2300      	movs	r3, #0
 8005238:	9d03      	ldr	r5, [sp, #12]
 800523a:	6123      	str	r3, [r4, #16]
 800523c:	e7bf      	b.n	80051be <_printf_i+0x126>
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	1d11      	adds	r1, r2, #4
 8005242:	6019      	str	r1, [r3, #0]
 8005244:	6815      	ldr	r5, [r2, #0]
 8005246:	2100      	movs	r1, #0
 8005248:	0028      	movs	r0, r5
 800524a:	6862      	ldr	r2, [r4, #4]
 800524c:	f000 f986 	bl	800555c <memchr>
 8005250:	2800      	cmp	r0, #0
 8005252:	d001      	beq.n	8005258 <_printf_i+0x1c0>
 8005254:	1b40      	subs	r0, r0, r5
 8005256:	6060      	str	r0, [r4, #4]
 8005258:	6863      	ldr	r3, [r4, #4]
 800525a:	6123      	str	r3, [r4, #16]
 800525c:	2300      	movs	r3, #0
 800525e:	9a03      	ldr	r2, [sp, #12]
 8005260:	7013      	strb	r3, [r2, #0]
 8005262:	e7ac      	b.n	80051be <_printf_i+0x126>
 8005264:	002a      	movs	r2, r5
 8005266:	6923      	ldr	r3, [r4, #16]
 8005268:	9906      	ldr	r1, [sp, #24]
 800526a:	9805      	ldr	r0, [sp, #20]
 800526c:	9d07      	ldr	r5, [sp, #28]
 800526e:	47a8      	blx	r5
 8005270:	3001      	adds	r0, #1
 8005272:	d0ae      	beq.n	80051d2 <_printf_i+0x13a>
 8005274:	6823      	ldr	r3, [r4, #0]
 8005276:	079b      	lsls	r3, r3, #30
 8005278:	d415      	bmi.n	80052a6 <_printf_i+0x20e>
 800527a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800527c:	68e0      	ldr	r0, [r4, #12]
 800527e:	4298      	cmp	r0, r3
 8005280:	daa9      	bge.n	80051d6 <_printf_i+0x13e>
 8005282:	0018      	movs	r0, r3
 8005284:	e7a7      	b.n	80051d6 <_printf_i+0x13e>
 8005286:	0022      	movs	r2, r4
 8005288:	2301      	movs	r3, #1
 800528a:	9906      	ldr	r1, [sp, #24]
 800528c:	9805      	ldr	r0, [sp, #20]
 800528e:	9e07      	ldr	r6, [sp, #28]
 8005290:	3219      	adds	r2, #25
 8005292:	47b0      	blx	r6
 8005294:	3001      	adds	r0, #1
 8005296:	d09c      	beq.n	80051d2 <_printf_i+0x13a>
 8005298:	3501      	adds	r5, #1
 800529a:	68e3      	ldr	r3, [r4, #12]
 800529c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800529e:	1a9b      	subs	r3, r3, r2
 80052a0:	42ab      	cmp	r3, r5
 80052a2:	dcf0      	bgt.n	8005286 <_printf_i+0x1ee>
 80052a4:	e7e9      	b.n	800527a <_printf_i+0x1e2>
 80052a6:	2500      	movs	r5, #0
 80052a8:	e7f7      	b.n	800529a <_printf_i+0x202>
 80052aa:	46c0      	nop			@ (mov r8, r8)
 80052ac:	08005661 	.word	0x08005661
 80052b0:	08005672 	.word	0x08005672

080052b4 <__sflush_r>:
 80052b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052b6:	220c      	movs	r2, #12
 80052b8:	5e8b      	ldrsh	r3, [r1, r2]
 80052ba:	0005      	movs	r5, r0
 80052bc:	000c      	movs	r4, r1
 80052be:	071a      	lsls	r2, r3, #28
 80052c0:	d456      	bmi.n	8005370 <__sflush_r+0xbc>
 80052c2:	684a      	ldr	r2, [r1, #4]
 80052c4:	2a00      	cmp	r2, #0
 80052c6:	dc02      	bgt.n	80052ce <__sflush_r+0x1a>
 80052c8:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80052ca:	2a00      	cmp	r2, #0
 80052cc:	dd4e      	ble.n	800536c <__sflush_r+0xb8>
 80052ce:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80052d0:	2f00      	cmp	r7, #0
 80052d2:	d04b      	beq.n	800536c <__sflush_r+0xb8>
 80052d4:	2200      	movs	r2, #0
 80052d6:	2080      	movs	r0, #128	@ 0x80
 80052d8:	682e      	ldr	r6, [r5, #0]
 80052da:	602a      	str	r2, [r5, #0]
 80052dc:	001a      	movs	r2, r3
 80052de:	0140      	lsls	r0, r0, #5
 80052e0:	6a21      	ldr	r1, [r4, #32]
 80052e2:	4002      	ands	r2, r0
 80052e4:	4203      	tst	r3, r0
 80052e6:	d033      	beq.n	8005350 <__sflush_r+0x9c>
 80052e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80052ea:	89a3      	ldrh	r3, [r4, #12]
 80052ec:	075b      	lsls	r3, r3, #29
 80052ee:	d506      	bpl.n	80052fe <__sflush_r+0x4a>
 80052f0:	6863      	ldr	r3, [r4, #4]
 80052f2:	1ad2      	subs	r2, r2, r3
 80052f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d001      	beq.n	80052fe <__sflush_r+0x4a>
 80052fa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80052fc:	1ad2      	subs	r2, r2, r3
 80052fe:	2300      	movs	r3, #0
 8005300:	0028      	movs	r0, r5
 8005302:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005304:	6a21      	ldr	r1, [r4, #32]
 8005306:	47b8      	blx	r7
 8005308:	89a2      	ldrh	r2, [r4, #12]
 800530a:	1c43      	adds	r3, r0, #1
 800530c:	d106      	bne.n	800531c <__sflush_r+0x68>
 800530e:	6829      	ldr	r1, [r5, #0]
 8005310:	291d      	cmp	r1, #29
 8005312:	d846      	bhi.n	80053a2 <__sflush_r+0xee>
 8005314:	4b29      	ldr	r3, [pc, #164]	@ (80053bc <__sflush_r+0x108>)
 8005316:	410b      	asrs	r3, r1
 8005318:	07db      	lsls	r3, r3, #31
 800531a:	d442      	bmi.n	80053a2 <__sflush_r+0xee>
 800531c:	2300      	movs	r3, #0
 800531e:	6063      	str	r3, [r4, #4]
 8005320:	6923      	ldr	r3, [r4, #16]
 8005322:	6023      	str	r3, [r4, #0]
 8005324:	04d2      	lsls	r2, r2, #19
 8005326:	d505      	bpl.n	8005334 <__sflush_r+0x80>
 8005328:	1c43      	adds	r3, r0, #1
 800532a:	d102      	bne.n	8005332 <__sflush_r+0x7e>
 800532c:	682b      	ldr	r3, [r5, #0]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d100      	bne.n	8005334 <__sflush_r+0x80>
 8005332:	6560      	str	r0, [r4, #84]	@ 0x54
 8005334:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005336:	602e      	str	r6, [r5, #0]
 8005338:	2900      	cmp	r1, #0
 800533a:	d017      	beq.n	800536c <__sflush_r+0xb8>
 800533c:	0023      	movs	r3, r4
 800533e:	3344      	adds	r3, #68	@ 0x44
 8005340:	4299      	cmp	r1, r3
 8005342:	d002      	beq.n	800534a <__sflush_r+0x96>
 8005344:	0028      	movs	r0, r5
 8005346:	f7ff fbed 	bl	8004b24 <_free_r>
 800534a:	2300      	movs	r3, #0
 800534c:	6363      	str	r3, [r4, #52]	@ 0x34
 800534e:	e00d      	b.n	800536c <__sflush_r+0xb8>
 8005350:	2301      	movs	r3, #1
 8005352:	0028      	movs	r0, r5
 8005354:	47b8      	blx	r7
 8005356:	0002      	movs	r2, r0
 8005358:	1c43      	adds	r3, r0, #1
 800535a:	d1c6      	bne.n	80052ea <__sflush_r+0x36>
 800535c:	682b      	ldr	r3, [r5, #0]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d0c3      	beq.n	80052ea <__sflush_r+0x36>
 8005362:	2b1d      	cmp	r3, #29
 8005364:	d001      	beq.n	800536a <__sflush_r+0xb6>
 8005366:	2b16      	cmp	r3, #22
 8005368:	d11a      	bne.n	80053a0 <__sflush_r+0xec>
 800536a:	602e      	str	r6, [r5, #0]
 800536c:	2000      	movs	r0, #0
 800536e:	e01e      	b.n	80053ae <__sflush_r+0xfa>
 8005370:	690e      	ldr	r6, [r1, #16]
 8005372:	2e00      	cmp	r6, #0
 8005374:	d0fa      	beq.n	800536c <__sflush_r+0xb8>
 8005376:	680f      	ldr	r7, [r1, #0]
 8005378:	600e      	str	r6, [r1, #0]
 800537a:	1bba      	subs	r2, r7, r6
 800537c:	9201      	str	r2, [sp, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	079b      	lsls	r3, r3, #30
 8005382:	d100      	bne.n	8005386 <__sflush_r+0xd2>
 8005384:	694a      	ldr	r2, [r1, #20]
 8005386:	60a2      	str	r2, [r4, #8]
 8005388:	9b01      	ldr	r3, [sp, #4]
 800538a:	2b00      	cmp	r3, #0
 800538c:	ddee      	ble.n	800536c <__sflush_r+0xb8>
 800538e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005390:	0032      	movs	r2, r6
 8005392:	001f      	movs	r7, r3
 8005394:	0028      	movs	r0, r5
 8005396:	9b01      	ldr	r3, [sp, #4]
 8005398:	6a21      	ldr	r1, [r4, #32]
 800539a:	47b8      	blx	r7
 800539c:	2800      	cmp	r0, #0
 800539e:	dc07      	bgt.n	80053b0 <__sflush_r+0xfc>
 80053a0:	89a2      	ldrh	r2, [r4, #12]
 80053a2:	2340      	movs	r3, #64	@ 0x40
 80053a4:	2001      	movs	r0, #1
 80053a6:	4313      	orrs	r3, r2
 80053a8:	b21b      	sxth	r3, r3
 80053aa:	81a3      	strh	r3, [r4, #12]
 80053ac:	4240      	negs	r0, r0
 80053ae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80053b0:	9b01      	ldr	r3, [sp, #4]
 80053b2:	1836      	adds	r6, r6, r0
 80053b4:	1a1b      	subs	r3, r3, r0
 80053b6:	9301      	str	r3, [sp, #4]
 80053b8:	e7e6      	b.n	8005388 <__sflush_r+0xd4>
 80053ba:	46c0      	nop			@ (mov r8, r8)
 80053bc:	dfbffffe 	.word	0xdfbffffe

080053c0 <_fflush_r>:
 80053c0:	690b      	ldr	r3, [r1, #16]
 80053c2:	b570      	push	{r4, r5, r6, lr}
 80053c4:	0005      	movs	r5, r0
 80053c6:	000c      	movs	r4, r1
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d102      	bne.n	80053d2 <_fflush_r+0x12>
 80053cc:	2500      	movs	r5, #0
 80053ce:	0028      	movs	r0, r5
 80053d0:	bd70      	pop	{r4, r5, r6, pc}
 80053d2:	2800      	cmp	r0, #0
 80053d4:	d004      	beq.n	80053e0 <_fflush_r+0x20>
 80053d6:	6a03      	ldr	r3, [r0, #32]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d101      	bne.n	80053e0 <_fflush_r+0x20>
 80053dc:	f7ff f8e4 	bl	80045a8 <__sinit>
 80053e0:	220c      	movs	r2, #12
 80053e2:	5ea3      	ldrsh	r3, [r4, r2]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d0f1      	beq.n	80053cc <_fflush_r+0xc>
 80053e8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80053ea:	07d2      	lsls	r2, r2, #31
 80053ec:	d404      	bmi.n	80053f8 <_fflush_r+0x38>
 80053ee:	059b      	lsls	r3, r3, #22
 80053f0:	d402      	bmi.n	80053f8 <_fflush_r+0x38>
 80053f2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053f4:	f7ff fb8b 	bl	8004b0e <__retarget_lock_acquire_recursive>
 80053f8:	0028      	movs	r0, r5
 80053fa:	0021      	movs	r1, r4
 80053fc:	f7ff ff5a 	bl	80052b4 <__sflush_r>
 8005400:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005402:	0005      	movs	r5, r0
 8005404:	07db      	lsls	r3, r3, #31
 8005406:	d4e2      	bmi.n	80053ce <_fflush_r+0xe>
 8005408:	89a3      	ldrh	r3, [r4, #12]
 800540a:	059b      	lsls	r3, r3, #22
 800540c:	d4df      	bmi.n	80053ce <_fflush_r+0xe>
 800540e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005410:	f7ff fb7e 	bl	8004b10 <__retarget_lock_release_recursive>
 8005414:	e7db      	b.n	80053ce <_fflush_r+0xe>
	...

08005418 <__swhatbuf_r>:
 8005418:	b570      	push	{r4, r5, r6, lr}
 800541a:	000e      	movs	r6, r1
 800541c:	001d      	movs	r5, r3
 800541e:	230e      	movs	r3, #14
 8005420:	5ec9      	ldrsh	r1, [r1, r3]
 8005422:	0014      	movs	r4, r2
 8005424:	b096      	sub	sp, #88	@ 0x58
 8005426:	2900      	cmp	r1, #0
 8005428:	da0c      	bge.n	8005444 <__swhatbuf_r+0x2c>
 800542a:	89b2      	ldrh	r2, [r6, #12]
 800542c:	2380      	movs	r3, #128	@ 0x80
 800542e:	0011      	movs	r1, r2
 8005430:	4019      	ands	r1, r3
 8005432:	421a      	tst	r2, r3
 8005434:	d114      	bne.n	8005460 <__swhatbuf_r+0x48>
 8005436:	2380      	movs	r3, #128	@ 0x80
 8005438:	00db      	lsls	r3, r3, #3
 800543a:	2000      	movs	r0, #0
 800543c:	6029      	str	r1, [r5, #0]
 800543e:	6023      	str	r3, [r4, #0]
 8005440:	b016      	add	sp, #88	@ 0x58
 8005442:	bd70      	pop	{r4, r5, r6, pc}
 8005444:	466a      	mov	r2, sp
 8005446:	f000 f853 	bl	80054f0 <_fstat_r>
 800544a:	2800      	cmp	r0, #0
 800544c:	dbed      	blt.n	800542a <__swhatbuf_r+0x12>
 800544e:	23f0      	movs	r3, #240	@ 0xf0
 8005450:	9901      	ldr	r1, [sp, #4]
 8005452:	021b      	lsls	r3, r3, #8
 8005454:	4019      	ands	r1, r3
 8005456:	4b04      	ldr	r3, [pc, #16]	@ (8005468 <__swhatbuf_r+0x50>)
 8005458:	18c9      	adds	r1, r1, r3
 800545a:	424b      	negs	r3, r1
 800545c:	4159      	adcs	r1, r3
 800545e:	e7ea      	b.n	8005436 <__swhatbuf_r+0x1e>
 8005460:	2100      	movs	r1, #0
 8005462:	2340      	movs	r3, #64	@ 0x40
 8005464:	e7e9      	b.n	800543a <__swhatbuf_r+0x22>
 8005466:	46c0      	nop			@ (mov r8, r8)
 8005468:	ffffe000 	.word	0xffffe000

0800546c <__smakebuf_r>:
 800546c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800546e:	2602      	movs	r6, #2
 8005470:	898b      	ldrh	r3, [r1, #12]
 8005472:	0005      	movs	r5, r0
 8005474:	000c      	movs	r4, r1
 8005476:	b085      	sub	sp, #20
 8005478:	4233      	tst	r3, r6
 800547a:	d007      	beq.n	800548c <__smakebuf_r+0x20>
 800547c:	0023      	movs	r3, r4
 800547e:	3347      	adds	r3, #71	@ 0x47
 8005480:	6023      	str	r3, [r4, #0]
 8005482:	6123      	str	r3, [r4, #16]
 8005484:	2301      	movs	r3, #1
 8005486:	6163      	str	r3, [r4, #20]
 8005488:	b005      	add	sp, #20
 800548a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800548c:	ab03      	add	r3, sp, #12
 800548e:	aa02      	add	r2, sp, #8
 8005490:	f7ff ffc2 	bl	8005418 <__swhatbuf_r>
 8005494:	9f02      	ldr	r7, [sp, #8]
 8005496:	9001      	str	r0, [sp, #4]
 8005498:	0039      	movs	r1, r7
 800549a:	0028      	movs	r0, r5
 800549c:	f7ff fbb8 	bl	8004c10 <_malloc_r>
 80054a0:	2800      	cmp	r0, #0
 80054a2:	d108      	bne.n	80054b6 <__smakebuf_r+0x4a>
 80054a4:	220c      	movs	r2, #12
 80054a6:	5ea3      	ldrsh	r3, [r4, r2]
 80054a8:	059a      	lsls	r2, r3, #22
 80054aa:	d4ed      	bmi.n	8005488 <__smakebuf_r+0x1c>
 80054ac:	2203      	movs	r2, #3
 80054ae:	4393      	bics	r3, r2
 80054b0:	431e      	orrs	r6, r3
 80054b2:	81a6      	strh	r6, [r4, #12]
 80054b4:	e7e2      	b.n	800547c <__smakebuf_r+0x10>
 80054b6:	2380      	movs	r3, #128	@ 0x80
 80054b8:	89a2      	ldrh	r2, [r4, #12]
 80054ba:	6020      	str	r0, [r4, #0]
 80054bc:	4313      	orrs	r3, r2
 80054be:	81a3      	strh	r3, [r4, #12]
 80054c0:	9b03      	ldr	r3, [sp, #12]
 80054c2:	6120      	str	r0, [r4, #16]
 80054c4:	6167      	str	r7, [r4, #20]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d00c      	beq.n	80054e4 <__smakebuf_r+0x78>
 80054ca:	0028      	movs	r0, r5
 80054cc:	230e      	movs	r3, #14
 80054ce:	5ee1      	ldrsh	r1, [r4, r3]
 80054d0:	f000 f820 	bl	8005514 <_isatty_r>
 80054d4:	2800      	cmp	r0, #0
 80054d6:	d005      	beq.n	80054e4 <__smakebuf_r+0x78>
 80054d8:	2303      	movs	r3, #3
 80054da:	89a2      	ldrh	r2, [r4, #12]
 80054dc:	439a      	bics	r2, r3
 80054de:	3b02      	subs	r3, #2
 80054e0:	4313      	orrs	r3, r2
 80054e2:	81a3      	strh	r3, [r4, #12]
 80054e4:	89a3      	ldrh	r3, [r4, #12]
 80054e6:	9a01      	ldr	r2, [sp, #4]
 80054e8:	4313      	orrs	r3, r2
 80054ea:	81a3      	strh	r3, [r4, #12]
 80054ec:	e7cc      	b.n	8005488 <__smakebuf_r+0x1c>
	...

080054f0 <_fstat_r>:
 80054f0:	2300      	movs	r3, #0
 80054f2:	b570      	push	{r4, r5, r6, lr}
 80054f4:	4d06      	ldr	r5, [pc, #24]	@ (8005510 <_fstat_r+0x20>)
 80054f6:	0004      	movs	r4, r0
 80054f8:	0008      	movs	r0, r1
 80054fa:	0011      	movs	r1, r2
 80054fc:	602b      	str	r3, [r5, #0]
 80054fe:	f7fb fc5a 	bl	8000db6 <_fstat>
 8005502:	1c43      	adds	r3, r0, #1
 8005504:	d103      	bne.n	800550e <_fstat_r+0x1e>
 8005506:	682b      	ldr	r3, [r5, #0]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d000      	beq.n	800550e <_fstat_r+0x1e>
 800550c:	6023      	str	r3, [r4, #0]
 800550e:	bd70      	pop	{r4, r5, r6, pc}
 8005510:	20000e14 	.word	0x20000e14

08005514 <_isatty_r>:
 8005514:	2300      	movs	r3, #0
 8005516:	b570      	push	{r4, r5, r6, lr}
 8005518:	4d06      	ldr	r5, [pc, #24]	@ (8005534 <_isatty_r+0x20>)
 800551a:	0004      	movs	r4, r0
 800551c:	0008      	movs	r0, r1
 800551e:	602b      	str	r3, [r5, #0]
 8005520:	f7fb fc57 	bl	8000dd2 <_isatty>
 8005524:	1c43      	adds	r3, r0, #1
 8005526:	d103      	bne.n	8005530 <_isatty_r+0x1c>
 8005528:	682b      	ldr	r3, [r5, #0]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d000      	beq.n	8005530 <_isatty_r+0x1c>
 800552e:	6023      	str	r3, [r4, #0]
 8005530:	bd70      	pop	{r4, r5, r6, pc}
 8005532:	46c0      	nop			@ (mov r8, r8)
 8005534:	20000e14 	.word	0x20000e14

08005538 <_sbrk_r>:
 8005538:	2300      	movs	r3, #0
 800553a:	b570      	push	{r4, r5, r6, lr}
 800553c:	4d06      	ldr	r5, [pc, #24]	@ (8005558 <_sbrk_r+0x20>)
 800553e:	0004      	movs	r4, r0
 8005540:	0008      	movs	r0, r1
 8005542:	602b      	str	r3, [r5, #0]
 8005544:	f7fb fc5a 	bl	8000dfc <_sbrk>
 8005548:	1c43      	adds	r3, r0, #1
 800554a:	d103      	bne.n	8005554 <_sbrk_r+0x1c>
 800554c:	682b      	ldr	r3, [r5, #0]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d000      	beq.n	8005554 <_sbrk_r+0x1c>
 8005552:	6023      	str	r3, [r4, #0]
 8005554:	bd70      	pop	{r4, r5, r6, pc}
 8005556:	46c0      	nop			@ (mov r8, r8)
 8005558:	20000e14 	.word	0x20000e14

0800555c <memchr>:
 800555c:	b2c9      	uxtb	r1, r1
 800555e:	1882      	adds	r2, r0, r2
 8005560:	4290      	cmp	r0, r2
 8005562:	d101      	bne.n	8005568 <memchr+0xc>
 8005564:	2000      	movs	r0, #0
 8005566:	4770      	bx	lr
 8005568:	7803      	ldrb	r3, [r0, #0]
 800556a:	428b      	cmp	r3, r1
 800556c:	d0fb      	beq.n	8005566 <memchr+0xa>
 800556e:	3001      	adds	r0, #1
 8005570:	e7f6      	b.n	8005560 <memchr+0x4>
	...

08005574 <_init>:
 8005574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005576:	46c0      	nop			@ (mov r8, r8)
 8005578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800557a:	bc08      	pop	{r3}
 800557c:	469e      	mov	lr, r3
 800557e:	4770      	bx	lr

08005580 <_fini>:
 8005580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005582:	46c0      	nop			@ (mov r8, r8)
 8005584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005586:	bc08      	pop	{r3}
 8005588:	469e      	mov	lr, r3
 800558a:	4770      	bx	lr
