# Break key hit
# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 13:49:42 on Mar 05,2017
# ** Note: (vsim-3812) Design is being optimized...
# Break key hit
# Break key hit
# Break key hit
# ** Error: (vopt-1975) vopt failed -- received signal 2.
# Error loading design
# End time: 13:49:43 on Mar 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
