           Lattice Mapping Report File for Design Module 'FFT_fft'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.2.0.18.0
Mapped on: Fri Nov 18 17:11:05 2022

Design Information
------------------

Command line:   map -i FFT_fft_syn.udb -o FFT_fft_map.udb -mp FFT_fft.mrp
     -hierrpt -gui

Design Summary
--------------

   Number of slice registers:  21 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           513 out of  5280 (10%)
      Number of logic LUT4s:             322
      Number of inserted feedthru LUT4s:   1
      Number of ripple logic:             95 (190 LUT4s)
   Number of IO sites used:   27 out of 39 (69%)
      Number of IO sites used for general PIO: 27
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 27 out of 36 (75%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 27 out of 39 (69%)
   Number of DSPs:             4 out of 8 (50%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             10 out of 30 (33%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  3
      Net slow_clk: 15 loads, 15 rising, 0 falling (Driver: Pin
     clk_counter_78__i2/Q)
      Net clk_c: 18 loads, 18 rising, 0 falling (Driver: Port clk)
      Net ram_clk: 2 loads, 2 rising, 0 falling (Driver: Pin
     clk_counter_78__i1/Q)
   Number of Clock Enables:  7
      Net VCC_net: 30 loads, 0 SLICEs
      Net processing_N_15: 4 loads, 4 SLICEs
      Net write_0: 4 loads, 0 SLICEs
      Net write_1: 4 loads, 0 SLICEs
      Net n1843: 4 loads, 4 SLICEs
      Net n1856: 6 loads, 6 SLICEs
      Net n1788: 1 loads, 1 SLICEs
   Number of LSRs:  1
      Pin reset: 14 loads, 14 SLICEs (Net: reset_c)
   Top 10 highest fanout non-clock nets:

                                    Page 1





Design Summary (cont)
---------------------
      Net load_c: 109 loads
      Net fft_level[0]: 82 loads
      Net VCC_net: 39 loads
      Net reset_c: 18 loads
      Net done_c: 17 loads
      Net fft_level[1]: 16 loads
      Net butterfly_iter[0]: 14 loads
      Net fft_level[2]: 14 loads
      Net n23_2: 11 loads
      Net address_a_5__N_73[0]: 9 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[1]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| load_address[0]     | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| load_address[1]     | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| load_address[2]     | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_in[7]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_in[5]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_in[4]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_in[3]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_in[2]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_in[0]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_in[1]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[2]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[5]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| data_in[6]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[0]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| start               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| load                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[6]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| load_address[3]     | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[3]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| load_address[4]     | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| load_address[5]     | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[4]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_out[7]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| done                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

ASIC Components
---------------

Instance Name: ram0_b/mem0
         Type: EBR
Instance Name: ram0_b/mem1
         Type: EBR
Instance Name: ram1_a/mem1
         Type: EBR
Instance Name: ram1_a/mem0
         Type: EBR
Instance Name: ram0_a/mem1
         Type: EBR
Instance Name: ram0_a/mem0
         Type: EBR
Instance Name: ram1_b/mem1
         Type: EBR
Instance Name: ram1_b/mem0
         Type: EBR
Instance Name: butt/mult/m_real_twiddle/in1_15__I_0
         Type: DSP
Instance Name: butt/mult/m_real_b/in1_15__I_0
         Type: DSP
Instance Name: butt/mult/m_real/in1_15__I_0
         Type: DSP

                                    Page 3





ASIC Components (cont)
----------------------
Instance Name: butt/mult/m_imag/in1_15__I_0
         Type: DSP
Instance Name: twiddle_gen/mux_38
         Type: EBR
Instance Name: twiddle_gen/mux_39
         Type: EBR

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 59 MB













































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor
     Corporation,  All rights reserved.
