
ubuntu-preinstalled/pwdx:     file format elf32-littlearm


Disassembly of section .init:

00000890 <.init>:
 890:	push	{r3, lr}
 894:	bl	ccc <__snprintf_chk@plt+0x2bc>
 898:	pop	{r3, pc}

Disassembly of section .plt:

0000089c <__cxa_finalize@plt-0x14>:
 89c:	push	{lr}		; (str lr, [sp, #-4]!)
 8a0:	ldr	lr, [pc, #4]	; 8ac <__cxa_finalize@plt-0x4>
 8a4:	add	lr, pc, lr
 8a8:	ldr	pc, [lr, #8]!
 8ac:	muleq	r1, r8, r6

000008b0 <__cxa_finalize@plt>:
 8b0:	add	ip, pc, #0, 12
 8b4:	add	ip, ip, #69632	; 0x11000
 8b8:	ldr	pc, [ip, #1688]!	; 0x698

000008bc <strtol@plt>:
 8bc:	add	ip, pc, #0, 12
 8c0:	add	ip, ip, #69632	; 0x11000
 8c4:	ldr	pc, [ip, #1680]!	; 0x690

000008c8 <free@plt>:
 8c8:	add	ip, pc, #0, 12
 8cc:	add	ip, ip, #69632	; 0x11000
 8d0:	ldr	pc, [ip, #1672]!	; 0x688

000008d4 <ferror@plt>:
 8d4:	add	ip, pc, #0, 12
 8d8:	add	ip, ip, #69632	; 0x11000
 8dc:	ldr	pc, [ip, #1664]!	; 0x680

000008e0 <_exit@plt>:
 8e0:	add	ip, pc, #0, 12
 8e4:	add	ip, ip, #69632	; 0x11000
 8e8:	ldr	pc, [ip, #1656]!	; 0x678

000008ec <dcgettext@plt>:
 8ec:	add	ip, pc, #0, 12
 8f0:	add	ip, ip, #69632	; 0x11000
 8f4:	ldr	pc, [ip, #1648]!	; 0x670

000008f8 <__stack_chk_fail@plt>:
 8f8:	add	ip, pc, #0, 12
 8fc:	add	ip, ip, #69632	; 0x11000
 900:	ldr	pc, [ip, #1640]!	; 0x668

00000904 <realloc@plt>:
 904:	add	ip, pc, #0, 12
 908:	add	ip, ip, #69632	; 0x11000
 90c:	ldr	pc, [ip, #1632]!	; 0x660

00000910 <textdomain@plt>:
 910:	add	ip, pc, #0, 12
 914:	add	ip, ip, #69632	; 0x11000
 918:	ldr	pc, [ip, #1624]!	; 0x658

0000091c <readlink@plt>:
 91c:	add	ip, pc, #0, 12
 920:	add	ip, ip, #69632	; 0x11000
 924:	ldr	pc, [ip, #1616]!	; 0x650

00000928 <__fpending@plt>:
 928:	add	ip, pc, #0, 12
 92c:	add	ip, ip, #69632	; 0x11000
 930:	ldr	pc, [ip, #1608]!	; 0x648

00000934 <error@plt>:
 934:	add	ip, pc, #0, 12
 938:	add	ip, ip, #69632	; 0x11000
 93c:	ldr	pc, [ip, #1600]!	; 0x640

00000940 <malloc@plt>:
 940:	add	ip, pc, #0, 12
 944:	add	ip, ip, #69632	; 0x11000
 948:	ldr	pc, [ip, #1592]!	; 0x638

0000094c <__libc_start_main@plt>:
 94c:	add	ip, pc, #0, 12
 950:	add	ip, ip, #69632	; 0x11000
 954:	ldr	pc, [ip, #1584]!	; 0x630

00000958 <strerror@plt>:
 958:	add	ip, pc, #0, 12
 95c:	add	ip, ip, #69632	; 0x11000
 960:	ldr	pc, [ip, #1576]!	; 0x628

00000964 <__gmon_start__@plt>:
 964:	add	ip, pc, #0, 12
 968:	add	ip, ip, #69632	; 0x11000
 96c:	ldr	pc, [ip, #1568]!	; 0x620

00000970 <getopt_long@plt>:
 970:	add	ip, pc, #0, 12
 974:	add	ip, ip, #69632	; 0x11000
 978:	ldr	pc, [ip, #1560]!	; 0x618

0000097c <exit@plt>:
 97c:	add	ip, pc, #0, 12
 980:	add	ip, ip, #69632	; 0x11000
 984:	ldr	pc, [ip, #1552]!	; 0x610

00000988 <strlen@plt>:
 988:	add	ip, pc, #0, 12
 98c:	add	ip, ip, #69632	; 0x11000
 990:	ldr	pc, [ip, #1544]!	; 0x608

00000994 <__errno_location@plt>:
 994:	add	ip, pc, #0, 12
 998:	add	ip, ip, #69632	; 0x11000
 99c:	ldr	pc, [ip, #1536]!	; 0x600

000009a0 <__cxa_atexit@plt>:
 9a0:			; <UNDEFINED> instruction: 0xe7fd4778
 9a4:	add	ip, pc, #0, 12
 9a8:	add	ip, ip, #69632	; 0x11000
 9ac:	ldr	pc, [ip, #1524]!	; 0x5f4

000009b0 <__printf_chk@plt>:
 9b0:	add	ip, pc, #0, 12
 9b4:	add	ip, ip, #69632	; 0x11000
 9b8:	ldr	pc, [ip, #1516]!	; 0x5ec

000009bc <__fprintf_chk@plt>:
 9bc:	add	ip, pc, #0, 12
 9c0:	add	ip, ip, #69632	; 0x11000
 9c4:	ldr	pc, [ip, #1508]!	; 0x5e4

000009c8 <fclose@plt>:
 9c8:	add	ip, pc, #0, 12
 9cc:	add	ip, ip, #69632	; 0x11000
 9d0:	ldr	pc, [ip, #1500]!	; 0x5dc

000009d4 <setlocale@plt>:
 9d4:	add	ip, pc, #0, 12
 9d8:	add	ip, ip, #69632	; 0x11000
 9dc:	ldr	pc, [ip, #1492]!	; 0x5d4

000009e0 <bindtextdomain@plt>:
 9e0:	add	ip, pc, #0, 12
 9e4:	add	ip, ip, #69632	; 0x11000
 9e8:	ldr	pc, [ip, #1484]!	; 0x5cc

000009ec <fputs@plt>:
 9ec:	add	ip, pc, #0, 12
 9f0:	add	ip, ip, #69632	; 0x11000
 9f4:	ldr	pc, [ip, #1476]!	; 0x5c4

000009f8 <strncmp@plt>:
 9f8:	add	ip, pc, #0, 12
 9fc:	add	ip, ip, #69632	; 0x11000
 a00:	ldr	pc, [ip, #1468]!	; 0x5bc

00000a04 <abort@plt>:
 a04:	add	ip, pc, #0, 12
 a08:	add	ip, ip, #69632	; 0x11000
 a0c:	ldr	pc, [ip, #1460]!	; 0x5b4

00000a10 <__snprintf_chk@plt>:
 a10:	add	ip, pc, #0, 12
 a14:	add	ip, ip, #69632	; 0x11000
 a18:	ldr	pc, [ip, #1452]!	; 0x5ac

Disassembly of section .text:

00000a1c <.text>:
 a1c:	svcmi	0x00f0e92d
 a20:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
 a24:	strmi	r8, [r1], r2, lsl #22
 a28:	andge	pc, r0, #14614528	; 0xdf0000
 a2c:	bmi	fe008a4c <__snprintf_chk@plt+0xfe00803c>
 a30:	ldrbtmi	r2, [sl], #1280	; 0x500
 a34:	stmibmi	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}
 a38:			; <UNDEFINED> instruction: 0xf85ab089
 a3c:			; <UNDEFINED> instruction: 0xf85a6002
 a40:	ldrbtmi	r3, [r9], #-3
 a44:	ldmdavs	r2!, {r0, r2, r3, r4, r5, r6, sl, fp, lr}
 a48:	andsvs	r4, sl, ip, ror r4
 a4c:	svc	0x00c2f7ff
 a50:			; <UNDEFINED> instruction: 0x4620497b
 a54:			; <UNDEFINED> instruction: 0xf7ff4479
 a58:	strtmi	lr, [r0], -r4, asr #31
 a5c:	svc	0x0058f7ff
 a60:			; <UNDEFINED> instruction: 0xf85a4b78
 a64:			; <UNDEFINED> instruction: 0xf0000003
 a68:	blmi	1dff53c <__snprintf_chk@plt+0x1dfeb2c>
 a6c:			; <UNDEFINED> instruction: 0x46394a77
 a70:			; <UNDEFINED> instruction: 0x4648447b
 a74:	strls	r4, [r0, #-1146]	; 0xfffffb86
 a78:	svc	0x007af7ff
 a7c:	andsle	r1, lr, r3, asr #24
 a80:	tstle	r3, r6, asr r8
 a84:	andcs	r4, r5, #1867776	; 0x1c8000
 a88:	strls	r4, [r4, #-1576]	; 0xfffff9d8
 a8c:			; <UNDEFINED> instruction: 0xf7ff4479
 a90:	blmi	1c3c750 <__snprintf_chk@plt+0x1c3bd40>
 a94:	ldrbtmi	r6, [fp], #-2098	; 0xfffff7ce
 a98:	andcs	r4, r1, r1, lsl #12
 a9c:	svc	0x0088f7ff
 aa0:	andlt	r9, r9, r4, lsl #16
 aa4:	blhi	bbda0 <__snprintf_chk@plt+0xbb390>
 aa8:	svchi	0x00f0e8bd
 aac:			; <UNDEFINED> instruction: 0xf0002868
 ab0:	blmi	1a60d0c <__snprintf_chk@plt+0x1a602fc>
 ab4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
 ab8:			; <UNDEFINED> instruction: 0xf0006818
 abc:	blmi	19ff070 <__snprintf_chk@plt+0x19fe660>
 ac0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
 ac4:	bl	fee5ab44 <__snprintf_chk@plt+0xfee5a134>
 ac8:	rscsle	r0, r2, r6, lsl #18
 acc:			; <UNDEFINED> instruction: 0xf7ff2080
 ad0:			; <UNDEFINED> instruction: 0x4604ef38
 ad4:			; <UNDEFINED> instruction: 0xf0002800
 ad8:			; <UNDEFINED> instruction: 0xf1b980a2
 adc:	svclt	0x00d80f00
 ae0:	cfstr64le	mvdx9, [r0, #-16]!
 ae4:	bl	1d3864 <__snprintf_chk@plt+0x1d2e54>
 ae8:	strtmi	r0, [r8], r6, lsl #15
 aec:	ldrbtmi	r9, [fp], #-1284	; 0xfffffafc
 af0:	blmi	1725714 <__snprintf_chk@plt+0x1724d04>
 af4:			; <UNDEFINED> instruction: 0xf8cd2580
 af8:	ldrbtmi	sl, [fp], #-24	; 0xffffffe8
 afc:	blmi	16a5718 <__snprintf_chk@plt+0x16a4d08>
 b00:	mcr	4, 0, r4, cr8, cr11, {3}
 b04:	smladls	r3, r0, sl, r3
 b08:	bllt	13ec6c <__snprintf_chk@plt+0x13e25c>
 b0c:			; <UNDEFINED> instruction: 0xf7ff4658
 b10:			; <UNDEFINED> instruction: 0xf100ef3c
 b14:	ldrbmi	r0, [r0], -fp, lsl #20
 b18:	svc	0x0012f7ff
 b1c:	stmdacs	r0, {r1, r2, r9, sl, lr}
 b20:	ldrbmi	sp, [r8], -r9, rrx
 b24:			; <UNDEFINED> instruction: 0xf996f000
 b28:	cmnle	fp, r0, lsl #16
 b2c:	stccc	8, cr15, [r4], {87}	; 0x57
 b30:			; <UNDEFINED> instruction: 0x46304651
 b34:	movwls	r7, #6170	; 0x181a
 b38:			; <UNDEFINED> instruction: 0xf04f2a2f
 b3c:	svclt	0x00140201
 b40:	blls	1e775c <__snprintf_chk@plt+0x1e6d4c>
 b44:			; <UNDEFINED> instruction: 0xf04f9300
 b48:			; <UNDEFINED> instruction: 0xf7ff33ff
 b4c:	and	lr, sp, r2, ror #30
 b50:	strtmi	r0, [r0], -sp, rrx
 b54:			; <UNDEFINED> instruction: 0xf7ff4629
 b58:	mcrne	14, 1, lr, cr11, cr6, {6}
 b5c:	movwcs	fp, #7960	; 0x1f18
 b60:	svclt	0x00182800
 b64:	strmi	r2, [r4], -r0, lsl #6
 b68:	teqle	sp, r0, lsl #22
 b6c:	strtmi	r4, [r1], -sl, lsr #12
 b70:			; <UNDEFINED> instruction: 0xf7ff4630
 b74:	addmi	lr, r5, #212, 28	; 0xd40
 b78:	strmi	sp, [r3], sl, ror #1
 b7c:			; <UNDEFINED> instruction: 0xf7ff4630
 b80:			; <UNDEFINED> instruction: 0xf1bbeea4
 b84:	blle	48478c <__snprintf_chk@plt+0x483d7c>
 b88:	cdp	2, 1, cr2, cr8, cr0, {0}
 b8c:			; <UNDEFINED> instruction: 0xf8041a10
 b90:	strtmi	r2, [r3], -fp
 b94:	stccs	8, cr15, [r4], {87}	; 0x57
 b98:			; <UNDEFINED> instruction: 0xf7ff2001
 b9c:			; <UNDEFINED> instruction: 0xf108ef0a
 ba0:	strbmi	r0, [r1, #2049]	; 0x801
 ba4:	strtmi	sp, [r0], -pc, lsr #3
 ba8:	mcr	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
 bac:			; <UNDEFINED> instruction: 0xf7ffe778
 bb0:	movwcs	lr, #7922	; 0x1ef2
 bb4:	stmdavs	r0, {r2, r8, r9, ip, pc}
 bb8:	svclt	0x00082802
 bbc:			; <UNDEFINED> instruction: 0xf7ff2003
 bc0:	bmi	97c6f8 <__snprintf_chk@plt+0x97bce8>
 bc4:	tstcs	r1, r6, lsl #28
 bc8:	stccc	8, cr15, [r4], {87}	; 0x57
 bcc:	bmi	9d6eac <__snprintf_chk@plt+0x9d649c>
 bd0:	andls	r4, r0, sl, ror r4
 bd4:			; <UNDEFINED> instruction: 0xf7ff6830
 bd8:			; <UNDEFINED> instruction: 0xe7e0eef2
 bdc:			; <UNDEFINED> instruction: 0xf85a4b24
 be0:	ldmdavs	r8, {r0, r1, ip, sp}
 be4:			; <UNDEFINED> instruction: 0xf8d6f000
 be8:	strtmi	r4, [fp], -r2, lsr #20
 bec:	andcs	r2, r1, r0, lsl #2
 bf0:			; <UNDEFINED> instruction: 0xf7ff447a
 bf4:	bmi	83c67c <__snprintf_chk@plt+0x83bc6c>
 bf8:	ldrbmi	r4, [r3], -r1, lsl #12
 bfc:	ldrbtmi	r2, [sl], #-1
 c00:	mrc	7, 4, APSR_nzcv, cr8, cr15, {7}
 c04:	andcs	r4, r5, #475136	; 0x74000
 c08:	ldrbtmi	r2, [r9], #-0
 c0c:	mcr	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
 c10:	tstcs	r0, r3, lsl #22
 c14:			; <UNDEFINED> instruction: 0x4602681b
 c18:			; <UNDEFINED> instruction: 0xf7ff2001
 c1c:	bmi	63c654 <__snprintf_chk@plt+0x63bc44>
 c20:	orrcs	r4, r0, #1048576	; 0x100000
 c24:	ldrbtmi	r2, [sl], #-1
 c28:	mcr	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 c2c:	andeq	r1, r1, lr, lsl #10
 c30:	strheq	r0, [r0], -r4
 c34:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 c38:	andeq	r0, r0, lr, lsr #11
 c3c:	andeq	r0, r0, r4, ror r6
 c40:	andeq	r0, r0, r4, asr r6
 c44:	muleq	r0, ip, r0
 c48:	andeq	r1, r1, r0, lsr #7
 c4c:	andeq	r0, r0, r4, asr r6
 c50:	andeq	r0, r0, r0, asr #12
 c54:	andeq	r0, r0, r2, asr #12
 c58:	muleq	r0, r8, r0
 c5c:	muleq	r0, r4, r0
 c60:	andeq	r0, r0, r2, asr #12
 c64:	andeq	r0, r0, r6, lsr #12
 c68:	andeq	r0, r0, r8, lsr r6
 c6c:	andeq	r0, r0, r8, ror #10
 c70:	andeq	r0, r0, r8, lsr #1
 c74:	strdeq	r0, [r0], -ip
 c78:	andeq	r0, r0, lr, ror #9
 c7c:	strdeq	r0, [r0], -lr
 c80:	andeq	r0, r0, r6, asr #9
 c84:	bleq	3cdc8 <__snprintf_chk@plt+0x3c3b8>
 c88:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 c8c:	strbtmi	fp, [sl], -r2, lsl #24
 c90:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 c94:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 c98:	ldrmi	sl, [sl], #776	; 0x308
 c9c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 ca0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 ca4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 ca8:			; <UNDEFINED> instruction: 0xf85a4b06
 cac:	stmdami	r6, {r0, r1, ip, sp}
 cb0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 cb4:	mcr	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
 cb8:	mcr	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 cbc:	andeq	r1, r1, r8, lsl #5
 cc0:	andeq	r0, r0, r4, lsl #1
 cc4:	andeq	r0, r0, r4, lsr #1
 cc8:	andeq	r0, r0, ip, lsr #1
 ccc:	ldr	r3, [pc, #20]	; ce8 <__snprintf_chk@plt+0x2d8>
 cd0:	ldr	r2, [pc, #20]	; cec <__snprintf_chk@plt+0x2dc>
 cd4:	add	r3, pc, r3
 cd8:	ldr	r2, [r3, r2]
 cdc:	cmp	r2, #0
 ce0:	bxeq	lr
 ce4:	b	964 <__gmon_start__@plt>
 ce8:	andeq	r1, r1, r8, ror #4
 cec:	andeq	r0, r0, r0, lsr #1
 cf0:	blmi	1d2d10 <__snprintf_chk@plt+0x1d2300>
 cf4:	bmi	1d1edc <__snprintf_chk@plt+0x1d14cc>
 cf8:	addmi	r4, r3, #2063597568	; 0x7b000000
 cfc:	andle	r4, r3, sl, ror r4
 d00:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 d04:	ldrmi	fp, [r8, -r3, lsl #2]
 d08:	svclt	0x00004770
 d0c:	andeq	r1, r1, r0, lsl r3
 d10:	andeq	r1, r1, ip, lsl #6
 d14:	andeq	r1, r1, r4, asr #4
 d18:	andeq	r0, r0, ip, lsl #1
 d1c:	stmdbmi	r9, {r3, fp, lr}
 d20:	bmi	251f08 <__snprintf_chk@plt+0x2514f8>
 d24:	bne	251f10 <__snprintf_chk@plt+0x251500>
 d28:	svceq	0x00cb447a
 d2c:			; <UNDEFINED> instruction: 0x01a1eb03
 d30:	andle	r1, r3, r9, asr #32
 d34:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 d38:	ldrmi	fp, [r8, -r3, lsl #2]
 d3c:	svclt	0x00004770
 d40:	andeq	r1, r1, r4, ror #5
 d44:	andeq	r1, r1, r0, ror #5
 d48:	andeq	r1, r1, r8, lsl r2
 d4c:	strheq	r0, [r0], -r8
 d50:	blmi	2ae178 <__snprintf_chk@plt+0x2ad768>
 d54:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 d58:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 d5c:	blmi	26f310 <__snprintf_chk@plt+0x26e900>
 d60:	ldrdlt	r5, [r3, -r3]!
 d64:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 d68:			; <UNDEFINED> instruction: 0xf7ff6818
 d6c:			; <UNDEFINED> instruction: 0xf7ffeda2
 d70:	blmi	1c0c74 <__snprintf_chk@plt+0x1c0264>
 d74:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 d78:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 d7c:	andeq	r1, r1, lr, lsr #5
 d80:	andeq	r1, r1, r8, ror #3
 d84:	andeq	r0, r0, r8, lsl #1
 d88:	muleq	r1, sl, r2
 d8c:	andeq	r1, r1, lr, lsl #5
 d90:	svclt	0x0000e7c4
 d94:	strmi	r4, [r4], -r5, lsr #18
 d98:	andcs	fp, r5, #8, 10	; 0x2000000
 d9c:	andcs	r4, r0, r9, ror r4
 da0:	stc	7, cr15, [r4, #1020]!	; 0x3fc
 da4:			; <UNDEFINED> instruction: 0xf7ff4621
 da8:	stmdbmi	r1!, {r1, r5, r9, sl, fp, sp, lr, pc}
 dac:	andcs	r2, r0, r5, lsl #4
 db0:	cfstrsmi	mvf4, [r0, #-484]!	; 0xfffffe1c
 db4:	ldc	7, cr15, [sl, #1020]	; 0x3fc
 db8:	ldrbtmi	r4, [sp], #-2847	; 0xfffff4e1
 dbc:	stmiapl	fp!, {r0, r8, sp}^
 dc0:			; <UNDEFINED> instruction: 0x4602681b
 dc4:			; <UNDEFINED> instruction: 0xf7ff4620
 dc8:	ldmdbmi	ip, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
 dcc:	andcs	r2, r0, r5, lsl #4
 dd0:			; <UNDEFINED> instruction: 0xf7ff4479
 dd4:	strtmi	lr, [r1], -ip, lsl #27
 dd8:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 ddc:	andcs	r4, r5, #24, 18	; 0x60000
 de0:	ldrbtmi	r2, [r9], #-0
 de4:	stc	7, cr15, [r2, #1020]	; 0x3fc
 de8:			; <UNDEFINED> instruction: 0xf7ff4621
 dec:	ldmdbmi	r5, {r9, sl, fp, sp, lr, pc}
 df0:	andcs	r2, r0, r5, lsl #4
 df4:			; <UNDEFINED> instruction: 0xf7ff4479
 df8:			; <UNDEFINED> instruction: 0x4621ed7a
 dfc:	ldcl	7, cr15, [r6, #1020]!	; 0x3fc
 e00:	andcs	r4, r5, #278528	; 0x44000
 e04:	ldrbtmi	r2, [r9], #-0
 e08:	ldcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
 e0c:	tstcs	r1, pc, lsl #22
 e10:			; <UNDEFINED> instruction: 0x4602447b
 e14:			; <UNDEFINED> instruction: 0xf7ff4620
 e18:	blmi	37c568 <__snprintf_chk@plt+0x37bb58>
 e1c:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
 e20:	blx	fec07a28 <__snprintf_chk@plt+0xfec07018>
 e24:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
 e28:	stc	7, cr15, [r8, #1020]!	; 0x3fc
 e2c:	andeq	r0, r0, ip, asr #4
 e30:	andeq	r0, r0, r4, asr #4
 e34:	andeq	r1, r1, r6, lsl #3
 e38:	strheq	r0, [r0], -r4
 e3c:	andeq	r0, r0, ip, lsr r2
 e40:	andeq	r0, r0, r6, lsr r2
 e44:	andeq	r0, r0, r0, asr r2
 e48:	andeq	r0, r0, r6, ror r2
 e4c:	andeq	r0, r0, r8, lsl #5
 e50:	muleq	r0, r8, r0
 e54:			; <UNDEFINED> instruction: 0x4604b530
 e58:	addlt	r4, r3, fp, lsl sp
 e5c:	andcs	r4, r6, #27648	; 0x6c00
 e60:	ldmdami	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
 e64:	stmiapl	fp!, {r0, r5, r9, sl, lr}^
 e68:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
 e6c:			; <UNDEFINED> instruction: 0xf04f9301
 e70:	movwcs	r0, #768	; 0x300
 e74:			; <UNDEFINED> instruction: 0xf7ff9300
 e78:	stmdblt	r0, {r6, r7, r8, sl, fp, sp, lr, pc}
 e7c:			; <UNDEFINED> instruction: 0xf7ff3406
 e80:	movwcs	lr, #3466	; 0xd8a
 e84:	strbtmi	r2, [r9], -sl, lsl #4
 e88:	strmi	r6, [r5], -r3
 e8c:			; <UNDEFINED> instruction: 0xf7ff4620
 e90:	stmdavs	fp!, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
 e94:	blls	2f3e8 <__snprintf_chk@plt+0x2e9d8>
 e98:	andle	r4, r7, r3, lsr #5
 e9c:	ldmdavc	fp, {r0, r1, r3, r8, ip, sp, pc}
 ea0:	stmdacs	r0, {r0, r1, r5, r8, fp, ip, sp, pc}
 ea4:	andcs	fp, r0, ip, asr #31
 ea8:	and	r2, r0, r1
 eac:	bmi	248eb8 <__snprintf_chk@plt+0x2484a8>
 eb0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
 eb4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
 eb8:	subsmi	r9, sl, r1, lsl #22
 ebc:	andlt	sp, r3, r1, lsl #2
 ec0:			; <UNDEFINED> instruction: 0xf7ffbd30
 ec4:	svclt	0x0000ed1a
 ec8:	andeq	r1, r1, r0, ror #1
 ecc:	muleq	r0, r0, r0
 ed0:	andeq	r0, r0, r8, lsr r2
 ed4:	andeq	r1, r1, lr, lsl #1
 ed8:			; <UNDEFINED> instruction: 0x4604b570
 edc:	stc	7, cr15, [r4, #-1020]!	; 0xfffffc04
 ee0:	strtmi	r4, [r0], -r6, lsl #12
 ee4:	ldcl	7, cr15, [r6], #1020	; 0x3fc
 ee8:	strtmi	r4, [r0], -r5, lsl #12
 eec:	stcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
 ef0:	ldmdblt	r5, {r2, r9, sl, lr}^
 ef4:	ldmiblt	r6, {r3, r4, r5, r8, ip, sp, pc}
 ef8:	stcl	7, cr15, [ip, #-1020]	; 0xfffffc04
 efc:	stccc	8, cr6, [r9], {4}
 f00:			; <UNDEFINED> instruction: 0xf04fbf18
 f04:			; <UNDEFINED> instruction: 0x462034ff
 f08:	stmdblt	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
 f0c:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
 f10:	blcs	81af24 <__snprintf_chk@plt+0x81a514>
 f14:	andvs	sp, r4, r3
 f18:	ldrbtcc	pc, [pc], #79	; f20 <__snprintf_chk@plt+0x510>	; <UNPREDICTABLE>
 f1c:			; <UNDEFINED> instruction: 0xf04fe7f3
 f20:	udf	#847	; 0x34f
 f24:	cfldr32mi	mvfx11, [r4], {56}	; 0x38
 f28:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
 f2c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
 f30:			; <UNDEFINED> instruction: 0xffd2f7ff
 f34:			; <UNDEFINED> instruction: 0xf7ffb128
 f38:	stmdavs	r3, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}
 f3c:	blcs	812758 <__snprintf_chk@plt+0x811d48>
 f40:	blmi	3f536c <__snprintf_chk@plt+0x3f495c>
 f44:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
 f48:			; <UNDEFINED> instruction: 0xffc6f7ff
 f4c:			; <UNDEFINED> instruction: 0xbd38b900
 f50:			; <UNDEFINED> instruction: 0xf7ff2001
 f54:	stmdbmi	fp, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
 f58:	andcs	r2, r0, r5, lsl #4
 f5c:			; <UNDEFINED> instruction: 0xf7ff4479
 f60:	bmi	27c280 <__snprintf_chk@plt+0x27b870>
 f64:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
 f68:	andcs	r4, r0, r3, lsl #12
 f6c:	stcl	7, cr15, [r2], #1020	; 0x3fc
 f70:			; <UNDEFINED> instruction: 0xf7ff2001
 f74:	svclt	0x0000ecb6
 f78:	andeq	r1, r1, r6, lsl r0
 f7c:	andeq	r0, r0, r8, lsr #1
 f80:	muleq	r0, r8, r0
 f84:	strdeq	r0, [r0], -r4
 f88:			; <UNDEFINED> instruction: 0x000001b6
 f8c:	mvnsmi	lr, #737280	; 0xb4000
 f90:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 f94:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 f98:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 f9c:	ldcl	7, cr15, [r8], #-1020	; 0xfffffc04
 fa0:	blne	1d9219c <__snprintf_chk@plt+0x1d9178c>
 fa4:	strhle	r1, [sl], -r6
 fa8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 fac:	svccc	0x0004f855
 fb0:	strbmi	r3, [sl], -r1, lsl #8
 fb4:	ldrtmi	r4, [r8], -r1, asr #12
 fb8:	adcmi	r4, r6, #152, 14	; 0x2600000
 fbc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 fc0:	svclt	0x000083f8
 fc4:	andeq	r0, r1, r2, ror lr
 fc8:	andeq	r0, r1, r8, ror #28
 fcc:	svclt	0x00004770
 fd0:	tstcs	r0, r2, lsl #22
 fd4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
 fd8:	stcllt	7, cr15, [r2], #1020	; 0x3fc
 fdc:	andeq	r1, r1, ip, lsr #32

Disassembly of section .fini:

00000fe0 <.fini>:
 fe0:	push	{r3, lr}
 fe4:	pop	{r3, pc}
