tests:
- name: str_1
  bytes: [0x00, 0x24, 0x00, 0xf8]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x0"
      nextln:   v1 = i64.read_reg "x0"
      nextln:   v2 = i64.wrapping_add v1, 0x2
      nextln:   i64.store v0, v2
- name: str_2
  bytes: [0x00, 0x14, 0x00, 0xb8]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x0"
      nextln:   v1 = i32.trunc_i64 v0
      nextln:   v2 = i64.read_reg "x0"
      nextln:   v3 = i64.wrapping_add v2, 0x1
      nextln:   i32.store v1, v3
- name: str_3
  bytes: [0x41, 0x68, 0x22, 0xf8]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i64.read_reg "x2"
      nextln:   v2 = i64.read_reg "x2"
      nextln:   v3 = i64.lshl v2, 0x0
      nextln:   v4 = i64.wrapping_add v1, v3
      nextln:   i64.store v0, v4
- name: str_4
  bytes: [0x21, 0x78, 0x23, 0xb8]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i32.trunc_i64 v0
      nextln:   v2 = i64.read_reg "x1"
      nextln:   v3 = i64.read_reg "x3"
      nextln:   v4 = i64.lshl v3, 0x0
      nextln:   v5 = i64.wrapping_add v2, v4
      nextln:   i32.store v1, v5
