{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743002558888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743002558888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 12:22:38 2025 " "Processing started: Wed Mar 26 12:22:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743002558888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743002558888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bomba -c Bomba " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bomba -c Bomba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743002558888 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1743002559100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/gen_functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file entities/gen_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_functions " "Found design unit 1: gen_functions" {  } { { "entities/gen_functions.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/gen_functions.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571153 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gen_functions-body " "Found design unit 2: gen_functions-body" {  } { { "entities/gen_functions.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/gen_functions.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743002571153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/bcd2ss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entities/bcd2ss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2ss-behaviour " "Found design unit 1: bcd2ss-behaviour" {  } { { "entities/bcd2ss.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/bcd2ss.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571156 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2ss " "Found entity 1: bcd2ss" {  } { { "entities/bcd2ss.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/bcd2ss.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743002571156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/cnt_modn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entities/cnt_modn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_modn-behaviour " "Found design unit 1: cnt_modn-behaviour" {  } { { "entities/cnt_modn.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/cnt_modn.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571157 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_modn " "Found entity 1: cnt_modn" {  } { { "entities/cnt_modn.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/cnt_modn.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743002571157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file entities/main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "entities/main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743002571158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/rng.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entities/rng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rng-behaviour " "Found design unit 1: rng-behaviour" {  } { { "entities/rng.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/rng.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571159 ""} { "Info" "ISGN_ENTITY_NAME" "1 rng " "Found entity 1: rng" {  } { { "entities/rng.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/rng.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743002571159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/osc_ring.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entities/osc_ring.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 osc_ring-behaviour " "Found design unit 1: osc_ring-behaviour" {  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571159 ""} { "Info" "ISGN_ENTITY_NAME" "1 osc_ring " "Found entity 1: osc_ring" {  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743002571159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/test_rng.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tests/test_rng.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_rng " "Found entity 1: test_rng" {  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/tests/test_rng.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743002571160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entities/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behaviour " "Found design unit 1: debouncer-behaviour" {  } { { "entities/debouncer.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/debouncer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571160 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "entities/debouncer.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/debouncer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743002571160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_rng " "Elaborating entity \"test_rng\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743002571318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rng rng:inst7 " "Elaborating entity \"rng\" for hierarchy \"rng:inst7\"" {  } { { "tests/test_rng.bdf" "inst7" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/tests/test_rng.bdf" { { 160 1360 1504 272 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743002571320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osc_ring rng:inst7\|osc_ring:\\i_ring:1:ringx " "Elaborating entity \"osc_ring\" for hierarchy \"rng:inst7\|osc_ring:\\i_ring:1:ringx\"" {  } { { "entities/rng.vhd" "\\i_ring:1:ringx" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/rng.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743002571321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst3 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst3\"" {  } { { "tests/test_rng.bdf" "inst3" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/tests/test_rng.bdf" { { 96 944 1080 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743002571356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst3 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst3\"" {  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/tests/test_rng.bdf" { { 96 944 1080 296 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743002571359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst3 " "Instantiated megafunction \"LPM_COUNTER:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 3125000 " "Parameter \"LPM_AVALUE\" = \"3125000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743002571359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743002571359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 22 " "Parameter \"LPM_WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743002571359 ""}  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/tests/test_rng.bdf" { { 96 944 1080 296 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743002571359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_92j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_92j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_92j " "Found entity 1: cntr_92j" {  } { { "db/cntr_92j.tdf" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/db/cntr_92j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743002571412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_92j LPM_COUNTER:inst3\|cntr_92j:auto_generated " "Elaborating entity \"cntr_92j\" for hierarchy \"LPM_COUNTER:inst3\|cntr_92j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743002571412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst11 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst11\"" {  } { { "tests/test_rng.bdf" "inst11" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/tests/test_rng.bdf" { { 280 1128 1248 392 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743002571414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2ss bcd2ss:inst " "Elaborating entity \"bcd2ss\" for hierarchy \"bcd2ss:inst\"" {  } { { "tests/test_rng.bdf" "inst" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/tests/test_rng.bdf" { { 376 1296 1448 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743002571414 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rng:inst7\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rng:inst7\|Mod0\"" {  } { { "entities/rng.vhd" "Mod0" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/rng.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002571549 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1743002571549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rng:inst7\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"rng:inst7\|lpm_divide:Mod0\"" {  } { { "entities/rng.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/rng.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743002571590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rng:inst7\|lpm_divide:Mod0 " "Instantiated megafunction \"rng:inst7\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743002571590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743002571590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743002571590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743002571590 ""}  } { { "entities/rng.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/rng.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743002571590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pnl " "Found entity 1: lpm_divide_pnl" {  } { { "db/lpm_divide_pnl.tdf" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/db/lpm_divide_pnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743002571635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743002571640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_9ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_9ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_9ie " "Found entity 1: alt_u_div_9ie" {  } { { "db/alt_u_div_9ie.tdf" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/db/alt_u_div_9ie.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743002571645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/db/add_sub_e7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743002571691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/db/add_sub_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743002571736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/db/add_sub_g7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743002571782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/db/add_sub_h7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743002571833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743002571833 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[1\] GND " "Pin \"dig\[1\]\" is stuck at GND" {  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/tests/test_rng.bdf" { { 520 1448 1624 536 "dig\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743002572063 "|test_rng|dig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[8\] VCC " "Pin \"seg\[8\]\" is stuck at VCC" {  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/tests/test_rng.bdf" { { 400 1448 1624 416 "seg\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743002572063 "|test_rng|seg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/tests/test_rng.bdf" { { 400 1448 1624 416 "seg\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743002572063 "|test_rng|seg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] GND " "Pin \"seg\[6\]\" is stuck at GND" {  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/tests/test_rng.bdf" { { 400 1448 1624 416 "seg\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743002572063 "|test_rng|seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[5\] GND " "Pin \"seg\[5\]\" is stuck at GND" {  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/tests/test_rng.bdf" { { 400 1448 1624 416 "seg\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743002572063 "|test_rng|seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/tests/test_rng.bdf" { { 400 1448 1624 416 "seg\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743002572063 "|test_rng|seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] GND " "Pin \"seg\[3\]\" is stuck at GND" {  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/tests/test_rng.bdf" { { 400 1448 1624 416 "seg\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743002572063 "|test_rng|seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] GND " "Pin \"seg\[2\]\" is stuck at GND" {  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/tests/test_rng.bdf" { { 400 1448 1624 416 "seg\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743002572063 "|test_rng|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] GND " "Pin \"seg\[1\]\" is stuck at GND" {  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/tests/test_rng.bdf" { { 400 1448 1624 416 "seg\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743002572063 "|test_rng|seg[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743002572063 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:13:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:13:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:14:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:14:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:15:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:15:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:16:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:16:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:9:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:9:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:10:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:10:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:11:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:11:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:12:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:12:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:1:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:1:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:2:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:2:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:3:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:3:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:4:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:4:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:13:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:13:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:14:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:14:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:15:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:15:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:16:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:16:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:9:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:9:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:10:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:10:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:11:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:11:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:12:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:12:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:1:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:1:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:2:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:2:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:3:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:3:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:4:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:4:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:13:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:13:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:14:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:14:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:15:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:15:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:16:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:16:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:9:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:9:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:10:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:10:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:11:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:11:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:12:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:12:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:5:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:5:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:6:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:6:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:7:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:7:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:8:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:8:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:1:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:1:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:2:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:2:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:3:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:3:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:4:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:4:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:5:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:5:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:6:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:6:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:7:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:7:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:8:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:8:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:5:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:5:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:6:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:6:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:7:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:7:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:8:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:8:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002572092 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1743002572092 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743002572095 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743002572095 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743002572095 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743002572095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743002572159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 12:22:52 2025 " "Processing ended: Wed Mar 26 12:22:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743002572159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743002572159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743002572159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743002572159 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1743002573308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743002573308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 12:22:52 2025 " "Processing started: Wed Mar 26 12:22:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743002573308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1743002573308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Bomba -c Bomba " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Bomba -c Bomba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1743002573308 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1743002573368 ""}
{ "Info" "0" "" "Project  = Bomba" {  } {  } 0 0 "Project  = Bomba" 0 0 "Fitter" 0 0 1743002573369 ""}
{ "Info" "0" "" "Revision = Bomba" {  } {  } 0 0 "Revision = Bomba" 0 0 "Fitter" 0 0 1743002573369 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1743002573432 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Bomba EPM240T100I5 " "Selected device EPM240T100I5 for design \"Bomba\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1743002573435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743002573527 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743002573527 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1743002573573 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1743002573578 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743002573633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743002573633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743002573633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743002573633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743002573633 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1743002573633 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Bomba.sdc " "Synopsys Design Constraints File file not found: 'Bomba.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1743002573680 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1743002573681 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|c\|combout " "Node \"inst7\|\\i_ring:8:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:8:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|a\|combout " "Node \"inst7\|\\i_ring:8:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:8:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|b\|combout " "Node \"inst7\|\\i_ring:8:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:8:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743002573684 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|c\|combout " "Node \"inst7\|\\i_ring:7:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:7:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|a\|combout " "Node \"inst7\|\\i_ring:7:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:7:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|b\|combout " "Node \"inst7\|\\i_ring:7:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:7:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743002573684 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|c\|combout " "Node \"inst7\|\\i_ring:6:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:6:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|a\|combout " "Node \"inst7\|\\i_ring:6:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:6:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|b\|combout " "Node \"inst7\|\\i_ring:6:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:6:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743002573684 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|c\|combout " "Node \"inst7\|\\i_ring:5:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:5:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|a\|combout " "Node \"inst7\|\\i_ring:5:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:5:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|b\|combout " "Node \"inst7\|\\i_ring:5:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:5:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573684 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743002573684 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|c\|combout " "Node \"inst7\|\\i_ring:12:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:12:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|a\|combout " "Node \"inst7\|\\i_ring:12:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:12:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|b\|combout " "Node \"inst7\|\\i_ring:12:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:12:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743002573685 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|c\|combout " "Node \"inst7\|\\i_ring:11:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:11:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|a\|combout " "Node \"inst7\|\\i_ring:11:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:11:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|b\|combout " "Node \"inst7\|\\i_ring:11:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:11:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743002573685 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|c\|combout " "Node \"inst7\|\\i_ring:10:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:10:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|a\|combout " "Node \"inst7\|\\i_ring:10:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:10:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|b\|combout " "Node \"inst7\|\\i_ring:10:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:10:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743002573685 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|c\|combout " "Node \"inst7\|\\i_ring:9:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:9:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|a\|combout " "Node \"inst7\|\\i_ring:9:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:9:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|b\|combout " "Node \"inst7\|\\i_ring:9:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:9:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743002573685 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|c\|combout " "Node \"inst7\|\\i_ring:16:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:16:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|a\|combout " "Node \"inst7\|\\i_ring:16:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:16:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|b\|combout " "Node \"inst7\|\\i_ring:16:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:16:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573685 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743002573685 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|c\|combout " "Node \"inst7\|\\i_ring:15:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:15:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|a\|combout " "Node \"inst7\|\\i_ring:15:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:15:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|b\|combout " "Node \"inst7\|\\i_ring:15:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:15:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743002573686 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|c\|combout " "Node \"inst7\|\\i_ring:14:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:14:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|a\|combout " "Node \"inst7\|\\i_ring:14:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:14:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|b\|combout " "Node \"inst7\|\\i_ring:14:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:14:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743002573686 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|c\|combout " "Node \"inst7\|\\i_ring:13:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:13:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|a\|combout " "Node \"inst7\|\\i_ring:13:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:13:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|b\|combout " "Node \"inst7\|\\i_ring:13:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:13:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743002573686 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|c\|combout " "Node \"inst7\|\\i_ring:4:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:4:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|a\|combout " "Node \"inst7\|\\i_ring:4:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:4:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|b\|combout " "Node \"inst7\|\\i_ring:4:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:4:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573686 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743002573686 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|c\|combout " "Node \"inst7\|\\i_ring:3:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573687 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:3:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573687 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|a\|combout " "Node \"inst7\|\\i_ring:3:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573687 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:3:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573687 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|b\|combout " "Node \"inst7\|\\i_ring:3:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573687 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:3:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573687 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743002573687 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|c\|combout " "Node \"inst7\|\\i_ring:2:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573687 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:2:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573687 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|a\|combout " "Node \"inst7\|\\i_ring:2:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573687 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:2:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573687 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|b\|combout " "Node \"inst7\|\\i_ring:2:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573687 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:2:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573687 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743002573687 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|c\|combout " "Node \"inst7\|\\i_ring:1:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573687 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:1:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573687 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|a\|combout " "Node \"inst7\|\\i_ring:1:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573687 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:1:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573687 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|b\|combout " "Node \"inst7\|\\i_ring:1:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573687 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:1:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002573687 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743002573687 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1743002573690 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1743002573690 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1743002573690 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1743002573690 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1743002573690 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        inst5 " "   1.000        inst5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1743002573690 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 lpm_counter:inst3\|cntr_92j:auto_generated\|safe_q\[0\] " "   1.000 lpm_counter:inst3\|cntr_92j:auto_generated\|safe_q\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1743002573690 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1743002573690 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743002573696 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743002573697 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1743002573701 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/tests/test_rng.bdf" { { 216 512 680 232 "clk" "" } { 296 1048 1128 312 "clk" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1743002573709 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "inst5 Global clock " "Automatically promoted some destinations of signal \"inst5\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst5 " "Destination \"inst5\" may be non-global or may not use global clock" {  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/tests/test_rng.bdf" { { 168 1160 1224 248 "inst5" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1743002573709 ""}  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/tests/test_rng.bdf" { { 168 1160 1224 248 "inst5" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1743002573709 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1743002573709 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1743002573713 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1743002573728 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1743002573734 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1743002573735 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1743002573735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1743002573735 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS18B20 " "Node \"DS18B20\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DS18B20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IIC_SCL " "Node \"IIC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IIC_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IIC_SDA " "Node \"IIC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IIC_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor\[1\] " "Node \"Motor\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor\[2\] " "Node \"Motor\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor\[3\] " "Node \"Motor\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Motor\[4\] " "Node \"Motor\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Motor\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_SCL " "Node \"RTC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTC_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_SDA " "Node \"RTC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTC_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B " "Node \"VGA_B\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G " "Node \"VGA_G\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HSYNC " "Node \"VGA_HSYNC\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R " "Node \"VGA_R\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VSYNC " "Node \"VGA_VSYNC\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad_clk " "Node \"ad_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ad_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad_data " "Node \"ad_data\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ad_data" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad_ncs " "Node \"ad_ncs\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ad_ncs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buzz " "Node \"buzz\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "buzz" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey\[1\] " "Node \"ckey\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey\[2\] " "Node \"ckey\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey\[3\] " "Node \"ckey\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ckey\[4\] " "Node \"ckey\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ckey\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "da_clk " "Node \"da_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "da_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "da_cs " "Node \"da_cs\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "da_cs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "da_din " "Node \"da_din\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "da_din" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[2\] " "Node \"dig\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[3\] " "Node \"dig\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[4\] " "Node \"dig\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[5\] " "Node \"dig\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[6\] " "Node \"dig\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[7\] " "Node \"dig\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[8\] " "Node \"dig\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[2\] " "Node \"key\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[3\] " "Node \"key\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[4\] " "Node \"key\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[5\] " "Node \"key\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[6\] " "Node \"key\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[10\] " "Node \"lcd\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[11\] " "Node \"lcd\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[1\] " "Node \"lcd\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[2\] " "Node \"lcd\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[3\] " "Node \"lcd\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[4\] " "Node \"lcd\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[5\] " "Node \"lcd\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[6\] " "Node \"lcd\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[7\] " "Node \"lcd\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[8\] " "Node \"lcd\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd\[9\] " "Node \"lcd\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[5\] " "Node \"led\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[6\] " "Node \"led\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[7\] " "Node \"led\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[8\] " "Node \"led\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps2_clk " "Node \"ps2_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps2_dat " "Node \"ps2_dat\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst_n " "Node \"rst_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd " "Node \"rxd\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd " "Node \"txd\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "txd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743002573743 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1743002573743 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743002573745 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1743002573748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1743002573876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743002573940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1743002573942 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1743002574145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743002574145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1743002574160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1743002574244 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1743002574244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1743002574351 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1743002574351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743002574352 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1743002574365 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743002574374 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1743002574382 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/output_files/Bomba.fit.smsg " "Generated suppressed messages file /mnt/caio/General/UFPE/ED/ED/P3/Bomba/output_files/Bomba.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1743002574425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 173 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 173 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743002574438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 12:22:54 2025 " "Processing ended: Wed Mar 26 12:22:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743002574438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743002574438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743002574438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1743002574438 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1743002575628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743002575628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 12:22:55 2025 " "Processing started: Wed Mar 26 12:22:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743002575628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1743002575628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Bomba -c Bomba " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Bomba -c Bomba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1743002575628 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1743002575860 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1743002575863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743002575952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 12:22:55 2025 " "Processing ended: Wed Mar 26 12:22:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743002575952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743002575952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743002575952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1743002575952 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1743002576107 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1743002577080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743002577080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 12:22:56 2025 " "Processing started: Wed Mar 26 12:22:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743002577080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1743002577080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Bomba -c Bomba " "Command: quartus_sta Bomba -c Bomba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1743002577080 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1743002577143 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1743002577242 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743002577333 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743002577333 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743002577430 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743002577495 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Bomba.sdc " "Synopsys Design Constraints File file not found: 'Bomba.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1743002577525 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1743002577526 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst5 inst5 " "create_clock -period 1.000 -name inst5 inst5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743002577527 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743002577527 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter:inst3\|cntr_92j:auto_generated\|safe_q\[0\] lpm_counter:inst3\|cntr_92j:auto_generated\|safe_q\[0\] " "create_clock -period 1.000 -name lpm_counter:inst3\|cntr_92j:auto_generated\|safe_q\[0\] lpm_counter:inst3\|cntr_92j:auto_generated\|safe_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743002577527 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743002577527 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|c\|combout " "Node \"inst7\|\\i_ring:6:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577528 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|a\|datad " "Node \"inst7\|\\i_ring:6:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577528 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|a\|combout " "Node \"inst7\|\\i_ring:6:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577528 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|b\|datad " "Node \"inst7\|\\i_ring:6:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577528 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|b\|combout " "Node \"inst7\|\\i_ring:6:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577528 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|c\|datad " "Node \"inst7\|\\i_ring:6:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577528 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743002577528 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|c\|combout " "Node \"inst7\|\\i_ring:5:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577528 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|a\|datad " "Node \"inst7\|\\i_ring:5:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577528 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|a\|combout " "Node \"inst7\|\\i_ring:5:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577528 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|b\|datad " "Node \"inst7\|\\i_ring:5:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577528 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|b\|combout " "Node \"inst7\|\\i_ring:5:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577528 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|c\|datac " "Node \"inst7\|\\i_ring:5:ringx\|c\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577528 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743002577528 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|c\|combout " "Node \"inst7\|\\i_ring:7:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577528 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|a\|datad " "Node \"inst7\|\\i_ring:7:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577528 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|a\|combout " "Node \"inst7\|\\i_ring:7:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577528 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|b\|datad " "Node \"inst7\|\\i_ring:7:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577528 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|b\|combout " "Node \"inst7\|\\i_ring:7:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577528 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|c\|datad " "Node \"inst7\|\\i_ring:7:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577528 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743002577528 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|c\|combout " "Node \"inst7\|\\i_ring:8:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|a\|datac " "Node \"inst7\|\\i_ring:8:ringx\|a\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|a\|combout " "Node \"inst7\|\\i_ring:8:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|b\|datad " "Node \"inst7\|\\i_ring:8:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|b\|combout " "Node \"inst7\|\\i_ring:8:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|c\|datad " "Node \"inst7\|\\i_ring:8:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743002577529 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|c\|combout " "Node \"inst7\|\\i_ring:11:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|a\|datad " "Node \"inst7\|\\i_ring:11:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|a\|combout " "Node \"inst7\|\\i_ring:11:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|b\|datad " "Node \"inst7\|\\i_ring:11:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|b\|combout " "Node \"inst7\|\\i_ring:11:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|c\|datad " "Node \"inst7\|\\i_ring:11:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743002577529 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|c\|combout " "Node \"inst7\|\\i_ring:10:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|a\|datad " "Node \"inst7\|\\i_ring:10:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|a\|combout " "Node \"inst7\|\\i_ring:10:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|b\|datad " "Node \"inst7\|\\i_ring:10:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|b\|combout " "Node \"inst7\|\\i_ring:10:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|c\|datad " "Node \"inst7\|\\i_ring:10:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743002577529 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|c\|combout " "Node \"inst7\|\\i_ring:12:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|a\|datad " "Node \"inst7\|\\i_ring:12:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|a\|combout " "Node \"inst7\|\\i_ring:12:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|b\|datad " "Node \"inst7\|\\i_ring:12:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|b\|combout " "Node \"inst7\|\\i_ring:12:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|c\|datad " "Node \"inst7\|\\i_ring:12:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743002577529 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|c\|combout " "Node \"inst7\|\\i_ring:9:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|a\|datad " "Node \"inst7\|\\i_ring:9:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|a\|combout " "Node \"inst7\|\\i_ring:9:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|b\|datad " "Node \"inst7\|\\i_ring:9:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|b\|combout " "Node \"inst7\|\\i_ring:9:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|c\|datad " "Node \"inst7\|\\i_ring:9:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743002577529 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|c\|combout " "Node \"inst7\|\\i_ring:15:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|a\|datad " "Node \"inst7\|\\i_ring:15:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|a\|combout " "Node \"inst7\|\\i_ring:15:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|b\|datad " "Node \"inst7\|\\i_ring:15:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|b\|combout " "Node \"inst7\|\\i_ring:15:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|c\|datad " "Node \"inst7\|\\i_ring:15:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577529 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743002577529 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|c\|combout " "Node \"inst7\|\\i_ring:14:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|a\|datad " "Node \"inst7\|\\i_ring:14:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|a\|combout " "Node \"inst7\|\\i_ring:14:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|b\|datad " "Node \"inst7\|\\i_ring:14:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|b\|combout " "Node \"inst7\|\\i_ring:14:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|c\|datad " "Node \"inst7\|\\i_ring:14:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743002577530 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|c\|combout " "Node \"inst7\|\\i_ring:13:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|a\|datad " "Node \"inst7\|\\i_ring:13:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|a\|combout " "Node \"inst7\|\\i_ring:13:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|b\|datad " "Node \"inst7\|\\i_ring:13:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|b\|combout " "Node \"inst7\|\\i_ring:13:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|c\|datad " "Node \"inst7\|\\i_ring:13:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743002577530 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|c\|combout " "Node \"inst7\|\\i_ring:16:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|a\|datad " "Node \"inst7\|\\i_ring:16:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|a\|combout " "Node \"inst7\|\\i_ring:16:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|b\|datad " "Node \"inst7\|\\i_ring:16:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|b\|combout " "Node \"inst7\|\\i_ring:16:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|c\|datad " "Node \"inst7\|\\i_ring:16:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743002577530 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|c\|combout " "Node \"inst7\|\\i_ring:2:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|a\|datad " "Node \"inst7\|\\i_ring:2:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|a\|combout " "Node \"inst7\|\\i_ring:2:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|b\|datad " "Node \"inst7\|\\i_ring:2:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|b\|combout " "Node \"inst7\|\\i_ring:2:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|c\|datad " "Node \"inst7\|\\i_ring:2:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743002577530 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|c\|combout " "Node \"inst7\|\\i_ring:4:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|a\|datad " "Node \"inst7\|\\i_ring:4:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|a\|combout " "Node \"inst7\|\\i_ring:4:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|b\|datad " "Node \"inst7\|\\i_ring:4:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|b\|combout " "Node \"inst7\|\\i_ring:4:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|c\|datad " "Node \"inst7\|\\i_ring:4:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577530 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743002577530 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|c\|combout " "Node \"inst7\|\\i_ring:1:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577531 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|a\|datad " "Node \"inst7\|\\i_ring:1:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577531 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|a\|combout " "Node \"inst7\|\\i_ring:1:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577531 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|b\|datad " "Node \"inst7\|\\i_ring:1:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577531 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|b\|combout " "Node \"inst7\|\\i_ring:1:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577531 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|c\|datad " "Node \"inst7\|\\i_ring:1:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577531 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743002577531 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|c\|combout " "Node \"inst7\|\\i_ring:3:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577531 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|a\|datad " "Node \"inst7\|\\i_ring:3:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577531 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|a\|combout " "Node \"inst7\|\\i_ring:3:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577531 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|b\|datad " "Node \"inst7\|\\i_ring:3:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577531 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|b\|combout " "Node \"inst7\|\\i_ring:3:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577531 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|c\|datad " "Node \"inst7\|\\i_ring:3:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743002577531 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743002577531 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1743002577532 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1743002577539 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743002577540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.568 " "Worst-case setup slack is -4.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743002577541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743002577541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.568             -80.542 clk  " "   -4.568             -80.542 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743002577541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.492              -5.968 inst5  " "   -1.492              -5.968 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743002577541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.327               0.000 lpm_counter:inst3\|cntr_92j:auto_generated\|safe_q\[0\]  " "    5.327               0.000 lpm_counter:inst3\|cntr_92j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743002577541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743002577541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.381 " "Worst-case hold slack is -5.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743002577542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743002577542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.381              -5.381 lpm_counter:inst3\|cntr_92j:auto_generated\|safe_q\[0\]  " "   -5.381              -5.381 lpm_counter:inst3\|cntr_92j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743002577542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.493              -2.653 clk  " "   -1.493              -2.653 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743002577542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.938               0.000 inst5  " "    1.938               0.000 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743002577542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743002577542 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743002577543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743002577544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743002577545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743002577545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743002577545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 inst5  " "    0.234               0.000 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743002577545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 lpm_counter:inst3\|cntr_92j:auto_generated\|safe_q\[0\]  " "    0.234               0.000 lpm_counter:inst3\|cntr_92j:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743002577545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743002577545 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1743002577560 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743002577565 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743002577565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 114 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743002577590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 12:22:57 2025 " "Processing ended: Wed Mar 26 12:22:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743002577590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743002577590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743002577590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1743002577590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1743002578728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743002578729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 12:22:58 2025 " "Processing started: Wed Mar 26 12:22:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743002578729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1743002578729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Bomba -c Bomba " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Bomba -c Bomba" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1743002578729 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bomba.vho /mnt/caio/General/UFPE/ED/ED/P3/Bomba/simulation/modelsim/ simulation " "Generated file Bomba.vho in folder \"/mnt/caio/General/UFPE/ED/ED/P3/Bomba/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1743002579072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743002579090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 12:22:59 2025 " "Processing ended: Wed Mar 26 12:22:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743002579090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743002579090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743002579090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1743002579090 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 297 s " "Quartus Prime Full Compilation was successful. 0 errors, 297 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1743002579218 ""}
