

================================================================
== Vitis HLS Report for 'conv3_Pipeline_6'
================================================================
* Date:           Mon Nov  6 16:29:19 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         3|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     51|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      46|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      46|     96|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_325_fu_119_p2        |         +|   0|  0|  17|          10|          10|
    |empty_fu_109_p2            |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond9213_fu_103_p2     |      icmp|   0|  0|  15|           8|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  51|          28|          16|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_1_i_load  |   9|          2|    8|         16|
    |bundle_2_blk_n_W                      |   9|          2|    1|          2|
    |loop_index_1_i_fu_54                  |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  45|         10|   19|         38|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |exitcond9213_reg_156              |   1|   0|    1|          0|
    |loop_index_1_i_fu_54              |   8|   0|    8|          0|
    |output_fm_buffer_0_load_reg_170   |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  46|   0|   46|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|    conv3_Pipeline_6|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|    conv3_Pipeline_6|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|    conv3_Pipeline_6|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|    conv3_Pipeline_6|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|    conv3_Pipeline_6|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|    conv3_Pipeline_6|  return value|
|m_axi_bundle_2_AWVALID       |  out|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_AWREADY       |   in|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_AWADDR        |  out|   64|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_AWID          |  out|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_AWLEN         |  out|   32|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_AWSIZE        |  out|    3|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_AWBURST       |  out|    2|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_AWLOCK        |  out|    2|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_AWCACHE       |  out|    4|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_AWPROT        |  out|    3|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_AWQOS         |  out|    4|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_AWREGION      |  out|    4|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_AWUSER        |  out|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_WVALID        |  out|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_WREADY        |   in|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_WDATA         |  out|   32|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_WSTRB         |  out|    4|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_WLAST         |  out|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_WID           |  out|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_WUSER         |  out|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_ARVALID       |  out|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_ARREADY       |   in|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_ARADDR        |  out|   64|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_ARID          |  out|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_ARLEN         |  out|   32|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_ARSIZE        |  out|    3|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_ARBURST       |  out|    2|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_ARLOCK        |  out|    2|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_ARCACHE       |  out|    4|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_ARPROT        |  out|    3|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_ARQOS         |  out|    4|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_ARREGION      |  out|    4|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_ARUSER        |  out|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_RVALID        |   in|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_RREADY        |  out|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_RDATA         |   in|   32|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_RLAST         |   in|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_RID           |   in|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_RFIFONUM      |   in|   13|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_RUSER         |   in|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_RRESP         |   in|    2|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_BVALID        |   in|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_BREADY        |  out|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_BRESP         |   in|    2|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_BID           |   in|    1|       m_axi|            bundle_2|       pointer|
|m_axi_bundle_2_BUSER         |   in|    1|       m_axi|            bundle_2|       pointer|
|sext_ln147_2                 |   in|   62|     ap_none|        sext_ln147_2|        scalar|
|sub_ln140_1                  |   in|   10|     ap_none|         sub_ln140_1|        scalar|
|output_fm_buffer_0_address0  |  out|   10|   ap_memory|  output_fm_buffer_0|         array|
|output_fm_buffer_0_ce0       |  out|    1|   ap_memory|  output_fm_buffer_0|         array|
|output_fm_buffer_0_q0        |   in|   32|   ap_memory|  output_fm_buffer_0|         array|
+-----------------------------+-----+-----+------------+--------------------+--------------+

