INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'fifo_32x512'...
WARNING:sim - A core named 'fifo_32x512' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'fifo_32x512'...
Delivering associated files for 'fifo_32x512'...
Delivering EJava files for 'fifo_32x512'...
Generating implementation netlist for 'fifo_32x512'...
INFO:sim - Pre-processing HDL files for 'fifo_32x512'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo_32x512'
Running ngcbuild...
Writing VEO instantiation template for 'fifo_32x512'...
Writing Verilog instantiation wrapper for 'fifo_32x512'...
Writing Verilog behavioral simulation model for 'fifo_32x512'...
WARNING:sim - Overwriting existing file
   C:/Users/admin/Documents/NTU_Study/Overlay_Project/Xillybus/SP_Overlay/fft/xi
   llinux-eval-zedboard-1.3/xillinux-eval-zedboard-1.3/runonce/tmp/_cg/fifo_32x5
   12/doc/fifo_generator_v9_2_vinfo.html with file from view
   xilinx_documentation
Delivered 3 files into directory
C:/Users/admin/Documents/NTU_Study/Overlay_Project/Xillybus/SP_Overlay/fft/xilli
nux-eval-zedboard-1.3/xillinux-eval-zedboard-1.3/runonce/tmp/_cg/fifo_32x512
Delivered 1 file into directory
C:/Users/admin/Documents/NTU_Study/Overlay_Project/Xillybus/SP_Overlay/fft/xilli
nux-eval-zedboard-1.3/xillinux-eval-zedboard-1.3/runonce/tmp/_cg/fifo_32x512
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'fifo_32x512'...
Generating metadata file...
Generating ISE project file for 'fifo_32x512'...
Generating ISE project...
XCO file found: fifo_32x512.xco
XMDF file found: fifo_32x512_xmdf.tcl
Adding
C:/Users/admin/Documents/NTU_Study/Overlay_Project/Xillybus/SP_Overlay/fft/xilli
nux-eval-zedboard-1.3/xillinux-eval-zedboard-1.3/runonce/tmp/_cg/fifo_32x512.asy
-view all -origin_type imported
Adding
C:/Users/admin/Documents/NTU_Study/Overlay_Project/Xillybus/SP_Overlay/fft/xilli
nux-eval-zedboard-1.3/xillinux-eval-zedboard-1.3/runonce/tmp/_cg/fifo_32x512.ngc
-view all -origin_type created
Checking file
"C:/Users/admin/Documents/NTU_Study/Overlay_Project/Xillybus/SP_Overlay/fft/xill
inux-eval-zedboard-1.3/xillinux-eval-zedboard-1.3/runonce/tmp/_cg/fifo_32x512.ng
c" for project device match ...
File
"C:/Users/admin/Documents/NTU_Study/Overlay_Project/Xillybus/SP_Overlay/fft/xill
inux-eval-zedboard-1.3/xillinux-eval-zedboard-1.3/runonce/tmp/_cg/fifo_32x512.ng
c" device information matches project device.
Adding
C:/Users/admin/Documents/NTU_Study/Overlay_Project/Xillybus/SP_Overlay/fft/xilli
nux-eval-zedboard-1.3/xillinux-eval-zedboard-1.3/runonce/tmp/_cg/fifo_32x512.sym
-view all -origin_type imported
Adding
C:/Users/admin/Documents/NTU_Study/Overlay_Project/Xillybus/SP_Overlay/fft/xilli
nux-eval-zedboard-1.3/xillinux-eval-zedboard-1.3/runonce/tmp/_cg/fifo_32x512.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/admin/Documents/NTU_Study/Overlay_Project/Xillybus/SP_Overlay/fft/x
   illinux-eval-zedboard-1.3/xillinux-eval-zedboard-1.3/runonce/tmp/_cg/fifo_32x
   512.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/admin/Documents/NTU_Study/Overlay_Project/Xillybus/SP_Overlay/fft/xilli
nux-eval-zedboard-1.3/xillinux-eval-zedboard-1.3/runonce/tmp/_cg/fifo_32x512.veo
-view all -origin_type imported
Adding
C:/Users/admin/Documents/NTU_Study/Overlay_Project/Xillybus/SP_Overlay/fft/xilli
nux-eval-zedboard-1.3/xillinux-eval-zedboard-1.3/runonce/tmp/_cg/fifo_32x512_syn
th.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/admin/Documents/NTU_Study/Overlay_Project/Xillybus/SP_Overlay/fft/x
   illinux-eval-zedboard-1.3/xillinux-eval-zedboard-1.3/runonce/tmp/_cg/fifo_32x
   512_synth.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fifo_32x512"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'fifo_32x512'.
