# ðŸ”€ 4Ã—1 Multiplexer with Enable â€“ VLSI Design Project

This repository contains a **group project** focused on the design and implementation of a **4Ã—1 multiplexer with enable functionality** using a custom VLSI design flow in **Cadence Virtuoso**.  

I contributed to all sections of the project and was **mainly responsible for creating the final multiplexer layout**.  

---

## ðŸ“„ Full Report
For detailed methodology, calculations, schematics, simulations, and verification steps, please refer to the [Project Report](Project_Report.pdf).  
