{"Source Block": ["hdl/library/common/ad_mux_core.v@48:66@HdlStmIf", "\nwire [CH_W-1:0] data_out_loc;\n\nassign data_out_loc = data_in >> CH_W*ch_sel;\n\ngenerate if (EN_REG) begin\n  reg [CH_W-1:0] data_out_reg;\n  always @(posedge clk) begin\n    data_out_reg <= data_out_loc;\n  end\n  assign data_out = data_out_reg;\nend else begin\n  assign data_out = data_out_loc;\nend\nendgenerate\n\nendmodule\n\n\n"], "Clone Blocks": [["hdl/library/common/ad_mux_core.v@46:56", "  output [CH_W-1:0] data_out\n);\n\nwire [CH_W-1:0] data_out_loc;\n\nassign data_out_loc = data_in >> CH_W*ch_sel;\n\ngenerate if (EN_REG) begin\n  reg [CH_W-1:0] data_out_reg;\n  always @(posedge clk) begin\n    data_out_reg <= data_out_loc;\n"]], "Diff Content": {"Delete": [[53, "generate if (EN_REG) begin\n"], [54, "  reg [CH_W-1:0] data_out_reg;\n"], [55, "  always @(posedge clk) begin\n"], [56, "    data_out_reg <= data_out_loc;\n"], [58, "  assign data_out = data_out_reg;\n"], [59, "end else begin\n"], [60, "  assign data_out = data_out_loc;\n"], [61, "end\n"]], "Add": [[56, "  generate if (EN_REG) begin\n"], [56, "    reg [CH_W-1:0] data_out_reg;\n"], [56, "    always @(posedge clk) begin\n"], [56, "      data_out_reg <= data_out_loc;\n"], [56, "    end\n"], [56, "    assign data_out = data_out_reg;\n"], [56, "  end else begin\n"], [56, "    assign data_out = data_out_loc;\n"]]}}