Timing Analyzer report for RTF
Wed Feb 26 16:13:10 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; RTF                                                    ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.5%      ;
;     Processors 3-12        ;   1.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; CLK                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { CLK }                                             ;
; sc5|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLK    ; sc5|altpll_component|auto_generated|pll1|inclk[0] ; { sc5|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 78.03 MHz ; 78.03 MHz       ; sc5|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; -2.815 ; -67.424       ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.389 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 4.695 ; 0.000         ;
; CLK                                             ; 9.891 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                   ;
+--------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.815 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 13.146     ;
; -2.804 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 13.135     ;
; -2.794 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 13.125     ;
; -2.693 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 13.024     ;
; -2.556 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.887     ;
; -2.537 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.868     ;
; -2.526 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.857     ;
; -2.516 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.847     ;
; -2.415 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.746     ;
; -2.414 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 12.722     ;
; -2.388 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 12.696     ;
; -2.367 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.698     ;
; -2.288 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 12.596     ;
; -2.284 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.625     ;
; -2.278 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.609     ;
; -2.265 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.606     ;
; -2.240 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.571     ;
; -2.229 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.560     ;
; -2.219 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.550     ;
; -2.219 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.550     ;
; -2.208 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.539     ;
; -2.198 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.529     ;
; -2.198 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.529     ;
; -2.196 ; FIR_filter:sc0|registro_paralelo:sc19|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.516     ;
; -2.187 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.518     ;
; -2.185 ; FIR_filter:sc0|registro_paralelo:sc19|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.505     ;
; -2.177 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.508     ;
; -2.175 ; FIR_filter:sc0|registro_paralelo:sc19|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.495     ;
; -2.154 ; FIR_filter:sc0|registro_paralelo:sc11|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.474     ;
; -2.152 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.493     ;
; -2.151 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[11] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 12.459     ;
; -2.143 ; FIR_filter:sc0|registro_paralelo:sc11|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.463     ;
; -2.136 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 12.444     ;
; -2.133 ; FIR_filter:sc0|registro_paralelo:sc11|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.453     ;
; -2.133 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.474     ;
; -2.133 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[9]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.477     ;
; -2.118 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.449     ;
; -2.110 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 12.418     ;
; -2.097 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.428     ;
; -2.095 ; FIR_filter:sc0|registro_paralelo:sc10|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.337      ; 12.430     ;
; -2.089 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.420     ;
; -2.084 ; FIR_filter:sc0|registro_paralelo:sc10|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.337      ; 12.419     ;
; -2.076 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.407     ;
; -2.074 ; FIR_filter:sc0|registro_paralelo:sc19|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.394     ;
; -2.074 ; FIR_filter:sc0|registro_paralelo:sc10|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.337      ; 12.409     ;
; -2.032 ; FIR_filter:sc0|registro_paralelo:sc11|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.352     ;
; -2.020 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[15]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.361     ;
; -2.010 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 12.318     ;
; -2.006 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.347     ;
; -2.001 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[16]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.342     ;
; -1.999 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[7]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.343     ;
; -1.995 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[10] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 12.303     ;
; -1.987 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.328     ;
; -1.981 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.312     ;
; -1.973 ; FIR_filter:sc0|registro_paralelo:sc10|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.337      ; 12.308     ;
; -1.960 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.291     ;
; -1.939 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.270     ;
; -1.937 ; FIR_filter:sc0|registro_paralelo:sc19|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.257     ;
; -1.895 ; FIR_filter:sc0|registro_paralelo:sc11|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.215     ;
; -1.888 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[13]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.229     ;
; -1.874 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.215     ;
; -1.873 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[11] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 12.181     ;
; -1.869 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[14]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.210     ;
; -1.866 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[5]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.210     ;
; -1.865 ; FIR_filter:sc0|registro_paralelo:sc11|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.185     ;
; -1.855 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.196     ;
; -1.855 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[9]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.199     ;
; -1.854 ; FIR_filter:sc0|registro_paralelo:sc11|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.174     ;
; -1.844 ; FIR_filter:sc0|registro_paralelo:sc11|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.164     ;
; -1.839 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 12.147     ;
; -1.836 ; FIR_filter:sc0|registro_paralelo:sc10|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.337      ; 12.171     ;
; -1.827 ; FIR_filter:sc0|registro_paralelo:sc14|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.147     ;
; -1.825 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[8]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.169     ;
; -1.819 ; FIR_filter:sc0|registro_paralelo:sc17|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.139     ;
; -1.818 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 12.126     ;
; -1.816 ; FIR_filter:sc0|registro_paralelo:sc14|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.136     ;
; -1.813 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 12.121     ;
; -1.808 ; FIR_filter:sc0|registro_paralelo:sc17|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.128     ;
; -1.806 ; FIR_filter:sc0|registro_paralelo:sc14|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.126     ;
; -1.798 ; FIR_filter:sc0|registro_paralelo:sc17|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.118     ;
; -1.797 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 12.105     ;
; -1.795 ; FIR_filter:sc0|registro_paralelo:sc19|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.299      ; 12.092     ;
; -1.795 ; FIR_filter:sc0|registro_paralelo:sc15|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.354      ; 12.147     ;
; -1.792 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 12.100     ;
; -1.792 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.123     ;
; -1.785 ; FIR_filter:sc0|registro_paralelo:sc14|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 11.705     ;
; -1.784 ; FIR_filter:sc0|registro_paralelo:sc15|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.354      ; 12.136     ;
; -1.774 ; FIR_filter:sc0|registro_paralelo:sc15|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.354      ; 12.126     ;
; -1.774 ; FIR_filter:sc0|registro_paralelo:sc14|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 11.694     ;
; -1.771 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.102     ;
; -1.771 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 12.079     ;
; -1.769 ; FIR_filter:sc0|registro_paralelo:sc19|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.299      ; 12.066     ;
; -1.764 ; FIR_filter:sc0|registro_paralelo:sc15|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.084     ;
; -1.764 ; FIR_filter:sc0|registro_paralelo:sc14|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 11.684     ;
; -1.760 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[3]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 12.090     ;
; -1.758 ; FIR_filter:sc0|registro_paralelo:sc14|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.323      ; 12.079     ;
; -1.756 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[11]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.097     ;
; -1.753 ; FIR_filter:sc0|registro_paralelo:sc15|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 12.073     ;
; -1.753 ; FIR_filter:sc0|registro_paralelo:sc11|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.299      ; 12.050     ;
; -1.750 ; FIR_filter:sc0|registro_paralelo:sc16|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.323      ; 12.071     ;
+--------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.389 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]      ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.674      ;
; 0.402 ; FSM_RTF:sc4|qp[2]                                  ; FSM_RTF:sc4|qp[2]                                 ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc20|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc21|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 1.101      ;
; 0.403 ; DAC7564:sc2|spi_master:sc0|INT_sclk                ; DAC7564:sc2|spi_master:sc0|INT_sclk               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DAC7564:sc2|spi_master:sc0|last_bit[0]             ; DAC7564:sc2|spi_master:sc0|last_bit[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; DAC7564:sc2|spi_master:sc0|mosi                    ; DAC7564:sc2|spi_master:sc0|mosi                   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DAC7564:sc2|spi_master:sc0|receive_transmit        ; DAC7564:sc2|spi_master:sc0|receive_transmit       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DAC7564:sc2|spi_master:sc0|state                   ; DAC7564:sc2|spi_master:sc0|state                  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.427 ; contador_bt_clear:sc6|qp[9]                        ; contador_bt_clear:sc6|qp[9]                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.693      ;
; 0.428 ; FIR_filter:sc0|registro_paralelo:sc29|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc30|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; FIR_filter:sc0|registro_paralelo:sc9|qp[0]         ; FIR_filter:sc0|registro_paralelo:sc10|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; FIR_filter:sc0|registro_paralelo:sc9|qp[1]         ; FIR_filter:sc0|registro_paralelo:sc10|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; FIR_filter:sc0|registro_paralelo:sc31|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; FIR_filter:sc0|registro_paralelo:sc30|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.696      ;
; 0.429 ; FIR_filter:sc0|registro_paralelo:sc41|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; FIR_filter:sc0|registro_paralelo:sc43|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc44|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; FIR_filter:sc0|registro_paralelo:sc39|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; FIR_filter:sc0|registro_paralelo:sc29|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc30|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; FIR_filter:sc0|registro_paralelo:sc50|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; FIR_filter:sc0|registro_paralelo:sc31|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; FIR_filter:sc0|registro_paralelo:sc29|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc30|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DAC7564:sc2|spi_master:sc0|txBuffer[13]            ; DAC7564:sc2|spi_master:sc0|txBuffer[14]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; FIR_filter:sc0|registro_paralelo:sc43|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc44|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; FIR_filter:sc0|registro_paralelo:sc45|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc46|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; DAC7564:sc2|spi_master:sc0|txBuffer[22]            ; DAC7564:sc2|spi_master:sc0|txBuffer[23]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; DAC7564:sc2|spi_master:sc0|txBuffer[21]            ; DAC7564:sc2|spi_master:sc0|txBuffer[22]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; DAC7564:sc2|spi_master:sc0|txBuffer[16]            ; DAC7564:sc2|spi_master:sc0|txBuffer[17]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; DAC7564:sc2|spi_master:sc0|txBuffer[14]            ; DAC7564:sc2|spi_master:sc0|txBuffer[15]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DAC7564:sc2|spi_master:sc0|txBuffer[7]             ; DAC7564:sc2|spi_master:sc0|txBuffer[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; DAC7564:sc2|spi_master:sc0|txBuffer[19]            ; DAC7564:sc2|spi_master:sc0|txBuffer[20]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; DAC7564:sc2|spi_master:sc0|txBuffer[18]            ; DAC7564:sc2|spi_master:sc0|txBuffer[19]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; DAC7564:sc2|spi_master:sc0|txBuffer[17]            ; DAC7564:sc2|spi_master:sc0|txBuffer[18]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; DAC7564:sc2|spi_master:sc0|txBuffer[9]             ; DAC7564:sc2|spi_master:sc0|txBuffer[10]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DAC7564:sc2|spi_master:sc0|txBuffer[6]             ; DAC7564:sc2|spi_master:sc0|txBuffer[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; DAC7564:sc2|spi_master:sc0|txBuffer[12]            ; DAC7564:sc2|spi_master:sc0|txBuffer[13]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.434 ; FIR_filter:sc0|registro_paralelo:sc48|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.702      ;
; 0.434 ; FIR_filter:sc0|registro_paralelo:sc34|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc11|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc23|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc35|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.703      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc23|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.703      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc24|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc37|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc38|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc34|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.703      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc23|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.703      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc35|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc11|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc10|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc11|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc24|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc49|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.704      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc40|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc41|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc21|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc22|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc48|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc33|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.704      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc33|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc41|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc48|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc35|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc30|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc23|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc35|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.705      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc48|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; FIR_filter:sc0|registro_paralelo:sc40|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc41|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; FIR_filter:sc0|registro_paralelo:sc24|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; FIR_filter:sc0|registro_paralelo:sc17|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc18|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; FIR_filter:sc0|registro_paralelo:sc33|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; FIR_filter:sc0|registro_paralelo:sc48|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; FIR_filter:sc0|registro_paralelo:sc23|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.439 ; FIR_filter:sc0|registro_paralelo:sc49|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.706      ;
; 0.439 ; FIR_filter:sc0|registro_paralelo:sc48|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.706      ;
; 0.440 ; FIR_filter:sc0|registro_paralelo:sc48|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.707      ;
; 0.444 ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]          ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]         ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.710      ;
; 0.450 ; FIR_filter:sc0|registro_paralelo:sc18|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc19|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; FIR_filter:sc0|registro_paralelo:sc34|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; FIR_filter:sc0|registro_paralelo:sc14|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc15|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; FIR_filter:sc0|registro_paralelo:sc13|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc14|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; FIR_filter:sc0|registro_paralelo:sc14|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc15|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; FIR_filter:sc0|registro_paralelo:sc16|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc17|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; FIR_filter:sc0|registro_paralelo:sc15|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc16|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; FIR_filter:sc0|registro_paralelo:sc11|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; FIR_filter:sc0|registro_paralelo:sc35|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; FIR_filter:sc0|registro_paralelo:sc41|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; FIR_filter:sc0|registro_paralelo:sc18|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc19|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.719      ;
; 0.452 ; FIR_filter:sc0|registro_paralelo:sc41|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; FIR_filter:sc0|registro_paralelo:sc12|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc13|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; FIR_filter:sc0|registro_paralelo:sc24|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.454 ; FIR_filter:sc0|registro_paralelo:sc11|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.721      ;
; 0.454 ; FIR_filter:sc0|registro_paralelo:sc48|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.721      ;
; 0.455 ; FIR_filter:sc0|registro_paralelo:sc49|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.721      ;
; 0.533 ; FIR_filter:sc0|registro_paralelo:sc32|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc33|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 1.233      ;
; 0.536 ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]         ; FIR_filter:sc0|registro_paralelo:sc5|qp[3]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 1.234      ;
; 0.537 ; FIR_filter:sc0|registro_paralelo:sc21|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc22|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 1.237      ;
; 0.553 ; DAC7564:sc2|spi_master:sc0|txBuffer[11]            ; DAC7564:sc2|spi_master:sc0|txBuffer[12]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.555 ; DAC7564:sc2|spi_master:sc0|txBuffer[0]             ; DAC7564:sc2|spi_master:sc0|txBuffer[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.571 ; FIR_filter:sc0|registro_paralelo:sc3|qp[8]         ; FIR_filter:sc0|registro_paralelo:sc4|qp[8]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.252      ;
; 0.575 ; FIR_filter:sc0|registro_paralelo:sc30|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.274      ;
; 0.576 ; FIR_filter:sc0|registro_paralelo:sc46|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc47|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.273      ;
; 0.581 ; FIR_filter:sc0|registro_paralelo:sc28|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc29|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.866      ;
; 0.582 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 0.876      ;
; 0.582 ; FIR_filter:sc0|registro_paralelo:sc22|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc23|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.866      ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                   ;
+----------+-----------------+-------------------------------------------------+------+
; Fmax     ; Restricted Fmax ; Clock Name                                      ; Note ;
+----------+-----------------+-------------------------------------------------+------+
; 85.9 MHz ; 85.9 MHz        ; sc5|altpll_component|auto_generated|pll1|clk[0] ;      ;
+----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; -1.641 ; -30.881       ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.348 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 4.688 ; 0.000         ;
; CLK                                             ; 9.887 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -1.641 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 11.945     ;
; -1.606 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 11.910     ;
; -1.600 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 11.904     ;
; -1.536 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 11.840     ;
; -1.420 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 11.724     ;
; -1.394 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 11.700     ;
; -1.359 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 11.665     ;
; -1.353 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 11.659     ;
; -1.289 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 11.595     ;
; -1.278 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.280      ; 11.557     ;
; -1.234 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.280      ; 11.513     ;
; -1.231 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 11.535     ;
; -1.173 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 11.479     ;
; -1.151 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.280      ; 11.430     ;
; -1.143 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 11.455     ;
; -1.131 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 11.435     ;
; -1.119 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 11.425     ;
; -1.117 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 11.421     ;
; -1.114 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 11.426     ;
; -1.096 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 11.400     ;
; -1.091 ; FIR_filter:sc0|registro_paralelo:sc19|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 11.388     ;
; -1.090 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 11.394     ;
; -1.084 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 11.390     ;
; -1.082 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 11.386     ;
; -1.078 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 11.384     ;
; -1.076 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 11.380     ;
; -1.056 ; FIR_filter:sc0|registro_paralelo:sc19|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 11.353     ;
; -1.050 ; FIR_filter:sc0|registro_paralelo:sc19|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 11.347     ;
; -1.047 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[11] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.280      ; 11.326     ;
; -1.031 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.282      ; 11.312     ;
; -1.027 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 11.339     ;
; -1.026 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 11.330     ;
; -1.014 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 11.320     ;
; -1.012 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 11.316     ;
; -1.011 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[9]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.320      ; 11.330     ;
; -0.998 ; FIR_filter:sc0|registro_paralelo:sc11|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 11.295     ;
; -0.998 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 11.310     ;
; -0.987 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.282      ; 11.268     ;
; -0.986 ; FIR_filter:sc0|registro_paralelo:sc19|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 11.283     ;
; -0.984 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 11.290     ;
; -0.963 ; FIR_filter:sc0|registro_paralelo:sc11|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 11.260     ;
; -0.961 ; FIR_filter:sc0|registro_paralelo:sc10|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 11.274     ;
; -0.957 ; FIR_filter:sc0|registro_paralelo:sc11|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 11.254     ;
; -0.926 ; FIR_filter:sc0|registro_paralelo:sc10|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 11.239     ;
; -0.920 ; FIR_filter:sc0|registro_paralelo:sc10|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 11.233     ;
; -0.911 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[15]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 11.223     ;
; -0.910 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 11.214     ;
; -0.904 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.282      ; 11.185     ;
; -0.898 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 11.204     ;
; -0.896 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 11.200     ;
; -0.896 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.315      ; 11.210     ;
; -0.893 ; FIR_filter:sc0|registro_paralelo:sc11|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 11.190     ;
; -0.893 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[7]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.320      ; 11.212     ;
; -0.889 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[10] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.280      ; 11.168     ;
; -0.882 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[16]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 11.194     ;
; -0.870 ; FIR_filter:sc0|registro_paralelo:sc19|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 11.167     ;
; -0.867 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.315      ; 11.181     ;
; -0.856 ; FIR_filter:sc0|registro_paralelo:sc10|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 11.169     ;
; -0.800 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[11] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.282      ; 11.081     ;
; -0.795 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[13]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 11.107     ;
; -0.791 ; FIR_filter:sc0|registro_paralelo:sc11|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 11.088     ;
; -0.780 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.315      ; 11.094     ;
; -0.777 ; FIR_filter:sc0|registro_paralelo:sc11|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 11.074     ;
; -0.776 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[5]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.320      ; 11.095     ;
; -0.768 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.280      ; 11.047     ;
; -0.766 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[14]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 11.078     ;
; -0.764 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[9]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 11.085     ;
; -0.756 ; FIR_filter:sc0|registro_paralelo:sc11|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 11.053     ;
; -0.756 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.282      ; 11.037     ;
; -0.754 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.280      ; 11.033     ;
; -0.751 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.315      ; 11.065     ;
; -0.750 ; FIR_filter:sc0|registro_paralelo:sc11|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 11.047     ;
; -0.745 ; FIR_filter:sc0|registro_paralelo:sc14|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 11.042     ;
; -0.740 ; FIR_filter:sc0|registro_paralelo:sc10|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 11.053     ;
; -0.735 ; FIR_filter:sc0|registro_paralelo:sc17|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 11.032     ;
; -0.730 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[8]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.320      ; 11.049     ;
; -0.728 ; FIR_filter:sc0|registro_paralelo:sc19|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 11.000     ;
; -0.724 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.280      ; 11.003     ;
; -0.721 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 11.025     ;
; -0.712 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.282      ; 10.993     ;
; -0.711 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[3]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 11.018     ;
; -0.710 ; FIR_filter:sc0|registro_paralelo:sc14|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 11.007     ;
; -0.710 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.280      ; 10.989     ;
; -0.709 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 11.015     ;
; -0.707 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 11.011     ;
; -0.704 ; FIR_filter:sc0|registro_paralelo:sc14|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 11.001     ;
; -0.700 ; FIR_filter:sc0|registro_paralelo:sc17|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 10.997     ;
; -0.694 ; FIR_filter:sc0|registro_paralelo:sc17|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 10.991     ;
; -0.694 ; FIR_filter:sc0|registro_paralelo:sc15|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 11.020     ;
; -0.686 ; FIR_filter:sc0|registro_paralelo:sc11|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 10.983     ;
; -0.684 ; FIR_filter:sc0|registro_paralelo:sc19|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 10.956     ;
; -0.681 ; FIR_filter:sc0|registro_paralelo:sc19|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 10.978     ;
; -0.680 ; FIR_filter:sc0|registro_paralelo:sc14|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.299      ; 10.978     ;
; -0.679 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[11]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 10.991     ;
; -0.678 ; FIR_filter:sc0|registro_paralelo:sc16|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.299      ; 10.976     ;
; -0.675 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[4]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 10.982     ;
; -0.668 ; FIR_filter:sc0|registro_paralelo:sc9|qp[5]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 10.965     ;
; -0.664 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[15]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.315      ; 10.978     ;
; -0.659 ; FIR_filter:sc0|registro_paralelo:sc15|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 10.985     ;
; -0.655 ; FIR_filter:sc0|registro_paralelo:sc14|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 10.981     ;
+--------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.348 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]      ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.608      ;
; 0.353 ; FIR_filter:sc0|registro_paralelo:sc20|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc21|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 0.992      ;
; 0.354 ; FSM_RTF:sc4|qp[2]                                  ; FSM_RTF:sc4|qp[2]                                 ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|INT_sclk                ; DAC7564:sc2|spi_master:sc0|INT_sclk               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|mosi                    ; DAC7564:sc2|spi_master:sc0|mosi                   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|receive_transmit        ; DAC7564:sc2|spi_master:sc0|receive_transmit       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|last_bit[0]             ; DAC7564:sc2|spi_master:sc0|last_bit[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|state                   ; DAC7564:sc2|spi_master:sc0|state                  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.386 ; contador_bt_clear:sc6|qp[9]                        ; contador_bt_clear:sc6|qp[9]                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.628      ;
; 0.394 ; FIR_filter:sc0|registro_paralelo:sc9|qp[0]         ; FIR_filter:sc0|registro_paralelo:sc10|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; FIR_filter:sc0|registro_paralelo:sc9|qp[1]         ; FIR_filter:sc0|registro_paralelo:sc10|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; FIR_filter:sc0|registro_paralelo:sc29|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc30|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; FIR_filter:sc0|registro_paralelo:sc43|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc44|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; FIR_filter:sc0|registro_paralelo:sc30|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; FIR_filter:sc0|registro_paralelo:sc41|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; FIR_filter:sc0|registro_paralelo:sc39|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; FIR_filter:sc0|registro_paralelo:sc31|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; FIR_filter:sc0|registro_paralelo:sc29|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc30|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; FIR_filter:sc0|registro_paralelo:sc50|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; FIR_filter:sc0|registro_paralelo:sc31|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; DAC7564:sc2|spi_master:sc0|txBuffer[22]            ; DAC7564:sc2|spi_master:sc0|txBuffer[23]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; DAC7564:sc2|spi_master:sc0|txBuffer[21]            ; DAC7564:sc2|spi_master:sc0|txBuffer[22]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; FIR_filter:sc0|registro_paralelo:sc43|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc44|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; FIR_filter:sc0|registro_paralelo:sc45|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc46|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; FIR_filter:sc0|registro_paralelo:sc29|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc30|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DAC7564:sc2|spi_master:sc0|txBuffer[19]            ; DAC7564:sc2|spi_master:sc0|txBuffer[20]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DAC7564:sc2|spi_master:sc0|txBuffer[17]            ; DAC7564:sc2|spi_master:sc0|txBuffer[18]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DAC7564:sc2|spi_master:sc0|txBuffer[16]            ; DAC7564:sc2|spi_master:sc0|txBuffer[17]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DAC7564:sc2|spi_master:sc0|txBuffer[14]            ; DAC7564:sc2|spi_master:sc0|txBuffer[15]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DAC7564:sc2|spi_master:sc0|txBuffer[13]            ; DAC7564:sc2|spi_master:sc0|txBuffer[14]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DAC7564:sc2|spi_master:sc0|txBuffer[7]             ; DAC7564:sc2|spi_master:sc0|txBuffer[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; DAC7564:sc2|spi_master:sc0|txBuffer[18]            ; DAC7564:sc2|spi_master:sc0|txBuffer[19]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; DAC7564:sc2|spi_master:sc0|txBuffer[9]             ; DAC7564:sc2|spi_master:sc0|txBuffer[10]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; DAC7564:sc2|spi_master:sc0|txBuffer[6]             ; DAC7564:sc2|spi_master:sc0|txBuffer[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; FIR_filter:sc0|registro_paralelo:sc34|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.643      ;
; 0.400 ; DAC7564:sc2|spi_master:sc0|txBuffer[12]            ; DAC7564:sc2|spi_master:sc0|txBuffer[13]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.401 ; FIR_filter:sc0|registro_paralelo:sc11|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; FIR_filter:sc0|registro_paralelo:sc23|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.645      ;
; 0.401 ; FIR_filter:sc0|registro_paralelo:sc48|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.645      ;
; 0.401 ; FIR_filter:sc0|registro_paralelo:sc37|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc38|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.645      ;
; 0.401 ; FIR_filter:sc0|registro_paralelo:sc41|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc11|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc10|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc11|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc23|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc24|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc35|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc24|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc40|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc41|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc48|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc34|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc23|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc35|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc33|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]          ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]         ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.644      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc48|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc35|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc33|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc30|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc49|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc21|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc22|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc35|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc33|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc48|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc40|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc41|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; FIR_filter:sc0|registro_paralelo:sc17|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc18|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; FIR_filter:sc0|registro_paralelo:sc48|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.649      ;
; 0.405 ; FIR_filter:sc0|registro_paralelo:sc49|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.649      ;
; 0.405 ; FIR_filter:sc0|registro_paralelo:sc48|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.649      ;
; 0.405 ; FIR_filter:sc0|registro_paralelo:sc23|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; FIR_filter:sc0|registro_paralelo:sc23|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.406 ; FIR_filter:sc0|registro_paralelo:sc24|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.649      ;
; 0.406 ; FIR_filter:sc0|registro_paralelo:sc48|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.649      ;
; 0.415 ; FIR_filter:sc0|registro_paralelo:sc18|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc19|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; FIR_filter:sc0|registro_paralelo:sc14|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc15|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; FIR_filter:sc0|registro_paralelo:sc41|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; FIR_filter:sc0|registro_paralelo:sc11|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; FIR_filter:sc0|registro_paralelo:sc34|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; FIR_filter:sc0|registro_paralelo:sc35|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; FIR_filter:sc0|registro_paralelo:sc13|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc14|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; FIR_filter:sc0|registro_paralelo:sc14|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc15|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; FIR_filter:sc0|registro_paralelo:sc16|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc17|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; FIR_filter:sc0|registro_paralelo:sc15|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc16|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; FIR_filter:sc0|registro_paralelo:sc41|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; FIR_filter:sc0|registro_paralelo:sc12|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc13|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; FIR_filter:sc0|registro_paralelo:sc18|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc19|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.418 ; FIR_filter:sc0|registro_paralelo:sc48|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.662      ;
; 0.418 ; FIR_filter:sc0|registro_paralelo:sc24|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.419 ; FIR_filter:sc0|registro_paralelo:sc49|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.662      ;
; 0.419 ; FIR_filter:sc0|registro_paralelo:sc11|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.662      ;
; 0.489 ; FIR_filter:sc0|registro_paralelo:sc32|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc33|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.130      ;
; 0.495 ; FIR_filter:sc0|registro_paralelo:sc21|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc22|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.136      ;
; 0.505 ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]         ; FIR_filter:sc0|registro_paralelo:sc5|qp[3]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.144      ;
; 0.508 ; DAC7564:sc2|spi_master:sc0|txBuffer[11]            ; DAC7564:sc2|spi_master:sc0|txBuffer[12]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.750      ;
; 0.509 ; DAC7564:sc2|spi_master:sc0|txBuffer[0]             ; DAC7564:sc2|spi_master:sc0|txBuffer[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.751      ;
; 0.511 ; FIR_filter:sc0|registro_paralelo:sc50|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.151      ;
; 0.530 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 0.823      ;
; 0.531 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 0.824      ;
; 0.531 ; FIR_filter:sc0|registro_paralelo:sc22|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc23|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.791      ;
; 0.532 ; FIR_filter:sc0|registro_paralelo:sc28|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc29|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.791      ;
; 0.533 ; FIR_filter:sc0|registro_paralelo:sc46|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc47|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.170      ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 3.311 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.162 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 4.776 ; 0.000         ;
; CLK                                             ; 9.574 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.311 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.650      ;
; 3.311 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.650      ;
; 3.311 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.650      ;
; 3.311 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.650      ;
; 3.311 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[1]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.650      ;
; 3.311 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[0]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.650      ;
; 3.318 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.643      ;
; 3.318 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.643      ;
; 3.318 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.643      ;
; 3.318 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.643      ;
; 3.318 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[1]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.643      ;
; 3.318 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[0]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.643      ;
; 3.392 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.569      ;
; 3.392 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.569      ;
; 3.392 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.569      ;
; 3.392 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.569      ;
; 3.392 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[1]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.569      ;
; 3.392 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[0]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.569      ;
; 3.478 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[15]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.481      ;
; 3.478 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[14]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.481      ;
; 3.478 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[13]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.481      ;
; 3.478 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[12]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.481      ;
; 3.478 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[10]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.481      ;
; 3.478 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[8]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.481      ;
; 3.478 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[7]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.481      ;
; 3.478 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[6]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.481      ;
; 3.478 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[9]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.481      ;
; 3.478 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[11]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.481      ;
; 3.485 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[15]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.474      ;
; 3.485 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[14]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.474      ;
; 3.485 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[13]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.474      ;
; 3.485 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[12]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.474      ;
; 3.485 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[10]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.474      ;
; 3.485 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[8]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.474      ;
; 3.485 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[7]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.474      ;
; 3.485 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[6]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.474      ;
; 3.485 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[9]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.474      ;
; 3.485 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[11]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.474      ;
; 3.503 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[23]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.454      ;
; 3.503 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[22]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.454      ;
; 3.503 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[21]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.454      ;
; 3.503 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[20]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.454      ;
; 3.503 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[19]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.454      ;
; 3.503 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[18]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.454      ;
; 3.503 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[17]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.454      ;
; 3.503 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[16]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.454      ;
; 3.510 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[23]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.447      ;
; 3.510 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[22]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.447      ;
; 3.510 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[21]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.447      ;
; 3.510 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[20]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.447      ;
; 3.510 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[19]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.447      ;
; 3.510 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[18]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.447      ;
; 3.510 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[17]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.447      ;
; 3.510 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[16]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.447      ;
; 3.559 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[15]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.400      ;
; 3.559 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[14]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.400      ;
; 3.559 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[13]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.400      ;
; 3.559 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[12]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.400      ;
; 3.559 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[10]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.400      ;
; 3.559 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[8]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.400      ;
; 3.559 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[7]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.400      ;
; 3.559 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[6]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.400      ;
; 3.559 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[9]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.400      ;
; 3.559 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[11]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.400      ;
; 3.569 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|busy                    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.390      ;
; 3.576 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|busy                    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.383      ;
; 3.584 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[23]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.373      ;
; 3.584 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[22]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.373      ;
; 3.584 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[21]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.373      ;
; 3.584 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[20]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.373      ;
; 3.584 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[19]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.373      ;
; 3.584 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[18]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.373      ;
; 3.584 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[17]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.373      ;
; 3.584 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[16]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 1.373      ;
; 3.629 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 6.509      ;
; 3.633 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 6.505      ;
; 3.650 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|busy                    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.309      ;
; 3.670 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 6.468      ;
; 3.698 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|INT_sclk                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.261      ;
; 3.705 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|INT_sclk                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.254      ;
; 3.732 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.227      ;
; 3.732 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.227      ;
; 3.732 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.227      ;
; 3.732 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.227      ;
; 3.732 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.227      ;
; 3.732 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.227      ;
; 3.736 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 6.402      ;
; 3.743 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 6.398      ;
; 3.746 ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[10]     ; DAC7564:sc2|spi_master:sc0|txBuffer[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.253     ; 0.988      ;
; 3.747 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 6.394      ;
; 3.767 ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[9]      ; DAC7564:sc2|spi_master:sc0|txBuffer[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.241     ; 0.979      ;
; 3.779 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|INT_sclk                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.180      ;
; 3.784 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 6.357      ;
; 3.799 ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]     ; DAC7564:sc2|spi_master:sc0|txBuffer[12]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.255     ; 0.933      ;
; 3.801 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 6.337      ;
; 3.819 ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]     ; DAC7564:sc2|spi_master:sc0|txBuffer[15]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.255     ; 0.913      ;
; 3.845 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.143      ; 6.285      ;
; 3.848 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 6.290      ;
; 3.850 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 6.291      ;
; 3.860 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.099      ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+-------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.162 ; FIR_filter:sc0|registro_paralelo:sc20|qp[9]   ; FIR_filter:sc0|registro_paralelo:sc21|qp[9]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.489      ;
; 0.179 ; DAC7564:sc2|spi_master:sc0|mosi               ; DAC7564:sc2|spi_master:sc0|mosi               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DAC7564:sc2|spi_master:sc0|state              ; DAC7564:sc2|spi_master:sc0|state              ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1] ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; DAC7564:sc2|spi_master:sc0|INT_sclk           ; DAC7564:sc2|spi_master:sc0|INT_sclk           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DAC7564:sc2|spi_master:sc0|receive_transmit   ; DAC7564:sc2|spi_master:sc0|receive_transmit   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DAC7564:sc2|spi_master:sc0|last_bit[0]        ; DAC7564:sc2|spi_master:sc0|last_bit[0]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.182 ; FSM_RTF:sc4|qp[2]                             ; FSM_RTF:sc4|qp[2]                             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.185 ; DAC7564:sc2|spi_master:sc0|txBuffer[22]       ; DAC7564:sc2|spi_master:sc0|txBuffer[23]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; DAC7564:sc2|spi_master:sc0|txBuffer[21]       ; DAC7564:sc2|spi_master:sc0|txBuffer[22]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; DAC7564:sc2|spi_master:sc0|txBuffer[19]       ; DAC7564:sc2|spi_master:sc0|txBuffer[20]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; DAC7564:sc2|spi_master:sc0|txBuffer[18]       ; DAC7564:sc2|spi_master:sc0|txBuffer[19]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; DAC7564:sc2|spi_master:sc0|txBuffer[17]       ; DAC7564:sc2|spi_master:sc0|txBuffer[18]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; DAC7564:sc2|spi_master:sc0|txBuffer[16]       ; DAC7564:sc2|spi_master:sc0|txBuffer[17]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; DAC7564:sc2|spi_master:sc0|txBuffer[14]       ; DAC7564:sc2|spi_master:sc0|txBuffer[15]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; DAC7564:sc2|spi_master:sc0|txBuffer[13]       ; DAC7564:sc2|spi_master:sc0|txBuffer[14]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; DAC7564:sc2|spi_master:sc0|txBuffer[7]        ; DAC7564:sc2|spi_master:sc0|txBuffer[8]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; DAC7564:sc2|spi_master:sc0|txBuffer[9]        ; DAC7564:sc2|spi_master:sc0|txBuffer[10]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; DAC7564:sc2|spi_master:sc0|txBuffer[6]        ; DAC7564:sc2|spi_master:sc0|txBuffer[7]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.188 ; FIR_filter:sc0|registro_paralelo:sc29|qp[7]   ; FIR_filter:sc0|registro_paralelo:sc30|qp[7]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; FIR_filter:sc0|registro_paralelo:sc9|qp[0]    ; FIR_filter:sc0|registro_paralelo:sc10|qp[0]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; FIR_filter:sc0|registro_paralelo:sc9|qp[1]    ; FIR_filter:sc0|registro_paralelo:sc10|qp[1]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; FIR_filter:sc0|registro_paralelo:sc43|qp[4]   ; FIR_filter:sc0|registro_paralelo:sc44|qp[4]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; FIR_filter:sc0|registro_paralelo:sc39|qp[4]   ; FIR_filter:sc0|registro_paralelo:sc40|qp[4]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; FIR_filter:sc0|registro_paralelo:sc31|qp[5]   ; FIR_filter:sc0|registro_paralelo:sc32|qp[5]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; FIR_filter:sc0|registro_paralelo:sc29|qp[5]   ; FIR_filter:sc0|registro_paralelo:sc30|qp[5]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; FIR_filter:sc0|registro_paralelo:sc30|qp[6]   ; FIR_filter:sc0|registro_paralelo:sc31|qp[6]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; FIR_filter:sc0|registro_paralelo:sc50|qp[8]   ; FIR_filter:sc0|registro_paralelo:sc51|qp[8]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; FIR_filter:sc0|registro_paralelo:sc31|qp[9]   ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; FIR_filter:sc0|registro_paralelo:sc45|qp[8]   ; FIR_filter:sc0|registro_paralelo:sc46|qp[8]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; FIR_filter:sc0|registro_paralelo:sc29|qp[9]   ; FIR_filter:sc0|registro_paralelo:sc30|qp[9]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; DAC7564:sc2|spi_master:sc0|txBuffer[12]       ; DAC7564:sc2|spi_master:sc0|txBuffer[13]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.317      ;
; 0.190 ; FIR_filter:sc0|registro_paralelo:sc41|qp[1]   ; FIR_filter:sc0|registro_paralelo:sc42|qp[1]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; FIR_filter:sc0|registro_paralelo:sc43|qp[5]   ; FIR_filter:sc0|registro_paralelo:sc44|qp[5]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; FIR_filter:sc0|registro_paralelo:sc48|qp[6]   ; FIR_filter:sc0|registro_paralelo:sc49|qp[6]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; FIR_filter:sc0|registro_paralelo:sc34|qp[8]   ; FIR_filter:sc0|registro_paralelo:sc35|qp[8]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc11|qp[2]   ; FIR_filter:sc0|registro_paralelo:sc12|qp[2]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc35|qp[2]   ; FIR_filter:sc0|registro_paralelo:sc36|qp[2]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc48|qp[3]   ; FIR_filter:sc0|registro_paralelo:sc49|qp[3]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc24|qp[3]   ; FIR_filter:sc0|registro_paralelo:sc25|qp[3]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc37|qp[4]   ; FIR_filter:sc0|registro_paralelo:sc38|qp[4]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc21|qp[5]   ; FIR_filter:sc0|registro_paralelo:sc22|qp[5]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc23|qp[6]   ; FIR_filter:sc0|registro_paralelo:sc24|qp[6]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc35|qp[8]   ; FIR_filter:sc0|registro_paralelo:sc36|qp[8]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc41|qp[9]   ; FIR_filter:sc0|registro_paralelo:sc42|qp[9]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc11|qp[4]   ; FIR_filter:sc0|registro_paralelo:sc12|qp[4]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc10|qp[4]   ; FIR_filter:sc0|registro_paralelo:sc11|qp[4]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc48|qp[7]   ; FIR_filter:sc0|registro_paralelo:sc49|qp[7]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc40|qp[7]   ; FIR_filter:sc0|registro_paralelo:sc41|qp[7]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc30|qp[0]   ; FIR_filter:sc0|registro_paralelo:sc31|qp[0]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc24|qp[1]   ; FIR_filter:sc0|registro_paralelo:sc25|qp[1]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc23|qp[2]   ; FIR_filter:sc0|registro_paralelo:sc24|qp[2]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc49|qp[3]   ; FIR_filter:sc0|registro_paralelo:sc50|qp[3]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc40|qp[5]   ; FIR_filter:sc0|registro_paralelo:sc41|qp[5]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc34|qp[6]   ; FIR_filter:sc0|registro_paralelo:sc35|qp[6]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc33|qp[8]   ; FIR_filter:sc0|registro_paralelo:sc34|qp[8]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc48|qp[9]   ; FIR_filter:sc0|registro_paralelo:sc49|qp[9]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; contador_bt_clear:sc6|qp[9]                   ; contador_bt_clear:sc6|qp[9]                   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc23|qp[7]   ; FIR_filter:sc0|registro_paralelo:sc24|qp[7]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc35|qp[0]   ; FIR_filter:sc0|registro_paralelo:sc36|qp[0]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc33|qp[0]   ; FIR_filter:sc0|registro_paralelo:sc34|qp[0]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc23|qp[5]   ; FIR_filter:sc0|registro_paralelo:sc24|qp[5]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc35|qp[6]   ; FIR_filter:sc0|registro_paralelo:sc36|qp[6]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc33|qp[6]   ; FIR_filter:sc0|registro_paralelo:sc34|qp[6]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; FIR_filter:sc0|registro_paralelo:sc24|qp[7]   ; FIR_filter:sc0|registro_paralelo:sc25|qp[7]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; FIR_filter:sc0|registro_paralelo:sc17|qp[7]   ; FIR_filter:sc0|registro_paralelo:sc18|qp[7]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; FIR_filter:sc0|registro_paralelo:sc48|qp[2]   ; FIR_filter:sc0|registro_paralelo:sc49|qp[2]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; FIR_filter:sc0|registro_paralelo:sc23|qp[9]   ; FIR_filter:sc0|registro_paralelo:sc24|qp[9]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; FIR_filter:sc0|registro_paralelo:sc48|qp[0]   ; FIR_filter:sc0|registro_paralelo:sc49|qp[0]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; FIR_filter:sc0|registro_paralelo:sc49|qp[1]   ; FIR_filter:sc0|registro_paralelo:sc50|qp[1]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; FIR_filter:sc0|registro_paralelo:sc48|qp[5]   ; FIR_filter:sc0|registro_paralelo:sc49|qp[5]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.199 ; FIR_filter:sc0|registro_paralelo:sc41|qp[7]   ; FIR_filter:sc0|registro_paralelo:sc42|qp[7]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; FIR_filter:sc0|registro_paralelo:sc16|qp[9]   ; FIR_filter:sc0|registro_paralelo:sc17|qp[9]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; FIR_filter:sc0|registro_paralelo:sc35|qp[4]   ; FIR_filter:sc0|registro_paralelo:sc36|qp[4]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; FIR_filter:sc0|registro_paralelo:sc14|qp[4]   ; FIR_filter:sc0|registro_paralelo:sc15|qp[4]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; FIR_filter:sc0|registro_paralelo:sc15|qp[9]   ; FIR_filter:sc0|registro_paralelo:sc16|qp[9]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; FIR_filter:sc0|registro_paralelo:sc11|qp[9]   ; FIR_filter:sc0|registro_paralelo:sc12|qp[9]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; FIR_filter:sc0|registro_paralelo:sc18|qp[0]   ; FIR_filter:sc0|registro_paralelo:sc19|qp[0]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; FIR_filter:sc0|registro_paralelo:sc34|qp[2]   ; FIR_filter:sc0|registro_paralelo:sc35|qp[2]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; FIR_filter:sc0|registro_paralelo:sc13|qp[5]   ; FIR_filter:sc0|registro_paralelo:sc14|qp[5]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]     ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.327      ;
; 0.201 ; FIR_filter:sc0|registro_paralelo:sc14|qp[7]   ; FIR_filter:sc0|registro_paralelo:sc15|qp[7]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; FIR_filter:sc0|registro_paralelo:sc41|qp[5]   ; FIR_filter:sc0|registro_paralelo:sc42|qp[5]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; FIR_filter:sc0|registro_paralelo:sc12|qp[5]   ; FIR_filter:sc0|registro_paralelo:sc13|qp[5]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; FIR_filter:sc0|registro_paralelo:sc18|qp[6]   ; FIR_filter:sc0|registro_paralelo:sc19|qp[6]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; FIR_filter:sc0|registro_paralelo:sc24|qp[9]   ; FIR_filter:sc0|registro_paralelo:sc25|qp[9]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; FIR_filter:sc0|registro_paralelo:sc49|qp[7]   ; FIR_filter:sc0|registro_paralelo:sc50|qp[7]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; FIR_filter:sc0|registro_paralelo:sc11|qp[3]   ; FIR_filter:sc0|registro_paralelo:sc12|qp[3]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; FIR_filter:sc0|registro_paralelo:sc48|qp[4]   ; FIR_filter:sc0|registro_paralelo:sc49|qp[4]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.214 ; FIR_filter:sc0|registro_paralelo:sc32|qp[2]   ; FIR_filter:sc0|registro_paralelo:sc33|qp[2]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.544      ;
; 0.217 ; FIR_filter:sc0|registro_paralelo:sc21|qp[2]   ; FIR_filter:sc0|registro_paralelo:sc22|qp[2]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.547      ;
; 0.222 ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]    ; FIR_filter:sc0|registro_paralelo:sc5|qp[3]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.549      ;
; 0.231 ; FIR_filter:sc0|registro_paralelo:sc46|qp[7]   ; FIR_filter:sc0|registro_paralelo:sc47|qp[7]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.559      ;
; 0.234 ; FIR_filter:sc0|registro_paralelo:sc30|qp[3]   ; FIR_filter:sc0|registro_paralelo:sc31|qp[3]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.563      ;
; 0.234 ; FIR_filter:sc0|registro_paralelo:sc3|qp[8]    ; FIR_filter:sc0|registro_paralelo:sc4|qp[8]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.559      ;
; 0.236 ; FIR_filter:sc0|registro_paralelo:sc47|qp[8]   ; FIR_filter:sc0|registro_paralelo:sc48|qp[8]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.565      ;
; 0.238 ; FIR_filter:sc0|registro_paralelo:sc46|qp[3]   ; FIR_filter:sc0|registro_paralelo:sc47|qp[3]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.566      ;
; 0.242 ; FIR_filter:sc0|registro_paralelo:sc9|qp[7]    ; FIR_filter:sc0|registro_paralelo:sc10|qp[7]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.570      ;
; 0.245 ; DAC7564:sc2|spi_master:sc0|txBuffer[11]       ; DAC7564:sc2|spi_master:sc0|txBuffer[12]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.246 ; FIR_filter:sc0|registro_paralelo:sc47|qp[1]   ; FIR_filter:sc0|registro_paralelo:sc48|qp[1]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.576      ;
+-------+-----------------------------------------------+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; -2.815  ; 0.162 ; N/A      ; N/A     ; 4.688               ;
;  CLK                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  sc5|altpll_component|auto_generated|pll1|clk[0] ; -2.815  ; 0.162 ; N/A      ; N/A     ; 4.688               ;
; Design-wide TNS                                  ; -67.424 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  sc5|altpll_component|auto_generated|pll1|clk[0] ; -67.424 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; CLKO          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOSI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; STF                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[8]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[9]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLKO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLKO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLKO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 532630   ; 3        ; 117      ; 412      ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 532630   ; 3        ; 117      ; 412      ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 612   ; 612  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; CLK                                             ; CLK                                             ; Base      ; Constrained ;
; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STF        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLKO        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOSI        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STF        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLKO        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOSI        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed Feb 26 16:13:09 2025
Info: Command: quartus_sta RTF -c RTF
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RTF.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {sc5|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {sc5|altpll_component|auto_generated|pll1|clk[0]} {sc5|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.815
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.815             -67.424 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.389
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.389               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.695
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.695               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.891               0.000 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.641
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.641             -30.881 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.348
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.348               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.688
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.688               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.887               0.000 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.311               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.162               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.776
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.776               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.574               0.000 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4965 megabytes
    Info: Processing ended: Wed Feb 26 16:13:10 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


