

# ğŸš€ Day 1: Introduction to verilog RTL Design and Synthesis

### ğŸ§  **1.Open source Simulator iverilog**



### ğŸ§  **2.Lab using iverilog and GTKwave**



### ğŸ§  **2.Yosys and logic synthesis**

### ğŸ§  **1.Open source Simulator iverilog**

### ğŸ§  **2.Lab using Yosys Sky 130 PDKs**
