Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Nov 30 02:04:42 2017
| Host         : Josie-VAIO running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Soc_Fpga_timing_summary_routed.rpt -rpx Soc_Fpga_timing_summary_routed.rpx
| Design       : Soc_Fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 276 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/pc_reg/q_reg[2]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/pc_reg/q_reg[3]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/pc_reg/q_reg[4]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/pc_reg/q_reg[5]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/pc_reg/q_reg[6]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_24_29/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_24_29/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_12_17/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_12_17/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_24_29/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_24_29/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: soc_system/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: soc_system/u0/u4/u1/FSM_sequential_cs_reg[0]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: soc_system/u0/u4/u1/FSM_sequential_cs_reg[1]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: soc_system/u0/u4/u1/FSM_sequential_cs_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1360 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.006        0.000                      0                   33        0.246        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.006        0.000                      0                   33        0.246        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 2.168ns (43.366%)  route 2.831ns (56.634%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.310    clk_gen/CLK
    SLICE_X0Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.165     6.931    clk_gen/count2[28]
    SLICE_X1Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.055 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.487    clk_gen/count20_carry_i_9_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.611 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.225     8.836    clk_gen/count20_carry_i_5_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.124     8.960 r  clk_gen/count20_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.960    clk_gen/count2_0[10]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.510 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.510    clk_gen/count20_carry__1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk_gen/count20_carry__2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.747    clk_gen/count20_carry__3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.861    clk_gen/count20_carry__4_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.975 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.975    clk_gen/count20_carry__5_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.309 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.309    clk_gen/p_0_in[30]
    SLICE_X0Y77          FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591    15.014    clk_gen/CLK
    SLICE_X0Y77          FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    15.315    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 2.073ns (42.269%)  route 2.831ns (57.731%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.310    clk_gen/CLK
    SLICE_X0Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.165     6.931    clk_gen/count2[28]
    SLICE_X1Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.055 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.487    clk_gen/count20_carry_i_9_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.611 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.225     8.836    clk_gen/count20_carry_i_5_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.124     8.960 r  clk_gen/count20_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.960    clk_gen/count2_0[10]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.510 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.510    clk_gen/count20_carry__1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk_gen/count20_carry__2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.747    clk_gen/count20_carry__3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.861    clk_gen/count20_carry__4_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.975 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.975    clk_gen/count20_carry__5_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.214 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.214    clk_gen/p_0_in[31]
    SLICE_X0Y77          FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591    15.014    clk_gen/CLK
    SLICE_X0Y77          FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    15.315    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 2.057ns (42.080%)  route 2.831ns (57.920%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.310    clk_gen/CLK
    SLICE_X0Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.165     6.931    clk_gen/count2[28]
    SLICE_X1Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.055 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.487    clk_gen/count20_carry_i_9_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.611 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.225     8.836    clk_gen/count20_carry_i_5_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.124     8.960 r  clk_gen/count20_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.960    clk_gen/count2_0[10]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.510 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.510    clk_gen/count20_carry__1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk_gen/count20_carry__2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.747    clk_gen/count20_carry__3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.861    clk_gen/count20_carry__4_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.975 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.975    clk_gen/count20_carry__5_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.198 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.198    clk_gen/p_0_in[29]
    SLICE_X0Y77          FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591    15.014    clk_gen/CLK
    SLICE_X0Y77          FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    15.315    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.054ns (42.044%)  route 2.831ns (57.956%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.310    clk_gen/CLK
    SLICE_X0Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.165     6.931    clk_gen/count2[28]
    SLICE_X1Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.055 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.487    clk_gen/count20_carry_i_9_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.611 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.225     8.836    clk_gen/count20_carry_i_5_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.124     8.960 r  clk_gen/count20_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.960    clk_gen/count2_0[10]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.510 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.510    clk_gen/count20_carry__1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk_gen/count20_carry__2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.747    clk_gen/count20_carry__3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.861    clk_gen/count20_carry__4_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.195 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.195    clk_gen/p_0_in[26]
    SLICE_X0Y76          FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.013    clk_gen/CLK
    SLICE_X0Y76          FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.297    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    15.336    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 2.033ns (41.794%)  route 2.831ns (58.206%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.310    clk_gen/CLK
    SLICE_X0Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.165     6.931    clk_gen/count2[28]
    SLICE_X1Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.055 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.487    clk_gen/count20_carry_i_9_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.611 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.225     8.836    clk_gen/count20_carry_i_5_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.124     8.960 r  clk_gen/count20_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.960    clk_gen/count2_0[10]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.510 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.510    clk_gen/count20_carry__1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk_gen/count20_carry__2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.747    clk_gen/count20_carry__3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.861    clk_gen/count20_carry__4_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.174 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.174    clk_gen/p_0_in[28]
    SLICE_X0Y76          FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.013    clk_gen/CLK
    SLICE_X0Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.297    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    15.336    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 1.940ns (40.660%)  route 2.831ns (59.340%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.310    clk_gen/CLK
    SLICE_X0Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.165     6.931    clk_gen/count2[28]
    SLICE_X1Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.055 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.487    clk_gen/count20_carry_i_9_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.611 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.225     8.836    clk_gen/count20_carry_i_5_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.124     8.960 r  clk_gen/count20_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.960    clk_gen/count2_0[10]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.510 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.510    clk_gen/count20_carry__1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk_gen/count20_carry__2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.747    clk_gen/count20_carry__3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.081 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.081    clk_gen/p_0_in[22]
    SLICE_X0Y75          FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    15.011    clk_gen/CLK
    SLICE_X0Y75          FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.312    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 1.959ns (40.895%)  route 2.831ns (59.105%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.310    clk_gen/CLK
    SLICE_X0Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.165     6.931    clk_gen/count2[28]
    SLICE_X1Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.055 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.487    clk_gen/count20_carry_i_9_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.611 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.225     8.836    clk_gen/count20_carry_i_5_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.124     8.960 r  clk_gen/count20_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.960    clk_gen/count2_0[10]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.510 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.510    clk_gen/count20_carry__1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk_gen/count20_carry__2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.747    clk_gen/count20_carry__3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.861    clk_gen/count20_carry__4_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.100 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.100    clk_gen/p_0_in[27]
    SLICE_X0Y76          FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.013    clk_gen/CLK
    SLICE_X0Y76          FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.297    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    15.336    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 1.919ns (40.397%)  route 2.831ns (59.603%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.310    clk_gen/CLK
    SLICE_X0Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.165     6.931    clk_gen/count2[28]
    SLICE_X1Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.055 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.487    clk_gen/count20_carry_i_9_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.611 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.225     8.836    clk_gen/count20_carry_i_5_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.124     8.960 r  clk_gen/count20_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.960    clk_gen/count2_0[10]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.510 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.510    clk_gen/count20_carry__1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk_gen/count20_carry__2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.747    clk_gen/count20_carry__3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.060 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000    10.060    clk_gen/p_0_in[24]
    SLICE_X0Y75          FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    15.011    clk_gen/CLK
    SLICE_X0Y75          FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.312    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.943ns (40.697%)  route 2.831ns (59.303%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.310    clk_gen/CLK
    SLICE_X0Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.165     6.931    clk_gen/count2[28]
    SLICE_X1Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.055 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.487    clk_gen/count20_carry_i_9_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.611 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.225     8.836    clk_gen/count20_carry_i_5_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.124     8.960 r  clk_gen/count20_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.960    clk_gen/count2_0[10]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.510 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.510    clk_gen/count20_carry__1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk_gen/count20_carry__2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.747    clk_gen/count20_carry__3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.861    clk_gen/count20_carry__4_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.084 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.084    clk_gen/p_0_in[25]
    SLICE_X0Y76          FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.013    clk_gen/CLK
    SLICE_X0Y76          FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.297    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    15.336    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -10.084    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 1.845ns (39.454%)  route 2.831ns (60.546%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.310    clk_gen/CLK
    SLICE_X0Y76          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           1.165     6.931    clk_gen/count2[28]
    SLICE_X1Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.055 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.433     7.487    clk_gen/count20_carry_i_9_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.611 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.225     8.836    clk_gen/count20_carry_i_5_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.124     8.960 r  clk_gen/count20_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.960    clk_gen/count2_0[10]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.510 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.510    clk_gen/count20_carry__1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk_gen/count20_carry__2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.747    clk_gen/count20_carry__3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.986 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.986    clk_gen/p_0_in[23]
    SLICE_X0Y75          FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    15.011    clk_gen/CLK
    SLICE_X0Y75          FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.312    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  5.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    clk_gen/CLK
    SLICE_X1Y72          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.168     1.823    clk_gen/count2[0]
    SLICE_X1Y72          LUT1 (Prop_lut1_I0_O)        0.042     1.865 r  clk_gen/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    clk_gen/p_0_in[0]
    SLICE_X1Y72          FDRE                                         r  clk_gen/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.029    clk_gen/CLK
    SLICE_X1Y72          FDRE                                         r  clk_gen/count2_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    clk_gen/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_gen/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.511    clk_gen/CLK
    SLICE_X1Y73          FDRE                                         r  clk_gen/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  clk_gen/clk_5KHz_reg/Q
                         net (fo=21, routed)          0.170     1.823    clk_gen/index_reg[2]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.045     1.868 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.868    clk_gen/clk_5KHz_i_1_n_0
    SLICE_X1Y73          FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.027    clk_gen/CLK
    SLICE_X1Y73          FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.515     1.511    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.091     1.602    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    clk_gen/CLK
    SLICE_X0Y71          FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.133     1.787    clk_gen/count2[7]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.898 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.898    clk_gen/p_0_in[7]
    SLICE_X0Y71          FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     2.030    clk_gen/CLK
    SLICE_X0Y71          FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105     1.618    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    clk_gen/CLK
    SLICE_X0Y72          FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.133     1.787    clk_gen/count2[11]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.898 r  clk_gen/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.898    clk_gen/p_0_in[11]
    SLICE_X0Y72          FDRE                                         r  clk_gen/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.029    clk_gen/CLK
    SLICE_X0Y72          FDRE                                         r  clk_gen/count2_reg[11]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    clk_gen/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    clk_gen/CLK
    SLICE_X0Y77          FDRE                                         r  clk_gen/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  clk_gen/count2_reg[31]/Q
                         net (fo=2, routed)           0.134     1.788    clk_gen/count2[31]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.899 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.899    clk_gen/p_0_in[31]
    SLICE_X0Y77          FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.029    clk_gen/CLK
    SLICE_X0Y77          FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.514    clk_gen/CLK
    SLICE_X0Y70          FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.134     1.789    clk_gen/count2[3]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.900 r  clk_gen/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.900    clk_gen/p_0_in[3]
    SLICE_X0Y70          FDRE                                         r  clk_gen/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.031    clk_gen/CLK
    SLICE_X0Y70          FDRE                                         r  clk_gen/count2_reg[3]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105     1.619    clk_gen/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.288ns (68.375%)  route 0.133ns (31.625%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    clk_gen/CLK
    SLICE_X1Y72          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.133     1.788    clk_gen/count2[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.935 r  clk_gen/count20_carry/O[0]
                         net (fo=1, routed)           0.000     1.935    clk_gen/p_0_in[1]
    SLICE_X0Y70          FDRE                                         r  clk_gen/count2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.031    clk_gen/CLK
    SLICE_X0Y70          FDRE                                         r  clk_gen/count2_reg[1]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105     1.633    clk_gen/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    clk_gen/CLK
    SLICE_X0Y71          FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.133     1.787    clk_gen/count2[7]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.931 r  clk_gen/count20_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.931    clk_gen/p_0_in[8]
    SLICE_X0Y71          FDRE                                         r  clk_gen/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     2.030    clk_gen/CLK
    SLICE_X0Y71          FDRE                                         r  clk_gen/count2_reg[8]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105     1.618    clk_gen/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    clk_gen/CLK
    SLICE_X0Y72          FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.133     1.787    clk_gen/count2[11]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.931 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.931    clk_gen/p_0_in[12]
    SLICE_X0Y72          FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.029    clk_gen/CLK
    SLICE_X0Y72          FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.514    clk_gen/CLK
    SLICE_X0Y70          FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.134     1.789    clk_gen/count2[3]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.933 r  clk_gen/count20_carry/O[3]
                         net (fo=1, routed)           0.000     1.933    clk_gen/p_0_in[4]
    SLICE_X0Y70          FDRE                                         r  clk_gen/count2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.031    clk_gen/CLK
    SLICE_X0Y70          FDRE                                         r  clk_gen/count2_reg[4]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105     1.619    clk_gen/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y73     clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y72     clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y73     clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y72     clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     clk_gen/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     clk_gen/count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     clk_gen/count2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     clk_gen/count2_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y73     clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y72     clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     clk_gen/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     clk_gen/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     clk_gen/count2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     clk_gen/count2_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     clk_gen/count2_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     clk_gen/count2_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     clk_gen/count2_reg[17]/C



