                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP_dft
SYS_TOP_dft
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
set PROJECT_PATH /home/IC/Projects/System/
/home/IC/Projects/System/
set LIB_PATH     /home/IC/tsmc_fb_cl013g_sc/aci/sc-m
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m
lappend search_path $LIB_PATH/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
lappend search_path $PROJECT_PATH/RTL/ALU
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU
lappend search_path $PROJECT_PATH/RTL/ASYNC_FIFO
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO
lappend search_path $PROJECT_PATH/RTL/CLK_DIV
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV
lappend search_path $PROJECT_PATH/RTL/Clock_Gating
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating
lappend search_path $PROJECT_PATH/RTL/DATA_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC
lappend search_path $PROJECT_PATH/RTL/REG_FILE
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE
lappend search_path $PROJECT_PATH/RTL/PULSE_GEN
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/PULSE_GEN
lappend search_path $PROJECT_PATH/RTL/RST_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC
lappend search_path $PROJECT_PATH/RTL/SYS_CNTRL
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CNTRL
lappend search_path $PROJECT_PATH/RTL/RX_DIV_R_CALC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CNTRL /home/IC/Projects/System//RTL/RX_DIV_R_CALC
lappend search_path $PROJECT_PATH/RTL/UART/RX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CNTRL /home/IC/Projects/System//RTL/RX_DIV_R_CALC /home/IC/Projects/System//RTL/UART/RX
lappend search_path $PROJECT_PATH/RTL/UART/TX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CNTRL /home/IC/Projects/System//RTL/RX_DIV_R_CALC /home/IC/Projects/System//RTL/UART/RX /home/IC/Projects/System//RTL/UART/TX
lappend search_path $PROJECT_PATH/RTL/UART/UART_TOP
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CNTRL /home/IC/Projects/System//RTL/RX_DIV_R_CALC /home/IC/Projects/System//RTL/UART/RX /home/IC/Projects/System//RTL/UART/TX /home/IC/Projects/System//RTL/UART/UART_TOP
lappend search_path $PROJECT_PATH/RTL/SYS_TOP_dft
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CNTRL /home/IC/Projects/System//RTL/RX_DIV_R_CALC /home/IC/Projects/System//RTL/UART/RX /home/IC/Projects/System//RTL/UART/TX /home/IC/Projects/System//RTL/UART/UART_TOP /home/IC/Projects/System//RTL/SYS_TOP_dft
lappend search_path $PROJECT_PATH/RTL
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CNTRL /home/IC/Projects/System//RTL/RX_DIV_R_CALC /home/IC/Projects/System//RTL/UART/RX /home/IC/Projects/System//RTL/UART/TX /home/IC/Projects/System//RTL/UART/UART_TOP /home/IC/Projects/System//RTL/SYS_TOP_dft /home/IC/Projects/System//RTL
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
#ALU
analyze -format $file_format ALU.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ALU/ALU.v
Presto compilation completed successfully.
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
#FIFO
analyze -format $file_format BIT_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/BIT_SYNC.v
Presto compilation completed successfully.
1
analyze -format $file_format FIFO_MEM.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/FIFO_MEM.v
Presto compilation completed successfully.
1
analyze -format $file_format READ_EMPTY.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/READ_EMPTY.v
Presto compilation completed successfully.
1
analyze -format $file_format WRITE_FULL.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/WRITE_FULL.v
Presto compilation completed successfully.
1
analyze -format $file_format ASYNC_FIFO.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/ASYNC_FIFO.v
Presto compilation completed successfully.
1
#CLK_DIVIDER MUX
analyze -format $file_format RX_DIV_R_CALC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/RX_DIV_R_CALC/RX_DIV_R_CALC.v
Presto compilation completed successfully.
1
#CLK_DIVIDER
analyze -format $file_format ClkDiv.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/CLK_DIV/ClkDiv.v
Presto compilation completed successfully.
1
#CLK_GATING
analyze -format $file_format CLK_GATE.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/Clock_Gating/CLK_GATE.v
Presto compilation completed successfully.
1
#DATA_SYNC
analyze -format $file_format DATA_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/DATA_SYNC/DATA_SYNC.v
Presto compilation completed successfully.
1
#REGISTER_FILE
analyze -format $file_format Reg_File.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/REG_FILE/Reg_File.v
Presto compilation completed successfully.
1
#PULSE_GENERATOR
analyze -format $file_format PULSE_GEN.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/PULSE_GEN/PULSE_GEN.v
Presto compilation completed successfully.
1
#RST_SYNC
analyze -format $file_format RST_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/RST_SYNC/RST_SYNC.v
Presto compilation completed successfully.
1
#SYS_CONTROLLER
analyze -format $file_format SYS_CNTRL.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/SYS_CNTRL/SYS_CNTRL.v
Presto compilation completed successfully.
1
#UART_RX
analyze -format $file_format data_sampling.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/RX/data_sampling.v
Presto compilation completed successfully.
1
analyze -format $file_format deserializer.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/RX/deserializer.v
Presto compilation completed successfully.
1
analyze -format $file_format edge_bit_counter.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/RX/edge_bit_counter.v
Presto compilation completed successfully.
1
analyze -format $file_format par_chk.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/RX/par_chk.v
Presto compilation completed successfully.
1
analyze -format $file_format stp_chk.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/RX/stp_chk.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_RX.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/RX/UART_RX.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_RX_DATAPATH.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/RX/UART_RX_DATAPATH.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_RX_fsm.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/RX/UART_RX_fsm.v
Presto compilation completed successfully.
1
#UART_TX
analyze -format $file_format UART_TX_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/TX/UART_TX_TOP.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_TX_DATA_PATH.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/TX/UART_TX_DATA_PATH.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_TX_fsm.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/TX/UART_TX_fsm.v
Presto compilation completed successfully.
1
analyze -format $file_format serializer.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/TX/serializer.v
Presto compilation completed successfully.
1
analyze -format $file_format parity_calc.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/TX/parity_calc.v
Presto compilation completed successfully.
1
#UART_TOP
analyze -format $file_format UART.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_TOP/UART.v
Presto compilation completed successfully.
1
#SYS_TOP
analyze -format $file_format SYS_TOP_dft.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/SYS_TOP_dft/SYS_TOP_dft.v
Presto compilation completed successfully.
1
#MUX
analyze -format $file_format mux2X1.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/SYS_TOP_dft/mux2X1.v
Presto compilation completed successfully.
1
elaborate -lib WORK SYS_TOP_dft
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP_dft'.
Information: Building the design 'mux2X1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RST_SYNC' instantiated from design 'SYS_TOP_dft' with
	the parameters "NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC_NUM_STAGES2 line 12 in file
		'/home/IC/Projects/System//RTL/RST_SYNC/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sychronizer_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART' instantiated from design 'SYS_TOP_dft' with
	the parameters "RX_data_wd=8,prescale_wd=6,RX_bit_count_wd=3,TX_data_width=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ClkDiv' instantiated from design 'SYS_TOP_dft' with
	the parameters "DIV_RATIO_WIDTH=6". (HDL-193)

Inferred memory devices in process
	in routine ClkDiv_DIV_RATIO_WIDTH6 line 16 in file
		'/home/IC/Projects/System//RTL/CLK_DIV/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ClkDiv_DIV_RATIO_WIDTH6 line 27 in file
		'/home/IC/Projects/System//RTL/CLK_DIV/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ClkDiv_DIV_RATIO_WIDTH6 line 41 in file
		'/home/IC/Projects/System//RTL/CLK_DIV/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   clk_en_reg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ClkDiv' instantiated from design 'SYS_TOP_dft' with
	the parameters "DIV_RATIO_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine ClkDiv_DIV_RATIO_WIDTH4 line 16 in file
		'/home/IC/Projects/System//RTL/CLK_DIV/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ClkDiv_DIV_RATIO_WIDTH4 line 27 in file
		'/home/IC/Projects/System//RTL/CLK_DIV/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ClkDiv_DIV_RATIO_WIDTH4 line 41 in file
		'/home/IC/Projects/System//RTL/CLK_DIV/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   clk_en_reg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RX_DIV_R_CALC' instantiated from design 'SYS_TOP_dft' with
	the parameters "DIV_RATIO_WIDTH=4,prescale_wd=6". (HDL-193)

Statistics for case statements in always block at line 6 in file
	'/home/IC/Projects/System//RTL/RX_DIV_R_CALC/RX_DIV_R_CALC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            7             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)

Inferred memory devices in process
	in routine CLK_GATE line 17 in file
		'/home/IC/Projects/System//RTL/Clock_Gating/CLK_GATE.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    Latch_Out_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYS_TOP_dft' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 20 in file
		'/home/IC/Projects/System//RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pulse_gen_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 35 in file
		'/home/IC/Projects/System//RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| en_sychronizer_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ASYNC_FIFO' instantiated from design 'SYS_TOP_dft' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 9 in file
		'/home/IC/Projects/System//RTL/PULSE_GEN/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pulse_reg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ALU' instantiated from design 'SYS_TOP_dft' with
	the parameters "op_size=8,rslt_size=16,fun_size=4". (HDL-193)

Statistics for case statements in always block at line 41 in file
	'/home/IC/Projects/System//RTL/ALU/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            44            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_op_size8_rslt_size16_fun_size4 line 25 in file
		'/home/IC/Projects/System//RTL/ALU/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Reg_File' instantiated from design 'SYS_TOP_dft' with
	the parameters "ADDR_WD=4,DATA_WD=8". (HDL-193)

Inferred memory devices in process
	in routine Reg_File_ADDR_WD4_DATA_WD8 line 16 in file
		'/home/IC/Projects/System//RTL/REG_FILE/Reg_File.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      REGs_reg       | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|      REGs_reg       | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
========================================================================
|       block name/line         | Inputs | Outputs | # sel inputs | MB |
========================================================================
| Reg_File_ADDR_WD4_DATA_WD8/33 |   16   |    8    |      4       | N  |
========================================================================
Presto compilation completed successfully.
Information: Building the design 'SYS_CNTRL' instantiated from design 'SYS_TOP_dft' with
	the parameters "DATA_WD=8,REG_ADDR_WD=4,ALU_FUN_WD=4,ALU_OUT_WD=16". (HDL-193)

Statistics for case statements in always block at line 70 in file
	'/home/IC/Projects/System//RTL/SYS_CNTRL/SYS_CNTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
|            77            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 200 in file
	'/home/IC/Projects/System//RTL/SYS_CNTRL/SYS_CNTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           215            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16 line 21 in file
		'/home/IC/Projects/System//RTL/SYS_CNTRL/SYS_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  INTERNAL_TEMP_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16 line 58 in file
		'/home/IC/Projects/System//RTL/SYS_CNTRL/SYS_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_RX' instantiated from design 'UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8' with
	the parameters "RX_data_wd=8,prescale_wd=6,RX_bit_count_wd=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_TX_TOP' instantiated from design 'UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8' with
	the parameters "TX_data_width=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FIFO_MEM' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3 line 18 in file
		'/home/IC/Projects/System//RTL/ASYNC_FIFO/FIFO_MEM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      FIFO_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==============================================================================
|          block name/line            | Inputs | Outputs | # sel inputs | MB |
==============================================================================
| FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3/31 |   8    |    8    |      3       | N  |
==============================================================================
Presto compilation completed successfully.
Information: Building the design 'READ_EMPTY' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3' with
	the parameters "ADDR_WIDTH=3". (HDL-193)

Statistics for case statements in always block at line 27 in file
	'/home/IC/Projects/System//RTL/ASYNC_FIFO/READ_EMPTY.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine READ_EMPTY_ADDR_WIDTH3 line 16 in file
		'/home/IC/Projects/System//RTL/ASYNC_FIFO/READ_EMPTY.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     R_count_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'WRITE_FULL' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3' with
	the parameters "ADDR_WIDTH=3". (HDL-193)

Statistics for case statements in always block at line 28 in file
	'/home/IC/Projects/System//RTL/ASYNC_FIFO/WRITE_FULL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine WRITE_FULL_ADDR_WIDTH3 line 17 in file
		'/home/IC/Projects/System//RTL/ASYNC_FIFO/WRITE_FULL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     W_count_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'BIT_SYNC' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine BIT_SYNC_NUM_STAGES2_BUS_WIDTH4 line 16 in file
		'/home/IC/Projects/System//RTL/ASYNC_FIFO/BIT_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sychronizer_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_RX_DATAPATH' instantiated from design 'UART_RX_RX_data_wd8_RX_bit_count_wd3_prescale_wd6' with
	the parameters "data_wd=8,prescale_wd=6,bit_count_wd=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_RX_fsm' instantiated from design 'UART_RX_RX_data_wd8_RX_bit_count_wd3_prescale_wd6' with
	the parameters "data_wd=8,prescale_wd=6,bit_count_wd=3". (HDL-193)

Statistics for case statements in always block at line 42 in file
	'/home/IC/Projects/System//RTL/UART/RX/UART_RX_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 109 in file
	'/home/IC/Projects/System//RTL/UART/RX/UART_RX_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           118            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6 line 31 in file
		'/home/IC/Projects/System//RTL/UART/RX/UART_RX_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_TX_DATA_PATH' instantiated from design 'UART_TX_TOP_TX_data_width8' with
	the parameters "width=8". (HDL-193)

Statistics for case statements in always block at line 45 in file
	'/home/IC/Projects/System//RTL/UART/TX/UART_TX_DATA_PATH.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_TX_DATA_PATH_width8 line 66 in file
		'/home/IC/Projects/System//RTL/UART/TX/UART_TX_DATA_PATH.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   TX_OUT_reg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_TX_fsm'. (HDL-193)

Statistics for case statements in always block at line 42 in file
	'/home/IC/Projects/System//RTL/UART/TX/UART_TX_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 91 in file
	'/home/IC/Projects/System//RTL/UART/TX/UART_TX_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            97            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_TX_fsm line 30 in file
		'/home/IC/Projects/System//RTL/UART/TX/UART_TX_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_bit_counter' instantiated from design 'UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6' with
	the parameters "prescale_wd=6,bit_count_wd=3". (HDL-193)

Inferred memory devices in process
	in routine edge_bit_counter_prescale_wd6_bit_count_wd3 line 18 in file
		'/home/IC/Projects/System//RTL/UART/RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   edge_count_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter_prescale_wd6_bit_count_wd3 line 32 in file
		'/home/IC/Projects/System//RTL/UART/RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| edge_count_done_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter_prescale_wd6_bit_count_wd3 line 42 in file
		'/home/IC/Projects/System//RTL/UART/RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bit_count_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_smapling' instantiated from design 'UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6' with
	the parameters "prescale_wd=6". (HDL-193)
Warning:  /home/IC/Projects/System//RTL/UART/RX/data_sampling.v:46: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 39 in file
	'/home/IC/Projects/System//RTL/UART/RX/data_sampling.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_smapling_prescale_wd6 line 20 in file
		'/home/IC/Projects/System//RTL/UART/RX/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     samples_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer' instantiated from design 'UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6' with
	the parameters "data_wd=8,bit_count_wd=3". (HDL-193)

Inferred memory devices in process
	in routine deserializer_data_wd8_bit_count_wd3 line 12 in file
		'/home/IC/Projects/System//RTL/UART/RX/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'par_chk' instantiated from design 'UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6' with
	the parameters "data_wd=8". (HDL-193)

Inferred memory devices in process
	in routine par_chk_data_wd8 line 17 in file
		'/home/IC/Projects/System//RTL/UART/RX/par_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'stp_chk'. (HDL-193)

Inferred memory devices in process
	in routine stp_chk line 10 in file
		'/home/IC/Projects/System//RTL/UART/RX/stp_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'serializer' instantiated from design 'UART_TX_DATA_PATH_width8' with
	the parameters "width=8". (HDL-193)

Inferred memory devices in process
	in routine serializer_width8 line 23 in file
		'/home/IC/Projects/System//RTL/UART/TX/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   P_DATA_reg_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serializer_width8 line 34 in file
		'/home/IC/Projects/System//RTL/UART/TX/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| serializer_width8/48 |   8    |    1    |      3       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'parity_calc' instantiated from design 'UART_TX_DATA_PATH_width8' with
	the parameters "width=8". (HDL-193)

Inferred memory devices in process
	in routine parity_calc_width8 line 14 in file
		'/home/IC/Projects/System//RTL/UART/TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP_dft'.
{SYS_TOP_dft}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP_dft'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (31 designs)              /home/IC/Projects/System/Backend/dft/SYS_TOP_dft.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design > reports/check_design.rpt
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. #set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
# REF CLOCK (100 MHz)
set CLK1_NAME REF_CLK
set CLK1_PER 10
#2. UART_RX CLOCK (115.2 KHz * 32)
set CLK2_NAME UART_CLK
set CLK2_PER 271.267
#3. SCAN_CLK (10 MHZ)
set CLK3_NAME SCAN_CLK
set CLK3_PER 100
# Skew
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
#1. Master Clocks
create_clock -name $CLK1_NAME -period $CLK1_PER -waveform "0 [expr $CLK1_PER/2]" [get_ports REF_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK1_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK1_NAME]
create_clock -name $CLK2_NAME -period $CLK2_PER -waveform "0 [expr $CLK2_PER/2]" [get_ports UART_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK2_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK2_NAME]
#2. Generated clocks
create_generated_clock -master_clock $CLK2_NAME -source [get_ports UART_CLK]                        -name "UART_RX_CLK" [get_port RX_ClkDiv/o_div_clk]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks "UART_RX_CLK"]
set_clock_uncertainty -hold $CLK_HOLD_SKEW   [get_clocks "UART_RX_CLK"]
create_generated_clock -master_clock $CLK2_NAME -source [get_ports UART_CLK]                        -name "UART_TX_CLK" [get_port TX_ClkDiv/o_div_clk]                        -divide_by 32
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks "UART_TX_CLK"]
set_clock_uncertainty -hold $CLK_HOLD_SKEW   [get_clocks "UART_TX_CLK"]
create_generated_clock -master_clock $CLK1_NAME -source [get_ports REF_CLK]                        -name "ALU_CLK" [get_port U0_CLK_GATE/GATED_CLK]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks "ALU_CLK"]
set_clock_uncertainty -hold $CLK_HOLD_SKEW   [get_clocks "ALU_CLK"]
#3. Scan clocks
create_clock -name $CLK3_NAME -period $CLK3_PER -waveform "0 [expr $CLK3_PER/2]" [get_ports scan_clk]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK3_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW   [get_clocks $CLK3_NAME]
####################################################################################
#########################################################
#### Section 2 : Clocks Relationship ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group [get_clocks "$CLK1_NAME ALU_CLK"]                                 -group [get_clocks "$CLK2_NAME UART_TX_CLK UART_RX_CLK"]                                -group [get_clocks "SCAN_CLK"] 
####################################################################################
#########################################################
#### Section 3 : #set input/output delay on ports ####
#########################################################
####################################################################################
set in_delay  [expr 0.2*$CLK2_PER]
set out_delay [expr 0.2*$CLK2_PER]
#Constrain Input Paths
set_input_delay $in_delay -clock $CLK2_NAME [get_port UART_RX_IN]
#Constrain Output Paths
set_output_delay $out_delay -clock UART_TX_CLK [get_port UART_TX_O]
set_output_delay $out_delay -clock $CLK2_NAME [get_port parity_error]
set_output_delay $out_delay -clock $CLK2_NAME [get_port framing_error]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port UART_RX_IN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.5 [get_port UART_TX_O]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
#set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
####################################################################################
#########################################################
#### Section 8 : set_case_analysis ####
#########################################################
####################################################################################
set_case_analysis 1 [get_port test_mode]
####################################################################################
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration -clock_mixing no_mix  -style multiplexed_flip_flop -replace true -max_length 100  
Accepted scan configuration for modes: all_dft
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 33 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP_dft has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16'
  Processing 'Reg_File_ADDR_WD4_DATA_WD8'
  Processing 'ALU_op_size8_rslt_size16_fun_size4'
  Processing 'PULSE_GEN'
  Processing 'BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0'
  Processing 'WRITE_FULL_ADDR_WIDTH3'
  Processing 'READ_EMPTY_ADDR_WIDTH3'
  Processing 'FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3'
  Processing 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3'
  Processing 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'
  Processing 'CLK_GATE'
  Processing 'RX_DIV_R_CALC_DIV_RATIO_WIDTH4_prescale_wd6'
  Processing 'ClkDiv_DIV_RATIO_WIDTH4'
  Processing 'ClkDiv_DIV_RATIO_WIDTH6'
  Processing 'UART_TX_fsm'
  Processing 'parity_calc_width8'
  Processing 'serializer_width8'
  Processing 'UART_TX_DATA_PATH_width8'
  Processing 'UART_TX_TOP_TX_data_width8'
  Processing 'UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6'
  Processing 'stp_chk'
  Processing 'par_chk_data_wd8'
  Processing 'deserializer_data_wd8_bit_count_wd3'
  Processing 'data_smapling_prescale_wd6'
  Processing 'edge_bit_counter_prescale_wd6_bit_count_wd3'
  Processing 'UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6'
  Processing 'UART_RX_RX_data_wd8_RX_bit_count_wd3_prescale_wd6'
  Processing 'UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8'
  Processing 'RST_SYNC_NUM_STAGES2_0'
  Processing 'mux2X1_0'
  Processing 'SYS_TOP_dft'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_op_size8_rslt_size16_fun_size4_DW_div_uns_0'
  Processing 'ALU_op_size8_rslt_size16_fun_size4_DW01_sub_0'
  Processing 'ALU_op_size8_rslt_size16_fun_size4_DW01_add_0'
  Processing 'ALU_op_size8_rslt_size16_fun_size4_DW01_cmp6_0'
  Processing 'ClkDiv_DIV_RATIO_WIDTH4_DW01_cmp6_0'
  Processing 'ClkDiv_DIV_RATIO_WIDTH4_DW01_dec_0'
  Processing 'ClkDiv_DIV_RATIO_WIDTH4_DW01_cmp6_1'
  Processing 'ClkDiv_DIV_RATIO_WIDTH6_DW01_inc_0'
  Processing 'ClkDiv_DIV_RATIO_WIDTH6_DW01_cmp6_0'
  Processing 'ClkDiv_DIV_RATIO_WIDTH6_DW01_dec_0'
  Processing 'ClkDiv_DIV_RATIO_WIDTH6_DW01_cmp6_1'
  Processing 'ClkDiv_DIV_RATIO_WIDTH6_DW01_dec_1'
  Processing 'data_smapling_prescale_wd6_DW01_cmp6_0'
  Processing 'data_smapling_prescale_wd6_DW01_inc_0'
  Processing 'data_smapling_prescale_wd6_DW01_cmp6_1'
  Processing 'data_smapling_prescale_wd6_DW01_cmp6_2'
  Processing 'data_smapling_prescale_wd6_DW01_dec_0'
  Processing 'data_smapling_prescale_wd6_DW01_cmp6_3'
  Processing 'data_smapling_prescale_wd6_DW01_inc_1'
  Processing 'data_smapling_prescale_wd6_DW01_dec_1'
  Processing 'edge_bit_counter_prescale_wd6_bit_count_wd3_DW01_cmp6_0'
  Processing 'edge_bit_counter_prescale_wd6_bit_count_wd3_DW01_sub_0'
  Processing 'edge_bit_counter_prescale_wd6_bit_count_wd3_DW01_inc_0'
  Processing 'ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0'
  Processing 'ALU_op_size8_rslt_size16_fun_size4_DW01_add_1'
Warning: No scan equivalent exists for cell U0_CLK_GATE/Latch_Out_reg (TLATNX4M). (TEST-120)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   45723.0      0.00       0.0       3.8                          
    0:00:09   45723.0      0.00       0.0       3.8                          
    0:00:09   45723.0      0.00       0.0       3.8                          
    0:00:09   45723.0      0.00       0.0       3.8                          
    0:00:09   45723.0      0.00       0.0       3.8                          
    0:00:11   23751.7      0.00       0.0       1.2                          
    0:00:11   23696.4      0.00       0.0       1.2                          
    0:00:11   23696.4      0.00       0.0       1.2                          
    0:00:11   23696.4      0.00       0.0       1.2                          
    0:00:11   23696.4      0.00       0.0       1.2                          
    0:00:11   23696.4      0.00       0.0       1.2                          
    0:00:11   23697.6      0.00       0.0       0.0                          
    0:00:11   23697.6      0.00       0.0       0.0                          
    0:00:11   23697.6      0.00       0.0       0.0                          
    0:00:11   23697.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11   23697.6      0.00       0.0       0.0                          
    0:00:11   23697.6      0.00       0.0       0.0                          
    0:00:12   23697.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12   23697.6      0.00       0.0       0.0                          
    0:00:12   23697.6      0.00       0.0       0.0                          
    0:00:12   23632.8      0.00       0.0       0.0                          
    0:00:12   23614.0      0.00       0.0       0.0                          
    0:00:12   23595.2      0.00       0.0       0.0                          
    0:00:12   23583.4      0.00       0.0       0.0                          
    0:00:12   23579.9      0.00       0.0       0.0                          
    0:00:12   23579.9      0.00       0.0       0.0                          
    0:00:12   23579.9      0.00       0.0       0.0                          
    0:00:12   23543.4      0.00       0.0       0.0                          
    0:00:12   23543.4      0.00       0.0       0.0                          
    0:00:12   23543.4      0.00       0.0       0.0                          
    0:00:12   23543.4      0.00       0.0       0.0                          
    0:00:12   23543.4      0.00       0.0       0.0                          
    0:00:12   23543.4      0.00       0.0       0.0                          
    0:00:12   23543.4      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports scan_clk]  -type ScanClock   -view existing_dft  -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_rst]  -type Reset       -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type Constant    -view existing_dft  -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type TestMode    -view spec          -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE]        -type ScanEnable  -view spec          -active_state 1   -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI]        -type ScanDataIn  -view spec 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO]        -type ScanDataOut -view spec  
Accepted dft signal specification for modes: all_dft
1
############################# Create Test Protocol #####################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_rst. (TEST-266)
1
###################### Pre-DFT Design Rule Checking ####################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Modeling violations...

Warning: Cell U0_CLK_GATE/Latch_Out_reg (TLATNX2M) is not scannable. (TEST-126)

Modeling violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_CLK_GATE/Latch_Out_reg has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 2

-----------------------------------------------------------------

1 MODELING VIOLATION
     1 Cell is not scannable violation (TEST-126)

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 323 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         U0_CLK_GATE/Latch_Out_reg
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 322 cells are valid scan cells
         RST_SYNC_1/sychronizer_reg[0]
         RST_SYNC_1/sychronizer_reg[1]
         TX_ClkDiv/div_clk_reg
         TX_ClkDiv/clk_en_reg_reg
         TX_ClkDiv/count_reg[5]
         TX_ClkDiv/count_reg[0]
         TX_ClkDiv/count_reg[2]
         TX_ClkDiv/count_reg[3]
         TX_ClkDiv/count_reg[4]
         TX_ClkDiv/count_reg[1]
         RX_ClkDiv/div_clk_reg
         RX_ClkDiv/clk_en_reg_reg
         RX_ClkDiv/count_reg[1]
         RX_ClkDiv/count_reg[3]
         RX_ClkDiv/count_reg[0]
         RX_ClkDiv/count_reg[2]
         U0_DATA_SYNC/pulse_gen_reg
         U0_DATA_SYNC/sync_bus_reg[7]
         U0_DATA_SYNC/sync_bus_reg[6]
         U0_DATA_SYNC/sync_bus_reg[5]
         U0_DATA_SYNC/sync_bus_reg[4]
         U0_DATA_SYNC/sync_bus_reg[3]
         U0_DATA_SYNC/enable_pulse_reg
         U0_DATA_SYNC/sync_bus_reg[2]
         U0_DATA_SYNC/sync_bus_reg[0]
         U0_DATA_SYNC/sync_bus_reg[1]
         U0_DATA_SYNC/en_sychronizer_reg[1]
         U0_DATA_SYNC/en_sychronizer_reg[0]
         U0_PULSE_GEN/pulse_reg_reg
         U0_ALU/OUT_VALID_reg
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[1]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[0]
         U0_ALU/ALU_OUT_reg[8]
         U0_RegFile/RdData_reg[7]
         U0_RegFile/RdData_reg[6]
         U0_RegFile/RdData_reg[5]
         U0_RegFile/RdData_reg[4]
         U0_RegFile/RdData_reg[3]
         U0_RegFile/RdData_reg[2]
         U0_RegFile/RdData_reg[1]
         U0_RegFile/RdData_reg[0]
         U0_RegFile/REGs_reg[5][7]
         U0_RegFile/REGs_reg[5][6]
         U0_RegFile/REGs_reg[5][5]
         U0_RegFile/REGs_reg[5][4]
         U0_RegFile/REGs_reg[5][3]
         U0_RegFile/REGs_reg[5][2]
         U0_RegFile/REGs_reg[5][1]
         U0_RegFile/REGs_reg[5][0]
         U0_RegFile/REGs_reg[9][7]
         U0_RegFile/REGs_reg[9][6]
         U0_RegFile/REGs_reg[9][5]
         U0_RegFile/REGs_reg[9][4]
         U0_RegFile/REGs_reg[9][3]
         U0_RegFile/REGs_reg[9][2]
         U0_RegFile/REGs_reg[9][1]
         U0_RegFile/REGs_reg[9][0]
         U0_RegFile/REGs_reg[13][7]
         U0_RegFile/REGs_reg[13][6]
         U0_RegFile/REGs_reg[13][5]
         U0_RegFile/REGs_reg[13][4]
         U0_RegFile/REGs_reg[13][3]
         U0_RegFile/REGs_reg[13][2]
         U0_RegFile/REGs_reg[13][1]
         U0_RegFile/REGs_reg[13][0]
         U0_RegFile/REGs_reg[3][7]
         U0_RegFile/REGs_reg[3][6]
         U0_RegFile/REGs_reg[7][7]
         U0_RegFile/REGs_reg[7][6]
         U0_RegFile/REGs_reg[7][5]
         U0_RegFile/REGs_reg[7][4]
         U0_RegFile/REGs_reg[7][3]
         U0_RegFile/REGs_reg[7][2]
         U0_RegFile/REGs_reg[7][1]
         U0_RegFile/REGs_reg[7][0]
         U0_RegFile/REGs_reg[11][7]
         U0_RegFile/REGs_reg[11][6]
         U0_RegFile/REGs_reg[11][5]
         U0_RegFile/REGs_reg[11][4]
         U0_RegFile/REGs_reg[11][3]
         U0_RegFile/REGs_reg[11][2]
         U0_RegFile/REGs_reg[11][1]
         U0_RegFile/REGs_reg[11][0]
         U0_RegFile/REGs_reg[15][7]
         U0_RegFile/REGs_reg[15][6]
         U0_RegFile/REGs_reg[15][5]
         U0_RegFile/REGs_reg[15][4]
         U0_RegFile/REGs_reg[15][3]
         U0_RegFile/REGs_reg[15][2]
         U0_RegFile/REGs_reg[15][1]
         U0_RegFile/REGs_reg[15][0]
         U0_RegFile/REGs_reg[6][7]
         U0_RegFile/REGs_reg[6][6]
         U0_RegFile/REGs_reg[6][5]
         U0_RegFile/REGs_reg[6][4]
         U0_RegFile/REGs_reg[6][3]
         U0_RegFile/REGs_reg[6][2]
         U0_RegFile/REGs_reg[6][1]
         U0_RegFile/REGs_reg[6][0]
         U0_RegFile/REGs_reg[10][7]
         U0_RegFile/REGs_reg[10][6]
         U0_RegFile/REGs_reg[10][5]
         U0_RegFile/REGs_reg[10][4]
         U0_RegFile/REGs_reg[10][3]
         U0_RegFile/REGs_reg[10][2]
         U0_RegFile/REGs_reg[10][1]
         U0_RegFile/REGs_reg[10][0]
         U0_RegFile/REGs_reg[14][7]
         U0_RegFile/REGs_reg[14][6]
         U0_RegFile/REGs_reg[14][5]
         U0_RegFile/REGs_reg[14][4]
         U0_RegFile/REGs_reg[14][3]
         U0_RegFile/REGs_reg[14][2]
         U0_RegFile/REGs_reg[14][1]
         U0_RegFile/REGs_reg[14][0]
         U0_RegFile/REGs_reg[4][7]
         U0_RegFile/REGs_reg[4][6]
         U0_RegFile/REGs_reg[4][5]
         U0_RegFile/REGs_reg[4][4]
         U0_RegFile/REGs_reg[4][3]
         U0_RegFile/REGs_reg[4][2]
         U0_RegFile/REGs_reg[4][1]
         U0_RegFile/REGs_reg[4][0]
         U0_RegFile/REGs_reg[8][7]
         U0_RegFile/REGs_reg[8][6]
         U0_RegFile/REGs_reg[8][5]
         U0_RegFile/REGs_reg[8][4]
         U0_RegFile/REGs_reg[8][3]
         U0_RegFile/REGs_reg[8][2]
         U0_RegFile/REGs_reg[8][1]
         U0_RegFile/REGs_reg[8][0]
         U0_RegFile/REGs_reg[12][7]
         U0_RegFile/REGs_reg[12][6]
         U0_RegFile/REGs_reg[12][5]
         U0_RegFile/REGs_reg[12][4]
         U0_RegFile/REGs_reg[12][3]
         U0_RegFile/REGs_reg[12][2]
         U0_RegFile/REGs_reg[12][1]
         U0_RegFile/REGs_reg[12][0]
         U0_RegFile/REGs_reg[1][6]
         U0_RegFile/REGs_reg[0][7]
         U0_RegFile/REGs_reg[0][6]
         U0_RegFile/REGs_reg[0][5]
         U0_RegFile/REGs_reg[0][4]
         U0_RegFile/REGs_reg[0][3]
         U0_RegFile/REGs_reg[0][2]
         U0_RegFile/REGs_reg[0][1]
         U0_RegFile/REGs_reg[0][0]
         U0_RegFile/REGs_reg[2][1]
         U0_RegFile/REGs_reg[2][0]
         U0_RegFile/REGs_reg[1][5]
         U0_RegFile/REGs_reg[1][4]
         U0_RegFile/REGs_reg[1][1]
         U0_RegFile/REGs_reg[1][7]
         U0_RegFile/REGs_reg[1][3]
         U0_RegFile/REGs_reg[1][2]
         U0_RegFile/REGs_reg[1][0]
         U0_RegFile/REGs_reg[3][4]
         U0_RegFile/REGs_reg[3][2]
         U0_RegFile/REGs_reg[3][3]
         U0_RegFile/REGs_reg[3][0]
         U0_RegFile/REGs_reg[3][1]
         U0_RegFile/REGs_reg[2][2]
         U0_RegFile/REGs_reg[2][7]
         U0_RegFile/REGs_reg[2][6]
         U0_RegFile/REGs_reg[2][4]
         U0_RegFile/REGs_reg[2][3]
         U0_RegFile/REGs_reg[2][5]
         U0_RegFile/REGs_reg[3][5]
         U0_SYS_CNTRL/current_state_reg[0]
         U0_SYS_CNTRL/INTERNAL_TEMP_reg[0]
         U0_SYS_CNTRL/INTERNAL_TEMP_reg[3]
         U0_SYS_CNTRL/INTERNAL_TEMP_reg[2]
         U0_SYS_CNTRL/current_state_reg[2]
         U0_SYS_CNTRL/current_state_reg[1]
         U0_SYS_CNTRL/current_state_reg[3]
         U0_SYS_CNTRL/INTERNAL_TEMP_reg[1]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[1][7]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[1][6]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[1][5]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[1][4]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[1][3]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[1][2]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[1][1]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[1][0]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[5][7]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[5][6]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[5][5]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[5][4]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[5][3]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[5][2]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[5][1]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[5][0]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[3][7]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[3][6]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[3][5]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[3][4]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[3][3]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[3][2]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[3][1]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[3][0]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[7][7]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[7][6]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[7][5]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[7][4]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[7][3]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[7][2]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[7][1]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[7][0]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[2][7]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[2][6]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[2][5]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[2][4]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[2][3]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[2][2]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[2][1]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[2][0]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[6][7]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[6][6]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[6][5]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[6][4]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[6][3]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[6][2]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[6][1]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[6][0]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[0][7]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[0][6]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[0][5]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[0][4]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[0][3]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[0][2]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[0][1]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[0][0]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[4][7]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[4][6]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[4][5]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[4][4]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[4][3]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[4][2]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[4][1]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[4][0]
         CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[3]
         CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[0]
         CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[2]
         CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]
         CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[3]
         CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[2]
         CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[0]
         CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[1]
         CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][0]
         CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][0]
         CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][0]
         CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][0]
         CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][1]
         CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][1]
         CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][1]
         CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][1]
         U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[1]
         U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[2]
         U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[0]
         U0_UART/U0_UART_TX/DATAPATH/TX_OUT_reg_reg
         U0_UART/U0_UART_TX/FSM/current_state_reg[0]
         U0_UART/U0_UART_TX/FSM/current_state_reg[1]
         U0_UART/U0_UART_TX/FSM/current_state_reg[2]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[2]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_done_reg
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[1]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[0]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[5]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[3]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[2]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[4]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[1]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[1]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[0]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[2]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[5]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[1]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[4]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[0]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[7]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[3]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[6]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[2]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/par_err_reg
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/stp_err_reg
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[5]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[1]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[7]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[3]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[6]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[2]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[4]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[0]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[1]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[2]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[0]
         U0_UART/U0_UART_TX/DATAPATH/PARITY_BLOCK/par_bit_reg
         RST_SYNC_2/sychronizer_reg[1]
         RST_SYNC_2/sychronizer_reg[0]
         CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][0]
         CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][0]
         CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][0]
         CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][0]
         CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][1]
         CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][1]
         CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][1]
         CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][1]

Information: Test design rule checking completed. (TEST-123)
1
############################# Preview DFT ##############################
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Mon Sep 25 08:01:56 2023
****************************************

Number of chains: 4
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI[3] -->  SO[3]                      81   CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][0]
                            (scan_clk, 30.0, rising) 
S 2        SI[2] -->  SO[2]                      81   CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][1]
                            (scan_clk, 30.0, rising) 
S 3        SI[1] -->  SO[1]                      80   U0_RegFile/REGs_reg[3][2]
                            (scan_clk, 30.0, rising) 
S 4        SI[0] -->  SO[0]                      80   U0_RegFile/REGs_reg[13][2]
                            (scan_clk, 30.0, rising) 
1
############################# Insert DFT ###############################
insert_dft
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:31   23571.7      0.00       0.0       0.0                          

1
######################## Optimize Logic post DFT #######################
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 51 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP_dft has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   23571.7      0.00       0.0       0.0                          
    0:00:03   23571.7      0.00       0.0       0.0                          
    0:00:05   23571.7      0.00       0.0       0.0                          
    0:00:05   23571.7      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
###################### Design Rule Checking post DFT ###################
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_CLK_GATE/Latch_Out_reg has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 323 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         U0_CLK_GATE/Latch_Out_reg
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 322 cells are valid scan cells
         RST_SYNC_1/sychronizer_reg[0]
         RST_SYNC_1/sychronizer_reg[1]
         RST_SYNC_2/sychronizer_reg[1]
         RST_SYNC_2/sychronizer_reg[0]
         TX_ClkDiv/div_clk_reg
         TX_ClkDiv/clk_en_reg_reg
         TX_ClkDiv/count_reg[5]
         TX_ClkDiv/count_reg[0]
         TX_ClkDiv/count_reg[2]
         TX_ClkDiv/count_reg[3]
         TX_ClkDiv/count_reg[4]
         TX_ClkDiv/count_reg[1]
         RX_ClkDiv/div_clk_reg
         RX_ClkDiv/clk_en_reg_reg
         RX_ClkDiv/count_reg[1]
         RX_ClkDiv/count_reg[3]
         RX_ClkDiv/count_reg[0]
         RX_ClkDiv/count_reg[2]
         U0_DATA_SYNC/pulse_gen_reg
         U0_DATA_SYNC/sync_bus_reg[7]
         U0_DATA_SYNC/sync_bus_reg[6]
         U0_DATA_SYNC/sync_bus_reg[5]
         U0_DATA_SYNC/sync_bus_reg[4]
         U0_DATA_SYNC/sync_bus_reg[3]
         U0_DATA_SYNC/enable_pulse_reg
         U0_DATA_SYNC/sync_bus_reg[2]
         U0_DATA_SYNC/sync_bus_reg[0]
         U0_DATA_SYNC/sync_bus_reg[1]
         U0_DATA_SYNC/en_sychronizer_reg[1]
         U0_DATA_SYNC/en_sychronizer_reg[0]
         U0_PULSE_GEN/pulse_reg_reg
         U0_ALU/OUT_VALID_reg
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[1]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[0]
         U0_ALU/ALU_OUT_reg[8]
         U0_RegFile/RdData_reg[7]
         U0_RegFile/RdData_reg[6]
         U0_RegFile/RdData_reg[5]
         U0_RegFile/RdData_reg[4]
         U0_RegFile/RdData_reg[3]
         U0_RegFile/RdData_reg[2]
         U0_RegFile/RdData_reg[1]
         U0_RegFile/RdData_reg[0]
         U0_RegFile/REGs_reg[5][7]
         U0_RegFile/REGs_reg[5][6]
         U0_RegFile/REGs_reg[5][5]
         U0_RegFile/REGs_reg[5][4]
         U0_RegFile/REGs_reg[5][3]
         U0_RegFile/REGs_reg[5][2]
         U0_RegFile/REGs_reg[5][1]
         U0_RegFile/REGs_reg[5][0]
         U0_RegFile/REGs_reg[9][7]
         U0_RegFile/REGs_reg[9][6]
         U0_RegFile/REGs_reg[9][5]
         U0_RegFile/REGs_reg[9][4]
         U0_RegFile/REGs_reg[9][3]
         U0_RegFile/REGs_reg[9][2]
         U0_RegFile/REGs_reg[9][1]
         U0_RegFile/REGs_reg[9][0]
         U0_RegFile/REGs_reg[13][7]
         U0_RegFile/REGs_reg[13][6]
         U0_RegFile/REGs_reg[13][5]
         U0_RegFile/REGs_reg[13][4]
         U0_RegFile/REGs_reg[13][3]
         U0_RegFile/REGs_reg[13][2]
         U0_RegFile/REGs_reg[13][1]
         U0_RegFile/REGs_reg[13][0]
         U0_RegFile/REGs_reg[3][7]
         U0_RegFile/REGs_reg[3][6]
         U0_RegFile/REGs_reg[7][7]
         U0_RegFile/REGs_reg[7][6]
         U0_RegFile/REGs_reg[7][5]
         U0_RegFile/REGs_reg[7][4]
         U0_RegFile/REGs_reg[7][3]
         U0_RegFile/REGs_reg[7][2]
         U0_RegFile/REGs_reg[7][1]
         U0_RegFile/REGs_reg[7][0]
         U0_RegFile/REGs_reg[11][7]
         U0_RegFile/REGs_reg[11][6]
         U0_RegFile/REGs_reg[11][5]
         U0_RegFile/REGs_reg[11][4]
         U0_RegFile/REGs_reg[11][3]
         U0_RegFile/REGs_reg[11][2]
         U0_RegFile/REGs_reg[11][1]
         U0_RegFile/REGs_reg[11][0]
         U0_RegFile/REGs_reg[15][7]
         U0_RegFile/REGs_reg[15][6]
         U0_RegFile/REGs_reg[15][5]
         U0_RegFile/REGs_reg[15][4]
         U0_RegFile/REGs_reg[15][3]
         U0_RegFile/REGs_reg[15][2]
         U0_RegFile/REGs_reg[15][1]
         U0_RegFile/REGs_reg[15][0]
         U0_RegFile/REGs_reg[6][7]
         U0_RegFile/REGs_reg[6][6]
         U0_RegFile/REGs_reg[6][5]
         U0_RegFile/REGs_reg[6][4]
         U0_RegFile/REGs_reg[6][3]
         U0_RegFile/REGs_reg[6][2]
         U0_RegFile/REGs_reg[6][1]
         U0_RegFile/REGs_reg[6][0]
         U0_RegFile/REGs_reg[10][7]
         U0_RegFile/REGs_reg[10][6]
         U0_RegFile/REGs_reg[10][5]
         U0_RegFile/REGs_reg[10][4]
         U0_RegFile/REGs_reg[10][3]
         U0_RegFile/REGs_reg[10][2]
         U0_RegFile/REGs_reg[10][1]
         U0_RegFile/REGs_reg[10][0]
         U0_RegFile/REGs_reg[14][7]
         U0_RegFile/REGs_reg[14][6]
         U0_RegFile/REGs_reg[14][5]
         U0_RegFile/REGs_reg[14][4]
         U0_RegFile/REGs_reg[14][3]
         U0_RegFile/REGs_reg[14][2]
         U0_RegFile/REGs_reg[14][1]
         U0_RegFile/REGs_reg[14][0]
         U0_RegFile/REGs_reg[4][7]
         U0_RegFile/REGs_reg[4][6]
         U0_RegFile/REGs_reg[4][5]
         U0_RegFile/REGs_reg[4][4]
         U0_RegFile/REGs_reg[4][3]
         U0_RegFile/REGs_reg[4][2]
         U0_RegFile/REGs_reg[4][1]
         U0_RegFile/REGs_reg[4][0]
         U0_RegFile/REGs_reg[8][7]
         U0_RegFile/REGs_reg[8][6]
         U0_RegFile/REGs_reg[8][5]
         U0_RegFile/REGs_reg[8][4]
         U0_RegFile/REGs_reg[8][3]
         U0_RegFile/REGs_reg[8][2]
         U0_RegFile/REGs_reg[8][1]
         U0_RegFile/REGs_reg[8][0]
         U0_RegFile/REGs_reg[12][7]
         U0_RegFile/REGs_reg[12][6]
         U0_RegFile/REGs_reg[12][5]
         U0_RegFile/REGs_reg[12][4]
         U0_RegFile/REGs_reg[12][3]
         U0_RegFile/REGs_reg[12][2]
         U0_RegFile/REGs_reg[12][1]
         U0_RegFile/REGs_reg[12][0]
         U0_RegFile/REGs_reg[1][6]
         U0_RegFile/REGs_reg[0][7]
         U0_RegFile/REGs_reg[0][6]
         U0_RegFile/REGs_reg[0][5]
         U0_RegFile/REGs_reg[0][4]
         U0_RegFile/REGs_reg[0][3]
         U0_RegFile/REGs_reg[0][2]
         U0_RegFile/REGs_reg[0][1]
         U0_RegFile/REGs_reg[0][0]
         U0_RegFile/REGs_reg[2][1]
         U0_RegFile/REGs_reg[2][0]
         U0_RegFile/REGs_reg[1][5]
         U0_RegFile/REGs_reg[1][4]
         U0_RegFile/REGs_reg[1][1]
         U0_RegFile/REGs_reg[1][7]
         U0_RegFile/REGs_reg[1][3]
         U0_RegFile/REGs_reg[1][2]
         U0_RegFile/REGs_reg[1][0]
         U0_RegFile/REGs_reg[3][4]
         U0_RegFile/REGs_reg[3][2]
         U0_RegFile/REGs_reg[3][3]
         U0_RegFile/REGs_reg[3][0]
         U0_RegFile/REGs_reg[3][1]
         U0_RegFile/REGs_reg[2][2]
         U0_RegFile/REGs_reg[2][7]
         U0_RegFile/REGs_reg[2][6]
         U0_RegFile/REGs_reg[2][4]
         U0_RegFile/REGs_reg[2][3]
         U0_RegFile/REGs_reg[2][5]
         U0_RegFile/REGs_reg[3][5]
         U0_SYS_CNTRL/current_state_reg[0]
         U0_SYS_CNTRL/INTERNAL_TEMP_reg[0]
         U0_SYS_CNTRL/INTERNAL_TEMP_reg[3]
         U0_SYS_CNTRL/INTERNAL_TEMP_reg[2]
         U0_SYS_CNTRL/current_state_reg[2]
         U0_SYS_CNTRL/current_state_reg[1]
         U0_SYS_CNTRL/current_state_reg[3]
         U0_SYS_CNTRL/INTERNAL_TEMP_reg[1]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[1][7]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[1][6]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[1][5]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[1][4]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[1][3]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[1][2]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[1][1]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[1][0]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[5][7]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[5][6]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[5][5]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[5][4]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[5][3]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[5][2]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[5][1]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[5][0]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[3][7]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[3][6]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[3][5]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[3][4]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[3][3]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[3][2]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[3][1]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[3][0]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[7][7]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[7][6]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[7][5]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[7][4]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[7][3]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[7][2]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[7][1]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[7][0]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[2][7]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[2][6]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[2][5]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[2][4]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[2][3]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[2][2]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[2][1]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[2][0]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[6][7]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[6][6]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[6][5]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[6][4]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[6][3]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[6][2]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[6][1]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[6][0]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[0][7]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[0][6]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[0][5]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[0][4]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[0][3]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[0][2]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[0][1]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[0][0]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[4][7]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[4][6]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[4][5]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[4][4]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[4][3]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[4][2]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[4][1]
         CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[4][0]
         CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[3]
         CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[0]
         CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[2]
         CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]
         CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[3]
         CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[2]
         CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[0]
         CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[1]
         CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][0]
         CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][0]
         CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][0]
         CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][0]
         CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][1]
         CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][1]
         CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][1]
         CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][1]
         CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][0]
         CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][0]
         CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][0]
         CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][0]
         CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][1]
         CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][1]
         CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][1]
         CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][1]
         U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[1]
         U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[2]
         U0_UART/U0_UART_RX/U0_UART_RX_fsm/current_state_reg[0]
         U0_UART/U0_UART_TX/DATAPATH/TX_OUT_reg_reg
         U0_UART/U0_UART_TX/FSM/current_state_reg[0]
         U0_UART/U0_UART_TX/FSM/current_state_reg[1]
         U0_UART/U0_UART_TX/FSM/current_state_reg[2]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[2]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_done_reg
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[1]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[0]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[5]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[3]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[2]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[4]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[1]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[1]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[0]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[2]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[5]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[1]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[4]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[0]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[7]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[3]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[6]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[2]
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/par_err_reg
         U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/stp_err_reg
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[5]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[1]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[7]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[3]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[6]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[2]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[4]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[0]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[1]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[2]
         U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[0]
         U0_UART/U0_UART_TX/DATAPATH/PARITY_BLOCK/par_bit_reg

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 14616 faults were added to fault list.
 0            6634   5128         1/0/0    64.43%      0.01
 0            1539   3589         1/0/0    74.97%      0.01
 0             784   2804         2/0/0    80.35%      0.01
 0             723   2080         3/0/0    85.31%      0.02
 0             371   1709         3/0/0    87.85%      0.02
 0             325   1384         3/0/0    90.08%      0.02
 0             243   1140         4/0/1    91.75%      0.02
 0             208    930         6/0/1    93.19%      0.02
 0             186    740         9/0/1    94.49%      0.03
 0              98    639        12/0/1    95.18%      0.03
 0             134    501        15/0/1    96.12%      0.04
 0              88    409        18/0/2    96.75%      0.04
 0              84    322        20/0/2    97.35%      0.04
 0              76    238        23/0/4    97.93%      0.04
 0              78    149        27/1/4    98.50%      0.05
 0              41    101        33/1/4    98.82%      0.05
 0              47     43        38/1/4    99.22%      0.05
 0              33     10        38/1/4    99.45%      0.05
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      14462
 Possibly detected                PT          0
 Undetectable                     UD         74
 ATPG untestable                  AU         70
 Not detected                     ND         10
 -----------------------------------------------
 total faults                             14616
 test coverage                            99.45%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Projects/System/Backend/dft/netlists/SYS_TOP_dft.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 2 nets to module SYS_TOP_dft using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Projects/System/Backend/dft/netlists/SYS_TOP_dft.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 2 nets to module SYS_TOP_dft using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/System/Backend/dft/sdf/SYS_TOP_dft.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min -max_paths 20 > reports/hold.rpt
report_timing -delay_type max -max_paths 20 > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 