static void\r\nF_1 ( struct V_1 * V_2 , struct V_3 * V_4 ,\r\nstruct V_5 * V_6 )\r\n{\r\nstruct V_7 * V_8 = ( void * ) V_2 ;\r\nstruct V_9 * V_10 = ( void * ) V_6 ;\r\nT_1 log = V_6 -> V_11 ;\r\nT_1 V_12 = 0x00000000 ;\r\nint V_13 ;\r\nfor ( V_13 = 0 ; V_13 < 4 && V_6 -> signal [ V_13 ] ; V_13 ++ )\r\nV_12 |= ( V_6 -> signal [ V_13 ] - V_4 -> signal ) << ( V_13 * 8 ) ;\r\nF_2 ( V_8 , 0x00a7c0 + V_4 -> V_14 , 0x00000001 ) ;\r\nF_2 ( V_8 , 0x00a400 + V_4 -> V_14 + ( V_10 -> V_15 . V_16 * 0x40 ) , V_12 ) ;\r\nF_2 ( V_8 , 0x00a420 + V_4 -> V_14 + ( V_10 -> V_15 . V_16 * 0x40 ) , log ) ;\r\n}\r\nstatic void\r\nF_3 ( struct V_1 * V_2 , struct V_3 * V_4 ,\r\nstruct V_5 * V_6 )\r\n{\r\nstruct V_7 * V_8 = ( void * ) V_2 ;\r\nstruct V_9 * V_10 = ( void * ) V_6 ;\r\nswitch ( V_10 -> V_15 . V_16 ) {\r\ncase 0 : V_10 -> V_15 . V_6 = F_4 ( V_8 , 0x00a700 + V_4 -> V_14 ) ; break;\r\ncase 1 : V_10 -> V_15 . V_6 = F_4 ( V_8 , 0x00a6c0 + V_4 -> V_14 ) ; break;\r\ncase 2 : V_10 -> V_15 . V_6 = F_4 ( V_8 , 0x00a680 + V_4 -> V_14 ) ; break;\r\ncase 3 : V_10 -> V_15 . V_6 = F_4 ( V_8 , 0x00a740 + V_4 -> V_14 ) ; break;\r\n}\r\nV_10 -> V_15 . V_17 = F_4 ( V_8 , 0x00a600 + V_4 -> V_14 ) ;\r\n}\r\nstatic void\r\nF_5 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nstruct V_7 * V_8 = ( void * ) V_2 ;\r\nif ( V_8 -> V_18 != V_2 -> V_18 ) {\r\nF_2 ( V_8 , 0x400084 , 0x00000020 ) ;\r\nV_8 -> V_18 = V_2 -> V_18 ;\r\n}\r\n}\r\nint\r\nF_6 ( struct V_19 * V_20 , struct V_19 * V_21 ,\r\nstruct V_22 * V_23 , void * V_24 , T_1 V_25 ,\r\nstruct V_19 * * V_26 )\r\n{\r\nstruct V_27 * V_28 = ( void * ) V_23 ;\r\nstruct V_7 * V_8 ;\r\nint V_29 ;\r\nV_29 = F_7 ( V_20 , V_21 , V_23 , & V_8 ) ;\r\n* V_26 = F_8 ( V_8 ) ;\r\nif ( V_29 )\r\nreturn V_29 ;\r\nV_29 = F_9 ( & V_8 -> V_15 , L_1 , 0 , 0 , 0 , 4 , V_28 -> V_30 ) ;\r\nif ( V_29 )\r\nreturn V_29 ;\r\nF_10 ( V_8 ) -> V_31 = & V_32 ;\r\nF_10 ( V_8 ) -> V_33 = V_34 ;\r\nreturn 0 ;\r\n}
