Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: DDS_and_Hilbert.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DDS_and_Hilbert.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DDS_and_Hilbert"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : DDS_and_Hilbert
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Students\Satyshev\ISE\Hilbert_v2\DDS_and_Hilbert.v" into library work
Parsing module <DDS_and_Hilbert>.
Parsing module <DDS_GEN>.
Parsing module <FIR_Hilbert_transpose_54_folded_fixed_point>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <DDS_and_Hilbert>.

Elaborating module <DDS_GEN>.
Reading initialization file \"sine_lut_pi2_512.txt\".

Elaborating module <FIR_Hilbert_transpose_54_folded_fixed_point>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DDS_and_Hilbert>.
    Related source file is "D:\Students\Satyshev\ISE\Hilbert_v2\DDS_and_Hilbert.v".
    Summary:
	no macro.
Unit <DDS_and_Hilbert> synthesized.

Synthesizing Unit <DDS_GEN>.
    Related source file is "D:\Students\Satyshev\ISE\Hilbert_v2\DDS_and_Hilbert.v".
WARNING:Xst:2999 - Signal 'SINE_LUT', unconnected in block 'DDS_GEN', is tied to its initial value.
    Found 512x9-bit single-port Read Only RAM <Mram_SINE_LUT> for signal <SINE_LUT>.
    Found 1-bit register for signal <DEL_MSB>.
    Found 9-bit register for signal <MEM_ADDR>.
    Found 10-bit register for signal <OUT_FREQ>.
    Found 24-bit register for signal <PHASE_ACC>.
    Found 24-bit adder for signal <PHASE_ACC[23]_SET_FREQ[23]_add_0_OUT> created at line 84.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <DDS_GEN> synthesized.

Synthesizing Unit <FIR_Hilbert_transpose_54_folded_fixed_point>.
    Related source file is "D:\Students\Satyshev\ISE\Hilbert_v2\DDS_and_Hilbert.v".
    Found 9-bit register for signal <Delay27_out1>.
    Found 9-bit register for signal <Delay26_out1>.
    Found 11-bit register for signal <Delay48_out1>.
    Found 11-bit register for signal <Delay49_out1>.
    Found 11-bit register for signal <Delay52_out1>.
    Found 11-bit register for signal <Delay53_out1>.
    Found 11-bit register for signal <Delay17_out1>.
    Found 11-bit register for signal <Delay2_out1>.
    Found 11-bit register for signal <Delay56_out1>.
    Found 11-bit register for signal <Delay57_out1>.
    Found 12-bit register for signal <Delay47_out1>.
    Found 12-bit register for signal <Delay1_out1>.
    Found 12-bit register for signal <Delay45_out1>.
    Found 12-bit register for signal <Delay28_out1>.
    Found 13-bit register for signal <Delay25_out1>.
    Found 13-bit register for signal <Delay18_out1>.
    Found 13-bit register for signal <Delay122_out1>.
    Found 13-bit register for signal <Delay123_out1>.
    Found 13-bit register for signal <Delay126_out1>.
    Found 13-bit register for signal <Delay127_out1>.
    Found 14-bit register for signal <Delay22_out1>.
    Found 14-bit register for signal <Delay19_out1>.
    Found 14-bit register for signal <Delay130_out1>.
    Found 14-bit register for signal <Delay131_out1>.
    Found 14-bit register for signal <Delay40_out1>.
    Found 14-bit register for signal <Delay41_out1>.
    Found 16-bit register for signal <Delay136_out1>.
    Found 16-bit register for signal <Delay137_out1>.
    Found 16-bit register for signal <Delay134_out1>.
    Found 16-bit register for signal <Delay135_out1>.
    Found 16-bit register for signal <Delay132_out1>.
    Found 16-bit register for signal <Delay133_out1>.
    Found 16-bit register for signal <Delay43_out1>.
    Found 16-bit register for signal <Delay44_out1>.
    Found 16-bit register for signal <Delay128_out1>.
    Found 16-bit register for signal <Delay129_out1>.
    Found 16-bit register for signal <Delay54_out1>.
    Found 16-bit register for signal <Delay55_out1>.
    Found 17-bit register for signal <Delay20_out1>.
    Found 17-bit register for signal <Delay21_out1>.
    Found 17-bit register for signal <Delay124_out1>.
    Found 17-bit register for signal <Delay125_out1>.
    Found 17-bit register for signal <Delay23_out1>.
    Found 17-bit register for signal <Delay24_out1>.
    Found 17-bit register for signal <Delay58_out1>.
    Found 17-bit register for signal <Delay59_out1>.
    Found 17-bit register for signal <Delay12_out1>.
    Found 17-bit register for signal <Delay16_out1>.
    Found 17-bit register for signal <Delay42_out1>.
    Found 17-bit register for signal <Delay46_out1>.
    Found 17-bit register for signal <Delay50_out1>.
    Found 17-bit register for signal <Delay51_out1>.
    Found 17-bit register for signal <Delay3_out1>.
    Found 17-bit register for signal <Delay4_out1>.
    Found 9-bit adder for signal <Product1_out1> created at line 470.
    Found 11-bit adder for signal <Product2_out1> created at line 486.
    Found 12-bit adder for signal <Product3_out1> created at line 502.
    Found 12-bit adder for signal <Product4_out1> created at line 518.
    Found 12-bit adder for signal <Product5_out1> created at line 534.
    Found 12-bit adder for signal <Product6_out1> created at line 550.
    Found 12-bit adder for signal <Product7_out1> created at line 566.
    Found 12-bit adder for signal <Product8_out1> created at line 582.
    Found 12-bit adder for signal <Product9_out1> created at line 598.
    Found 12-bit adder for signal <Product10_out1> created at line 614.
    Found 12-bit adder for signal <Product11_out1> created at line 630.
    Found 12-bit adder for signal <Product12_out1> created at line 646.
    Found 12-bit adder for signal <Product13_out1> created at line 662.
    Found 12-bit adder for signal <Product55_out1> created at line 678.
    Found 12-bit adder for signal <Sum1_add_temp> created at line 719.
    Found 13-bit adder for signal <Sum7_add_temp> created at line 754.
    Found 13-bit adder for signal <Sum2_add_temp> created at line 789.
    Found 11-bit adder for signal <Sum2_out1> created at line 790.
    Found 13-bit adder for signal <Sum11_add_temp> created at line 824.
    Found 11-bit adder for signal <Sum11_out1> created at line 825.
    Found 13-bit adder for signal <Sum8_add_temp> created at line 859.
    Found 11-bit adder for signal <Sum8_out1> created at line 860.
    Found 13-bit adder for signal <Sum38_out1> created at line 894.
    Found 13-bit adder for signal <Sum12_out1> created at line 927.
    Found 14-bit adder for signal <Sum44_out1> created at line 961.
    Found 15-bit adder for signal <Sum39_add_temp> created at line 995.
    Found 13-bit adder for signal <Sum39_out1> created at line 996.
    Found 14-bit adder for signal <Sum48_add_temp> created at line 1030.
    Found 12-bit adder for signal <Sum48_out1> created at line 1031.
    Found 14-bit adder for signal <Sum45_out1> created at line 1065.
    Found 15-bit adder for signal <Sum50_add_temp> created at line 1099.
    Found 16-bit adder for signal <Sum78_out1> created at line 1134.
    Found 17-bit adder for signal <Sum79_add_temp> created at line 1168.
    Found 17-bit adder for signal <Sum49_add_temp> created at line 1203.
    Found 16-bit adder for signal <Sum46_out1> created at line 1237.
    Found 16-bit adder for signal <Sum47_out1> created at line 1270.
    Found 18-bit adder for signal <Sum41_add_temp> created at line 1305.
    Found 17-bit adder for signal <Sum43_out1> created at line 1339.
    Found 17-bit adder for signal <Sum13_out1> created at line 1372.
    Found 17-bit adder for signal <Sum14_out1> created at line 1405.
    Found 17-bit adder for signal <Sum9_out1> created at line 1438.
    Found 18-bit adder for signal <Sum10_add_temp> created at line 1472.
    Found 16-bit adder for signal <Sum10_out1> created at line 1473.
    Found 18-bit adder for signal <Sum3_add_temp> created at line 1508.
    Found 17-bit adder for signal <Sum6_out1> created at line 1542.
    Found 18-bit adder for signal <Sum4_add_temp> created at line 1576.
    Found 18-bit adder for signal <Sum5_add_temp> created at line 1611.
    Found 9-bit subtractor for signal <Gain20_cast_2<16:8>> created at line 477.
    Found 11-bit subtractor for signal <Gain21_cast_2<20:10>> created at line 493.
    Found 12-bit subtractor for signal <Gain22_cast_2<22:11>> created at line 509.
    Found 12-bit subtractor for signal <Gain23_cast_2<22:11>> created at line 525.
    Found 12-bit subtractor for signal <Gain24_cast_2<22:11>> created at line 541.
    Found 12-bit subtractor for signal <Gain25_cast_2<22:11>> created at line 557.
    Found 12-bit subtractor for signal <Gain26_cast_2<22:11>> created at line 573.
    Found 12-bit subtractor for signal <Gain1_cast_2<22:11>> created at line 589.
    Found 12-bit subtractor for signal <Gain2_cast_2<22:11>> created at line 605.
    Found 12-bit subtractor for signal <Gain16_cast_2<22:11>> created at line 621.
    Found 12-bit subtractor for signal <Gain17_cast_2<22:11>> created at line 637.
    Found 12-bit subtractor for signal <Gain18_cast_2<22:11>> created at line 653.
    Found 12-bit subtractor for signal <Gain19_cast_2<22:11>> created at line 669.
    Found 12-bit subtractor for signal <Gain27_cast_2<22:11>> created at line 685.
    Found 14x10-bit multiplier for signal <Product1_mul_temp> created at line 469.
    Found 14x10-bit multiplier for signal <Product2_mul_temp> created at line 485.
    Found 14x10-bit multiplier for signal <Product3_mul_temp> created at line 501.
    Found 14x10-bit multiplier for signal <Product4_mul_temp> created at line 517.
    Found 14x10-bit multiplier for signal <Product5_mul_temp> created at line 533.
    Found 14x10-bit multiplier for signal <Product6_mul_temp> created at line 549.
    Found 14x10-bit multiplier for signal <Product7_mul_temp> created at line 565.
    Found 14x10-bit multiplier for signal <Product8_mul_temp> created at line 581.
    Found 14x10-bit multiplier for signal <Product9_mul_temp> created at line 597.
    Found 14x10-bit multiplier for signal <Product10_mul_temp> created at line 613.
    Found 14x10-bit multiplier for signal <Product11_mul_temp> created at line 629.
    Found 14x10-bit multiplier for signal <Product12_mul_temp> created at line 645.
    Found 14x10-bit multiplier for signal <Product13_mul_temp> created at line 661.
    Found 14x10-bit multiplier for signal <Product55_mul_temp> created at line 677.
    Summary:
	inferred  14 Multiplier(s).
	inferred  61 Adder/Subtractor(s).
	inferred 780 D-type flip-flop(s).
Unit <FIR_Hilbert_transpose_54_folded_fixed_point> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 512x9-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 14
 14x10-bit multiplier                                  : 14
# Adders/Subtractors                                   : 62
 11-bit adder                                          : 4
 11-bit subtractor                                     : 1
 12-bit adder                                          : 14
 12-bit subtractor                                     : 12
 13-bit adder                                          : 7
 14-bit adder                                          : 3
 15-bit adder                                          : 2
 16-bit adder                                          : 4
 17-bit adder                                          : 7
 18-bit adder                                          : 5
 24-bit adder                                          : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 58
 1-bit register                                        : 1
 10-bit register                                       : 1
 11-bit register                                       : 8
 12-bit register                                       : 4
 13-bit register                                       : 6
 14-bit register                                       : 6
 16-bit register                                       : 12
 17-bit register                                       : 16
 24-bit register                                       : 1
 9-bit register                                        : 3
# Multiplexers                                         : 2
 10-bit 2-to-1 multiplexer                             : 1
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DDS_GEN>.
The following registers are absorbed into accumulator <PHASE_ACC>: 1 register on signal <PHASE_ACC>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SINE_LUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 9-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <MEM_ADDR>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DDS_GEN> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 512x9-bit single-port distributed Read Only RAM       : 1
# Multipliers                                          : 14
 10x10-bit multiplier                                  : 3
 11x10-bit multiplier                                  : 2
 12x10-bit multiplier                                  : 1
 14x10-bit multiplier                                  : 1
 7x10-bit multiplier                                   : 3
 8x10-bit multiplier                                   : 2
 9x10-bit multiplier                                   : 2
# Adders/Subtractors                                   : 61
 11-bit adder                                          : 5
 11-bit subtractor                                     : 1
 12-bit adder                                          : 17
 12-bit subtractor                                     : 12
 13-bit adder                                          : 4
 14-bit adder                                          : 4
 16-bit adder                                          : 6
 17-bit adder                                          : 10
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Accumulators                                         : 1
 24-bit up accumulator                                 : 1
# Registers                                            : 800
 Flip-Flops                                            : 800
# Multiplexers                                         : 2
 10-bit 2-to-1 multiplexer                             : 1
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Delay26_out1_7> in Unit <FIR_Hilbert_transpose_54_folded_fixed_point> is equivalent to the following FF/Latch, which will be removed : <Delay26_out1_8> 
INFO:Xst:2261 - The FF/Latch <Delay27_out1_7> in Unit <FIR_Hilbert_transpose_54_folded_fixed_point> is equivalent to the following FF/Latch, which will be removed : <Delay27_out1_8> 

Optimizing unit <DDS_and_Hilbert> ...

Optimizing unit <DDS_GEN> ...

Optimizing unit <FIR_Hilbert_transpose_54_folded_fixed_point> ...
INFO:Xst:2261 - The FF/Latch <HilbertFIR/Delay48_out1_9> in Unit <DDS_and_Hilbert> is equivalent to the following FF/Latch, which will be removed : <HilbertFIR/Delay48_out1_8> 
INFO:Xst:2261 - The FF/Latch <HilbertFIR/Delay27_out1_5> in Unit <DDS_and_Hilbert> is equivalent to the following FF/Latch, which will be removed : <HilbertFIR/Delay27_out1_7> 
INFO:Xst:2261 - The FF/Latch <HilbertFIR/Delay26_out1_7> in Unit <DDS_and_Hilbert> is equivalent to the following 2 FFs/Latches, which will be removed : <HilbertFIR/Delay26_out1_6> <HilbertFIR/Delay26_out1_5> 
INFO:Xst:2261 - The FF/Latch <HilbertFIR/Delay49_out1_8> in Unit <DDS_and_Hilbert> is equivalent to the following FF/Latch, which will be removed : <HilbertFIR/Delay49_out1_9> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <HilbertFIR/Delay27_out1_6> in Unit <DDS_and_Hilbert> is equivalent to the following FF/Latch, which will be removed : <HilbertFIR/Delay27_out1_5> 
Found area constraint ratio of 100 (+ 5) on block DDS_and_Hilbert, actual ratio is 21.
FlipFlop dds/OUT_FREQ_0 has been replicated 4 time(s)
FlipFlop dds/OUT_FREQ_1 has been replicated 4 time(s)
FlipFlop dds/OUT_FREQ_2 has been replicated 4 time(s)
FlipFlop dds/OUT_FREQ_3 has been replicated 4 time(s)
FlipFlop dds/OUT_FREQ_4 has been replicated 4 time(s)
FlipFlop dds/OUT_FREQ_5 has been replicated 3 time(s)
FlipFlop dds/OUT_FREQ_6 has been replicated 4 time(s)
FlipFlop dds/OUT_FREQ_7 has been replicated 2 time(s)
FlipFlop dds/OUT_FREQ_8 has been replicated 2 time(s)
FlipFlop dds/OUT_FREQ_9 has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <DDS_and_Hilbert> :
	Found 4-bit shift register for signal <HilbertFIR/Delay4_out1_0>.
	Found 10-bit shift register for signal <HilbertFIR/Delay133_out1_0>.
	Found 6-bit shift register for signal <HilbertFIR/Delay135_out1_2>.
	Found 6-bit shift register for signal <HilbertFIR/Delay135_out1_1>.
Unit <DDS_and_Hilbert> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 824
 Flip-Flops                                            : 824
# Shift Registers                                      : 4
 10-bit shift register                                 : 1
 4-bit shift register                                  : 1
 6-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DDS_and_Hilbert.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3329
#      GND                         : 1
#      INV                         : 164
#      LUT1                        : 190
#      LUT2                        : 471
#      LUT3                        : 74
#      LUT4                        : 89
#      LUT5                        : 104
#      LUT6                        : 166
#      MUXCY                       : 983
#      MUXF7                       : 26
#      MUXF8                       : 11
#      VCC                         : 1
#      XORCY                       : 1049
# FlipFlops/Latches                : 841
#      FDC                         : 78
#      FDCE                        : 759
#      FDE                         : 4
# Shift Registers                  : 4
#      SRLC16E                     : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 43
#      IBUF                        : 26
#      OBUF                        : 17
# DSPs                             : 4
#      DSP48A1                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             841  out of  18224     4%  
 Number of Slice LUTs:                 1262  out of   9112    13%  
    Number used as Logic:              1258  out of   9112    13%  
    Number used as Memory:                4  out of   2176     0%  
       Number used as SRL:                4

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1641
   Number with an unused Flip Flop:     800  out of   1641    48%  
   Number with an unused LUT:           379  out of   1641    23%  
   Number of fully used LUT-FF pairs:   462  out of   1641    28%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          44
 Number of bonded IOBs:                  44  out of    232    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 845   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.676ns (Maximum Frequency: 103.350MHz)
   Minimum input arrival time before clock: 5.739ns
   Maximum output required time after clock: 13.202ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 9.676ns (frequency: 103.350MHz)
  Total number of paths / destination ports: 53417897 / 844
-------------------------------------------------------------------------
Delay:               9.676ns (Levels of Logic = 25)
  Source:            dds/OUT_FREQ_2_2 (FF)
  Destination:       HilbertFIR/Delay54_out1_15 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: dds/OUT_FREQ_2_2 to HilbertFIR/Delay54_out1_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.827  dds/OUT_FREQ_2_2 (dds/OUT_FREQ_2_2)
     LUT4:I0->O            7   0.203   0.774  HilbertFIR/Mmult_Product5_mul_temp_Madd1_cy<7>12 (HilbertFIR/Mmult_Product5_mul_temp_Madd1_cy<7>)
     LUT5:I4->O            1   0.205   0.580  HilbertFIR/Mmult_Product5_mul_temp_Madd1_xor<12>11 (HilbertFIR/Mmult_Product5_mul_temp_Madd_121)
     LUT4:I3->O            1   0.205   0.000  HilbertFIR/Mmult_Product5_mul_temp_Madd4_lut<12> (HilbertFIR/Mmult_Product5_mul_temp_Madd4_lut<12>)
     MUXCY:S->O            1   0.172   0.000  HilbertFIR/Mmult_Product5_mul_temp_Madd4_cy<12> (HilbertFIR/Mmult_Product5_mul_temp_Madd4_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  HilbertFIR/Mmult_Product5_mul_temp_Madd4_cy<13> (HilbertFIR/Mmult_Product5_mul_temp_Madd4_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  HilbertFIR/Mmult_Product5_mul_temp_Madd4_cy<14> (HilbertFIR/Mmult_Product5_mul_temp_Madd4_cy<14>)
     XORCY:CI->O           1   0.180   0.580  HilbertFIR/Mmult_Product5_mul_temp_Madd4_xor<15> (HilbertFIR/Mmult_Product5_mul_temp_Madd_154)
     LUT2:I1->O            1   0.205   0.000  HilbertFIR/Mmult_Product5_mul_temp_Madd5_lut<15> (HilbertFIR/Mmult_Product5_mul_temp_Madd5_lut<15>)
     MUXCY:S->O            1   0.172   0.000  HilbertFIR/Mmult_Product5_mul_temp_Madd5_cy<15> (HilbertFIR/Mmult_Product5_mul_temp_Madd5_cy<15>)
     XORCY:CI->O           1   0.180   0.580  HilbertFIR/Mmult_Product5_mul_temp_Madd5_xor<16> (HilbertFIR/Product5_mul_temp<16>)
     LUT1:I0->O            1   0.205   0.000  HilbertFIR/Madd_Product5_out1_cy<9>_rt (HilbertFIR/Madd_Product5_out1_cy<9>_rt)
     MUXCY:S->O            1   0.172   0.000  HilbertFIR/Madd_Product5_out1_cy<9> (HilbertFIR/Madd_Product5_out1_cy<9>)
     XORCY:CI->O           2   0.180   0.616  HilbertFIR/Madd_Product5_out1_xor<10> (HilbertFIR/Product5_out1<10>)
     INV:I->O              1   0.206   0.000  HilbertFIR/Msub_Gain24_cast_2<22:11>_lut<10>_INV_0 (HilbertFIR/Msub_Gain24_cast_2<22:11>_lut<10>)
     MUXCY:S->O            0   0.172   0.000  HilbertFIR/Msub_Gain24_cast_2<22:11>_cy<10> (HilbertFIR/Msub_Gain24_cast_2<22:11>_cy<10>)
     XORCY:CI->O           6   0.180   0.745  HilbertFIR/Msub_Gain24_cast_2<22:11>_xor<11> (HilbertFIR/Gain24_cast_2<22>)
     LUT2:I1->O            1   0.205   0.000  HilbertFIR/Madd_Sum10_add_temp_Madd_lut<11> (HilbertFIR/Madd_Sum10_add_temp_Madd_lut<11>)
     MUXCY:S->O            1   0.172   0.000  HilbertFIR/Madd_Sum10_add_temp_Madd_cy<11> (HilbertFIR/Madd_Sum10_add_temp_Madd_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  HilbertFIR/Madd_Sum10_add_temp_Madd_cy<12> (HilbertFIR/Madd_Sum10_add_temp_Madd_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  HilbertFIR/Madd_Sum10_add_temp_Madd_cy<13> (HilbertFIR/Madd_Sum10_add_temp_Madd_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  HilbertFIR/Madd_Sum10_add_temp_Madd_cy<14> (HilbertFIR/Madd_Sum10_add_temp_Madd_cy<14>)
     XORCY:CI->O           1   0.180   0.580  HilbertFIR/Madd_Sum10_add_temp_Madd_xor<15> (HilbertFIR/Sum10_add_temp<15>)
     LUT1:I0->O            1   0.205   0.000  HilbertFIR/Madd_Sum10_out1_cy<14>_rt (HilbertFIR/Madd_Sum10_out1_cy<14>_rt)
     MUXCY:S->O            0   0.172   0.000  HilbertFIR/Madd_Sum10_out1_cy<14> (HilbertFIR/Madd_Sum10_out1_cy<14>)
     XORCY:CI->O           1   0.180   0.000  HilbertFIR/Madd_Sum10_out1_xor<15> (HilbertFIR/Sum10_out1<15>)
     FDCE:D                    0.102          HilbertFIR/Delay54_out1_15
    ----------------------------------------
    Total                      9.676ns (4.395ns logic, 5.281ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 1904 / 1628
-------------------------------------------------------------------------
Offset:              5.739ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       dds/PHASE_ACC_23 (FF)
  Destination Clock: CLK rising

  Data Path: RST to dds/PHASE_ACC_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           760   1.222   2.149  RST_IBUF (RST_IBUF)
     INV:I->O             78   0.206   1.732  dds/RST_inv1_INV_0 (dds/RST_inv)
     FDC:CLR                   0.430          dds/DEL_MSB
    ----------------------------------------
    Total                      5.739ns (1.858ns logic, 3.881ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 173315 / 17
-------------------------------------------------------------------------
Offset:              13.202ns (Levels of Logic = 17)
  Source:            dds/OUT_FREQ_5 (FF)
  Destination:       OUT<16> (PAD)
  Source Clock:      CLK rising

  Data Path: dds/OUT_FREQ_5 to OUT<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            134   0.447   2.195  dds/OUT_FREQ_5 (dds/OUT_FREQ_5)
     LUT3:I0->O            1   0.205   0.000  HilbertFIR/Mmult_Product1_mul_temp_Madd2_lut<5> (HilbertFIR/Mmult_Product1_mul_temp_Madd2_lut<5>)
     XORCY:LI->O           1   0.136   0.944  HilbertFIR/Mmult_Product1_mul_temp_Madd2_xor<5> (HilbertFIR/Product1_mul_temp<5>)
     LUT6:I0->O            1   0.203   0.808  HilbertFIR/Madd_Product1_out1_lut<0>_SW0 (N22)
     LUT6:I3->O           11   0.205   0.883  HilbertFIR/Madd_Product1_out1_lut<0> (HilbertFIR/Madd_Product1_out1_lut<0>)
     LUT6:I5->O           10   0.205   0.857  HilbertFIR/Madd_Product1_out1_cy<4>11 (HilbertFIR/Madd_Product1_out1_cy<4>)
     LUT2:I1->O            2   0.205   0.981  HilbertFIR/Madd_Product1_out1_xor<5>11 (HilbertFIR/Product1_out1<5>)
     LUT6:I0->O            8   0.203   0.907  HilbertFIR/Msub_Gain20_cast_2<16:8>_cy<5>11 (HilbertFIR/Msub_Gain20_cast_2<16:8>_cy<5>)
     LUT5:I3->O            1   0.203   0.000  HilbertFIR/Madd_Sum5_add_temp_Madd_lut<9> (HilbertFIR/Madd_Sum5_add_temp_Madd_lut<9>)
     MUXCY:S->O            1   0.172   0.000  HilbertFIR/Madd_Sum5_add_temp_Madd_cy<9> (HilbertFIR/Madd_Sum5_add_temp_Madd_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  HilbertFIR/Madd_Sum5_add_temp_Madd_cy<10> (HilbertFIR/Madd_Sum5_add_temp_Madd_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  HilbertFIR/Madd_Sum5_add_temp_Madd_cy<11> (HilbertFIR/Madd_Sum5_add_temp_Madd_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  HilbertFIR/Madd_Sum5_add_temp_Madd_cy<12> (HilbertFIR/Madd_Sum5_add_temp_Madd_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  HilbertFIR/Madd_Sum5_add_temp_Madd_cy<13> (HilbertFIR/Madd_Sum5_add_temp_Madd_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  HilbertFIR/Madd_Sum5_add_temp_Madd_cy<14> (HilbertFIR/Madd_Sum5_add_temp_Madd_cy<14>)
     MUXCY:CI->O           0   0.019   0.000  HilbertFIR/Madd_Sum5_add_temp_Madd_cy<15> (HilbertFIR/Madd_Sum5_add_temp_Madd_cy<15>)
     XORCY:CI->O           1   0.180   0.579  HilbertFIR/Madd_Sum5_add_temp_Madd_xor<16> (OUT_16_OBUF)
     OBUF:I->O                 2.571          OUT_16_OBUF (OUT<16>)
    ----------------------------------------
    Total                     13.202ns (5.049ns logic, 8.153ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.676|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.61 secs
 
--> 

Total memory usage is 277412 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    8 (   0 filtered)

