Analysis & Synthesis report for 8-bit-cpu
Mon Jan 07 16:04:14 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated
 14. Source assignments for RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated
 15. Parameter Settings for User Entity Instance: uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: REGS_MD:inst4|lpm_latch0:inst1|LPM_LATCH:inst
 17. Parameter Settings for User Entity Instance: REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component
 18. Parameter Settings for User Entity Instance: REGS_MD:inst4|lpm_latch0:inst3|LPM_LATCH:inst
 19. Parameter Settings for User Entity Instance: REGS_MD:inst4|lpm_latch0:inst2|LPM_LATCH:inst
 20. Parameter Settings for User Entity Instance: RAM8:inst3|altsyncram:altsyncram_component
 21. altsyncram Parameter Settings by Entity Instance
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 07 16:04:13 2019            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; 8-bit-cpu                                        ;
; Top-level Entity Name              ; cpu_8bit                                         ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; 566                                              ;
;     Total combinational functions  ; 561                                              ;
;     Dedicated logic registers      ; 19                                               ;
; Total registers                    ; 19                                               ;
; Total pins                         ; 173                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 3,584                                            ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C55F484C8       ;                    ;
; Top-level entity name                                                      ; cpu_8bit           ; 8-bit-cpu          ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; step.bdf                         ; yes             ; User Block Diagram/Schematic File      ; F:/GitHub/Computer-composition-principle/step.bdf                         ;         ;
; ALU181A.v                        ; yes             ; User Verilog HDL File                  ; F:/GitHub/Computer-composition-principle/ALU181A.v                        ;         ;
; decoder_A.bdf                    ; yes             ; User Block Diagram/Schematic File      ; F:/GitHub/Computer-composition-principle/decoder_A.bdf                    ;         ;
; decoder_B.bdf                    ; yes             ; User Block Diagram/Schematic File      ; F:/GitHub/Computer-composition-principle/decoder_B.bdf                    ;         ;
; decoder_C.bdf                    ; yes             ; User Block Diagram/Schematic File      ; F:/GitHub/Computer-composition-principle/decoder_C.bdf                    ;         ;
; decoder_D.bdf                    ; yes             ; User Block Diagram/Schematic File      ; F:/GitHub/Computer-composition-principle/decoder_D.bdf                    ;         ;
; uI_C.bdf                         ; yes             ; User Block Diagram/Schematic File      ; F:/GitHub/Computer-composition-principle/uI_C.bdf                         ;         ;
; uA_reg.bdf                       ; yes             ; User Block Diagram/Schematic File      ; F:/GitHub/Computer-composition-principle/uA_reg.bdf                       ;         ;
; LDR0_2.bdf                       ; yes             ; User Block Diagram/Schematic File      ; F:/GitHub/Computer-composition-principle/LDR0_2.bdf                       ;         ;
; REG0_2.bdf                       ; yes             ; User Block Diagram/Schematic File      ; F:/GitHub/Computer-composition-principle/REG0_2.bdf                       ;         ;
; ALU_MD.bdf                       ; yes             ; User Block Diagram/Schematic File      ; F:/GitHub/Computer-composition-principle/ALU_MD.bdf                       ;         ;
; REGS_MD.bdf                      ; yes             ; User Block Diagram/Schematic File      ; F:/GitHub/Computer-composition-principle/REGS_MD.bdf                      ;         ;
; counter.v                        ; yes             ; User Wizard-Generated File             ; F:/GitHub/Computer-composition-principle/counter.v                        ;         ;
; lpm_latch0.bdf                   ; yes             ; User Block Diagram/Schematic File      ; F:/GitHub/Computer-composition-principle/lpm_latch0.bdf                   ;         ;
; uP_ROM.v                         ; yes             ; User Wizard-Generated File             ; F:/GitHub/Computer-composition-principle/uP_ROM.v                         ;         ;
; uPC.bdf                          ; yes             ; User Block Diagram/Schematic File      ; F:/GitHub/Computer-composition-principle/uPC.bdf                          ;         ;
; RAM8.v                           ; yes             ; User Wizard-Generated File             ; F:/GitHub/Computer-composition-principle/RAM8.v                           ;         ;
; cpu_8bit.bdf                     ; yes             ; User Block Diagram/Schematic File      ; F:/GitHub/Computer-composition-principle/cpu_8bit.bdf                     ;         ;
; 74139m.bdf                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74139m.bdf            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_gqb1.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf           ;         ;
; DATA24X6.mif                     ; yes             ; Auto-Found Memory Initialization File  ; F:/GitHub/Computer-composition-principle/DATA24X6.mif                     ;         ;
; 74138.bdf                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74138.bdf             ;         ;
; lpm_latch.tdf                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf           ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_k5j.tdf                  ; yes             ; Auto-Generated Megafunction            ; F:/GitHub/Computer-composition-principle/db/cntr_k5j.tdf                  ;         ;
; db/altsyncram_r1k1.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/GitHub/Computer-composition-principle/db/altsyncram_r1k1.tdf           ;         ;
; data8x8.mif                      ; yes             ; Auto-Found Memory Initialization File  ; F:/GitHub/Computer-composition-principle/data8x8.mif                      ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 566                                                                                           ;
;                                             ;                                                                                               ;
; Total combinational functions               ; 561                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                               ;
;     -- 4 input functions                    ; 261                                                                                           ;
;     -- 3 input functions                    ; 192                                                                                           ;
;     -- <=2 input functions                  ; 108                                                                                           ;
;                                             ;                                                                                               ;
; Logic elements by mode                      ;                                                                                               ;
;     -- normal mode                          ; 434                                                                                           ;
;     -- arithmetic mode                      ; 127                                                                                           ;
;                                             ;                                                                                               ;
; Total registers                             ; 19                                                                                            ;
;     -- Dedicated logic registers            ; 19                                                                                            ;
;     -- I/O registers                        ; 0                                                                                             ;
;                                             ;                                                                                               ;
; I/O pins                                    ; 173                                                                                           ;
; Total memory bits                           ; 3584                                                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                             ;
; Maximum fan-out node                        ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[20] ;
; Maximum fan-out                             ; 85                                                                                            ;
; Total fan-out                               ; 2476                                                                                          ;
; Average fan-out                             ; 2.58                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                       ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                             ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; |cpu_8bit                                    ; 561 (54)          ; 19 (0)       ; 3584        ; 0            ; 0       ; 0         ; 173  ; 0            ; |cpu_8bit                                                                                       ; work         ;
;    |ALU_MD:inst7|                            ; 421 (20)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|ALU_MD:inst7                                                                          ; work         ;
;       |ALU181A:inst1|                        ; 364 (364)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|ALU_MD:inst7|ALU181A:inst1                                                            ; work         ;
;       |LDR0_2:inst|                          ; 10 (3)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|ALU_MD:inst7|LDR0_2:inst                                                              ; work         ;
;          |74139m:21312|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|ALU_MD:inst7|LDR0_2:inst|74139m:21312                                                 ; work         ;
;          |74139m:ins123t2|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|ALU_MD:inst7|LDR0_2:inst|74139m:ins123t2                                              ; work         ;
;          |74139m:inst1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|ALU_MD:inst7|LDR0_2:inst|74139m:inst1                                                 ; work         ;
;       |REG0_2:inst2|                         ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|ALU_MD:inst7|REG0_2:inst2                                                             ; work         ;
;    |RAM8:inst3|                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|RAM8:inst3                                                                            ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|RAM8:inst3|altsyncram:altsyncram_component                                            ; work         ;
;          |altsyncram_r1k1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated             ; work         ;
;    |REGS_MD:inst4|                           ; 36 (4)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|REGS_MD:inst4                                                                         ; work         ;
;       |counter:inst|                         ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|REGS_MD:inst4|counter:inst                                                            ; work         ;
;          |lpm_counter:LPM_COUNTER_component| ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component                          ; work         ;
;             |cntr_k5j:auto_generated|        ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated  ; work         ;
;       |lpm_latch0:inst1|                     ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|REGS_MD:inst4|lpm_latch0:inst1                                                        ; work         ;
;          |lpm_latch:inst|                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst                                         ; work         ;
;       |lpm_latch0:inst2|                     ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|REGS_MD:inst4|lpm_latch0:inst2                                                        ; work         ;
;          |lpm_latch:inst|                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst                                         ; work         ;
;       |lpm_latch0:inst3|                     ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|REGS_MD:inst4|lpm_latch0:inst3                                                        ; work         ;
;          |lpm_latch:inst|                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst                                         ; work         ;
;    |STEP:inst1|                              ; 3 (3)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|STEP:inst1                                                                            ; work         ;
;    |uPC:inst6|                               ; 47 (0)            ; 6 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|uPC:inst6                                                                             ; work         ;
;       |decoder_A:inst2|                      ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|uPC:inst6|decoder_A:inst2                                                             ; work         ;
;          |74138:inst|                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|uPC:inst6|decoder_A:inst2|74138:inst                                                  ; work         ;
;       |decoder_B:inst3|                      ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|uPC:inst6|decoder_B:inst3                                                             ; work         ;
;          |74138:decoder_B_1|                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|uPC:inst6|decoder_B:inst3|74138:decoder_B_1                                           ; work         ;
;       |decoder_C:inst12|                     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|uPC:inst6|decoder_C:inst12                                                            ; work         ;
;          |74138:decoder_C_1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|uPC:inst6|decoder_C:inst12|74138:decoder_C_1                                          ; work         ;
;       |decoder_D:inst5|                      ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|uPC:inst6|decoder_D:inst5                                                             ; work         ;
;          |74139m:inst|                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|uPC:inst6|decoder_D:inst5|74139m:inst                                                 ; work         ;
;       |uA_reg:inst9|                         ; 20 (20)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|uPC:inst6|uA_reg:inst9                                                                ; work         ;
;       |uI_C:inst11|                          ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|uPC:inst6|uI_C:inst11                                                                 ; work         ;
;       |uP_ROM:inst6|                         ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|uPC:inst6|uP_ROM:inst6                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_gqb1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_8bit|uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                             ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+--------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ALTSYNCRAM             ; M9K  ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; DATA8X8.mif  ;
; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ALTSYNCRAM ; M9K  ; ROM         ; 64           ; 24           ; --           ; --           ; 1536 ; DATA24X6.mif ;
+--------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File                                    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+----------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |cpu_8bit|RAM8:inst3                 ; F:/GitHub/Computer-composition-principle/RAM8.v    ;
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |cpu_8bit|REGS_MD:inst4|counter:inst ; F:/GitHub/Computer-composition-principle/counter.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |cpu_8bit|uPC:inst6|uP_ROM:inst6     ; F:/GitHub/Computer-composition-principle/uP_ROM.v  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+----------------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                               ; Latch Enable Signal             ; Free of Timing Hazards ;
+----------------------------------------------------------+---------------------------------+------------------------+
; ALU_MD:inst7|inst7[7]                                    ; ALU_MD:inst7|inst10             ; yes                    ;
; ALU_MD:inst7|inst8[7]                                    ; ALU_MD:inst7|inst11             ; yes                    ;
; ALU_MD:inst7|inst7[6]                                    ; ALU_MD:inst7|inst10             ; yes                    ;
; ALU_MD:inst7|inst8[6]                                    ; ALU_MD:inst7|inst11             ; yes                    ;
; ALU_MD:inst7|inst7[5]                                    ; ALU_MD:inst7|inst10             ; yes                    ;
; ALU_MD:inst7|inst8[5]                                    ; ALU_MD:inst7|inst11             ; yes                    ;
; ALU_MD:inst7|inst7[4]                                    ; ALU_MD:inst7|inst10             ; yes                    ;
; ALU_MD:inst7|inst8[4]                                    ; ALU_MD:inst7|inst11             ; yes                    ;
; ALU_MD:inst7|inst7[3]                                    ; ALU_MD:inst7|inst10             ; yes                    ;
; ALU_MD:inst7|inst8[3]                                    ; ALU_MD:inst7|inst11             ; yes                    ;
; ALU_MD:inst7|inst7[2]                                    ; ALU_MD:inst7|inst10             ; yes                    ;
; ALU_MD:inst7|inst8[2]                                    ; ALU_MD:inst7|inst11             ; yes                    ;
; ALU_MD:inst7|inst7[1]                                    ; ALU_MD:inst7|inst10             ; yes                    ;
; ALU_MD:inst7|inst8[1]                                    ; ALU_MD:inst7|inst11             ; yes                    ;
; ALU_MD:inst7|inst7[0]                                    ; ALU_MD:inst7|inst10             ; yes                    ;
; ALU_MD:inst7|inst8[0]                                    ; ALU_MD:inst7|inst11             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; REGS_MD:inst4|inst7             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; REGS_MD:inst4|inst7             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; REGS_MD:inst4|inst7             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; REGS_MD:inst4|inst7             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; REGS_MD:inst4|inst7             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; REGS_MD:inst4|inst7             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; REGS_MD:inst4|inst7             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; REGS_MD:inst4|inst7             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; REGS_MD:inst4|inst6             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; REGS_MD:inst4|inst6             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; REGS_MD:inst4|inst6             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; REGS_MD:inst4|inst6             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; REGS_MD:inst4|inst6             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; REGS_MD:inst4|inst6             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; REGS_MD:inst4|inst6             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ; REGS_MD:inst4|inst6             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; REGS_MD:inst4|inst9             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; REGS_MD:inst4|inst9             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; REGS_MD:inst4|inst9             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; REGS_MD:inst4|inst9             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; REGS_MD:inst4|inst9             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; REGS_MD:inst4|inst9             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; REGS_MD:inst4|inst9             ; yes                    ;
; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; REGS_MD:inst4|inst9             ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; ALU_MD:inst7|REG0_2:inst2|inst3 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ; ALU_MD:inst7|REG0_2:inst2|inst3 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; ALU_MD:inst7|REG0_2:inst2|inst3 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; ALU_MD:inst7|REG0_2:inst2|inst3 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; ALU_MD:inst7|REG0_2:inst2|inst3 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; ALU_MD:inst7|REG0_2:inst2|inst3 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; ALU_MD:inst7|REG0_2:inst2|inst3 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; ALU_MD:inst7|REG0_2:inst2|inst3 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; ALU_MD:inst7|REG0_2:inst2|inst4 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; ALU_MD:inst7|REG0_2:inst2|inst4 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; ALU_MD:inst7|REG0_2:inst2|inst4 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; ALU_MD:inst7|REG0_2:inst2|inst4 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; ALU_MD:inst7|REG0_2:inst2|inst4 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; ALU_MD:inst7|REG0_2:inst2|inst4 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; ALU_MD:inst7|REG0_2:inst2|inst4 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; ALU_MD:inst7|REG0_2:inst2|inst4 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; ALU_MD:inst7|REG0_2:inst2|inst5 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ; ALU_MD:inst7|REG0_2:inst2|inst5 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; ALU_MD:inst7|REG0_2:inst2|inst5 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; ALU_MD:inst7|REG0_2:inst2|inst5 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; ALU_MD:inst7|REG0_2:inst2|inst5 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; ALU_MD:inst7|REG0_2:inst2|inst5 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; ALU_MD:inst7|REG0_2:inst2|inst5 ; yes                    ;
; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; ALU_MD:inst7|REG0_2:inst2|inst5 ; yes                    ;
; Number of user-specified and inferred latches = 64       ;                                 ;                        ;
+----------------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 19    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 19    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 31:1               ; 8 bits    ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |cpu_8bit|ALU_MD:inst7|ALU181A:inst1|Mux1 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 24                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; DATA24X6.mif         ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_gqb1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGS_MD:inst4|lpm_latch0:inst1|LPM_LATCH:inst ;
+----------------+--------+------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                             ;
+----------------+--------+------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Untyped                                                          ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                          ;
+----------------+--------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                               ;
+------------------------+-------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                     ;
; LPM_DIRECTION          ; UP          ; Untyped                                                            ;
; LPM_MODULUS            ; 0           ; Untyped                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                            ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                 ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                 ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                            ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                            ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                            ;
; CBXI_PARAMETER         ; cntr_k5j    ; Untyped                                                            ;
+------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGS_MD:inst4|lpm_latch0:inst3|LPM_LATCH:inst ;
+----------------+--------+------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                             ;
+----------------+--------+------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Untyped                                                          ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                          ;
+----------------+--------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGS_MD:inst4|lpm_latch0:inst2|LPM_LATCH:inst ;
+----------------+--------+------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                             ;
+----------------+--------+------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Untyped                                                          ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                          ;
+----------------+--------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM8:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; DATA8X8.mif          ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_r1k1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 2                                                      ;
; Entity Instance                           ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                    ;
;     -- WIDTH_A                            ; 24                                                     ;
;     -- NUMWORDS_A                         ; 64                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; RAM8:inst3|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                            ;
;     -- WIDTH_A                            ; 8                                                      ;
;     -- NUMWORDS_A                         ; 256                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Jan 07 16:04:10 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8-bit-cpu -c 8-bit-cpu
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file MY_ALU.v is missing
Warning (12019): Can't analyze file -- file 8-bit-cpu.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file step.bdf
    Info (12023): Found entity 1: STEP
Info (12021): Found 1 design units, including 1 entities, in source file alu181a.v
    Info (12023): Found entity 1: ALU181A
Info (12021): Found 1 design units, including 1 entities, in source file decoder_a.bdf
    Info (12023): Found entity 1: decoder_A
Info (12021): Found 1 design units, including 1 entities, in source file decoder_b.bdf
    Info (12023): Found entity 1: decoder_B
Info (12021): Found 1 design units, including 1 entities, in source file decoder_c.bdf
    Info (12023): Found entity 1: decoder_C
Info (12021): Found 1 design units, including 1 entities, in source file decoder_d.bdf
    Info (12023): Found entity 1: decoder_D
Info (12021): Found 1 design units, including 1 entities, in source file ui_c.bdf
    Info (12023): Found entity 1: uI_C
Info (12021): Found 1 design units, including 1 entities, in source file ua_reg.bdf
    Info (12023): Found entity 1: uA_reg
Info (12021): Found 1 design units, including 1 entities, in source file ldr0_2.bdf
    Info (12023): Found entity 1: LDR0_2
Info (12021): Found 1 design units, including 1 entities, in source file reg0_2.bdf
    Info (12023): Found entity 1: REG0_2
Info (12021): Found 1 design units, including 1 entities, in source file alu_md.bdf
    Info (12023): Found entity 1: ALU_MD
Warning (12019): Can't analyze file -- file RESG_MD.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file regs_md.bdf
    Info (12023): Found entity 1: REGS_MD
Info (12021): Found 1 design units, including 1 entities, in source file cnt8b.bdf
    Info (12023): Found entity 1: CNT8B
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file dff_test.bdf
    Info (12023): Found entity 1: DFF_test
Info (12021): Found 1 design units, including 1 entities, in source file lpm_latch0.bdf
    Info (12023): Found entity 1: lpm_latch0
Info (12021): Found 1 design units, including 1 entities, in source file up_rom.v
    Info (12023): Found entity 1: uP_ROM
Info (12021): Found 1 design units, including 1 entities, in source file up_rom_test.bdf
    Info (12023): Found entity 1: uP_ROM_test
Info (12021): Found 1 design units, including 1 entities, in source file upc.bdf
    Info (12023): Found entity 1: uPC
Info (12021): Found 1 design units, including 1 entities, in source file ram_test.bdf
    Info (12023): Found entity 1: RAM_test
Info (12021): Found 1 design units, including 1 entities, in source file ram8.v
    Info (12023): Found entity 1: RAM8
Info (12021): Found 1 design units, including 1 entities, in source file cpu_8bit.bdf
    Info (12023): Found entity 1: cpu_8bit
Info (12127): Elaborating entity "cpu_8bit" for the top level hierarchy
Info (12128): Elaborating entity "ALU_MD" for hierarchy "ALU_MD:inst7"
Info (12128): Elaborating entity "ALU181A" for hierarchy "ALU_MD:inst7|ALU181A:inst1"
Warning (10235): Verilog HDL Always Construct warning at ALU181A.v(26): variable "F9" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "LDR0_2" for hierarchy "ALU_MD:inst7|LDR0_2:inst"
Warning (275011): Block or symbol "NOT" of instance "inst8" overlaps another block or symbol
Info (12128): Elaborating entity "74139M" for hierarchy "ALU_MD:inst7|LDR0_2:inst|74139M:21312"
Info (12130): Elaborated megafunction instantiation "ALU_MD:inst7|LDR0_2:inst|74139M:21312"
Info (12128): Elaborating entity "REG0_2" for hierarchy "ALU_MD:inst7|REG0_2:inst2"
Info (12128): Elaborating entity "uPC" for hierarchy "uPC:inst6"
Info (12128): Elaborating entity "decoder_D" for hierarchy "uPC:inst6|decoder_D:inst5"
Info (12128): Elaborating entity "uP_ROM" for hierarchy "uPC:inst6|uP_ROM:inst6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DATA24X6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gqb1.tdf
    Info (12023): Found entity 1: altsyncram_gqb1
Info (12128): Elaborating entity "altsyncram_gqb1" for hierarchy "uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated"
Info (12128): Elaborating entity "uA_reg" for hierarchy "uPC:inst6|uA_reg:inst9"
Info (12128): Elaborating entity "uI_C" for hierarchy "uPC:inst6|uI_C:inst11"
Info (12128): Elaborating entity "decoder_C" for hierarchy "uPC:inst6|decoder_C:inst12"
Info (12128): Elaborating entity "74138" for hierarchy "uPC:inst6|decoder_C:inst12|74138:decoder_C_1"
Info (12130): Elaborated megafunction instantiation "uPC:inst6|decoder_C:inst12|74138:decoder_C_1"
Info (12128): Elaborating entity "decoder_A" for hierarchy "uPC:inst6|decoder_A:inst2"
Info (12128): Elaborating entity "decoder_B" for hierarchy "uPC:inst6|decoder_B:inst3"
Info (12128): Elaborating entity "STEP" for hierarchy "STEP:inst1"
Info (12128): Elaborating entity "REGS_MD" for hierarchy "REGS_MD:inst4"
Info (12128): Elaborating entity "lpm_latch0" for hierarchy "REGS_MD:inst4|lpm_latch0:inst1"
Info (12128): Elaborating entity "LPM_LATCH" for hierarchy "REGS_MD:inst4|lpm_latch0:inst1|LPM_LATCH:inst"
Info (12130): Elaborated megafunction instantiation "REGS_MD:inst4|lpm_latch0:inst1|LPM_LATCH:inst"
Info (12133): Instantiated megafunction "REGS_MD:inst4|lpm_latch0:inst1|LPM_LATCH:inst" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "8"
Info (12128): Elaborating entity "counter" for hierarchy "REGS_MD:inst4|counter:inst"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_k5j.tdf
    Info (12023): Found entity 1: cntr_k5j
Info (12128): Elaborating entity "cntr_k5j" for hierarchy "REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated"
Info (12128): Elaborating entity "RAM8" for hierarchy "RAM8:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM8:inst3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RAM8:inst3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RAM8:inst3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DATA8X8.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1k1.tdf
    Info (12023): Found entity 1: altsyncram_r1k1
Info (12128): Elaborating entity "altsyncram_r1k1" for hierarchy "RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "inst5[7]" to the node "ALU_MD:inst7|inst7[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst5[6]" to the node "ALU_MD:inst7|inst7[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst5[5]" to the node "ALU_MD:inst7|inst7[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst5[4]" to the node "ALU_MD:inst7|inst7[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst5[3]" to the node "ALU_MD:inst7|inst7[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst5[2]" to the node "ALU_MD:inst7|inst7[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst5[1]" to the node "ALU_MD:inst7|inst7[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst5[0]" to the node "ALU_MD:inst7|inst7[0]" into an OR gate
Warning (13012): Latch REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[15]
Warning (13012): Latch REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[15]
Warning (13012): Latch REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[15]
Warning (13012): Latch REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[15]
Warning (13012): Latch REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[15]
Warning (13012): Latch REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[15]
Warning (13012): Latch REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[15]
Warning (13012): Latch REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[15]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst1[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst1[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst1[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst1[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst1[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst1[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst1[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst1[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst2[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst2[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst2[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst2[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst2[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst2[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst2[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13012): Latch ALU_MD:inst7|REG0_2:inst2|inst2[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "uPC:inst6|uA_reg:inst9|inst2" is converted into an equivalent circuit using register "uPC:inst6|uA_reg:inst9|inst2~_emulated" and latch "uPC:inst6|uA_reg:inst9|inst2~1"
    Warning (13310): Register "uPC:inst6|uA_reg:inst9|inst1" is converted into an equivalent circuit using register "uPC:inst6|uA_reg:inst9|inst1~_emulated" and latch "uPC:inst6|uA_reg:inst9|inst1~1"
    Warning (13310): Register "uPC:inst6|uA_reg:inst9|inst5" is converted into an equivalent circuit using register "uPC:inst6|uA_reg:inst9|inst5~_emulated" and latch "uPC:inst6|uA_reg:inst9|inst5~1"
    Warning (13310): Register "uPC:inst6|uA_reg:inst9|inst4" is converted into an equivalent circuit using register "uPC:inst6|uA_reg:inst9|inst4~_emulated" and latch "uPC:inst6|uA_reg:inst9|inst4~1"
    Warning (13310): Register "uPC:inst6|uA_reg:inst9|inst" is converted into an equivalent circuit using register "uPC:inst6|uA_reg:inst9|inst~_emulated" and latch "uPC:inst6|uA_reg:inst9|inst~1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SE[6]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 771 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 160 output pins
    Info (21061): Implemented 566 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 86 warnings
    Info: Peak virtual memory: 4655 megabytes
    Info: Processing ended: Mon Jan 07 16:04:14 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


