Assembler report for pcie_de_gen1_x8_ast128
Wed Oct 21 20:30:28 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/output_files/pcie_de_gen1_x8_ast128.sof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Wed Oct 21 20:30:28 2020 ;
; Revision Name         ; pcie_de_gen1_x8_ast128                ;
; Top-level Entity Name ; pcie_de_gen1_x8_ast128                ;
; Family                ; Stratix V                             ;
; Device                ; 5SGXEA7N2F45C2                        ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+------------------------------------------------+
; Assembler Encrypted IP Cores Summary           ;
+--------+------------------------+--------------+
; Vendor ; IP Core Name           ; License Type ;
+--------+------------------------+--------------+
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed     ;
+--------+------------------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                     ;
+-----------------------------------------------------------------------------------------------+
; File Name                                                                                     ;
+-----------------------------------------------------------------------------------------------+
; D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/output_files/pcie_de_gen1_x8_ast128.sof ;
+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/output_files/pcie_de_gen1_x8_ast128.sof ;
+----------------+--------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                ;
+----------------+--------------------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x03E07A99                                                                                             ;
; Checksum       ; 0x03E07A99                                                                                             ;
+----------------+--------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition
    Info: Processing started: Wed Oct 21 20:29:28 2020
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off pcie_de_gen1_x8_ast128 -c pcie_de_gen1_x8_ast128
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv Line: 182
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv Line: 182
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv Line: 182
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv Line: 182
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv Line: 182
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv Line: 182
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv Line: 182
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv Line: 182
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv Line: 182
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 5425 megabytes
    Info: Processing ended: Wed Oct 21 20:30:28 2020
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:00:57


