C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\UI\Editor\Tranquil.xml
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\UI\Editor\xT50.xml
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\constraints.ucf
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\project.tcl
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\block_memory.ngc
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\block_memory.v
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\core.v
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\top_module.v
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\segment_display_decoder.v
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\prog_roms.v
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\processor.v
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\segment_display_rom.v
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\reset_conditioner.v
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\globals.txt
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\DLL\CSerial.dll
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\TIDE.exe.config
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\TIDE.exe
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\TIDE.pdb
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\ColorFont.dll
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\ICSharpCode.AvalonEdit.dll
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\AboutWindow.g.cs
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\ErrorsWarningsWindow.g.cs
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\IseDirectoryWindow.g.cs
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\MainWindow.g.cs
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\App.g.cs
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\TIDE_Content.g.cs
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\TIDE_MarkupCompile.cache
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\TIDE_MarkupCompile.lref
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\AboutWindow.baml
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\ErrorsWarningsWindow.baml
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\IseDirectoryWindow.baml
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\MainWindow.baml
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\TIDE.g.resources
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\TIDE.Properties.Resources.resources
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\TIDE.csproj.GenerateResource.Cache
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\TIDE.exe
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\TIDE.pdb
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\TIDE.csprojResolveAssemblyReference.cache
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\custom_clock.v
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\ManualWindow.g.cs
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\ManualWindow.baml
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\Index.html
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\Images\Tonium_Logo.png
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\Styles\Common.css
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\Images\Overview.png
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\Images\Memory-mapped_IO_Example.png
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\Images\Multi-core_Architecture.png
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\Images\Memory_Architecture.png
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\2\InstructionSet.html
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\2\MultiCoreArchitecture.html
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\2\MemoryArchitecture.html
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\2\MemoryMappedIO.html
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\3\LabelStatements.html
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\3\InstructionStatements.html
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\1\Overview.html
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\3\ConstStatements.html
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\3\NumeralLiterals.html
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\3\ScopeStatements.html
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\_Template.html
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\2\ProgramROM.html
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\2\ConfigurableDesign.html
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\3\ConfigStatements.html
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\3\CommentingCode.html
C:\Users\Robert\documents\visual studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\Images\Scopes.png
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\2\ProgramROM.html
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\2\ConfigurableDesign.html
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\3\ConstStatements.html
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\3\NumeralLiterals.html
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\3\ScopeStatements.html
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\3\ConfigStatements.html
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\3\CommentingCode.html
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\Images\Memory-mapped_IO_Example.png
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\Images\Memory_Architecture.png
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\Images\Multi-core_Architecture.png
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\Images\Overview.png
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\2\InstructionSet.html
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\2\MultiCoreArchitecture.html
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\2\MemoryArchitecture.html
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\2\MemoryMappedIO.html
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\3\LabelStatements.html
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\3\InstructionStatements.html
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\Images\Scopes.png
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\_Template.html
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\1\Overview.html
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\Images\Tonium_Logo.png
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\Index.html
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\Manual\Styles\Common.css
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\UI\Editor\Tranquil.xml
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\UI\Editor\xT50.xml
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\constraints.ucf
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\project.tcl
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\block_memory.ngc
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\block_memory.v
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\core.v
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\custom_clock.v
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\synchronizer.v
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\timers.v
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\top_module.v
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\segment_display_decoder.v
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\prog_roms.v
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\processor.v
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\segment_display_rom.v
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\reset_conditioner.v
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\FPGA\verilog\globals.txt
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\DLL\CSerial.dll
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\TIDE.exe.config
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\TIDE.exe
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\TIDE.pdb
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\ColorFont.dll
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\bin\Debug\ICSharpCode.AvalonEdit.dll
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\AboutWindow.g.cs
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\ErrorsWarningsWindow.g.cs
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\IseDirectoryWindow.g.cs
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\MainWindow.g.cs
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\ManualWindow.g.cs
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\App.g.cs
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\TIDE_Content.g.cs
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\GeneratedInternalTypeHelper.g.cs
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\TIDE_MarkupCompile.cache
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\TIDE_MarkupCompile.lref
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\AboutWindow.baml
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\ErrorsWarningsWindow.baml
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\IseDirectoryWindow.baml
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\MainWindow.baml
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\UI\Windows\ManualWindow.baml
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\TIDE.g.resources
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\TIDE.Properties.Resources.resources
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\TIDE.csproj.GenerateResource.Cache
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\TIDE.exe
C:\Users\rober\Documents\Visual Studio 2015\Projects\TIDE\TIDE\obj\Debug\TIDE.pdb
