// Seed: 3430321145
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  assign module_1.id_21 = 0;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    input wand id_6,
    input wire id_7,
    input tri0 id_8,
    input wand id_9,
    input tri0 id_10,
    output uwire id_11,
    input wand id_12,
    input supply1 id_13,
    input tri id_14,
    input wor id_15,
    input supply1 id_16,
    output tri id_17,
    input tri1 id_18,
    input supply1 id_19,
    output wire id_20,
    input tri0 id_21,
    input supply0 id_22,
    output logic id_23
);
  wire id_25, id_26;
  final id_23 <= id_6;
  assign id_23 = id_8;
  localparam id_27 = 1;
  module_0 modCall_1 (
      id_26,
      id_27,
      id_26,
      id_25,
      id_27
  );
  logic id_28;
  assign id_17 = id_10 - 1;
endmodule
