
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o fruitSalad_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui fruitSalad_impl_1.udb 
// Netlist created on Mon Dec  2 17:06:54 2024
// Netlist written on Mon Dec  2 17:07:08 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module vga_controller ( RGB, HSYNC, VSYNC, ext_osc_test, button, external_osc );
  input  button, external_osc;
  output [5:0] RGB;
  output HSYNC, VSYNC, ext_osc_test;
  wire   \thirdblock.n5242 , \thirdblock.fruit_3_col_9__N_473[3] , \col[3] , 
         \thirdblock.fruit_3_col_2__N_514 , 
         \thirdblock.fruit_3_col_9__N_473[2] , \col[2] , 
         \thirdblock.fruit_3_col[2] , \thirdblock.fruit_3_col[3] , 
         \thirdblock.fruit_3_col_4__N_502 , 
         \thirdblock.fruit_1_tl_row_9__N_58[9] , \thirdblock.n5365 , 
         \thirdblock.n3060 , \thirdblock.fruit_1_tl_row[9] , 
         fruit_1_tl_row_0__N_86, \thirdblock.RGB_c_2_N_599 , clk, 
         \thirdblock.falling_counter_16__N_539[8] , 
         \thirdblock.falling_counter_16__N_539[7] , \thirdblock.n5194 , 
         \thirdblock.falling_counter[8] , \thirdblock.n3040 , 
         \thirdblock.falling_counter[7] , 
         \thirdblock.falling_counter_0__N_588 , 
         \thirdblock.falling_counter_0__N_589 , \thirdblock.n3042 , 
         \thirdblock.n5239 , \thirdblock.fruit_3_col_9__N_473[1] , \col[1] , 
         \RGB_pad[4].vcc , \thirdblock.fruit_3_col_9__N_473[0] , \col[0] , 
         \thirdblock.fruit_3_col[0] , \thirdblock.fruit_3_col[1] , 
         \thirdblock.n5266 , \thirdblock.fruit_3_row_9__N_417[9] , \row[9] , 
         \thirdblock.fruit_3_row_8__N_424 , 
         \thirdblock.fruit_3_row_9__N_417[8] , \row[8] , 
         \thirdblock.fruit_3_row[8] , \thirdblock.fruit_3_row[9] , 
         \thirdblock.n5263 , \thirdblock.fruit_3_row_9__N_417[7] , \row[7] , 
         \thirdblock.fruit_3_row_6__N_436 , 
         \thirdblock.fruit_3_row_9__N_417[6] , \row[6] , 
         \thirdblock.fruit_3_row[6] , \thirdblock.fruit_3_row[7] , 
         \thirdblock.n5260 , \thirdblock.fruit_3_row_9__N_417[5] , \row[5] , 
         \thirdblock.fruit_3_row_4__N_448 , 
         \thirdblock.fruit_3_row_9__N_417[4] , \row[4] , 
         \thirdblock.fruit_3_row[4] , \thirdblock.fruit_3_row[5] , 
         \thirdblock.n5257 , \thirdblock.fruit_3_row_9__N_417[3] , \row[3] , 
         \thirdblock.fruit_3_row_2__N_460 , 
         \thirdblock.fruit_3_row_9__N_417[2] , \row[2] , 
         \thirdblock.fruit_3_row[2] , \thirdblock.fruit_3_row[3] , 
         \thirdblock.n5254 , \thirdblock.fruit_3_row_9__N_417[1] , \row[1] , 
         \thirdblock.fruit_3_row_9__N_417[0] , \row[0] , 
         \thirdblock.fruit_3_row[0] , \thirdblock.fruit_3_row[1] , 
         \thirdblock.n5329 , \thirdblock.fruit_2_row_9__N_258[9] , 
         \thirdblock.fruit_2_row_8__N_265 , 
         \thirdblock.fruit_2_row_9__N_258[8] , \thirdblock.fruit_2_row[8] , 
         \thirdblock.fruit_2_row[9] , \thirdblock.n5326 , 
         \thirdblock.fruit_2_row_9__N_258[7] , 
         \thirdblock.fruit_2_row_6__N_277 , 
         \thirdblock.fruit_2_row_9__N_258[6] , \thirdblock.fruit_2_row[6] , 
         \thirdblock.fruit_2_row[7] , \thirdblock.n5323 , 
         \thirdblock.fruit_2_row_9__N_258[5] , 
         \thirdblock.fruit_2_row_4__N_289 , 
         \thirdblock.fruit_2_row_9__N_258[4] , \thirdblock.fruit_2_row[4] , 
         \thirdblock.fruit_2_row[5] , \thirdblock.n5320 , 
         \thirdblock.fruit_2_row_9__N_258[3] , 
         \thirdblock.fruit_2_row_2__N_301 , 
         \thirdblock.fruit_2_row_9__N_258[2] , \thirdblock.fruit_2_row[2] , 
         \thirdblock.fruit_2_row[3] , \thirdblock.fruit_1_tl_row_9__N_58[8] , 
         \thirdblock.fruit_1_tl_row_9__N_58[7] , \thirdblock.n5362 , 
         \thirdblock.fruit_1_tl_row[8] , \thirdblock.n3058 , 
         \thirdblock.fruit_1_tl_row[7] , \thirdblock.n5317 , 
         \thirdblock.fruit_2_row_9__N_258[1] , 
         \thirdblock.fruit_2_row_9__N_258[0] , \thirdblock.fruit_2_row[0] , 
         \thirdblock.fruit_2_row[1] , \thirdblock.n5314 , 
         \thirdblock.fruit_2_col_9__N_314[9] , \col[9] , 
         \thirdblock.fruit_2_col_8__N_321 , 
         \thirdblock.fruit_2_col_9__N_314[8] , \col[8] , 
         \thirdblock.fruit_2_col[8] , \thirdblock.fruit_2_col[9] , 
         \thirdblock.falling_counter_16__N_539[6] , 
         \thirdblock.falling_counter_16__N_539[5] , \thirdblock.n5191 , 
         \thirdblock.falling_counter[6] , \thirdblock.n3038 , 
         \thirdblock.falling_counter[5] , \thirdblock.n5311 , 
         \thirdblock.fruit_2_col_9__N_314[7] , \col[7] , 
         \thirdblock.fruit_2_col_6__N_331 , \col[6] , 
         \thirdblock.fruit_2_col[6] , \thirdblock.fruit_2_col[7] , 
         \thirdblock.n5308 , \thirdblock.fruit_2_col_9__N_314[5] , \col[5] , 
         \thirdblock.fruit_2_col_4__N_343 , 
         \thirdblock.fruit_2_col_9__N_314[4] , \col[4] , 
         \thirdblock.fruit_2_col[4] , \thirdblock.fruit_2_col[5] , 
         \thirdblock.fruit_1_tl_row_9__N_58[6] , 
         \thirdblock.fruit_1_tl_row_9__N_58[5] , \thirdblock.n5359 , 
         \thirdblock.fruit_1_tl_row[6] , \thirdblock.n3056 , 
         \thirdblock.fruit_1_tl_row[5] , 
         \thirdblock.falling_counter_16__N_539[4] , 
         \thirdblock.falling_counter_16__N_539[3] , \thirdblock.n5185 , 
         \thirdblock.falling_counter[4] , \thirdblock.n3036 , 
         \thirdblock.falling_counter[3] , \thirdblock.n5305 , 
         \thirdblock.fruit_2_col_9__N_314[3] , 
         \thirdblock.fruit_2_col_2__N_355 , 
         \thirdblock.fruit_2_col_9__N_314[2] , \thirdblock.fruit_2_col[2] , 
         \thirdblock.fruit_2_col[3] , \thirdblock.fruit_2_tl_row_8__N_210[1] , 
         \thirdblock.n5221 , \thirdblock.fruit_2_tl_row[2] , 
         \thirdblock.n3023 , \thirdblock.fruit_2_tl_row[1] , 
         \thirdblock.fruit_2_tl_row_0__N_235 , 
         \thirdblock.fruit_2_tl_row_0__N_236 , 
         \thirdblock.fruit_2_tl_row_8__N_210[2] , \thirdblock.n3025 , 
         \thirdblock.fruit_1_tl_row_9__N_58[4] , 
         \thirdblock.fruit_1_tl_row_9__N_58[3] , \thirdblock.n5356 , 
         \thirdblock.fruit_1_tl_row[4] , \thirdblock.n3054 , 
         \thirdblock.fruit_1_tl_row[3] , \thirdblock.n5302 , 
         \thirdblock.fruit_2_col_9__N_314[1] , 
         \thirdblock.fruit_2_col_9__N_314[0] , \thirdblock.fruit_2_col[0] , 
         \thirdblock.fruit_2_col[1] , 
         \thirdblock.falling_counter_16__N_539[2] , 
         \thirdblock.falling_counter_16__N_539[1] , \thirdblock.n5182 , 
         \thirdblock.falling_counter[2] , \thirdblock.n3034 , 
         \thirdblock.falling_counter[1] , 
         \thirdblock.fruit_1_tl_row_9__N_58[2] , 
         \thirdblock.fruit_1_tl_row_9__N_58[1] , \thirdblock.n5353 , 
         \thirdblock.fruit_1_tl_row[2] , \thirdblock.n3052 , 
         \thirdblock.fruit_1_tl_row[1] , 
         \thirdblock.falling_counter_16__N_539[0] , \thirdblock.n5179 , 
         \thirdblock.falling_counter[0] , \thirdblock.n5215 , 
         \thirdblock.n3093 , \thirdblock.fruit_3_tl_row[9] , 
         \thirdblock.fruit_3_tl_row_8__N_379[9] , 
         \thirdblock.fruit_3_tl_row_8__N_379[8] , \thirdblock.n5212 , 
         \thirdblock.fruit_3_tl_row[8] , \thirdblock.n3091 , 
         \thirdblock.fruit_3_tl_row[7] , \thirdblock.fruit_3_tl_row_0__N_404 , 
         \thirdblock.fruit_3_tl_row_0__N_405 , 
         \thirdblock.fruit_3_tl_row_8__N_379[7] , 
         \thirdblock.fruit_1_tl_row_9__N_58[0] , \thirdblock.n5236 , 
         \thirdblock.n253 , \thirdblock.fruit_1_tl_row[0] , \thirdblock.n5233 , 
         \thirdblock.n3031 , \thirdblock.fruit_2_tl_row[9] , 
         \thirdblock.fruit_2_tl_row_8__N_210[9] , 
         \thirdblock.fruit_3_tl_row_8__N_379[6] , \thirdblock.n5209 , 
         \thirdblock.fruit_3_tl_row[6] , \thirdblock.n3089 , 
         \thirdblock.fruit_3_tl_row[5] , 
         \thirdblock.fruit_3_tl_row_8__N_379[5] , 
         \thirdblock.falling_counter_16__N_539[16] , 
         \thirdblock.falling_counter_16__N_539[15] , \thirdblock.n5389 , 
         \thirdblock.falling_counter[16] , \thirdblock.n3048 , 
         \thirdblock.falling_counter[15] , \thirdblock.n5206 , 
         \thirdblock.fruit_3_tl_row[4] , \thirdblock.n3087 , 
         \thirdblock.fruit_3_tl_row[3] , 
         \thirdblock.fruit_3_tl_row_8__N_379[3] , 
         \thirdblock.fruit_3_tl_row_8__N_379[4] , 
         \thirdblock.fruit_3_tl_row_8__N_379[1] , \thirdblock.n5203 , 
         \thirdblock.fruit_3_tl_row[2] , \thirdblock.n3085 , 
         \thirdblock.fruit_3_tl_row[1] , 
         \thirdblock.fruit_3_tl_row_8__N_379[2] , 
         \thirdblock.fruit_3_tl_row_8__N_379[0] , \thirdblock.n5200 , 
         \thirdblock.fruit_3_tl_row[0] , 
         \thirdblock.fruit_2_tl_row_8__N_210[8] , \thirdblock.n5230 , 
         \thirdblock.fruit_2_tl_row[8] , \thirdblock.n3029 , 
         \thirdblock.fruit_2_tl_row[7] , 
         \thirdblock.fruit_2_tl_row_8__N_210[7] , 
         \thirdblock.falling_counter_16__N_539[14] , 
         \thirdblock.falling_counter_16__N_539[13] , \thirdblock.n5386 , 
         \thirdblock.falling_counter[14] , \thirdblock.n3046 , 
         \thirdblock.falling_counter[13] , 
         \thirdblock.fruit_2_tl_row_8__N_210[6] , \thirdblock.n5227 , 
         \thirdblock.fruit_2_tl_row[6] , \thirdblock.n3027 , 
         \thirdblock.fruit_2_tl_row[5] , 
         \thirdblock.fruit_2_tl_row_8__N_210[5] , 
         \thirdblock.falling_counter_16__N_539[12] , 
         \thirdblock.falling_counter_16__N_539[11] , \thirdblock.n5383 , 
         \thirdblock.falling_counter[12] , \thirdblock.n3044 , 
         \thirdblock.falling_counter[11] , \thirdblock.n5224 , 
         \thirdblock.fruit_2_tl_row[4] , \thirdblock.fruit_2_tl_row[3] , 
         \thirdblock.fruit_2_tl_row_8__N_210[3] , 
         \thirdblock.fruit_2_tl_row_8__N_210[4] , 
         \thirdblock.falling_counter_16__N_539[10] , 
         \thirdblock.falling_counter_16__N_539[9] , \thirdblock.n5197 , 
         \thirdblock.falling_counter[10] , \thirdblock.falling_counter[9] , 
         \thirdblock.fruit_2_tl_row_8__N_210[0] , \thirdblock.n5218 , 
         \thirdblock.fruit_2_tl_row[0] , \thirdblock.n5284 , 
         \thirdblock.fruit_1_col_9__N_161 , \thirdblock.fruit_1_col[9] , 
         \thirdblock.n5281 , \thirdblock.fruit_1_col_7__N_169 , 
         \thirdblock.fruit_1_col[7] , \thirdblock.fruit_1_col[8] , 
         \thirdblock.n5299 , \thirdblock.fruit_1_row_9__N_105[9] , 
         \thirdblock.fruit_1_row_8__N_112 , 
         \thirdblock.fruit_1_row_9__N_105[8] , \thirdblock.fruit_1_row[8] , 
         \thirdblock.fruit_1_row[9] , \thirdblock.n5278 , 
         \thirdblock.fruit_1_col_5__N_177 , \thirdblock.fruit_1_col[5] , 
         \thirdblock.fruit_1_col[6] , \thirdblock.n5296 , 
         \thirdblock.fruit_1_row_9__N_105[7] , 
         \thirdblock.fruit_1_row_6__N_124 , 
         \thirdblock.fruit_1_row_9__N_105[6] , \thirdblock.fruit_1_row[6] , 
         \thirdblock.fruit_1_row[7] , \thirdblock.n5293 , 
         \thirdblock.fruit_1_row_9__N_105[5] , 
         \thirdblock.fruit_1_row_4__N_136 , 
         \thirdblock.fruit_1_row_9__N_105[4] , \thirdblock.fruit_1_row[4] , 
         \thirdblock.fruit_1_row[5] , \thirdblock.n5275 , 
         \thirdblock.fruit_1_col_3__N_185 , \thirdblock.fruit_1_col[3] , 
         \thirdblock.fruit_1_col[4] , \thirdblock.n5290 , 
         \thirdblock.fruit_1_row_9__N_105[3] , 
         \thirdblock.fruit_1_row_2__N_148 , 
         \thirdblock.fruit_1_row_9__N_105[2] , \thirdblock.fruit_1_row[2] , 
         \thirdblock.fruit_1_row[3] , \thirdblock.n5287 , 
         \thirdblock.fruit_1_row_9__N_105[1] , 
         \thirdblock.fruit_1_row_9__N_105[0] , \thirdblock.fruit_1_row[0] , 
         \thirdblock.fruit_1_row[1] , \thirdblock.n5272 , 
         \thirdblock.fruit_1_col_1__N_193 , \thirdblock.fruit_1_col[1] , 
         \thirdblock.fruit_1_col[2] , \thirdblock.n5251 , 
         \thirdblock.fruit_3_col_9__N_473[9] , 
         \thirdblock.fruit_3_col_8__N_480 , 
         \thirdblock.fruit_3_col_9__N_473[8] , \thirdblock.fruit_3_col[8] , 
         \thirdblock.fruit_3_col[9] , \thirdblock.n5248 , 
         \thirdblock.fruit_3_col_9__N_473[7] , 
         \thirdblock.fruit_3_col_6__N_490 , \thirdblock.fruit_3_col[6] , 
         \thirdblock.fruit_3_col[7] , \thirdblock.n5269 , 
         \thirdblock.fruit_1_col[0] , \thirdblock.n5245 , 
         \thirdblock.fruit_3_col_9__N_473[5] , 
         \thirdblock.fruit_3_col_9__N_473[4] , \thirdblock.fruit_3_col[4] , 
         \thirdblock.fruit_3_col[5] , \secondblock.col_9__N_31[9] , 
         \secondblock.n5380 , \secondblock.n3104 , col_0__N_50, 
         \secondblock.col_9__N_31[8] , \secondblock.col_9__N_31[7] , 
         \secondblock.n5377 , \secondblock.n3102 , 
         \secondblock.col_9__N_31[6] , \secondblock.col_9__N_31[5] , 
         \secondblock.n5374 , \secondblock.n3100 , 
         \secondblock.col_9__N_31[4] , \secondblock.col_9__N_31[3] , 
         \secondblock.n5371 , \secondblock.n3098 , 
         \secondblock.col_9__N_31[2] , \secondblock.col_9__N_31[1] , 
         \secondblock.n5368 , \secondblock.n3096 , 
         \secondblock.col_9__N_31[0] , \secondblock.n5332 , 
         \secondblock.row_9__N_1[9] , \secondblock.n5350 , \secondblock.n3082 , 
         row_0__N_30, \secondblock.row_9__N_1[8] , \secondblock.row_9__N_1[7] , 
         \secondblock.n5347 , \secondblock.n3080 , \secondblock.row_9__N_1[6] , 
         \secondblock.row_9__N_1[5] , \secondblock.n5344 , \secondblock.n3078 , 
         \secondblock.row_9__N_1[4] , \secondblock.row_9__N_1[3] , 
         \secondblock.n5341 , \secondblock.n3076 , \secondblock.row_9__N_1[2] , 
         \secondblock.row_9__N_1[1] , \secondblock.n5338 , \secondblock.n3074 , 
         \secondblock.row_9__N_1[0] , \secondblock.n5335 , 
         \thirdblock.fruit_3_tl_row_7__N_382 , 
         \thirdblock.fruit_3_tl_row_9__N_376 , \thirdblock.n1256 , 
         \thirdblock.game_state[1] , \thirdblock.fruit_3_tl_row_2__N_399 , 
         \thirdblock.fruit_2_tl_row_2__N_228 , 
         \thirdblock.fruit_2_tl_row_3__N_225 , \thirdblock.n1105 , 
         \thirdblock.fruit_2_tl_row_2__N_230 , 
         \thirdblock.fruit_2_tl_row_7__N_213 , 
         \thirdblock.fruit_2_tl_row_9__N_207 , 
         \thirdblock.fruit_1_type_2__N_88[1] , 
         \thirdblock.fruit_1_type_2__N_88[0] , \thirdblock.fruit_1_type[0] , 
         \thirdblock.fruit_1_type[1] , \thirdblock.fruit_1_type[2] , 
         \thirdblock.fruit_1_type_0__N_95 , \thirdblock.fruit_1_type_0__N_96 , 
         \thirdblock.fruit_3_tl_row_4__N_391 , 
         \thirdblock.fruit_3_tl_row_5__N_388 , 
         \thirdblock.fruit_2_type_0__N_246[7].sig_008.FeedThruLUT , 
         \thirdblock.fruit_2_type_0__N_246[0].sig_001.FeedThruLUT , 
         \thirdblock.fruit_2_type_0__N_246[7] , 
         \thirdblock.fruit_2_type_0__N_246[0] , \thirdblock.n1926 , 
         \thirdblock.fruit_2_type_0__N_246[1] , 
         \thirdblock.fruit_2_type_0__N_246[2].sig_003.FeedThruLUT , 
         \thirdblock.fruit_2_type_0__N_246[1].sig_002.FeedThruLUT , 
         \thirdblock.fruit_2_type_0__N_246[2] , 
         \thirdblock.fruit_2_type_0__N_246[3] , 
         \thirdblock.fruit_2_type_0__N_246[4].sig_005.FeedThruLUT , 
         \thirdblock.fruit_2_type_0__N_246[3].sig_004.FeedThruLUT , 
         \thirdblock.fruit_2_type_0__N_246[4] , 
         \thirdblock.fruit_2_type_0__N_246[5] , 
         \thirdblock.fruit_2_type_0__N_246[6].sig_007.FeedThruLUT , 
         \thirdblock.fruit_2_type_0__N_246[5].sig_006.FeedThruLUT , 
         \thirdblock.fruit_2_type_0__N_246[6] , 
         \thirdblock.fruit_2_tl_row_4__N_222 , 
         \thirdblock.fruit_2_tl_row_5__N_219 , 
         \thirdblock.fruit_3_tl_col_7__N_408 , 
         \thirdblock.fruit_3_tl_col_8__N_407 , \thirdblock.n1155 , 
         \thirdblock.n1098 , \thirdblock.n947 , \thirdblock.fruit_3_tl_col[7] , 
         \thirdblock.fruit_3_tl_col[8] , \thirdblock.fruit_3_tl_col_4__N_410 , 
         \thirdblock.fruit_3_tl_col_5__N_409 , \thirdblock.fruit_3_tl_col[4] , 
         \thirdblock.fruit_3_tl_col[5] , \thirdblock.fruit_3_tl_col_2__N_412 , 
         \thirdblock.fruit_3_tl_col_3__N_411 , \thirdblock.fruit_3_tl_col[2] , 
         \thirdblock.fruit_3_tl_col[3] , \thirdblock.fruit_3_tl_col_0__N_414 , 
         \thirdblock.fruit_3_tl_col_1__N_413 , \thirdblock.fruit_3_tl_col[0] , 
         \thirdblock.fruit_3_tl_col[1] , fruit_2_tl_col_7__N_239, 
         fruit_2_tl_col_9__N_237, n1184, \fruit_2_tl_col[7] , n1136, 
         \fruit_2_tl_col[9] , \thirdblock.fruit_2_tl_col_4__N_241 , 
         \thirdblock.fruit_2_tl_col_5__N_240 , \thirdblock.n1139 , 
         \thirdblock.fruit_2_tl_col[4] , \thirdblock.fruit_2_tl_col[5] , 
         \thirdblock.fruit_3_tl_row_2__N_397 , 
         \thirdblock.fruit_3_tl_row_3__N_394 , fruit_2_tl_col_2__N_243, 
         fruit_2_tl_col_3__N_242, \fruit_2_tl_col[2] , \fruit_2_tl_col[3] , 
         \thirdblock.fruit_2_tl_col_0__N_245 , 
         \thirdblock.fruit_2_tl_col_1__N_244 , \thirdblock.fruit_2_tl_col[0] , 
         \thirdblock.fruit_2_tl_col[1] , 
         \thirdblock.fruit_3.blueberryRGB[0].sig_014.FeedThruLUT , 
         \thirdblock.fruit_3.blueberryRGB[1].sig_009.FeedThruLUT , 
         \thirdblock.fruit_3.blueberryRGB[0] , 
         \thirdblock.fruit_3.blueberryRGB[1] , \thirdblock.fruit_3_RGB[1] , 
         \thirdblock.fruit_3_RGB[0] , 
         \thirdblock.fruit_3.blueberryRGB[3].sig_011.FeedThruLUT , 
         \thirdblock.fruit_3.blueberryRGB[2].sig_010.FeedThruLUT , 
         \thirdblock.fruit_3.blueberryRGB[3] , 
         \thirdblock.fruit_3.blueberryRGB[2] , \thirdblock.fruit_3_RGB[2] , 
         \thirdblock.fruit_3_RGB[3] , 
         \thirdblock.fruit_3.blueberryRGB[5].sig_013.FeedThruLUT , 
         \thirdblock.fruit_3.blueberryRGB[4].sig_012.FeedThruLUT , 
         \thirdblock.fruit_3.blueberryRGB[5] , 
         \thirdblock.fruit_3.blueberryRGB[4] , \thirdblock.fruit_3_RGB[4] , 
         \thirdblock.fruit_3_RGB[5] , \thirdblock.fruit_2_RGB_5__N_250[0] , 
         \thirdblock.fruit_2_RGB_5__N_250[1] , \thirdblock.blueberryRGB[0] , 
         \thirdblock.grapefruitRGB[0] , \thirdblock.blueberryRGB[1] , 
         \thirdblock.grapefruitRGB[1] , \thirdblock.fruit_2_RGB[1] , 
         \thirdblock.fruit_2_RGB[0] , \thirdblock.fruit_2_RGB_5__N_250[3] , 
         \thirdblock.fruit_2_RGB_5__N_250[2] , \thirdblock.grapefruitRGB[3] , 
         \thirdblock.blueberryRGB[3] , \thirdblock.grapefruitRGB[2] , 
         \thirdblock.blueberryRGB[2] , \thirdblock.fruit_2_RGB[2] , 
         \thirdblock.fruit_2_RGB[3] , \thirdblock.fruit_2_RGB_5__N_250[5] , 
         \thirdblock.fruit_2_RGB_5__N_250[4] , \thirdblock.blueberryRGB[5] , 
         \thirdblock.grapefruitRGB[5] , \thirdblock.grapefruitRGB[4] , 
         \thirdblock.blueberryRGB[4] , \thirdblock.fruit_2_RGB[4] , 
         \thirdblock.fruit_2_RGB[5] , 
         \thirdblock.fruit_1.fruit_1_RGB_5__N_97[0] , 
         \thirdblock.fruit_1.fruit_1_RGB_5__N_97[1] , 
         \thirdblock.fruit_1.grapefruitRGB[0] , 
         \thirdblock.fruit_1.blueberryRGB[0] , \thirdblock.n687 , 
         \thirdblock.fruit_1.grapefruitRGB[1] , 
         \thirdblock.fruit_1.blueberryRGB[1] , \thirdblock.fruit_1_RGB[1] , 
         \thirdblock.fruit_1_RGB[0] , 
         \thirdblock.fruit_1.fruit_1_RGB_5__N_97[3] , 
         \thirdblock.fruit_1.fruit_1_RGB_5__N_97[2] , 
         \thirdblock.fruit_1.grapefruitRGB[3] , 
         \thirdblock.fruit_1.blueberryRGB[3] , 
         \thirdblock.fruit_1.grapefruitRGB[2] , 
         \thirdblock.fruit_1.blueberryRGB[2] , \thirdblock.fruit_1_RGB[2] , 
         \thirdblock.fruit_1_RGB[3] , 
         \thirdblock.fruit_1.fruit_1_RGB_5__N_97[5] , 
         \thirdblock.fruit_1.fruit_1_RGB_5__N_97[4] , 
         \thirdblock.fruit_1.grapefruitRGB[5] , 
         \thirdblock.fruit_1.blueberryRGB[5] , 
         \thirdblock.fruit_1.grapefruitRGB[4] , 
         \thirdblock.fruit_1.blueberryRGB[4] , \thirdblock.fruit_1_RGB[4] , 
         \thirdblock.fruit_1_RGB[5] , \thirdblock.n295 , \game_state[2] , 
         \game_state[0] , \thirdblock.n5 , \thirdblock.n1750 , 
         \thirdblock.n3769 , \thirdblock.n3746 , \thirdblock.n219 , 
         \thirdblock.n3766 , \thirdblock.n6_adj_621 , \thirdblock.n395 , 
         \thirdblock.n4021 , \thirdblock.n3 , \thirdblock.n2 , 
         \thirdblock.fruit_2_type[0] , \thirdblock.game_state_2__N_51 , 
         \thirdblock.game_state_2__N_52 , \thirdblock.game_state_2__N_53 , 
         \thirdblock.n494 , \thirdblock.n586 , 
         \thirdblock.fruit_RGB_3__N_535[4] , \thirdblock.RGB_c_0_N_604 , 
         \thirdblock.RGB_c_0_N_605 , \thirdblock.n10_adj_614 , RGB_c_4, 
         \thirdblock.n10 , \thirdblock.n11 , \thirdblock.n626 , 
         \thirdblock.n11_adj_613 , \thirdblock.n8_adj_623 , \thirdblock.n3752 , 
         \secondblock.n10 , RGB_c_2_N_598, \secondblock.n3744 , 
         \secondblock.n3759 , \thirdblock.get_row_2_0__N_370 , 
         \thirdblock.get_row_2[4] , \thirdblock.n6_adj_630 , 
         \thirdblock.get_row_3_0__N_529 , \thirdblock.get_row_3[0] , 
         \thirdblock.n6_adj_612 , \thirdblock.get_col_3_0__N_534 , 
         \thirdblock.get_col_3[4] , \thirdblock.n6_adj_611 , \thirdblock.n457 , 
         \thirdblock.n2474 , \thirdblock.n1749 , \thirdblock.n1586 , 
         \thirdblock.game_state_1__N_55 , \thirdblock.get_col_2_0__N_375 , 
         \thirdblock.get_col_2[4] , \thirdblock.n6_adj_629 , \thirdblock.n6 , 
         \thirdblock.n8 , \thirdblock.n8_adj_608 , \thirdblock.n6_adj_609 , 
         \thirdblock.get_col_1_0__N_206 , \thirdblock.n2534 , 
         \thirdblock.n6_adj_610 , \thirdblock.get_row_1_0__N_201 , 
         \thirdblock.game_state_1__N_54 , \thirdblock.fruit_RGB[3] , RGB_c_3, 
         \thirdblock.fruit_RGB_3__N_535[3] , \thirdblock.n3999 , 
         \thirdblock.n21 , \thirdblock.n20 , \thirdblock.n19 , 
         \thirdblock.n4031 , \thirdblock.fruit_RGB[2] , RGB_c_2, 
         \thirdblock.fruit_RGB_3__N_535[0] , RGB_c_0, 
         \thirdblock.fruit_RGB_3__N_535[1] , RGB_c_1, 
         \thirdblock.fruit_RGB_3__N_535[2] , \thirdblock.n1142 , 
         \thirdblock.n1558 , \thirdblock.n4253 , \thirdblock.n3997 , 
         \thirdblock.button_prev , button_c, \thirdblock.n6_adj_617 , 
         \thirdblock.n5_adj_618 , \thirdblock.n1590 , \thirdblock.n8_adj_620 , 
         \thirdblock.n3591 , \thirdblock.n10_adj_615 , \thirdblock.n8_adj_616 , 
         \thirdblock.n3370 , \thirdblock.n6_adj_619 , \thirdblock.n3596 , 
         \thirdblock.game_state_0__N_57 , \thirdblock.fruit_RGB_3__N_535[5] , 
         RGB_c_5, \secondblock.n3590 , \secondblock.VSYNC_c_N_607 , 
         \secondblock.n4 , n2618, \secondblock.HSYNC_c_N_606 , HSYNC_c, 
         \thirdblock.fruit_1_type_2__N_88[2] , \thirdblock.get_row_2[0] , 
         \thirdblock.get_row_2[1] , \thirdblock.get_col_2[0] , 
         \thirdblock.get_col_2[1] , \thirdblock.get_row_3[1] , 
         \thirdblock.get_row_3[2] , \thirdblock.get_col_3[0] , 
         \thirdblock.get_col_3[1] , \thirdblock.fruit_2_tl_col_8__N_238 , 
         \thirdblock.fruit_2_tl_col[8] , \thirdblock.get_row_3[3] , 
         \thirdblock.get_row_3[4] , \thirdblock.get_col_1[0] , 
         \thirdblock.get_col_1[1] , \thirdblock.get_col_1[2] , 
         \thirdblock.get_col_1[3] , \thirdblock.get_col_1[4] , 
         \thirdblock.get_row_1[0] , \thirdblock.get_row_1[1] , 
         \thirdblock.get_row_1[2] , \thirdblock.get_row_1[3] , 
         \thirdblock.get_row_1[4] , \thirdblock.get_col_2[2] , 
         \thirdblock.get_col_2[3] , \thirdblock.get_row_2[2] , 
         \thirdblock.get_row_2[3] , \thirdblock.get_col_3[2] , 
         \thirdblock.get_col_3[3] , \thirdblock.fruit_3_tl_col_9__N_406 , 
         \thirdblock.fruit_3_tl_col[9] , \thirdblock.game_state_0__N_56 , 
         \thirdblock.n3369 , \button_c.sig_000.FeedThruLUT , VSYNC_c, 
         external_osc_c, \firstblock.lscc_pll_inst.feedback_w , ext_osc_test_c;

  thirdblock_SLICE_0 \thirdblock.SLICE_0 ( .D1(\thirdblock.n5242 ), 
    .C1(\thirdblock.fruit_3_col_9__N_473[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.fruit_3_col_2__N_514 ), 
    .C0(\thirdblock.fruit_3_col_9__N_473[2] ), .B0(\col[2] ), 
    .CIN0(\thirdblock.fruit_3_col_2__N_514 ), .CIN1(\thirdblock.n5242 ), 
    .F0(\thirdblock.fruit_3_col[2] ), .F1(\thirdblock.fruit_3_col[3] ), 
    .COUT1(\thirdblock.fruit_3_col_4__N_502 ), .COUT0(\thirdblock.n5242 ));
  thirdblock_SLICE_1 \thirdblock.SLICE_1 ( 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_58[9] ), .D1(\thirdblock.n5365 ), 
    .D0(\thirdblock.n3060 ), .B0(\thirdblock.fruit_1_tl_row[9] ), 
    .CE(fruit_1_tl_row_0__N_86), .LSR(\thirdblock.RGB_c_2_N_599 ), .CLK(clk), 
    .CIN0(\thirdblock.n3060 ), .CIN1(\thirdblock.n5365 ), 
    .Q0(\thirdblock.fruit_1_tl_row[9] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_58[9] ), .COUT0(\thirdblock.n5365 ));
  thirdblock_SLICE_2 \thirdblock.SLICE_2 ( 
    .DI1(\thirdblock.falling_counter_16__N_539[8] ), 
    .DI0(\thirdblock.falling_counter_16__N_539[7] ), .D1(\thirdblock.n5194 ), 
    .C1(\thirdblock.falling_counter[8] ), .D0(\thirdblock.n3040 ), 
    .C0(\thirdblock.falling_counter[7] ), 
    .CE(\thirdblock.falling_counter_0__N_588 ), 
    .LSR(\thirdblock.falling_counter_0__N_589 ), .CLK(clk), 
    .CIN0(\thirdblock.n3040 ), .CIN1(\thirdblock.n5194 ), 
    .Q0(\thirdblock.falling_counter[7] ), .Q1(\thirdblock.falling_counter[8] ), 
    .F0(\thirdblock.falling_counter_16__N_539[7] ), 
    .F1(\thirdblock.falling_counter_16__N_539[8] ), .COUT1(\thirdblock.n3042 ), 
    .COUT0(\thirdblock.n5194 ));
  thirdblock_SLICE_3 \thirdblock.SLICE_3 ( .D1(\thirdblock.n5239 ), 
    .C1(\thirdblock.fruit_3_col_9__N_473[1] ), .B1(\col[1] ), 
    .D0(\RGB_pad[4].vcc ), .C0(\thirdblock.fruit_3_col_9__N_473[0] ), 
    .B0(\col[0] ), .CIN1(\thirdblock.n5239 ), .F0(\thirdblock.fruit_3_col[0] ), 
    .F1(\thirdblock.fruit_3_col[1] ), 
    .COUT1(\thirdblock.fruit_3_col_2__N_514 ), .COUT0(\thirdblock.n5239 ));
  thirdblock_SLICE_4 \thirdblock.SLICE_4 ( .D1(\thirdblock.n5266 ), 
    .C1(\thirdblock.fruit_3_row_9__N_417[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_3_row_8__N_424 ), 
    .C0(\thirdblock.fruit_3_row_9__N_417[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_3_row_8__N_424 ), .CIN1(\thirdblock.n5266 ), 
    .F0(\thirdblock.fruit_3_row[8] ), .F1(\thirdblock.fruit_3_row[9] ), 
    .COUT0(\thirdblock.n5266 ));
  thirdblock_SLICE_5 \thirdblock.SLICE_5 ( .D1(\thirdblock.n5263 ), 
    .C1(\thirdblock.fruit_3_row_9__N_417[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_3_row_6__N_436 ), 
    .C0(\thirdblock.fruit_3_row_9__N_417[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_3_row_6__N_436 ), .CIN1(\thirdblock.n5263 ), 
    .F0(\thirdblock.fruit_3_row[6] ), .F1(\thirdblock.fruit_3_row[7] ), 
    .COUT1(\thirdblock.fruit_3_row_8__N_424 ), .COUT0(\thirdblock.n5263 ));
  thirdblock_SLICE_6 \thirdblock.SLICE_6 ( .D1(\thirdblock.n5260 ), 
    .C1(\thirdblock.fruit_3_row_9__N_417[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_3_row_4__N_448 ), 
    .C0(\thirdblock.fruit_3_row_9__N_417[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_3_row_4__N_448 ), .CIN1(\thirdblock.n5260 ), 
    .F0(\thirdblock.fruit_3_row[4] ), .F1(\thirdblock.fruit_3_row[5] ), 
    .COUT1(\thirdblock.fruit_3_row_6__N_436 ), .COUT0(\thirdblock.n5260 ));
  thirdblock_SLICE_7 \thirdblock.SLICE_7 ( .D1(\thirdblock.n5257 ), 
    .C1(\thirdblock.fruit_3_row_9__N_417[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_3_row_2__N_460 ), 
    .C0(\thirdblock.fruit_3_row_9__N_417[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_3_row_2__N_460 ), .CIN1(\thirdblock.n5257 ), 
    .F0(\thirdblock.fruit_3_row[2] ), .F1(\thirdblock.fruit_3_row[3] ), 
    .COUT1(\thirdblock.fruit_3_row_4__N_448 ), .COUT0(\thirdblock.n5257 ));
  thirdblock_SLICE_8 \thirdblock.SLICE_8 ( .D1(\thirdblock.n5254 ), 
    .C1(\thirdblock.fruit_3_row_9__N_417[1] ), .B1(\row[1] ), 
    .D0(\RGB_pad[4].vcc ), .C0(\thirdblock.fruit_3_row_9__N_417[0] ), 
    .B0(\row[0] ), .CIN1(\thirdblock.n5254 ), .F0(\thirdblock.fruit_3_row[0] ), 
    .F1(\thirdblock.fruit_3_row[1] ), 
    .COUT1(\thirdblock.fruit_3_row_2__N_460 ), .COUT0(\thirdblock.n5254 ));
  thirdblock_SLICE_9 \thirdblock.SLICE_9 ( .D1(\thirdblock.n5329 ), 
    .C1(\thirdblock.fruit_2_row_9__N_258[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_2_row_8__N_265 ), 
    .C0(\thirdblock.fruit_2_row_9__N_258[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_2_row_8__N_265 ), .CIN1(\thirdblock.n5329 ), 
    .F0(\thirdblock.fruit_2_row[8] ), .F1(\thirdblock.fruit_2_row[9] ), 
    .COUT0(\thirdblock.n5329 ));
  thirdblock_SLICE_10 \thirdblock.SLICE_10 ( .D1(\thirdblock.n5326 ), 
    .C1(\thirdblock.fruit_2_row_9__N_258[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_2_row_6__N_277 ), 
    .C0(\thirdblock.fruit_2_row_9__N_258[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_2_row_6__N_277 ), .CIN1(\thirdblock.n5326 ), 
    .F0(\thirdblock.fruit_2_row[6] ), .F1(\thirdblock.fruit_2_row[7] ), 
    .COUT1(\thirdblock.fruit_2_row_8__N_265 ), .COUT0(\thirdblock.n5326 ));
  thirdblock_SLICE_11 \thirdblock.SLICE_11 ( .D1(\thirdblock.n5323 ), 
    .C1(\thirdblock.fruit_2_row_9__N_258[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_2_row_4__N_289 ), 
    .C0(\thirdblock.fruit_2_row_9__N_258[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_2_row_4__N_289 ), .CIN1(\thirdblock.n5323 ), 
    .F0(\thirdblock.fruit_2_row[4] ), .F1(\thirdblock.fruit_2_row[5] ), 
    .COUT1(\thirdblock.fruit_2_row_6__N_277 ), .COUT0(\thirdblock.n5323 ));
  thirdblock_SLICE_12 \thirdblock.SLICE_12 ( .D1(\thirdblock.n5320 ), 
    .C1(\thirdblock.fruit_2_row_9__N_258[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_2_row_2__N_301 ), 
    .C0(\thirdblock.fruit_2_row_9__N_258[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_2_row_2__N_301 ), .CIN1(\thirdblock.n5320 ), 
    .F0(\thirdblock.fruit_2_row[2] ), .F1(\thirdblock.fruit_2_row[3] ), 
    .COUT1(\thirdblock.fruit_2_row_4__N_289 ), .COUT0(\thirdblock.n5320 ));
  thirdblock_SLICE_13 \thirdblock.SLICE_13 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_58[8] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_58[7] ), .D1(\thirdblock.n5362 ), 
    .B1(\thirdblock.fruit_1_tl_row[8] ), .D0(\thirdblock.n3058 ), 
    .B0(\thirdblock.fruit_1_tl_row[7] ), .CE(fruit_1_tl_row_0__N_86), 
    .LSR(\thirdblock.RGB_c_2_N_599 ), .CLK(clk), .CIN0(\thirdblock.n3058 ), 
    .CIN1(\thirdblock.n5362 ), .Q0(\thirdblock.fruit_1_tl_row[7] ), 
    .Q1(\thirdblock.fruit_1_tl_row[8] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_58[7] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_58[8] ), .COUT1(\thirdblock.n3060 ), 
    .COUT0(\thirdblock.n5362 ));
  thirdblock_SLICE_14 \thirdblock.SLICE_14 ( .D1(\thirdblock.n5317 ), 
    .C1(\thirdblock.fruit_2_row_9__N_258[1] ), .B1(\row[1] ), 
    .D0(\RGB_pad[4].vcc ), .C0(\thirdblock.fruit_2_row_9__N_258[0] ), 
    .B0(\row[0] ), .CIN1(\thirdblock.n5317 ), .F0(\thirdblock.fruit_2_row[0] ), 
    .F1(\thirdblock.fruit_2_row[1] ), 
    .COUT1(\thirdblock.fruit_2_row_2__N_301 ), .COUT0(\thirdblock.n5317 ));
  thirdblock_SLICE_15 \thirdblock.SLICE_15 ( .D1(\thirdblock.n5314 ), 
    .C1(\thirdblock.fruit_2_col_9__N_314[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.fruit_2_col_8__N_321 ), 
    .C0(\thirdblock.fruit_2_col_9__N_314[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.fruit_2_col_8__N_321 ), .CIN1(\thirdblock.n5314 ), 
    .F0(\thirdblock.fruit_2_col[8] ), .F1(\thirdblock.fruit_2_col[9] ), 
    .COUT0(\thirdblock.n5314 ));
  thirdblock_SLICE_16 \thirdblock.SLICE_16 ( 
    .DI1(\thirdblock.falling_counter_16__N_539[6] ), 
    .DI0(\thirdblock.falling_counter_16__N_539[5] ), .D1(\thirdblock.n5191 ), 
    .C1(\thirdblock.falling_counter[6] ), .D0(\thirdblock.n3038 ), 
    .C0(\thirdblock.falling_counter[5] ), 
    .CE(\thirdblock.falling_counter_0__N_588 ), 
    .LSR(\thirdblock.falling_counter_0__N_589 ), .CLK(clk), 
    .CIN0(\thirdblock.n3038 ), .CIN1(\thirdblock.n5191 ), 
    .Q0(\thirdblock.falling_counter[5] ), .Q1(\thirdblock.falling_counter[6] ), 
    .F0(\thirdblock.falling_counter_16__N_539[5] ), 
    .F1(\thirdblock.falling_counter_16__N_539[6] ), .COUT1(\thirdblock.n3040 ), 
    .COUT0(\thirdblock.n5191 ));
  thirdblock_SLICE_17 \thirdblock.SLICE_17 ( .D1(\thirdblock.n5311 ), 
    .C1(\thirdblock.fruit_2_col_9__N_314[7] ), .B1(\col[7] ), 
    .D0(\thirdblock.fruit_2_col_6__N_331 ), .C0(\RGB_pad[4].vcc ), 
    .B0(\col[6] ), .CIN0(\thirdblock.fruit_2_col_6__N_331 ), 
    .CIN1(\thirdblock.n5311 ), .F0(\thirdblock.fruit_2_col[6] ), 
    .F1(\thirdblock.fruit_2_col[7] ), 
    .COUT1(\thirdblock.fruit_2_col_8__N_321 ), .COUT0(\thirdblock.n5311 ));
  thirdblock_SLICE_18 \thirdblock.SLICE_18 ( .D1(\thirdblock.n5308 ), 
    .C1(\thirdblock.fruit_2_col_9__N_314[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.fruit_2_col_4__N_343 ), 
    .C0(\thirdblock.fruit_2_col_9__N_314[4] ), .B0(\col[4] ), 
    .CIN0(\thirdblock.fruit_2_col_4__N_343 ), .CIN1(\thirdblock.n5308 ), 
    .F0(\thirdblock.fruit_2_col[4] ), .F1(\thirdblock.fruit_2_col[5] ), 
    .COUT1(\thirdblock.fruit_2_col_6__N_331 ), .COUT0(\thirdblock.n5308 ));
  thirdblock_SLICE_19 \thirdblock.SLICE_19 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_58[6] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_58[5] ), .D1(\thirdblock.n5359 ), 
    .B1(\thirdblock.fruit_1_tl_row[6] ), .D0(\thirdblock.n3056 ), 
    .B0(\thirdblock.fruit_1_tl_row[5] ), .CE(fruit_1_tl_row_0__N_86), 
    .LSR(\thirdblock.RGB_c_2_N_599 ), .CLK(clk), .CIN0(\thirdblock.n3056 ), 
    .CIN1(\thirdblock.n5359 ), .Q0(\thirdblock.fruit_1_tl_row[5] ), 
    .Q1(\thirdblock.fruit_1_tl_row[6] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_58[5] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_58[6] ), .COUT1(\thirdblock.n3058 ), 
    .COUT0(\thirdblock.n5359 ));
  thirdblock_SLICE_20 \thirdblock.SLICE_20 ( 
    .DI1(\thirdblock.falling_counter_16__N_539[4] ), 
    .DI0(\thirdblock.falling_counter_16__N_539[3] ), .D1(\thirdblock.n5185 ), 
    .C1(\thirdblock.falling_counter[4] ), .D0(\thirdblock.n3036 ), 
    .C0(\thirdblock.falling_counter[3] ), 
    .CE(\thirdblock.falling_counter_0__N_588 ), 
    .LSR(\thirdblock.falling_counter_0__N_589 ), .CLK(clk), 
    .CIN0(\thirdblock.n3036 ), .CIN1(\thirdblock.n5185 ), 
    .Q0(\thirdblock.falling_counter[3] ), .Q1(\thirdblock.falling_counter[4] ), 
    .F0(\thirdblock.falling_counter_16__N_539[3] ), 
    .F1(\thirdblock.falling_counter_16__N_539[4] ), .COUT1(\thirdblock.n3038 ), 
    .COUT0(\thirdblock.n5185 ));
  thirdblock_SLICE_21 \thirdblock.SLICE_21 ( .D1(\thirdblock.n5305 ), 
    .C1(\thirdblock.fruit_2_col_9__N_314[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.fruit_2_col_2__N_355 ), 
    .C0(\thirdblock.fruit_2_col_9__N_314[2] ), .B0(\col[2] ), 
    .CIN0(\thirdblock.fruit_2_col_2__N_355 ), .CIN1(\thirdblock.n5305 ), 
    .F0(\thirdblock.fruit_2_col[2] ), .F1(\thirdblock.fruit_2_col[3] ), 
    .COUT1(\thirdblock.fruit_2_col_4__N_343 ), .COUT0(\thirdblock.n5305 ));
  thirdblock_SLICE_22 \thirdblock.SLICE_22 ( 
    .DI0(\thirdblock.fruit_2_tl_row_8__N_210[1] ), .D1(\thirdblock.n5221 ), 
    .B1(\thirdblock.fruit_2_tl_row[2] ), .D0(\thirdblock.n3023 ), 
    .B0(\thirdblock.fruit_2_tl_row[1] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_235 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_236 ), .CLK(clk), 
    .CIN0(\thirdblock.n3023 ), .CIN1(\thirdblock.n5221 ), 
    .Q0(\thirdblock.fruit_2_tl_row[1] ), 
    .F0(\thirdblock.fruit_2_tl_row_8__N_210[1] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_210[2] ), .COUT1(\thirdblock.n3025 ), 
    .COUT0(\thirdblock.n5221 ));
  thirdblock_SLICE_23 \thirdblock.SLICE_23 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_58[4] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_58[3] ), .D1(\thirdblock.n5356 ), 
    .B1(\thirdblock.fruit_1_tl_row[4] ), .D0(\thirdblock.n3054 ), 
    .B0(\thirdblock.fruit_1_tl_row[3] ), .CE(fruit_1_tl_row_0__N_86), 
    .LSR(\thirdblock.RGB_c_2_N_599 ), .CLK(clk), .CIN0(\thirdblock.n3054 ), 
    .CIN1(\thirdblock.n5356 ), .Q0(\thirdblock.fruit_1_tl_row[3] ), 
    .Q1(\thirdblock.fruit_1_tl_row[4] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_58[3] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_58[4] ), .COUT1(\thirdblock.n3056 ), 
    .COUT0(\thirdblock.n5356 ));
  thirdblock_SLICE_24 \thirdblock.SLICE_24 ( .D1(\thirdblock.n5302 ), 
    .C1(\thirdblock.fruit_2_col_9__N_314[1] ), .B1(\col[1] ), 
    .D0(\RGB_pad[4].vcc ), .C0(\thirdblock.fruit_2_col_9__N_314[0] ), 
    .B0(\col[0] ), .CIN1(\thirdblock.n5302 ), .F0(\thirdblock.fruit_2_col[0] ), 
    .F1(\thirdblock.fruit_2_col[1] ), 
    .COUT1(\thirdblock.fruit_2_col_2__N_355 ), .COUT0(\thirdblock.n5302 ));
  thirdblock_SLICE_25 \thirdblock.SLICE_25 ( 
    .DI1(\thirdblock.falling_counter_16__N_539[2] ), 
    .DI0(\thirdblock.falling_counter_16__N_539[1] ), .D1(\thirdblock.n5182 ), 
    .C1(\thirdblock.falling_counter[2] ), .D0(\thirdblock.n3034 ), 
    .C0(\thirdblock.falling_counter[1] ), 
    .CE(\thirdblock.falling_counter_0__N_588 ), 
    .LSR(\thirdblock.falling_counter_0__N_589 ), .CLK(clk), 
    .CIN0(\thirdblock.n3034 ), .CIN1(\thirdblock.n5182 ), 
    .Q0(\thirdblock.falling_counter[1] ), .Q1(\thirdblock.falling_counter[2] ), 
    .F0(\thirdblock.falling_counter_16__N_539[1] ), 
    .F1(\thirdblock.falling_counter_16__N_539[2] ), .COUT1(\thirdblock.n3036 ), 
    .COUT0(\thirdblock.n5182 ));
  thirdblock_SLICE_26 \thirdblock.SLICE_26 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_58[2] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_58[1] ), .D1(\thirdblock.n5353 ), 
    .B1(\thirdblock.fruit_1_tl_row[2] ), .D0(\thirdblock.n3052 ), 
    .B0(\thirdblock.fruit_1_tl_row[1] ), .CE(fruit_1_tl_row_0__N_86), 
    .LSR(\thirdblock.RGB_c_2_N_599 ), .CLK(clk), .CIN0(\thirdblock.n3052 ), 
    .CIN1(\thirdblock.n5353 ), .Q0(\thirdblock.fruit_1_tl_row[1] ), 
    .Q1(\thirdblock.fruit_1_tl_row[2] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_58[1] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_58[2] ), .COUT1(\thirdblock.n3054 ), 
    .COUT0(\thirdblock.n5353 ));
  thirdblock_SLICE_27 \thirdblock.SLICE_27 ( 
    .DI1(\thirdblock.falling_counter_16__N_539[0] ), .D1(\thirdblock.n5179 ), 
    .C1(\thirdblock.falling_counter[0] ), .B1(\RGB_pad[4].vcc ), 
    .CE(\thirdblock.falling_counter_0__N_588 ), 
    .LSR(\thirdblock.falling_counter_0__N_589 ), .CLK(clk), 
    .CIN1(\thirdblock.n5179 ), .Q1(\thirdblock.falling_counter[0] ), 
    .F1(\thirdblock.falling_counter_16__N_539[0] ), .COUT1(\thirdblock.n3034 ), 
    .COUT0(\thirdblock.n5179 ));
  thirdblock_SLICE_28 \thirdblock.SLICE_28 ( .D1(\thirdblock.n5215 ), 
    .D0(\thirdblock.n3093 ), .B0(\thirdblock.fruit_3_tl_row[9] ), 
    .CIN0(\thirdblock.n3093 ), .CIN1(\thirdblock.n5215 ), 
    .F0(\thirdblock.fruit_3_tl_row_8__N_379[9] ), .COUT0(\thirdblock.n5215 ));
  thirdblock_SLICE_29 \thirdblock.SLICE_29 ( 
    .DI1(\thirdblock.fruit_3_tl_row_8__N_379[8] ), .D1(\thirdblock.n5212 ), 
    .B1(\thirdblock.fruit_3_tl_row[8] ), .D0(\thirdblock.n3091 ), 
    .B0(\thirdblock.fruit_3_tl_row[7] ), 
    .CE(\thirdblock.fruit_3_tl_row_0__N_404 ), 
    .LSR(\thirdblock.fruit_3_tl_row_0__N_405 ), .CLK(clk), 
    .CIN0(\thirdblock.n3091 ), .CIN1(\thirdblock.n5212 ), 
    .Q1(\thirdblock.fruit_3_tl_row[8] ), 
    .F0(\thirdblock.fruit_3_tl_row_8__N_379[7] ), 
    .F1(\thirdblock.fruit_3_tl_row_8__N_379[8] ), .COUT1(\thirdblock.n3093 ), 
    .COUT0(\thirdblock.n5212 ));
  thirdblock_SLICE_30 \thirdblock.SLICE_30 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_58[0] ), .D1(\thirdblock.n5236 ), 
    .C1(\thirdblock.n253 ), .B1(\thirdblock.fruit_1_tl_row[0] ), 
    .CE(fruit_1_tl_row_0__N_86), .LSR(\thirdblock.RGB_c_2_N_599 ), .CLK(clk), 
    .CIN1(\thirdblock.n5236 ), .Q1(\thirdblock.fruit_1_tl_row[0] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_58[0] ), .COUT1(\thirdblock.n3052 ), 
    .COUT0(\thirdblock.n5236 ));
  thirdblock_SLICE_31 \thirdblock.SLICE_31 ( .D1(\thirdblock.n5233 ), 
    .D0(\thirdblock.n3031 ), .B0(\thirdblock.fruit_2_tl_row[9] ), 
    .CIN0(\thirdblock.n3031 ), .CIN1(\thirdblock.n5233 ), 
    .F0(\thirdblock.fruit_2_tl_row_8__N_210[9] ), .COUT0(\thirdblock.n5233 ));
  thirdblock_SLICE_32 \thirdblock.SLICE_32 ( 
    .DI1(\thirdblock.fruit_3_tl_row_8__N_379[6] ), .D1(\thirdblock.n5209 ), 
    .B1(\thirdblock.fruit_3_tl_row[6] ), .D0(\thirdblock.n3089 ), 
    .B0(\thirdblock.fruit_3_tl_row[5] ), 
    .CE(\thirdblock.fruit_3_tl_row_0__N_404 ), 
    .LSR(\thirdblock.fruit_3_tl_row_0__N_405 ), .CLK(clk), 
    .CIN0(\thirdblock.n3089 ), .CIN1(\thirdblock.n5209 ), 
    .Q1(\thirdblock.fruit_3_tl_row[6] ), 
    .F0(\thirdblock.fruit_3_tl_row_8__N_379[5] ), 
    .F1(\thirdblock.fruit_3_tl_row_8__N_379[6] ), .COUT1(\thirdblock.n3091 ), 
    .COUT0(\thirdblock.n5209 ));
  thirdblock_SLICE_33 \thirdblock.SLICE_33 ( 
    .DI1(\thirdblock.falling_counter_16__N_539[16] ), 
    .DI0(\thirdblock.falling_counter_16__N_539[15] ), .D1(\thirdblock.n5389 ), 
    .C1(\thirdblock.falling_counter[16] ), .D0(\thirdblock.n3048 ), 
    .C0(\thirdblock.falling_counter[15] ), 
    .CE(\thirdblock.falling_counter_0__N_588 ), 
    .LSR(\thirdblock.falling_counter_0__N_589 ), .CLK(clk), 
    .CIN0(\thirdblock.n3048 ), .CIN1(\thirdblock.n5389 ), 
    .Q0(\thirdblock.falling_counter[15] ), 
    .Q1(\thirdblock.falling_counter[16] ), 
    .F0(\thirdblock.falling_counter_16__N_539[15] ), 
    .F1(\thirdblock.falling_counter_16__N_539[16] ), 
    .COUT0(\thirdblock.n5389 ));
  thirdblock_SLICE_34 \thirdblock.SLICE_34 ( .D1(\thirdblock.n5206 ), 
    .B1(\thirdblock.fruit_3_tl_row[4] ), .D0(\thirdblock.n3087 ), 
    .B0(\thirdblock.fruit_3_tl_row[3] ), .CIN0(\thirdblock.n3087 ), 
    .CIN1(\thirdblock.n5206 ), .F0(\thirdblock.fruit_3_tl_row_8__N_379[3] ), 
    .F1(\thirdblock.fruit_3_tl_row_8__N_379[4] ), .COUT1(\thirdblock.n3089 ), 
    .COUT0(\thirdblock.n5206 ));
  thirdblock_SLICE_35 \thirdblock.SLICE_35 ( 
    .DI0(\thirdblock.fruit_3_tl_row_8__N_379[1] ), .D1(\thirdblock.n5203 ), 
    .B1(\thirdblock.fruit_3_tl_row[2] ), .D0(\thirdblock.n3085 ), 
    .B0(\thirdblock.fruit_3_tl_row[1] ), 
    .CE(\thirdblock.fruit_3_tl_row_0__N_404 ), 
    .LSR(\thirdblock.fruit_3_tl_row_0__N_405 ), .CLK(clk), 
    .CIN0(\thirdblock.n3085 ), .CIN1(\thirdblock.n5203 ), 
    .Q0(\thirdblock.fruit_3_tl_row[1] ), 
    .F0(\thirdblock.fruit_3_tl_row_8__N_379[1] ), 
    .F1(\thirdblock.fruit_3_tl_row_8__N_379[2] ), .COUT1(\thirdblock.n3087 ), 
    .COUT0(\thirdblock.n5203 ));
  thirdblock_SLICE_36 \thirdblock.SLICE_36 ( 
    .DI1(\thirdblock.fruit_3_tl_row_8__N_379[0] ), .D1(\thirdblock.n5200 ), 
    .C1(\thirdblock.n253 ), .B1(\thirdblock.fruit_3_tl_row[0] ), 
    .CE(\thirdblock.fruit_3_tl_row_0__N_404 ), 
    .LSR(\thirdblock.fruit_3_tl_row_0__N_405 ), .CLK(clk), 
    .CIN1(\thirdblock.n5200 ), .Q1(\thirdblock.fruit_3_tl_row[0] ), 
    .F1(\thirdblock.fruit_3_tl_row_8__N_379[0] ), .COUT1(\thirdblock.n3085 ), 
    .COUT0(\thirdblock.n5200 ));
  thirdblock_SLICE_37 \thirdblock.SLICE_37 ( 
    .DI1(\thirdblock.fruit_2_tl_row_8__N_210[8] ), .D1(\thirdblock.n5230 ), 
    .B1(\thirdblock.fruit_2_tl_row[8] ), .D0(\thirdblock.n3029 ), 
    .B0(\thirdblock.fruit_2_tl_row[7] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_235 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_236 ), .CLK(clk), 
    .CIN0(\thirdblock.n3029 ), .CIN1(\thirdblock.n5230 ), 
    .Q1(\thirdblock.fruit_2_tl_row[8] ), 
    .F0(\thirdblock.fruit_2_tl_row_8__N_210[7] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_210[8] ), .COUT1(\thirdblock.n3031 ), 
    .COUT0(\thirdblock.n5230 ));
  thirdblock_SLICE_38 \thirdblock.SLICE_38 ( 
    .DI1(\thirdblock.falling_counter_16__N_539[14] ), 
    .DI0(\thirdblock.falling_counter_16__N_539[13] ), .D1(\thirdblock.n5386 ), 
    .C1(\thirdblock.falling_counter[14] ), .D0(\thirdblock.n3046 ), 
    .C0(\thirdblock.falling_counter[13] ), 
    .CE(\thirdblock.falling_counter_0__N_588 ), 
    .LSR(\thirdblock.falling_counter_0__N_589 ), .CLK(clk), 
    .CIN0(\thirdblock.n3046 ), .CIN1(\thirdblock.n5386 ), 
    .Q0(\thirdblock.falling_counter[13] ), 
    .Q1(\thirdblock.falling_counter[14] ), 
    .F0(\thirdblock.falling_counter_16__N_539[13] ), 
    .F1(\thirdblock.falling_counter_16__N_539[14] ), 
    .COUT1(\thirdblock.n3048 ), .COUT0(\thirdblock.n5386 ));
  thirdblock_SLICE_39 \thirdblock.SLICE_39 ( 
    .DI1(\thirdblock.fruit_2_tl_row_8__N_210[6] ), .D1(\thirdblock.n5227 ), 
    .B1(\thirdblock.fruit_2_tl_row[6] ), .D0(\thirdblock.n3027 ), 
    .B0(\thirdblock.fruit_2_tl_row[5] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_235 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_236 ), .CLK(clk), 
    .CIN0(\thirdblock.n3027 ), .CIN1(\thirdblock.n5227 ), 
    .Q1(\thirdblock.fruit_2_tl_row[6] ), 
    .F0(\thirdblock.fruit_2_tl_row_8__N_210[5] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_210[6] ), .COUT1(\thirdblock.n3029 ), 
    .COUT0(\thirdblock.n5227 ));
  thirdblock_SLICE_40 \thirdblock.SLICE_40 ( 
    .DI1(\thirdblock.falling_counter_16__N_539[12] ), 
    .DI0(\thirdblock.falling_counter_16__N_539[11] ), .D1(\thirdblock.n5383 ), 
    .C1(\thirdblock.falling_counter[12] ), .D0(\thirdblock.n3044 ), 
    .C0(\thirdblock.falling_counter[11] ), 
    .CE(\thirdblock.falling_counter_0__N_588 ), 
    .LSR(\thirdblock.falling_counter_0__N_589 ), .CLK(clk), 
    .CIN0(\thirdblock.n3044 ), .CIN1(\thirdblock.n5383 ), 
    .Q0(\thirdblock.falling_counter[11] ), 
    .Q1(\thirdblock.falling_counter[12] ), 
    .F0(\thirdblock.falling_counter_16__N_539[11] ), 
    .F1(\thirdblock.falling_counter_16__N_539[12] ), 
    .COUT1(\thirdblock.n3046 ), .COUT0(\thirdblock.n5383 ));
  thirdblock_SLICE_41 \thirdblock.SLICE_41 ( .D1(\thirdblock.n5224 ), 
    .B1(\thirdblock.fruit_2_tl_row[4] ), .D0(\thirdblock.n3025 ), 
    .B0(\thirdblock.fruit_2_tl_row[3] ), .CIN0(\thirdblock.n3025 ), 
    .CIN1(\thirdblock.n5224 ), .F0(\thirdblock.fruit_2_tl_row_8__N_210[3] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_210[4] ), .COUT1(\thirdblock.n3027 ), 
    .COUT0(\thirdblock.n5224 ));
  thirdblock_SLICE_42 \thirdblock.SLICE_42 ( 
    .DI1(\thirdblock.falling_counter_16__N_539[10] ), 
    .DI0(\thirdblock.falling_counter_16__N_539[9] ), .D1(\thirdblock.n5197 ), 
    .C1(\thirdblock.falling_counter[10] ), .D0(\thirdblock.n3042 ), 
    .C0(\thirdblock.falling_counter[9] ), 
    .CE(\thirdblock.falling_counter_0__N_588 ), 
    .LSR(\thirdblock.falling_counter_0__N_589 ), .CLK(clk), 
    .CIN0(\thirdblock.n3042 ), .CIN1(\thirdblock.n5197 ), 
    .Q0(\thirdblock.falling_counter[9] ), 
    .Q1(\thirdblock.falling_counter[10] ), 
    .F0(\thirdblock.falling_counter_16__N_539[9] ), 
    .F1(\thirdblock.falling_counter_16__N_539[10] ), 
    .COUT1(\thirdblock.n3044 ), .COUT0(\thirdblock.n5197 ));
  thirdblock_SLICE_43 \thirdblock.SLICE_43 ( 
    .DI1(\thirdblock.fruit_2_tl_row_8__N_210[0] ), .D1(\thirdblock.n5218 ), 
    .C1(\thirdblock.n253 ), .B1(\thirdblock.fruit_2_tl_row[0] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_235 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_236 ), .CLK(clk), 
    .CIN1(\thirdblock.n5218 ), .Q1(\thirdblock.fruit_2_tl_row[0] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_210[0] ), .COUT1(\thirdblock.n3023 ), 
    .COUT0(\thirdblock.n5218 ));
  thirdblock_SLICE_44 \thirdblock.SLICE_44 ( .D1(\thirdblock.n5284 ), 
    .D0(\thirdblock.fruit_1_col_9__N_161 ), .C0(\RGB_pad[4].vcc ), 
    .B0(\col[9] ), .CIN0(\thirdblock.fruit_1_col_9__N_161 ), 
    .CIN1(\thirdblock.n5284 ), .F0(\thirdblock.fruit_1_col[9] ), 
    .COUT0(\thirdblock.n5284 ));
  thirdblock_SLICE_45 \thirdblock.SLICE_45 ( .D1(\thirdblock.n5281 ), 
    .B1(\col[8] ), .D0(\thirdblock.fruit_1_col_7__N_169 ), 
    .C0(\RGB_pad[4].vcc ), .B0(\col[7] ), 
    .CIN0(\thirdblock.fruit_1_col_7__N_169 ), .CIN1(\thirdblock.n5281 ), 
    .F0(\thirdblock.fruit_1_col[7] ), .F1(\thirdblock.fruit_1_col[8] ), 
    .COUT1(\thirdblock.fruit_1_col_9__N_161 ), .COUT0(\thirdblock.n5281 ));
  thirdblock_SLICE_46 \thirdblock.SLICE_46 ( .D1(\thirdblock.n5299 ), 
    .C1(\thirdblock.fruit_1_row_9__N_105[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_1_row_8__N_112 ), 
    .C0(\thirdblock.fruit_1_row_9__N_105[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_1_row_8__N_112 ), .CIN1(\thirdblock.n5299 ), 
    .F0(\thirdblock.fruit_1_row[8] ), .F1(\thirdblock.fruit_1_row[9] ), 
    .COUT0(\thirdblock.n5299 ));
  thirdblock_SLICE_47 \thirdblock.SLICE_47 ( .D1(\thirdblock.n5278 ), 
    .C1(\RGB_pad[4].vcc ), .B1(\col[6] ), 
    .D0(\thirdblock.fruit_1_col_5__N_177 ), .B0(\col[5] ), 
    .CIN0(\thirdblock.fruit_1_col_5__N_177 ), .CIN1(\thirdblock.n5278 ), 
    .F0(\thirdblock.fruit_1_col[5] ), .F1(\thirdblock.fruit_1_col[6] ), 
    .COUT1(\thirdblock.fruit_1_col_7__N_169 ), .COUT0(\thirdblock.n5278 ));
  thirdblock_SLICE_48 \thirdblock.SLICE_48 ( .D1(\thirdblock.n5296 ), 
    .C1(\thirdblock.fruit_1_row_9__N_105[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_1_row_6__N_124 ), 
    .C0(\thirdblock.fruit_1_row_9__N_105[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_1_row_6__N_124 ), .CIN1(\thirdblock.n5296 ), 
    .F0(\thirdblock.fruit_1_row[6] ), .F1(\thirdblock.fruit_1_row[7] ), 
    .COUT1(\thirdblock.fruit_1_row_8__N_112 ), .COUT0(\thirdblock.n5296 ));
  thirdblock_SLICE_49 \thirdblock.SLICE_49 ( .D1(\thirdblock.n5293 ), 
    .C1(\thirdblock.fruit_1_row_9__N_105[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_1_row_4__N_136 ), 
    .C0(\thirdblock.fruit_1_row_9__N_105[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_1_row_4__N_136 ), .CIN1(\thirdblock.n5293 ), 
    .F0(\thirdblock.fruit_1_row[4] ), .F1(\thirdblock.fruit_1_row[5] ), 
    .COUT1(\thirdblock.fruit_1_row_6__N_124 ), .COUT0(\thirdblock.n5293 ));
  thirdblock_SLICE_50 \thirdblock.SLICE_50 ( .D1(\thirdblock.n5275 ), 
    .B1(\col[4] ), .D0(\thirdblock.fruit_1_col_3__N_185 ), 
    .C0(\RGB_pad[4].vcc ), .B0(\col[3] ), 
    .CIN0(\thirdblock.fruit_1_col_3__N_185 ), .CIN1(\thirdblock.n5275 ), 
    .F0(\thirdblock.fruit_1_col[3] ), .F1(\thirdblock.fruit_1_col[4] ), 
    .COUT1(\thirdblock.fruit_1_col_5__N_177 ), .COUT0(\thirdblock.n5275 ));
  thirdblock_SLICE_51 \thirdblock.SLICE_51 ( .D1(\thirdblock.n5290 ), 
    .C1(\thirdblock.fruit_1_row_9__N_105[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_1_row_2__N_148 ), 
    .C0(\thirdblock.fruit_1_row_9__N_105[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_1_row_2__N_148 ), .CIN1(\thirdblock.n5290 ), 
    .F0(\thirdblock.fruit_1_row[2] ), .F1(\thirdblock.fruit_1_row[3] ), 
    .COUT1(\thirdblock.fruit_1_row_4__N_136 ), .COUT0(\thirdblock.n5290 ));
  thirdblock_SLICE_52 \thirdblock.SLICE_52 ( .D1(\thirdblock.n5287 ), 
    .C1(\thirdblock.fruit_1_row_9__N_105[1] ), .B1(\row[1] ), 
    .D0(\RGB_pad[4].vcc ), .C0(\thirdblock.fruit_1_row_9__N_105[0] ), 
    .B0(\row[0] ), .CIN1(\thirdblock.n5287 ), .F0(\thirdblock.fruit_1_row[0] ), 
    .F1(\thirdblock.fruit_1_row[1] ), 
    .COUT1(\thirdblock.fruit_1_row_2__N_148 ), .COUT0(\thirdblock.n5287 ));
  thirdblock_SLICE_53 \thirdblock.SLICE_53 ( .D1(\thirdblock.n5272 ), 
    .C1(\RGB_pad[4].vcc ), .B1(\col[2] ), 
    .D0(\thirdblock.fruit_1_col_1__N_193 ), .B0(\col[1] ), 
    .CIN0(\thirdblock.fruit_1_col_1__N_193 ), .CIN1(\thirdblock.n5272 ), 
    .F0(\thirdblock.fruit_1_col[1] ), .F1(\thirdblock.fruit_1_col[2] ), 
    .COUT1(\thirdblock.fruit_1_col_3__N_185 ), .COUT0(\thirdblock.n5272 ));
  thirdblock_SLICE_54 \thirdblock.SLICE_54 ( .D1(\thirdblock.n5251 ), 
    .C1(\thirdblock.fruit_3_col_9__N_473[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.fruit_3_col_8__N_480 ), 
    .C0(\thirdblock.fruit_3_col_9__N_473[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.fruit_3_col_8__N_480 ), .CIN1(\thirdblock.n5251 ), 
    .F0(\thirdblock.fruit_3_col[8] ), .F1(\thirdblock.fruit_3_col[9] ), 
    .COUT0(\thirdblock.n5251 ));
  thirdblock_SLICE_55 \thirdblock.SLICE_55 ( .D1(\thirdblock.n5248 ), 
    .C1(\thirdblock.fruit_3_col_9__N_473[7] ), .B1(\col[7] ), 
    .D0(\thirdblock.fruit_3_col_6__N_490 ), .C0(\RGB_pad[4].vcc ), 
    .B0(\col[6] ), .CIN0(\thirdblock.fruit_3_col_6__N_490 ), 
    .CIN1(\thirdblock.n5248 ), .F0(\thirdblock.fruit_3_col[6] ), 
    .F1(\thirdblock.fruit_3_col[7] ), 
    .COUT1(\thirdblock.fruit_3_col_8__N_480 ), .COUT0(\thirdblock.n5248 ));
  thirdblock_SLICE_56 \thirdblock.SLICE_56 ( .D1(\thirdblock.n5269 ), 
    .C1(\RGB_pad[4].vcc ), .B1(\col[0] ), .CIN1(\thirdblock.n5269 ), 
    .F1(\thirdblock.fruit_1_col[0] ), 
    .COUT1(\thirdblock.fruit_1_col_1__N_193 ), .COUT0(\thirdblock.n5269 ));
  thirdblock_SLICE_57 \thirdblock.SLICE_57 ( .D1(\thirdblock.n5245 ), 
    .C1(\thirdblock.fruit_3_col_9__N_473[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.fruit_3_col_4__N_502 ), 
    .C0(\thirdblock.fruit_3_col_9__N_473[4] ), .B0(\col[4] ), 
    .CIN0(\thirdblock.fruit_3_col_4__N_502 ), .CIN1(\thirdblock.n5245 ), 
    .F0(\thirdblock.fruit_3_col[4] ), .F1(\thirdblock.fruit_3_col[5] ), 
    .COUT1(\thirdblock.fruit_3_col_6__N_490 ), .COUT0(\thirdblock.n5245 ));
  secondblock_SLICE_58 \secondblock.SLICE_58 ( 
    .DI0(\secondblock.col_9__N_31[9] ), .D1(\secondblock.n5380 ), 
    .D0(\secondblock.n3104 ), .C0(\col[9] ), .LSR(col_0__N_50), .CLK(clk), 
    .CIN0(\secondblock.n3104 ), .CIN1(\secondblock.n5380 ), .Q0(\col[9] ), 
    .F0(\secondblock.col_9__N_31[9] ), .COUT0(\secondblock.n5380 ));
  secondblock_SLICE_59 \secondblock.SLICE_59 ( 
    .DI1(\secondblock.col_9__N_31[8] ), .DI0(\secondblock.col_9__N_31[7] ), 
    .D1(\secondblock.n5377 ), .C1(\col[8] ), .D0(\secondblock.n3102 ), 
    .C0(\col[7] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n3102 ), 
    .CIN1(\secondblock.n5377 ), .Q0(\col[7] ), .Q1(\col[8] ), 
    .F0(\secondblock.col_9__N_31[7] ), .F1(\secondblock.col_9__N_31[8] ), 
    .COUT1(\secondblock.n3104 ), .COUT0(\secondblock.n5377 ));
  secondblock_SLICE_60 \secondblock.SLICE_60 ( 
    .DI1(\secondblock.col_9__N_31[6] ), .DI0(\secondblock.col_9__N_31[5] ), 
    .D1(\secondblock.n5374 ), .C1(\col[6] ), .D0(\secondblock.n3100 ), 
    .C0(\col[5] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n3100 ), 
    .CIN1(\secondblock.n5374 ), .Q0(\col[5] ), .Q1(\col[6] ), 
    .F0(\secondblock.col_9__N_31[5] ), .F1(\secondblock.col_9__N_31[6] ), 
    .COUT1(\secondblock.n3102 ), .COUT0(\secondblock.n5374 ));
  secondblock_SLICE_61 \secondblock.SLICE_61 ( 
    .DI1(\secondblock.col_9__N_31[4] ), .DI0(\secondblock.col_9__N_31[3] ), 
    .D1(\secondblock.n5371 ), .C1(\col[4] ), .D0(\secondblock.n3098 ), 
    .C0(\col[3] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n3098 ), 
    .CIN1(\secondblock.n5371 ), .Q0(\col[3] ), .Q1(\col[4] ), 
    .F0(\secondblock.col_9__N_31[3] ), .F1(\secondblock.col_9__N_31[4] ), 
    .COUT1(\secondblock.n3100 ), .COUT0(\secondblock.n5371 ));
  secondblock_SLICE_62 \secondblock.SLICE_62 ( 
    .DI1(\secondblock.col_9__N_31[2] ), .DI0(\secondblock.col_9__N_31[1] ), 
    .D1(\secondblock.n5368 ), .C1(\col[2] ), .D0(\secondblock.n3096 ), 
    .C0(\col[1] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n3096 ), 
    .CIN1(\secondblock.n5368 ), .Q0(\col[1] ), .Q1(\col[2] ), 
    .F0(\secondblock.col_9__N_31[1] ), .F1(\secondblock.col_9__N_31[2] ), 
    .COUT1(\secondblock.n3098 ), .COUT0(\secondblock.n5368 ));
  secondblock_SLICE_63 \secondblock.SLICE_63 ( 
    .DI1(\secondblock.col_9__N_31[0] ), .D1(\secondblock.n5332 ), 
    .C1(\col[0] ), .B1(\RGB_pad[4].vcc ), .LSR(col_0__N_50), .CLK(clk), 
    .CIN1(\secondblock.n5332 ), .Q1(\col[0] ), 
    .F1(\secondblock.col_9__N_31[0] ), .COUT1(\secondblock.n3096 ), 
    .COUT0(\secondblock.n5332 ));
  secondblock_SLICE_64 \secondblock.SLICE_64 ( 
    .DI0(\secondblock.row_9__N_1[9] ), .D1(\secondblock.n5350 ), 
    .D0(\secondblock.n3082 ), .B0(\row[9] ), .CE(col_0__N_50), 
    .LSR(row_0__N_30), .CLK(clk), .CIN0(\secondblock.n3082 ), 
    .CIN1(\secondblock.n5350 ), .Q0(\row[9] ), 
    .F0(\secondblock.row_9__N_1[9] ), .COUT0(\secondblock.n5350 ));
  secondblock_SLICE_65 \secondblock.SLICE_65 ( 
    .DI1(\secondblock.row_9__N_1[8] ), .DI0(\secondblock.row_9__N_1[7] ), 
    .D1(\secondblock.n5347 ), .B1(\row[8] ), .D0(\secondblock.n3080 ), 
    .B0(\row[7] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n3080 ), .CIN1(\secondblock.n5347 ), .Q0(\row[7] ), 
    .Q1(\row[8] ), .F0(\secondblock.row_9__N_1[7] ), 
    .F1(\secondblock.row_9__N_1[8] ), .COUT1(\secondblock.n3082 ), 
    .COUT0(\secondblock.n5347 ));
  secondblock_SLICE_66 \secondblock.SLICE_66 ( 
    .DI1(\secondblock.row_9__N_1[6] ), .DI0(\secondblock.row_9__N_1[5] ), 
    .D1(\secondblock.n5344 ), .B1(\row[6] ), .D0(\secondblock.n3078 ), 
    .B0(\row[5] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n3078 ), .CIN1(\secondblock.n5344 ), .Q0(\row[5] ), 
    .Q1(\row[6] ), .F0(\secondblock.row_9__N_1[5] ), 
    .F1(\secondblock.row_9__N_1[6] ), .COUT1(\secondblock.n3080 ), 
    .COUT0(\secondblock.n5344 ));
  secondblock_SLICE_67 \secondblock.SLICE_67 ( 
    .DI1(\secondblock.row_9__N_1[4] ), .DI0(\secondblock.row_9__N_1[3] ), 
    .D1(\secondblock.n5341 ), .B1(\row[4] ), .D0(\secondblock.n3076 ), 
    .B0(\row[3] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n3076 ), .CIN1(\secondblock.n5341 ), .Q0(\row[3] ), 
    .Q1(\row[4] ), .F0(\secondblock.row_9__N_1[3] ), 
    .F1(\secondblock.row_9__N_1[4] ), .COUT1(\secondblock.n3078 ), 
    .COUT0(\secondblock.n5341 ));
  secondblock_SLICE_68 \secondblock.SLICE_68 ( 
    .DI1(\secondblock.row_9__N_1[2] ), .DI0(\secondblock.row_9__N_1[1] ), 
    .D1(\secondblock.n5338 ), .B1(\row[2] ), .D0(\secondblock.n3074 ), 
    .B0(\row[1] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n3074 ), .CIN1(\secondblock.n5338 ), .Q0(\row[1] ), 
    .Q1(\row[2] ), .F0(\secondblock.row_9__N_1[1] ), 
    .F1(\secondblock.row_9__N_1[2] ), .COUT1(\secondblock.n3076 ), 
    .COUT0(\secondblock.n5338 ));
  secondblock_SLICE_69 \secondblock.SLICE_69 ( 
    .DI1(\secondblock.row_9__N_1[0] ), .D1(\secondblock.n5335 ), 
    .C1(\RGB_pad[4].vcc ), .B1(\row[0] ), .CE(col_0__N_50), .LSR(row_0__N_30), 
    .CLK(clk), .CIN1(\secondblock.n5335 ), .Q1(\row[0] ), 
    .F1(\secondblock.row_9__N_1[0] ), .COUT1(\secondblock.n3074 ), 
    .COUT0(\secondblock.n5335 ));
  thirdblock_SLICE_70 \thirdblock.SLICE_70 ( 
    .DI1(\thirdblock.fruit_3_tl_row_7__N_382 ), 
    .DI0(\thirdblock.fruit_3_tl_row_9__N_376 ), .D1(\thirdblock.n1256 ), 
    .C1(\thirdblock.fruit_3_tl_row_8__N_379[7] ), 
    .B1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.fruit_3_tl_row_8__N_379[9] ), .C0(\thirdblock.n1256 ), 
    .A0(\thirdblock.game_state[1] ), .CE(\thirdblock.fruit_3_tl_row_0__N_404 ), 
    .LSR(\thirdblock.fruit_3_tl_row_2__N_399 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_tl_row[9] ), .Q1(\thirdblock.fruit_3_tl_row[7] ), 
    .F0(\thirdblock.fruit_3_tl_row_9__N_376 ), 
    .F1(\thirdblock.fruit_3_tl_row_7__N_382 ));
  thirdblock_SLICE_71 \thirdblock.SLICE_71 ( 
    .DI1(\thirdblock.fruit_2_tl_row_2__N_228 ), 
    .DI0(\thirdblock.fruit_2_tl_row_3__N_225 ), 
    .D1(\thirdblock.fruit_2_tl_row_8__N_210[2] ), .C1(\thirdblock.n1105 ), 
    .D0(\thirdblock.fruit_2_tl_row_8__N_210[3] ), .B0(\thirdblock.n1105 ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_235 ), 
    .LSR(\thirdblock.fruit_2_tl_row_2__N_230 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_row[3] ), .Q1(\thirdblock.fruit_2_tl_row[2] ), 
    .F0(\thirdblock.fruit_2_tl_row_3__N_225 ), 
    .F1(\thirdblock.fruit_2_tl_row_2__N_228 ));
  thirdblock_SLICE_72 \thirdblock.SLICE_72 ( 
    .DI1(\thirdblock.fruit_2_tl_row_7__N_213 ), 
    .DI0(\thirdblock.fruit_2_tl_row_9__N_207 ), 
    .D1(\thirdblock.fruit_2_tl_row_8__N_210[7] ), .C1(\thirdblock.n1105 ), 
    .D0(\thirdblock.n1105 ), .B0(\thirdblock.fruit_2_tl_row_8__N_210[9] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_235 ), 
    .LSR(\thirdblock.fruit_2_tl_row_2__N_230 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_row[9] ), .Q1(\thirdblock.fruit_2_tl_row[7] ), 
    .F0(\thirdblock.fruit_2_tl_row_9__N_207 ), 
    .F1(\thirdblock.fruit_2_tl_row_7__N_213 ));
  thirdblock_SLICE_75 \thirdblock.SLICE_75 ( 
    .DI1(\thirdblock.fruit_1_type_2__N_88[1] ), 
    .DI0(\thirdblock.fruit_1_type_2__N_88[0] ), 
    .D1(\thirdblock.fruit_1_type[0] ), .C1(\thirdblock.fruit_1_type[1] ), 
    .D0(\thirdblock.fruit_1_type[1] ), .C0(\thirdblock.fruit_1_type[0] ), 
    .B0(\thirdblock.fruit_1_type[2] ), .CE(\thirdblock.fruit_1_type_0__N_95 ), 
    .LSR(\thirdblock.fruit_1_type_0__N_96 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_type[0] ), .Q1(\thirdblock.fruit_1_type[1] ), 
    .F0(\thirdblock.fruit_1_type_2__N_88[0] ), 
    .F1(\thirdblock.fruit_1_type_2__N_88[1] ));
  thirdblock_SLICE_79 \thirdblock.SLICE_79 ( 
    .DI1(\thirdblock.fruit_3_tl_row_4__N_391 ), 
    .DI0(\thirdblock.fruit_3_tl_row_5__N_388 ), 
    .D1(\thirdblock.fruit_3_tl_row_8__N_379[4] ), .C1(\thirdblock.n1256 ), 
    .B1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.fruit_3_tl_row_8__N_379[5] ), 
    .C0(\thirdblock.game_state[1] ), .B0(\thirdblock.n1256 ), 
    .CE(\thirdblock.fruit_3_tl_row_0__N_404 ), 
    .LSR(\thirdblock.fruit_3_tl_row_2__N_399 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_tl_row[5] ), .Q1(\thirdblock.fruit_3_tl_row[4] ), 
    .F0(\thirdblock.fruit_3_tl_row_5__N_388 ), 
    .F1(\thirdblock.fruit_3_tl_row_4__N_391 ));
  thirdblock_SLICE_84 \thirdblock.SLICE_84 ( 
    .DI1(\thirdblock.fruit_2_type_0__N_246[7].sig_008.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_2_type_0__N_246[0].sig_001.FeedThruLUT ), 
    .D1(\thirdblock.fruit_2_type_0__N_246[7] ), 
    .D0(\thirdblock.fruit_2_type_0__N_246[0] ), .CE(\thirdblock.n1926 ), 
    .LSR(\thirdblock.RGB_c_2_N_599 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_type_0__N_246[1] ), 
    .Q1(\thirdblock.fruit_2_type_0__N_246[0] ), 
    .F0(\thirdblock.fruit_2_type_0__N_246[0].sig_001.FeedThruLUT ), 
    .F1(\thirdblock.fruit_2_type_0__N_246[7].sig_008.FeedThruLUT ));
  thirdblock_SLICE_85 \thirdblock.SLICE_85 ( 
    .DI1(\thirdblock.fruit_2_type_0__N_246[2].sig_003.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_2_type_0__N_246[1].sig_002.FeedThruLUT ), 
    .D1(\thirdblock.fruit_2_type_0__N_246[2] ), 
    .D0(\thirdblock.fruit_2_type_0__N_246[1] ), .CE(\thirdblock.n1926 ), 
    .LSR(\thirdblock.RGB_c_2_N_599 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_type_0__N_246[2] ), 
    .Q1(\thirdblock.fruit_2_type_0__N_246[3] ), 
    .F0(\thirdblock.fruit_2_type_0__N_246[1].sig_002.FeedThruLUT ), 
    .F1(\thirdblock.fruit_2_type_0__N_246[2].sig_003.FeedThruLUT ));
  thirdblock_SLICE_87 \thirdblock.SLICE_87 ( 
    .DI1(\thirdblock.fruit_2_type_0__N_246[4].sig_005.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_2_type_0__N_246[3].sig_004.FeedThruLUT ), 
    .D1(\thirdblock.fruit_2_type_0__N_246[4] ), 
    .D0(\thirdblock.fruit_2_type_0__N_246[3] ), .CE(\thirdblock.n1926 ), 
    .LSR(\thirdblock.RGB_c_2_N_599 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_type_0__N_246[4] ), 
    .Q1(\thirdblock.fruit_2_type_0__N_246[5] ), 
    .F0(\thirdblock.fruit_2_type_0__N_246[3].sig_004.FeedThruLUT ), 
    .F1(\thirdblock.fruit_2_type_0__N_246[4].sig_005.FeedThruLUT ));
  thirdblock_SLICE_89 \thirdblock.SLICE_89 ( 
    .DI1(\thirdblock.fruit_2_type_0__N_246[6].sig_007.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_2_type_0__N_246[5].sig_006.FeedThruLUT ), 
    .D1(\thirdblock.fruit_2_type_0__N_246[6] ), 
    .D0(\thirdblock.fruit_2_type_0__N_246[5] ), .CE(\thirdblock.n1926 ), 
    .LSR(\thirdblock.RGB_c_2_N_599 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_type_0__N_246[6] ), 
    .Q1(\thirdblock.fruit_2_type_0__N_246[7] ), 
    .F0(\thirdblock.fruit_2_type_0__N_246[5].sig_006.FeedThruLUT ), 
    .F1(\thirdblock.fruit_2_type_0__N_246[6].sig_007.FeedThruLUT ));
  thirdblock_SLICE_91 \thirdblock.SLICE_91 ( 
    .DI1(\thirdblock.fruit_2_tl_row_4__N_222 ), 
    .DI0(\thirdblock.fruit_2_tl_row_5__N_219 ), 
    .D1(\thirdblock.fruit_2_tl_row_8__N_210[4] ), .C1(\thirdblock.n1105 ), 
    .D0(\thirdblock.fruit_2_tl_row_8__N_210[5] ), .B0(\thirdblock.n1105 ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_235 ), 
    .LSR(\thirdblock.fruit_2_tl_row_2__N_230 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_row[5] ), .Q1(\thirdblock.fruit_2_tl_row[4] ), 
    .F0(\thirdblock.fruit_2_tl_row_5__N_219 ), 
    .F1(\thirdblock.fruit_2_tl_row_4__N_222 ));
  thirdblock_SLICE_93 \thirdblock.SLICE_93 ( 
    .DI1(\thirdblock.fruit_3_tl_col_7__N_408 ), 
    .DI0(\thirdblock.fruit_3_tl_col_8__N_407 ), .D1(\thirdblock.n1155 ), 
    .C1(\thirdblock.n1098 ), .B1(\thirdblock.n947 ), 
    .A1(\thirdblock.fruit_3_tl_col[7] ), .D0(\thirdblock.n1098 ), 
    .C0(\thirdblock.n1155 ), .B0(\thirdblock.fruit_3_tl_col[8] ), 
    .A0(\thirdblock.n947 ), .CLK(clk), .Q0(\thirdblock.fruit_3_tl_col[8] ), 
    .Q1(\thirdblock.fruit_3_tl_col[7] ), 
    .F0(\thirdblock.fruit_3_tl_col_8__N_407 ), 
    .F1(\thirdblock.fruit_3_tl_col_7__N_408 ));
  thirdblock_SLICE_95 \thirdblock.SLICE_95 ( 
    .DI1(\thirdblock.fruit_3_tl_col_4__N_410 ), 
    .DI0(\thirdblock.fruit_3_tl_col_5__N_409 ), .D1(\thirdblock.n1155 ), 
    .C1(\thirdblock.n1098 ), .B1(\thirdblock.n947 ), 
    .A1(\thirdblock.fruit_3_tl_col[4] ), .D0(\thirdblock.n1098 ), 
    .C0(\thirdblock.n1155 ), .B0(\thirdblock.fruit_3_tl_col[5] ), 
    .A0(\thirdblock.n947 ), .CLK(clk), .Q0(\thirdblock.fruit_3_tl_col[5] ), 
    .Q1(\thirdblock.fruit_3_tl_col[4] ), 
    .F0(\thirdblock.fruit_3_tl_col_5__N_409 ), 
    .F1(\thirdblock.fruit_3_tl_col_4__N_410 ));
  thirdblock_SLICE_97 \thirdblock.SLICE_97 ( 
    .DI1(\thirdblock.fruit_3_tl_col_2__N_412 ), 
    .DI0(\thirdblock.fruit_3_tl_col_3__N_411 ), .D1(\thirdblock.n947 ), 
    .C1(\thirdblock.n1098 ), .B1(\thirdblock.fruit_3_tl_col[2] ), 
    .A1(\thirdblock.n1155 ), .D0(\thirdblock.n1098 ), .C0(\thirdblock.n1155 ), 
    .B0(\thirdblock.fruit_3_tl_col[3] ), .A0(\thirdblock.n947 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_tl_col[3] ), .Q1(\thirdblock.fruit_3_tl_col[2] ), 
    .F0(\thirdblock.fruit_3_tl_col_3__N_411 ), 
    .F1(\thirdblock.fruit_3_tl_col_2__N_412 ));
  thirdblock_SLICE_99 \thirdblock.SLICE_99 ( 
    .DI1(\thirdblock.fruit_3_tl_col_0__N_414 ), 
    .DI0(\thirdblock.fruit_3_tl_col_1__N_413 ), .D1(\thirdblock.n1155 ), 
    .C1(\thirdblock.n1098 ), .B1(\thirdblock.n947 ), 
    .A1(\thirdblock.fruit_3_tl_col[0] ), .D0(\thirdblock.n1098 ), 
    .C0(\thirdblock.n1155 ), .B0(\thirdblock.fruit_3_tl_col[1] ), 
    .A0(\thirdblock.n947 ), .CLK(clk), .Q0(\thirdblock.fruit_3_tl_col[1] ), 
    .Q1(\thirdblock.fruit_3_tl_col[0] ), 
    .F0(\thirdblock.fruit_3_tl_col_1__N_413 ), 
    .F1(\thirdblock.fruit_3_tl_col_0__N_414 ));
  SLICE_100 SLICE_100( .DI1(fruit_2_tl_col_7__N_239), 
    .DI0(fruit_2_tl_col_9__N_237), .D1(n1184), .C1(\fruit_2_tl_col[7] ), 
    .B1(n1136), .D0(\fruit_2_tl_col[9] ), .C0(n1184), .A0(n1136), .CLK(clk), 
    .Q0(\fruit_2_tl_col[9] ), .Q1(\fruit_2_tl_col[7] ), 
    .F0(fruit_2_tl_col_9__N_237), .F1(fruit_2_tl_col_7__N_239));
  thirdblock_SLICE_103 \thirdblock.SLICE_103 ( 
    .DI1(\thirdblock.fruit_2_tl_col_4__N_241 ), 
    .DI0(\thirdblock.fruit_2_tl_col_5__N_240 ), .D1(n1184), 
    .C1(\thirdblock.n1139 ), .B1(n1136), .A1(\thirdblock.fruit_2_tl_col[4] ), 
    .D0(\thirdblock.n1139 ), .C0(n1184), .B0(\thirdblock.fruit_2_tl_col[5] ), 
    .A0(n1136), .CLK(clk), .Q0(\thirdblock.fruit_2_tl_col[5] ), 
    .Q1(\thirdblock.fruit_2_tl_col[4] ), 
    .F0(\thirdblock.fruit_2_tl_col_5__N_240 ), 
    .F1(\thirdblock.fruit_2_tl_col_4__N_241 ));
  thirdblock_SLICE_104 \thirdblock.SLICE_104 ( 
    .DI1(\thirdblock.fruit_3_tl_row_2__N_397 ), 
    .DI0(\thirdblock.fruit_3_tl_row_3__N_394 ), 
    .D1(\thirdblock.fruit_3_tl_row_8__N_379[2] ), .C1(\thirdblock.n1256 ), 
    .B1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.fruit_3_tl_row_8__N_379[3] ), 
    .C0(\thirdblock.game_state[1] ), .B0(\thirdblock.n1256 ), 
    .CE(\thirdblock.fruit_3_tl_row_0__N_404 ), 
    .LSR(\thirdblock.fruit_3_tl_row_2__N_399 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_tl_row[3] ), .Q1(\thirdblock.fruit_3_tl_row[2] ), 
    .F0(\thirdblock.fruit_3_tl_row_3__N_394 ), 
    .F1(\thirdblock.fruit_3_tl_row_2__N_397 ));
  SLICE_109 SLICE_109( .DI1(fruit_2_tl_col_2__N_243), 
    .DI0(fruit_2_tl_col_3__N_242), .D1(\fruit_2_tl_col[2] ), .C1(n1184), 
    .B1(n1136), .D0(\fruit_2_tl_col[3] ), .C0(n1136), .B0(n1184), .CLK(clk), 
    .Q0(\fruit_2_tl_col[3] ), .Q1(\fruit_2_tl_col[2] ), 
    .F0(fruit_2_tl_col_3__N_242), .F1(fruit_2_tl_col_2__N_243));
  thirdblock_SLICE_111 \thirdblock.SLICE_111 ( 
    .DI1(\thirdblock.fruit_2_tl_col_0__N_245 ), 
    .DI0(\thirdblock.fruit_2_tl_col_1__N_244 ), .D1(n1136), 
    .C1(\thirdblock.n1139 ), .B1(n1184), .A1(\thirdblock.fruit_2_tl_col[0] ), 
    .D0(\thirdblock.fruit_2_tl_col[1] ), .C0(n1184), .B0(\thirdblock.n1139 ), 
    .A0(n1136), .CLK(clk), .Q0(\thirdblock.fruit_2_tl_col[1] ), 
    .Q1(\thirdblock.fruit_2_tl_col[0] ), 
    .F0(\thirdblock.fruit_2_tl_col_1__N_244 ), 
    .F1(\thirdblock.fruit_2_tl_col_0__N_245 ));
  thirdblock_fruit_3_SLICE_115 \thirdblock.fruit_3.SLICE_115 ( 
    .DI1(\thirdblock.fruit_3.blueberryRGB[0].sig_014.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_3.blueberryRGB[1].sig_009.FeedThruLUT ), 
    .D1(\thirdblock.fruit_3.blueberryRGB[0] ), 
    .D0(\thirdblock.fruit_3.blueberryRGB[1] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_RGB[1] ), .Q1(\thirdblock.fruit_3_RGB[0] ), 
    .F0(\thirdblock.fruit_3.blueberryRGB[1].sig_009.FeedThruLUT ), 
    .F1(\thirdblock.fruit_3.blueberryRGB[0].sig_014.FeedThruLUT ));
  thirdblock_fruit_3_SLICE_116 \thirdblock.fruit_3.SLICE_116 ( 
    .DI1(\thirdblock.fruit_3.blueberryRGB[3].sig_011.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_3.blueberryRGB[2].sig_010.FeedThruLUT ), 
    .D1(\thirdblock.fruit_3.blueberryRGB[3] ), 
    .D0(\thirdblock.fruit_3.blueberryRGB[2] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_RGB[2] ), .Q1(\thirdblock.fruit_3_RGB[3] ), 
    .F0(\thirdblock.fruit_3.blueberryRGB[2].sig_010.FeedThruLUT ), 
    .F1(\thirdblock.fruit_3.blueberryRGB[3].sig_011.FeedThruLUT ));
  thirdblock_fruit_3_SLICE_118 \thirdblock.fruit_3.SLICE_118 ( 
    .DI1(\thirdblock.fruit_3.blueberryRGB[5].sig_013.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_3.blueberryRGB[4].sig_012.FeedThruLUT ), 
    .D1(\thirdblock.fruit_3.blueberryRGB[5] ), 
    .D0(\thirdblock.fruit_3.blueberryRGB[4] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_RGB[4] ), .Q1(\thirdblock.fruit_3_RGB[5] ), 
    .F0(\thirdblock.fruit_3.blueberryRGB[4].sig_012.FeedThruLUT ), 
    .F1(\thirdblock.fruit_3.blueberryRGB[5].sig_013.FeedThruLUT ));
  thirdblock_SLICE_121 \thirdblock.SLICE_121 ( 
    .DI1(\thirdblock.fruit_2_RGB_5__N_250[0] ), 
    .DI0(\thirdblock.fruit_2_RGB_5__N_250[1] ), 
    .D1(\thirdblock.blueberryRGB[0] ), .C1(\thirdblock.grapefruitRGB[0] ), 
    .B1(\thirdblock.fruit_2_type_0__N_246[0] ), 
    .D0(\thirdblock.blueberryRGB[1] ), .C0(\thirdblock.grapefruitRGB[1] ), 
    .A0(\thirdblock.fruit_2_type_0__N_246[0] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_RGB[1] ), .Q1(\thirdblock.fruit_2_RGB[0] ), 
    .F0(\thirdblock.fruit_2_RGB_5__N_250[1] ), 
    .F1(\thirdblock.fruit_2_RGB_5__N_250[0] ));
  thirdblock_SLICE_122 \thirdblock.SLICE_122 ( 
    .DI1(\thirdblock.fruit_2_RGB_5__N_250[3] ), 
    .DI0(\thirdblock.fruit_2_RGB_5__N_250[2] ), 
    .D1(\thirdblock.grapefruitRGB[3] ), 
    .C1(\thirdblock.fruit_2_type_0__N_246[0] ), 
    .B1(\thirdblock.blueberryRGB[3] ), .D0(\thirdblock.grapefruitRGB[2] ), 
    .C0(\thirdblock.blueberryRGB[2] ), 
    .A0(\thirdblock.fruit_2_type_0__N_246[0] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_RGB[2] ), .Q1(\thirdblock.fruit_2_RGB[3] ), 
    .F0(\thirdblock.fruit_2_RGB_5__N_250[2] ), 
    .F1(\thirdblock.fruit_2_RGB_5__N_250[3] ));
  thirdblock_SLICE_124 \thirdblock.SLICE_124 ( 
    .DI1(\thirdblock.fruit_2_RGB_5__N_250[5] ), 
    .DI0(\thirdblock.fruit_2_RGB_5__N_250[4] ), 
    .D1(\thirdblock.blueberryRGB[5] ), .C1(\thirdblock.grapefruitRGB[5] ), 
    .B1(\thirdblock.fruit_2_type_0__N_246[0] ), 
    .D0(\thirdblock.grapefruitRGB[4] ), .C0(\thirdblock.blueberryRGB[4] ), 
    .A0(\thirdblock.fruit_2_type_0__N_246[0] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_RGB[4] ), .Q1(\thirdblock.fruit_2_RGB[5] ), 
    .F0(\thirdblock.fruit_2_RGB_5__N_250[4] ), 
    .F1(\thirdblock.fruit_2_RGB_5__N_250[5] ));
  thirdblock_fruit_1_SLICE_127 \thirdblock.fruit_1.SLICE_127 ( 
    .DI1(\thirdblock.fruit_1.fruit_1_RGB_5__N_97[0] ), 
    .DI0(\thirdblock.fruit_1.fruit_1_RGB_5__N_97[1] ), 
    .D1(\thirdblock.fruit_1.grapefruitRGB[0] ), 
    .C1(\thirdblock.fruit_1.blueberryRGB[0] ), .B1(\thirdblock.n687 ), 
    .D0(\thirdblock.fruit_1.grapefruitRGB[1] ), 
    .C0(\thirdblock.fruit_1.blueberryRGB[1] ), .A0(\thirdblock.n687 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_1_RGB[1] ), 
    .Q1(\thirdblock.fruit_1_RGB[0] ), 
    .F0(\thirdblock.fruit_1.fruit_1_RGB_5__N_97[1] ), 
    .F1(\thirdblock.fruit_1.fruit_1_RGB_5__N_97[0] ));
  thirdblock_fruit_1_SLICE_128 \thirdblock.fruit_1.SLICE_128 ( 
    .DI1(\thirdblock.fruit_1.fruit_1_RGB_5__N_97[3] ), 
    .DI0(\thirdblock.fruit_1.fruit_1_RGB_5__N_97[2] ), 
    .D1(\thirdblock.fruit_1.grapefruitRGB[3] ), 
    .C1(\thirdblock.fruit_1.blueberryRGB[3] ), .B1(\thirdblock.n687 ), 
    .D0(\thirdblock.fruit_1.grapefruitRGB[2] ), 
    .C0(\thirdblock.fruit_1.blueberryRGB[2] ), .A0(\thirdblock.n687 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_1_RGB[2] ), 
    .Q1(\thirdblock.fruit_1_RGB[3] ), 
    .F0(\thirdblock.fruit_1.fruit_1_RGB_5__N_97[2] ), 
    .F1(\thirdblock.fruit_1.fruit_1_RGB_5__N_97[3] ));
  thirdblock_fruit_1_SLICE_130 \thirdblock.fruit_1.SLICE_130 ( 
    .DI1(\thirdblock.fruit_1.fruit_1_RGB_5__N_97[5] ), 
    .DI0(\thirdblock.fruit_1.fruit_1_RGB_5__N_97[4] ), 
    .D1(\thirdblock.fruit_1.grapefruitRGB[5] ), 
    .C1(\thirdblock.fruit_1.blueberryRGB[5] ), .B1(\thirdblock.n687 ), 
    .D0(\thirdblock.fruit_1.grapefruitRGB[4] ), 
    .C0(\thirdblock.fruit_1.blueberryRGB[4] ), .A0(\thirdblock.n687 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_1_RGB[4] ), 
    .Q1(\thirdblock.fruit_1_RGB[5] ), 
    .F0(\thirdblock.fruit_1.fruit_1_RGB_5__N_97[4] ), 
    .F1(\thirdblock.fruit_1.fruit_1_RGB_5__N_97[5] ));
  thirdblock_SLICE_133 \thirdblock.SLICE_133 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n295 ), .B1(\game_state[2] ), .A1(\game_state[0] ), 
    .D0(\thirdblock.fruit_1_tl_row[6] ), .C0(\thirdblock.n5 ), 
    .B0(\thirdblock.fruit_1_tl_row[9] ), .A0(\thirdblock.fruit_1_tl_row[8] ), 
    .F0(\thirdblock.n295 ), .F1(\thirdblock.n1750 ));
  thirdblock_SLICE_134 \thirdblock.SLICE_134 ( .D1(\thirdblock.n3769 ), 
    .C1(\thirdblock.n3746 ), .B1(\thirdblock.n219 ), .A1(\game_state[0] ), 
    .D0(\thirdblock.n3766 ), .C0(\thirdblock.n1750 ), .B0(\game_state[0] ), 
    .A0(\thirdblock.game_state[1] ), .F0(\thirdblock.n3746 ), 
    .F1(\thirdblock.n6_adj_621 ));
  thirdblock_SLICE_135 \thirdblock.SLICE_135 ( .D1(\thirdblock.n395 ), 
    .C1(\thirdblock.n4021 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\game_state[2] ), .D0(\thirdblock.n3 ), .C0(\thirdblock.n2 ), 
    .B0(\thirdblock.fruit_2_type[0] ), .A0(\thirdblock.fruit_1_type[0] ), 
    .F0(\thirdblock.n4021 ), .F1(n1136));
  thirdblock_SLICE_136 \thirdblock.SLICE_136 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\game_state[2] ), .B1(\game_state[0] ), .D0(\game_state[2] ), 
    .C0(n1136), .B0(\game_state[0] ), .A0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.fruit_2_tl_row_2__N_230 ), 
    .F1(\thirdblock.falling_counter_0__N_588 ));
  thirdblock_SLICE_137 \thirdblock.SLICE_137 ( 
    .DI1(\thirdblock.game_state_2__N_51 ), .D1(\thirdblock.game_state[1] ), 
    .C1(\game_state[0] ), .D0(\game_state[2] ), 
    .C0(\thirdblock.game_state[1] ), .B0(\game_state[0] ), 
    .CE(\thirdblock.game_state_2__N_52 ), 
    .LSR(\thirdblock.game_state_2__N_53 ), .CLK(clk), .Q1(\game_state[2] ), 
    .F0(\thirdblock.n947 ), .F1(\thirdblock.game_state_2__N_51 ));
  thirdblock_SLICE_138 \thirdblock.SLICE_138 ( .D1(\thirdblock.n947 ), 
    .C1(\thirdblock.n494 ), .B1(\thirdblock.n1105 ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.n586 ), 
    .C0(\thirdblock.fruit_1_type[0] ), .B0(\thirdblock.fruit_1_type[2] ), 
    .A0(\thirdblock.fruit_1_type[1] ), .F0(\thirdblock.n494 ), 
    .F1(\thirdblock.fruit_1_type_0__N_95 ));
  thirdblock_SLICE_139 \thirdblock.SLICE_139 ( 
    .D1(\thirdblock.fruit_3_RGB[4] ), .C1(\thirdblock.fruit_RGB_3__N_535[4] ), 
    .B1(\thirdblock.RGB_c_0_N_604 ), .A1(\thirdblock.RGB_c_0_N_605 ), 
    .D0(\thirdblock.n10_adj_614 ), .C0(\thirdblock.fruit_2_RGB[4] ), 
    .B0(\thirdblock.fruit_1_RGB[4] ), .A0(\thirdblock.fruit_2_RGB[3] ), 
    .F0(\thirdblock.fruit_RGB_3__N_535[4] ), .F1(RGB_c_4));
  thirdblock_SLICE_140 \thirdblock.SLICE_140 ( .D1(\thirdblock.n10 ), 
    .C1(\thirdblock.fruit_3_RGB[4] ), .B1(\thirdblock.fruit_3_RGB[3] ), 
    .A1(\thirdblock.n11 ), .D0(\thirdblock.fruit_3_RGB[4] ), 
    .C0(\thirdblock.n10 ), .A0(\thirdblock.fruit_3_RGB[3] ), 
    .F0(\thirdblock.RGB_c_0_N_605 ), .F1(\thirdblock.n626 ));
  thirdblock_SLICE_141 \thirdblock.SLICE_141 ( .D1(\thirdblock.n4021 ), 
    .C1(\thirdblock.n395 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\game_state[2] ), .D0(\thirdblock.n10_adj_614 ), 
    .C0(\thirdblock.n11_adj_613 ), .B0(\thirdblock.fruit_2_RGB[4] ), 
    .A0(\thirdblock.fruit_2_RGB[3] ), .F0(\thirdblock.n395 ), 
    .F1(\thirdblock.n8_adj_623 ));
  thirdblock_SLICE_142 \thirdblock.SLICE_142 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.fruit_2_type_0__N_246[0] ), .A1(\game_state[0] ), 
    .D0(\thirdblock.n1105 ), .C0(\thirdblock.n8_adj_623 ), 
    .B0(\game_state[0] ), .A0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.fruit_1_type_0__N_96 ), .F1(\thirdblock.n3752 ));
  secondblock_SLICE_143 \secondblock.SLICE_143 ( .D0(\row[6] ), 
    .C0(\secondblock.n10 ), .B0(\row[9] ), .A0(\row[8] ), .F0(row_0__N_30));
  secondblock_SLICE_144 \secondblock.SLICE_144 ( 
    .D1(\thirdblock.game_state[1] ), .C1(RGB_c_2_N_598), .B1(\game_state[2] ), 
    .A1(\game_state[0] ), .D0(\secondblock.n3744 ), .C0(\secondblock.n3759 ), 
    .B0(\row[9] ), .A0(row_0__N_30), .F0(RGB_c_2_N_598), 
    .F1(\thirdblock.RGB_c_0_N_604 ));
  thirdblock_SLICE_145 \thirdblock.SLICE_145 ( 
    .D0(\thirdblock.fruit_2_row[4] ), .C0(\thirdblock.get_row_2_0__N_370 ), 
    .F0(\thirdblock.get_row_2[4] ));
  thirdblock_SLICE_146 \thirdblock.SLICE_146 ( 
    .D1(\thirdblock.fruit_2_row[5] ), .C1(\thirdblock.n6_adj_630 ), 
    .B1(\thirdblock.fruit_2_row[7] ), .A1(\thirdblock.fruit_2_row[8] ), 
    .D0(\thirdblock.fruit_2_row[6] ), .C0(\thirdblock.fruit_2_row[9] ), 
    .F0(\thirdblock.n6_adj_630 ), .F1(\thirdblock.get_row_2_0__N_370 ));
  thirdblock_SLICE_147 \thirdblock.SLICE_147 ( 
    .D0(\thirdblock.fruit_3_row[0] ), .C0(\thirdblock.get_row_3_0__N_529 ), 
    .F0(\thirdblock.get_row_3[0] ));
  thirdblock_SLICE_148 \thirdblock.SLICE_148 ( 
    .D1(\thirdblock.fruit_3_row[5] ), .C1(\thirdblock.n6_adj_612 ), 
    .B1(\thirdblock.fruit_3_row[7] ), .A1(\thirdblock.fruit_3_row[8] ), 
    .D0(\thirdblock.fruit_3_row[6] ), .C0(\thirdblock.fruit_3_row[9] ), 
    .F0(\thirdblock.n6_adj_612 ), .F1(\thirdblock.get_row_3_0__N_529 ));
  thirdblock_SLICE_149 \thirdblock.SLICE_149 ( 
    .C0(\thirdblock.get_col_3_0__N_534 ), .A0(\thirdblock.fruit_3_col[4] ), 
    .F0(\thirdblock.get_col_3[4] ));
  thirdblock_SLICE_150 \thirdblock.SLICE_150 ( 
    .D1(\thirdblock.fruit_3_col[5] ), .C1(\thirdblock.n6_adj_611 ), 
    .B1(\thirdblock.fruit_3_col[7] ), .A1(\thirdblock.fruit_3_col[8] ), 
    .D0(\thirdblock.fruit_3_col[6] ), .C0(\thirdblock.fruit_3_col[9] ), 
    .F0(\thirdblock.n6_adj_611 ), .F1(\thirdblock.get_col_3_0__N_534 ));
  thirdblock_SLICE_151 \thirdblock.SLICE_151 ( .D1(\thirdblock.n457 ), 
    .C1(\thirdblock.n1256 ), .B1(\thirdblock.game_state[1] ), 
    .D0(\game_state[2] ), .C0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.n2474 ), .F1(\thirdblock.n1098 ));
  thirdblock_SLICE_152 \thirdblock.SLICE_152 ( .D1(\thirdblock.n6_adj_621 ), 
    .C1(\thirdblock.n1749 ), .B1(\thirdblock.n1586 ), .A1(\thirdblock.n2474 ), 
    .D0(\thirdblock.n457 ), .C0(\thirdblock.game_state[1] ), 
    .B0(\game_state[2] ), .A0(\game_state[0] ), .F0(\thirdblock.n1749 ), 
    .F1(\thirdblock.game_state_1__N_55 ));
  thirdblock_SLICE_153 \thirdblock.SLICE_153 ( 
    .D0(\thirdblock.fruit_2_col[4] ), .C0(\thirdblock.get_col_2_0__N_375 ), 
    .F0(\thirdblock.get_col_2[4] ));
  thirdblock_SLICE_154 \thirdblock.SLICE_154 ( 
    .D1(\thirdblock.fruit_2_col[5] ), .C1(\thirdblock.n6_adj_629 ), 
    .B1(\thirdblock.fruit_2_col[7] ), .A1(\thirdblock.fruit_2_col[8] ), 
    .D0(\thirdblock.fruit_2_col[6] ), .C0(\thirdblock.fruit_2_col[9] ), 
    .F0(\thirdblock.n6_adj_629 ), .F1(\thirdblock.get_col_2_0__N_375 ));
  thirdblock_SLICE_155 \thirdblock.SLICE_155 ( 
    .D1(\thirdblock.fruit_1_type[1] ), .C1(\thirdblock.n6 ), 
    .B1(\thirdblock.fruit_2_type_0__N_246[2] ), 
    .A1(\thirdblock.fruit_2_type_0__N_246[3] ), 
    .D0(\thirdblock.fruit_2_type_0__N_246[7] ), 
    .C0(\thirdblock.fruit_2_type_0__N_246[6] ), .F0(\thirdblock.n6 ), 
    .F1(\thirdblock.n2 ));
  thirdblock_SLICE_156 \thirdblock.SLICE_156 ( 
    .D1(\thirdblock.fruit_2_type_0__N_246[7] ), 
    .C1(\thirdblock.fruit_2_type_0__N_246[1] ), 
    .B1(\thirdblock.fruit_2_type_0__N_246[3] ), 
    .A1(\thirdblock.fruit_2_type_0__N_246[5] ), 
    .D0(\thirdblock.fruit_2_type_0__N_246[4] ), 
    .C0(\thirdblock.fruit_1_type[2] ), .B0(\thirdblock.n6 ), 
    .A0(\thirdblock.fruit_2_type_0__N_246[5] ), .F0(\thirdblock.n3 ), 
    .F1(\thirdblock.fruit_2_type[0] ));
  thirdblock_SLICE_160 \thirdblock.SLICE_160 ( .D1(\thirdblock.n626 ), 
    .C1(\thirdblock.n8 ), .B1(\thirdblock.RGB_c_2_N_599 ), 
    .A1(\thirdblock.n3752 ), .D0(\thirdblock.n586 ), 
    .C0(\thirdblock.fruit_2_type_0__N_246[4] ), 
    .B0(\thirdblock.game_state[1] ), .A0(\game_state[2] ), 
    .F0(\thirdblock.n8 ), .F1(\thirdblock.n1926 ));
  thirdblock_SLICE_161 \thirdblock.SLICE_161 ( 
    .D1(\thirdblock.fruit_1_tl_row[3] ), .C1(\thirdblock.n8_adj_608 ), 
    .B1(\thirdblock.fruit_1_tl_row[1] ), .A1(\thirdblock.fruit_1_tl_row[7] ), 
    .D0(\thirdblock.fruit_1_tl_row[2] ), .C0(\thirdblock.fruit_1_tl_row[4] ), 
    .B0(\thirdblock.fruit_1_tl_row[5] ), .F0(\thirdblock.n8_adj_608 ), 
    .F1(\thirdblock.n5 ));
  thirdblock_SLICE_163 \thirdblock.SLICE_163 ( 
    .D1(\thirdblock.fruit_1_col[5] ), .C1(\thirdblock.n6_adj_609 ), 
    .B1(\thirdblock.fruit_1_col[8] ), .A1(\thirdblock.fruit_1_col[7] ), 
    .D0(\thirdblock.fruit_1_col[9] ), .C0(\thirdblock.fruit_1_col[6] ), 
    .F0(\thirdblock.n6_adj_609 ), .F1(\thirdblock.get_col_1_0__N_206 ));
  thirdblock_SLICE_166 \thirdblock.SLICE_166 ( .D1(\thirdblock.n2534 ), 
    .C1(n1136), .B1(\thirdblock.n295 ), .A1(\thirdblock.n1105 ), .D0(n1136), 
    .C0(\thirdblock.n2534 ), .B0(\thirdblock.n1105 ), .A0(\thirdblock.n295 ), 
    .F0(\thirdblock.fruit_2_tl_row_0__N_236 ), 
    .F1(\thirdblock.fruit_2_tl_row_0__N_235 ));
  thirdblock_SLICE_167 \thirdblock.SLICE_167 ( 
    .D1(\thirdblock.fruit_1_row[5] ), .C1(\thirdblock.n6_adj_610 ), 
    .B1(\thirdblock.fruit_1_row[7] ), .A1(\thirdblock.fruit_1_row[8] ), 
    .D0(\thirdblock.fruit_1_row[9] ), .C0(\thirdblock.fruit_1_row[6] ), 
    .F0(\thirdblock.n6_adj_610 ), .F1(\thirdblock.get_row_1_0__N_201 ));
  thirdblock_SLICE_170 \thirdblock.SLICE_170 ( 
    .DI1(\thirdblock.game_state_1__N_54 ), .D1(\thirdblock.game_state[1] ), 
    .C1(\game_state[0] ), .B1(\game_state[2] ), .D0(\game_state[0] ), 
    .C0(\thirdblock.game_state[1] ), .A0(\game_state[2] ), 
    .CE(\thirdblock.game_state_1__N_55 ), .CLK(clk), 
    .Q1(\thirdblock.game_state[1] ), .F0(\thirdblock.n2534 ), 
    .F1(\thirdblock.game_state_1__N_54 ));
  thirdblock_SLICE_171 \thirdblock.SLICE_171 ( .D0(RGB_c_2_N_598), 
    .C0(\thirdblock.fruit_RGB[3] ), .B0(\thirdblock.RGB_c_2_N_599 ), 
    .F0(RGB_c_3));
  thirdblock_SLICE_172 \thirdblock.SLICE_172 ( .D1(\thirdblock.n10 ), 
    .C1(\thirdblock.fruit_RGB_3__N_535[3] ), .B1(\thirdblock.fruit_3_RGB[4] ), 
    .A1(\thirdblock.fruit_3_RGB[3] ), .D0(\thirdblock.n10_adj_614 ), 
    .C0(\thirdblock.fruit_2_RGB[4] ), .B0(\thirdblock.fruit_1_RGB[3] ), 
    .A0(\thirdblock.fruit_2_RGB[3] ), .F0(\thirdblock.fruit_RGB_3__N_535[3] ), 
    .F1(\thirdblock.fruit_RGB[3] ));
  thirdblock_SLICE_173 \thirdblock.SLICE_173 ( 
    .D1(\thirdblock.falling_counter[0] ), .C1(\thirdblock.n3999 ), 
    .B1(\thirdblock.falling_counter[8] ), 
    .A1(\thirdblock.falling_counter[11] ), 
    .D0(\thirdblock.falling_counter[5] ), 
    .C0(\thirdblock.falling_counter[16] ), .F0(\thirdblock.n3999 ), 
    .F1(\thirdblock.n21 ));
  thirdblock_SLICE_175 \thirdblock.SLICE_175 ( 
    .D0(\thirdblock.falling_counter[12] ), 
    .C0(\thirdblock.falling_counter[14] ), 
    .B0(\thirdblock.falling_counter[13] ), 
    .A0(\thirdblock.falling_counter[6] ), .F0(\thirdblock.n20 ));
  thirdblock_SLICE_176 \thirdblock.SLICE_176 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n253 ), .B1(\game_state[2] ), .A1(\game_state[0] ), 
    .D0(\thirdblock.n20 ), .C0(\thirdblock.n21 ), .B0(\thirdblock.n19 ), 
    .A0(\thirdblock.n4031 ), .F0(\thirdblock.n253 ), 
    .F1(\thirdblock.falling_counter_0__N_589 ));
  thirdblock_SLICE_177 \thirdblock.SLICE_177 ( .D1(\thirdblock.fruit_RGB[2] ), 
    .C1(\thirdblock.RGB_c_2_N_599 ), .B1(RGB_c_2_N_598), 
    .D0(\thirdblock.game_state[1] ), .C0(\game_state[0] ), 
    .B0(\game_state[2] ), .F0(\thirdblock.RGB_c_2_N_599 ), .F1(RGB_c_2));
  thirdblock_SLICE_179 \thirdblock.SLICE_179 ( 
    .D1(\thirdblock.fruit_3_RGB[0] ), .C1(\thirdblock.fruit_RGB_3__N_535[0] ), 
    .B1(\thirdblock.RGB_c_0_N_604 ), .A1(\thirdblock.RGB_c_0_N_605 ), 
    .D0(\thirdblock.fruit_2_RGB[0] ), .C0(\thirdblock.fruit_1_RGB[0] ), 
    .B0(\thirdblock.n11 ), .F0(\thirdblock.fruit_RGB_3__N_535[0] ), 
    .F1(RGB_c_0));
  thirdblock_SLICE_180 \thirdblock.SLICE_180 ( 
    .D1(\thirdblock.fruit_2_RGB[4] ), .C1(\thirdblock.n10_adj_614 ), 
    .B1(\thirdblock.fruit_2_RGB[3] ), .D0(\thirdblock.fruit_2_RGB[5] ), 
    .C0(\thirdblock.fruit_2_RGB[2] ), .B0(\thirdblock.fruit_2_RGB[0] ), 
    .A0(\thirdblock.fruit_2_RGB[1] ), .F0(\thirdblock.n10_adj_614 ), 
    .F1(\thirdblock.n11 ));
  thirdblock_SLICE_183 \thirdblock.SLICE_183 ( 
    .D1(\thirdblock.fruit_3_RGB[1] ), .C1(\thirdblock.fruit_RGB_3__N_535[1] ), 
    .B1(\thirdblock.RGB_c_0_N_605 ), .A1(\thirdblock.RGB_c_0_N_604 ), 
    .D0(\thirdblock.fruit_2_RGB[1] ), .C0(\thirdblock.fruit_1_RGB[1] ), 
    .B0(\thirdblock.n11 ), .F0(\thirdblock.fruit_RGB_3__N_535[1] ), 
    .F1(RGB_c_1));
  thirdblock_SLICE_185 \thirdblock.SLICE_185 ( .D1(\thirdblock.n11_adj_613 ), 
    .C1(\thirdblock.n10 ), .B1(\thirdblock.fruit_3_RGB[4] ), 
    .A1(\thirdblock.fruit_3_RGB[3] ), .D0(\thirdblock.fruit_3_RGB[5] ), 
    .C0(\thirdblock.fruit_3_RGB[2] ), .B0(\thirdblock.fruit_3_RGB[1] ), 
    .A0(\thirdblock.fruit_3_RGB[0] ), .F0(\thirdblock.n10 ), 
    .F1(\thirdblock.n586 ));
  thirdblock_SLICE_187 \thirdblock.SLICE_187 ( 
    .D1(\thirdblock.fruit_3_RGB[2] ), .C1(\thirdblock.fruit_RGB_3__N_535[2] ), 
    .A1(\thirdblock.RGB_c_0_N_605 ), .D0(\thirdblock.fruit_1_RGB[2] ), 
    .C0(\thirdblock.n11 ), .A0(\thirdblock.fruit_2_RGB[2] ), 
    .F0(\thirdblock.fruit_RGB_3__N_535[2] ), .F1(\thirdblock.fruit_RGB[2] ));
  thirdblock_SLICE_189 \thirdblock.SLICE_189 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n1256 ), .D0(\thirdblock.n687 ), .C0(\thirdblock.n586 ), 
    .B0(\thirdblock.fruit_2_type_0__N_246[0] ), .A0(\thirdblock.n626 ), 
    .F0(\thirdblock.n1256 ), .F1(\thirdblock.n1142 ));
  thirdblock_SLICE_190 \thirdblock.SLICE_190 ( .D1(\thirdblock.n1256 ), 
    .C1(\thirdblock.fruit_3_tl_row_0__N_404 ), .B1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.fruit_3_tl_row_0__N_404 ), .C0(\thirdblock.n1256 ), 
    .B0(\game_state[2] ), .A0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.fruit_3_tl_row_2__N_399 ), 
    .F1(\thirdblock.fruit_3_tl_row_0__N_405 ));
  thirdblock_SLICE_193 \thirdblock.SLICE_193 ( .D1(\thirdblock.n1558 ), 
    .C1(\thirdblock.n4253 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\game_state[2] ), .D0(\thirdblock.n626 ), .C0(\thirdblock.n3997 ), 
    .B0(\game_state[0] ), .A0(\thirdblock.fruit_3_tl_row[9] ), 
    .F0(\thirdblock.n4253 ), .F1(\thirdblock.game_state_2__N_53 ));
  thirdblock_SLICE_196 \thirdblock.SLICE_196 ( .D1(\thirdblock.button_prev ), 
    .C1(\thirdblock.n457 ), .B1(button_c), .A1(\game_state[0] ), 
    .D0(\thirdblock.n6_adj_617 ), .C0(\thirdblock.n5_adj_618 ), 
    .B0(\thirdblock.n395 ), .A0(\thirdblock.fruit_2_tl_row[9] ), 
    .F0(\thirdblock.n457 ), .F1(\thirdblock.n1558 ));
  thirdblock_SLICE_197 \thirdblock.SLICE_197 ( .D1(\thirdblock.n3746 ), 
    .C1(\thirdblock.n1590 ), .B1(\game_state[2] ), 
    .D0(\thirdblock.game_state[1] ), .C0(\thirdblock.n1558 ), 
    .A0(\thirdblock.n1586 ), .F0(\thirdblock.n1590 ), 
    .F1(\thirdblock.game_state_2__N_52 ));
  thirdblock_SLICE_198 \thirdblock.SLICE_198 ( .D1(\thirdblock.n11_adj_613 ), 
    .C1(\thirdblock.n8_adj_620 ), .B1(\thirdblock.RGB_c_0_N_605 ), 
    .A1(\thirdblock.n11 ), .D0(\thirdblock.n3591 ), 
    .C0(\thirdblock.fruit_3_tl_row[9] ), .A0(\game_state[0] ), 
    .F0(\thirdblock.n8_adj_620 ), .F1(\thirdblock.n1586 ));
  thirdblock_SLICE_199 \thirdblock.SLICE_199 ( 
    .D1(\thirdblock.fruit_1_RGB[4] ), .C1(\thirdblock.n10_adj_615 ), 
    .B1(\thirdblock.fruit_1_RGB[3] ), .D0(\thirdblock.fruit_1_RGB[5] ), 
    .C0(\thirdblock.fruit_1_RGB[2] ), .B0(\thirdblock.fruit_1_RGB[1] ), 
    .A0(\thirdblock.fruit_1_RGB[0] ), .F0(\thirdblock.n10_adj_615 ), 
    .F1(\thirdblock.n11_adj_613 ));
  thirdblock_SLICE_201 \thirdblock.SLICE_201 ( 
    .D1(\thirdblock.fruit_2_tl_row[7] ), .C1(\thirdblock.n8_adj_616 ), 
    .B1(\thirdblock.fruit_2_tl_row[1] ), .A1(\thirdblock.fruit_2_tl_row[3] ), 
    .D0(\thirdblock.fruit_2_tl_row[4] ), .C0(\thirdblock.fruit_2_tl_row[5] ), 
    .B0(\thirdblock.fruit_2_tl_row[2] ), .F0(\thirdblock.n8_adj_616 ), 
    .F1(\thirdblock.n5_adj_618 ));
  thirdblock_SLICE_203 \thirdblock.SLICE_203 ( 
    .D1(\thirdblock.fruit_2_tl_row[8] ), .D0(\thirdblock.fruit_2_tl_row[6] ), 
    .C0(\thirdblock.fruit_2_tl_row[8] ), .F0(\thirdblock.n6_adj_617 ), 
    .F1(\thirdblock.fruit_2_row_9__N_258[8] ));
  thirdblock_SLICE_206 \thirdblock.SLICE_206 ( .D1(\thirdblock.n947 ), 
    .C1(\thirdblock.n1155 ), .B1(\thirdblock.n457 ), .A1(\thirdblock.n1142 ), 
    .D0(\thirdblock.n1256 ), .C0(\thirdblock.game_state[1] ), 
    .B0(\game_state[2] ), .F0(\thirdblock.n1155 ), 
    .F1(\thirdblock.fruit_3_tl_row_0__N_404 ));
  thirdblock_SLICE_207 \thirdblock.SLICE_207 ( .D1(\thirdblock.n1586 ), 
    .C1(\thirdblock.n219 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\game_state[0] ), .D0(\thirdblock.button_prev ), .C0(button_c), 
    .F0(\thirdblock.n219 ), .F1(\thirdblock.n3370 ));
  thirdblock_SLICE_209 \thirdblock.SLICE_209 ( 
    .D1(\thirdblock.fruit_3_tl_row[1] ), .C1(\thirdblock.n6_adj_619 ), 
    .B1(\thirdblock.fruit_3_tl_row[5] ), .A1(\thirdblock.fruit_3_tl_row[3] ), 
    .D0(\thirdblock.fruit_3_tl_row[2] ), .C0(\thirdblock.fruit_3_tl_row[4] ), 
    .F0(\thirdblock.n6_adj_619 ), .F1(\thirdblock.n3596 ));
  thirdblock_SLICE_211 \thirdblock.SLICE_211 ( .D1(\thirdblock.n11_adj_613 ), 
    .C1(\thirdblock.n3591 ), .A1(\thirdblock.RGB_c_0_N_605 ), 
    .D0(\thirdblock.fruit_3_tl_row[6] ), .C0(\thirdblock.n3596 ), 
    .B0(\thirdblock.fruit_3_tl_row[8] ), .A0(\thirdblock.fruit_3_tl_row[7] ), 
    .F0(\thirdblock.n3591 ), .F1(\thirdblock.n3997 ));
  thirdblock_SLICE_213 \thirdblock.SLICE_213 ( .D1(\thirdblock.n457 ), 
    .C1(\thirdblock.n3769 ), .B1(\thirdblock.n1750 ), .A1(\game_state[0] ), 
    .D0(\game_state[2] ), .C0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.n3769 ), .F1(\thirdblock.game_state_0__N_57 ));
  thirdblock_SLICE_215 \thirdblock.SLICE_215 ( .C1(\thirdblock.n1105 ), 
    .A1(\thirdblock.n295 ), .D0(\thirdblock.n4021 ), 
    .C0(\thirdblock.n11_adj_613 ), .B0(\thirdblock.n11 ), .A0(\game_state[2] ), 
    .F0(\thirdblock.n1105 ), .F1(\thirdblock.n1139 ));
  thirdblock_SLICE_217 \thirdblock.SLICE_217 ( 
    .D1(\thirdblock.fruit_3_RGB[5] ), .C1(\thirdblock.fruit_RGB_3__N_535[5] ), 
    .B1(\thirdblock.RGB_c_0_N_605 ), .A1(\thirdblock.RGB_c_0_N_604 ), 
    .D0(\thirdblock.fruit_1_RGB[5] ), .C0(\thirdblock.fruit_2_RGB[5] ), 
    .A0(\thirdblock.n11 ), .F0(\thirdblock.fruit_RGB_3__N_535[5] ), 
    .F1(RGB_c_5));
  secondblock_SLICE_219 \secondblock.SLICE_219 ( .D1(\row[5] ), 
    .C1(\secondblock.n3590 ), .B1(\row[4] ), .A1(\row[7] ), .D0(\row[1] ), 
    .C0(\row[0] ), .B0(\row[3] ), .A0(\row[2] ), .F0(\secondblock.n3590 ), 
    .F1(\secondblock.n10 ));
  secondblock_SLICE_221 \secondblock.SLICE_221 ( .D1(\row[1] ), 
    .C1(\secondblock.n3744 ), .B1(\row[3] ), .A1(\row[9] ), .D0(\row[5] ), 
    .C0(\row[7] ), .B0(\row[6] ), .A0(\row[8] ), .F0(\secondblock.n3744 ), 
    .F1(\secondblock.VSYNC_c_N_607 ));
  secondblock_SLICE_223 \secondblock.SLICE_223 ( .D1(\col[7] ), 
    .C1(\secondblock.n4 ), .B1(\col[9] ), .A1(\col[8] ), .D0(\col[5] ), 
    .C0(\col[6] ), .F0(\secondblock.n4 ), .F1(\secondblock.n3759 ));
  secondblock_SLICE_225 \secondblock.SLICE_225 ( .D1(row_0__N_30), .C1(n2618), 
    .D0(\secondblock.n4 ), .C0(\col[7] ), .B0(\col[8] ), .A0(\col[9] ), 
    .F0(n2618), .F1(col_0__N_50));
  secondblock_SLICE_227 \secondblock.SLICE_227 ( .D1(\col[7] ), 
    .C1(\secondblock.HSYNC_c_N_606 ), .B1(\col[9] ), .A1(\col[8] ), 
    .D0(\col[5] ), .C0(\col[4] ), .B0(\col[6] ), 
    .F0(\secondblock.HSYNC_c_N_606 ), .F1(HSYNC_c));
  thirdblock_fruit_1_SLICE_232 \thirdblock.fruit_1.SLICE_232 ( 
    .DI1(\thirdblock.fruit_1_type_2__N_88[2] ), 
    .D1(\thirdblock.fruit_1_type[0] ), .C1(\thirdblock.fruit_1_type[2] ), 
    .B1(\thirdblock.fruit_1_type[1] ), .C0(\thirdblock.fruit_1_type[0] ), 
    .B0(\thirdblock.fruit_1_type[2] ), .A0(\thirdblock.fruit_1_type[1] ), 
    .CE(\thirdblock.fruit_1_type_0__N_95 ), 
    .LSR(\thirdblock.fruit_1_type_0__N_96 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_1_type[2] ), .F0(\thirdblock.n687 ), 
    .F1(\thirdblock.fruit_1_type_2__N_88[2] ));
  thirdblock_SLICE_236 \thirdblock.SLICE_236 ( 
    .D1(\thirdblock.fruit_2_row[1] ), .C1(\thirdblock.get_row_2_0__N_370 ), 
    .D0(\thirdblock.fruit_2_row[0] ), .B0(\thirdblock.get_row_2_0__N_370 ), 
    .F0(\thirdblock.get_row_2[0] ), .F1(\thirdblock.get_row_2[1] ));
  thirdblock_SLICE_238 \thirdblock.SLICE_238 ( 
    .D1(\thirdblock.fruit_2_col[1] ), .C1(\thirdblock.get_col_2_0__N_375 ), 
    .D0(\thirdblock.fruit_2_col[0] ), .B0(\thirdblock.get_col_2_0__N_375 ), 
    .F0(\thirdblock.get_col_2[0] ), .F1(\thirdblock.get_col_2[1] ));
  thirdblock_SLICE_239 \thirdblock.SLICE_239 ( 
    .D0(\thirdblock.falling_counter[10] ), 
    .C0(\thirdblock.falling_counter[15] ), 
    .B0(\thirdblock.falling_counter[7] ), .A0(\thirdblock.falling_counter[9] ), 
    .F0(\thirdblock.n4031 ));
  thirdblock_SLICE_240 \thirdblock.SLICE_240 ( 
    .D0(\thirdblock.falling_counter[3] ), .C0(\thirdblock.falling_counter[4] ), 
    .B0(\thirdblock.falling_counter[1] ), .A0(\thirdblock.falling_counter[2] ), 
    .F0(\thirdblock.n19 ));
  thirdblock_SLICE_242 \thirdblock.SLICE_242 ( 
    .D1(\thirdblock.fruit_3_row[2] ), .B1(\thirdblock.get_row_3_0__N_529 ), 
    .D0(\thirdblock.fruit_3_row[1] ), .C0(\thirdblock.get_row_3_0__N_529 ), 
    .F0(\thirdblock.get_row_3[1] ), .F1(\thirdblock.get_row_3[2] ));
  thirdblock_SLICE_244 \thirdblock.SLICE_244 ( 
    .D1(\thirdblock.fruit_3_col[1] ), .C1(\thirdblock.get_col_3_0__N_534 ), 
    .D0(\thirdblock.fruit_3_col[0] ), .B0(\thirdblock.get_col_3_0__N_534 ), 
    .F0(\thirdblock.get_col_3[0] ), .F1(\thirdblock.get_col_3[1] ));
  thirdblock_SLICE_245 \thirdblock.SLICE_245 ( 
    .DI1(\thirdblock.fruit_2_tl_col_8__N_238 ), 
    .D1(\thirdblock.fruit_2_tl_col[8] ), .C1(n1184), .B1(n1136), 
    .A1(\thirdblock.n1139 ), .D0(\thirdblock.n2534 ), .C0(n1136), 
    .B0(\thirdblock.n295 ), .A0(\thirdblock.n1105 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_tl_col[8] ), .F0(n1184), 
    .F1(\thirdblock.fruit_2_tl_col_8__N_238 ));
  thirdblock_SLICE_246 \thirdblock.SLICE_246 ( 
    .D1(\thirdblock.fruit_2_tl_col[1] ), .C0(\thirdblock.fruit_2_tl_col[0] ), 
    .F0(\thirdblock.fruit_2_col_9__N_314[0] ), 
    .F1(\thirdblock.fruit_2_col_9__N_314[1] ));
  thirdblock_SLICE_252 \thirdblock.SLICE_252 ( 
    .D1(\thirdblock.fruit_3_row[4] ), .B1(\thirdblock.get_row_3_0__N_529 ), 
    .D0(\thirdblock.fruit_3_row[3] ), .C0(\thirdblock.get_row_3_0__N_529 ), 
    .F0(\thirdblock.get_row_3[3] ), .F1(\thirdblock.get_row_3[4] ));
  thirdblock_SLICE_253 \thirdblock.SLICE_253 ( 
    .C0(\thirdblock.get_col_1_0__N_206 ), .B0(\thirdblock.fruit_1_col[0] ), 
    .F0(\thirdblock.get_col_1[0] ));
  thirdblock_SLICE_254 \thirdblock.SLICE_254 ( 
    .D1(\thirdblock.fruit_1_col[2] ), .C1(\thirdblock.get_col_1_0__N_206 ), 
    .D0(\thirdblock.fruit_1_col[1] ), .B0(\thirdblock.get_col_1_0__N_206 ), 
    .F0(\thirdblock.get_col_1[1] ), .F1(\thirdblock.get_col_1[2] ));
  thirdblock_SLICE_256 \thirdblock.SLICE_256 ( 
    .C1(\thirdblock.fruit_1_col[4] ), .A1(\thirdblock.get_col_1_0__N_206 ), 
    .D0(\thirdblock.fruit_1_col[3] ), .B0(\thirdblock.get_col_1_0__N_206 ), 
    .F0(\thirdblock.get_col_1[3] ), .F1(\thirdblock.get_col_1[4] ));
  thirdblock_SLICE_257 \thirdblock.SLICE_257 ( 
    .D0(\thirdblock.fruit_1_row[0] ), .C0(\thirdblock.get_row_1_0__N_201 ), 
    .F0(\thirdblock.get_row_1[0] ));
  thirdblock_SLICE_258 \thirdblock.SLICE_258 ( 
    .D1(\thirdblock.fruit_1_row[2] ), .C1(\thirdblock.get_row_1_0__N_201 ), 
    .D0(\thirdblock.fruit_1_row[1] ), .B0(\thirdblock.get_row_1_0__N_201 ), 
    .F0(\thirdblock.get_row_1[1] ), .F1(\thirdblock.get_row_1[2] ));
  thirdblock_SLICE_260 \thirdblock.SLICE_260 ( 
    .D1(\thirdblock.fruit_1_row[4] ), .C1(\thirdblock.get_row_1_0__N_201 ), 
    .D0(\thirdblock.fruit_1_row[3] ), .B0(\thirdblock.get_row_1_0__N_201 ), 
    .F0(\thirdblock.get_row_1[3] ), .F1(\thirdblock.get_row_1[4] ));
  thirdblock_SLICE_262 \thirdblock.SLICE_262 ( 
    .D1(\thirdblock.fruit_2_col[3] ), .C1(\thirdblock.get_col_2_0__N_375 ), 
    .D0(\thirdblock.fruit_2_col[2] ), .B0(\thirdblock.get_col_2_0__N_375 ), 
    .F0(\thirdblock.get_col_2[2] ), .F1(\thirdblock.get_col_2[3] ));
  thirdblock_SLICE_264 \thirdblock.SLICE_264 ( 
    .D1(\thirdblock.fruit_2_row[3] ), .C1(\thirdblock.get_row_2_0__N_370 ), 
    .D0(\thirdblock.fruit_2_row[2] ), .B0(\thirdblock.get_row_2_0__N_370 ), 
    .F0(\thirdblock.get_row_2[2] ), .F1(\thirdblock.get_row_2[3] ));
  thirdblock_SLICE_266 \thirdblock.SLICE_266 ( 
    .D1(\thirdblock.fruit_3_col[3] ), .C1(\thirdblock.get_col_3_0__N_534 ), 
    .D0(\thirdblock.fruit_3_col[2] ), .B0(\thirdblock.get_col_3_0__N_534 ), 
    .F0(\thirdblock.get_col_3[2] ), .F1(\thirdblock.get_col_3[3] ));
  SLICE_267 SLICE_267( .D0(\game_state[0] ), .C0(\game_state[2] ), 
    .F0(fruit_1_tl_row_0__N_86));
  thirdblock_SLICE_269 \thirdblock.SLICE_269 ( 
    .D0(\thirdblock.fruit_3_tl_col[5] ), 
    .F0(\thirdblock.fruit_3_col_9__N_473[5] ));
  thirdblock_SLICE_271 \thirdblock.SLICE_271 ( 
    .D1(\thirdblock.fruit_3_tl_col[3] ), .D0(\thirdblock.fruit_3_tl_col[1] ), 
    .F0(\thirdblock.fruit_3_col_9__N_473[1] ), 
    .F1(\thirdblock.fruit_3_col_9__N_473[3] ));
  thirdblock_SLICE_272 \thirdblock.SLICE_272 ( 
    .D1(\thirdblock.fruit_3_tl_col[7] ), .C0(\thirdblock.fruit_3_tl_col[0] ), 
    .F0(\thirdblock.fruit_3_col_9__N_473[0] ), 
    .F1(\thirdblock.fruit_3_col_9__N_473[7] ));
  thirdblock_SLICE_273 \thirdblock.SLICE_273 ( 
    .D1(\thirdblock.fruit_3_tl_col[2] ), .D0(\thirdblock.fruit_3_tl_col[4] ), 
    .F0(\thirdblock.fruit_3_col_9__N_473[4] ), 
    .F1(\thirdblock.fruit_3_col_9__N_473[2] ));
  thirdblock_SLICE_276 \thirdblock.SLICE_276 ( 
    .D1(\thirdblock.fruit_3_tl_row[3] ), .D0(\thirdblock.fruit_3_tl_row[9] ), 
    .F0(\thirdblock.fruit_3_row_9__N_417[9] ), 
    .F1(\thirdblock.fruit_3_row_9__N_417[3] ));
  thirdblock_SLICE_278 \thirdblock.SLICE_278 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_406 ), .D1(\thirdblock.n1155 ), 
    .C1(\thirdblock.n1098 ), .B1(\thirdblock.n947 ), 
    .A1(\thirdblock.fruit_3_tl_col[9] ), .D0(\thirdblock.fruit_3_tl_col[9] ), 
    .CLK(clk), .Q1(\thirdblock.fruit_3_tl_col[9] ), 
    .F0(\thirdblock.fruit_3_col_9__N_473[9] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_406 ));
  thirdblock_SLICE_279 \thirdblock.SLICE_279 ( 
    .D0(\thirdblock.fruit_3_tl_col[8] ), 
    .F0(\thirdblock.fruit_3_col_9__N_473[8] ));
  thirdblock_SLICE_280 \thirdblock.SLICE_280 ( 
    .D1(\thirdblock.fruit_1_tl_row[3] ), .D0(\thirdblock.fruit_1_tl_row[1] ), 
    .F0(\thirdblock.fruit_1_row_9__N_105[1] ), 
    .F1(\thirdblock.fruit_1_row_9__N_105[3] ));
  thirdblock_SLICE_281 \thirdblock.SLICE_281 ( 
    .D1(\thirdblock.fruit_3_tl_row[2] ), .D0(\thirdblock.fruit_3_tl_row[8] ), 
    .F0(\thirdblock.fruit_3_row_9__N_417[8] ), 
    .F1(\thirdblock.fruit_3_row_9__N_417[2] ));
  thirdblock_SLICE_282 \thirdblock.SLICE_282 ( 
    .D1(\thirdblock.fruit_1_tl_row[5] ), .D0(\thirdblock.fruit_1_tl_row[0] ), 
    .F0(\thirdblock.fruit_1_row_9__N_105[0] ), 
    .F1(\thirdblock.fruit_1_row_9__N_105[5] ));
  thirdblock_SLICE_284 \thirdblock.SLICE_284 ( 
    .D1(\thirdblock.fruit_1_tl_row[4] ), .D0(\thirdblock.fruit_1_tl_row[2] ), 
    .F0(\thirdblock.fruit_1_row_9__N_105[2] ), 
    .F1(\thirdblock.fruit_1_row_9__N_105[4] ));
  thirdblock_SLICE_288 \thirdblock.SLICE_288 ( 
    .D0(\thirdblock.fruit_2_tl_col[5] ), 
    .F0(\thirdblock.fruit_2_col_9__N_314[5] ));
  thirdblock_SLICE_289 \thirdblock.SLICE_289 ( 
    .C0(\thirdblock.fruit_2_tl_col[4] ), 
    .F0(\thirdblock.fruit_2_col_9__N_314[4] ));
  thirdblock_SLICE_290 \thirdblock.SLICE_290 ( 
    .D0(\thirdblock.fruit_1_tl_row[7] ), 
    .F0(\thirdblock.fruit_1_row_9__N_105[7] ));
  thirdblock_SLICE_291 \thirdblock.SLICE_291 ( .D0(\fruit_2_tl_col[7] ), 
    .F0(\thirdblock.fruit_2_col_9__N_314[7] ));
  thirdblock_SLICE_292 \thirdblock.SLICE_292 ( 
    .D1(\thirdblock.fruit_1_tl_row[9] ), .D0(\thirdblock.fruit_1_tl_row[6] ), 
    .F0(\thirdblock.fruit_1_row_9__N_105[6] ), 
    .F1(\thirdblock.fruit_1_row_9__N_105[9] ));
  thirdblock_SLICE_294 \thirdblock.SLICE_294 ( 
    .D1(\thirdblock.fruit_2_tl_col[8] ), .D0(\fruit_2_tl_col[9] ), 
    .F0(\thirdblock.fruit_2_col_9__N_314[9] ), 
    .F1(\thirdblock.fruit_2_col_9__N_314[8] ));
  thirdblock_SLICE_297 \thirdblock.SLICE_297 ( 
    .D1(\thirdblock.fruit_2_tl_row[4] ), .D0(\thirdblock.fruit_2_tl_row[1] ), 
    .F0(\thirdblock.fruit_2_row_9__N_258[1] ), 
    .F1(\thirdblock.fruit_2_row_9__N_258[4] ));
  thirdblock_SLICE_298 \thirdblock.SLICE_298 ( 
    .D0(\thirdblock.fruit_1_tl_row[8] ), 
    .F0(\thirdblock.fruit_1_row_9__N_105[8] ));
  thirdblock_SLICE_299 \thirdblock.SLICE_299 ( 
    .D1(\thirdblock.fruit_2_tl_row[3] ), .C0(\thirdblock.fruit_2_tl_row[0] ), 
    .F0(\thirdblock.fruit_2_row_9__N_258[0] ), 
    .F1(\thirdblock.fruit_2_row_9__N_258[3] ));
  thirdblock_SLICE_301 \thirdblock.SLICE_301 ( 
    .DI1(\thirdblock.game_state_0__N_56 ), .D1(\thirdblock.n3370 ), 
    .C1(\thirdblock.n3369 ), .A1(\game_state[2] ), 
    .D0(\thirdblock.button_prev ), .C0(button_c), .B0(\game_state[0] ), 
    .A0(\thirdblock.game_state[1] ), .CE(\thirdblock.game_state_0__N_57 ), 
    .CLK(clk), .Q1(\game_state[0] ), .F0(\thirdblock.n3369 ), 
    .F1(\thirdblock.game_state_0__N_56 ));
  thirdblock_SLICE_306 \thirdblock.SLICE_306 ( 
    .D1(\thirdblock.fruit_2_tl_row[7] ), .D0(\thirdblock.fruit_2_tl_row[2] ), 
    .F0(\thirdblock.fruit_2_row_9__N_258[2] ), 
    .F1(\thirdblock.fruit_2_row_9__N_258[7] ));
  thirdblock_SLICE_307 \thirdblock.SLICE_307 ( 
    .D1(\thirdblock.fruit_3_tl_row[4] ), .D0(\thirdblock.fruit_2_tl_row[5] ), 
    .F0(\thirdblock.fruit_2_row_9__N_258[5] ), 
    .F1(\thirdblock.fruit_3_row_9__N_417[4] ));
  thirdblock_SLICE_310 \thirdblock.SLICE_310 ( 
    .D0(\thirdblock.fruit_2_tl_row[6] ), 
    .F0(\thirdblock.fruit_2_row_9__N_258[6] ));
  thirdblock_SLICE_311 \thirdblock.SLICE_311 ( 
    .C0(\thirdblock.fruit_2_tl_row[9] ), 
    .F0(\thirdblock.fruit_2_row_9__N_258[9] ));
  thirdblock_SLICE_314 \thirdblock.SLICE_314 ( 
    .D1(\thirdblock.fruit_3_tl_row[0] ), .D0(\thirdblock.fruit_3_tl_row[1] ), 
    .F0(\thirdblock.fruit_3_row_9__N_417[1] ), 
    .F1(\thirdblock.fruit_3_row_9__N_417[0] ));
  thirdblock_SLICE_318 \thirdblock.SLICE_318 ( 
    .DI1(\button_c.sig_000.FeedThruLUT ), .C1(button_c), 
    .D0(\thirdblock.button_prev ), .C0(\game_state[2] ), .B0(button_c), 
    .CLK(clk), .Q1(\thirdblock.button_prev ), .F0(\thirdblock.n3766 ), 
    .F1(\button_c.sig_000.FeedThruLUT ));
  thirdblock_SLICE_320 \thirdblock.SLICE_320 ( 
    .D1(\thirdblock.fruit_3_tl_row[7] ), .D0(\thirdblock.fruit_3_tl_row[5] ), 
    .F0(\thirdblock.fruit_3_row_9__N_417[5] ), 
    .F1(\thirdblock.fruit_3_row_9__N_417[7] ));
  thirdblock_SLICE_322 \thirdblock.SLICE_322 ( .D0(\fruit_2_tl_col[3] ), 
    .F0(\thirdblock.fruit_2_col_9__N_314[3] ));
  thirdblock_SLICE_324 \thirdblock.SLICE_324 ( 
    .D0(\thirdblock.fruit_3_tl_row[6] ), 
    .F0(\thirdblock.fruit_3_row_9__N_417[6] ));
  thirdblock_SLICE_325 \thirdblock.SLICE_325 ( .D0(\fruit_2_tl_col[2] ), 
    .F0(\thirdblock.fruit_2_col_9__N_314[2] ));
  secondblock_SLICE_327 \secondblock.SLICE_327 ( .D0(\row[2] ), 
    .C0(\secondblock.VSYNC_c_N_607 ), .B0(\row[4] ), .F0(VSYNC_c));
  RGB_pad_4__SLICE_328 \RGB_pad[4].SLICE_328 ( .F0(\RGB_pad[4].vcc ));
  thirdblock_fruit_3_blueberry_get_col_3_0__I_0 
    \thirdblock.fruit_3.blueberry.get_col_3_0__I_0 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.fruit_3.blueberryRGB[3] ), 
    .RDATA9(\thirdblock.fruit_3.blueberryRGB[2] ), 
    .RDATA5(\thirdblock.fruit_3.blueberryRGB[1] ), 
    .RDATA1(\thirdblock.fruit_3.blueberryRGB[0] ));
  thirdblock_fruit_3_blueberry_get_col_3_0__I_0_2 
    \thirdblock.fruit_3.blueberry.get_col_3_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.fruit_3.blueberryRGB[5] ), 
    .RDATA1(\thirdblock.fruit_3.blueberryRGB[4] ));
  thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_4 
    \thirdblock.fruit_2.grapefruit.get_col_2_0__I_0_4 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.grapefruitRGB[5] ), 
    .RDATA1(\thirdblock.grapefruitRGB[4] ));
  thirdblock_fruit_2_grapefruit_get_col_2_0__I_0 
    \thirdblock.fruit_2.grapefruit.get_col_2_0__I_0 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.grapefruitRGB[3] ), 
    .RDATA9(\thirdblock.grapefruitRGB[2] ), 
    .RDATA5(\thirdblock.grapefruitRGB[1] ), 
    .RDATA1(\thirdblock.grapefruitRGB[0] ));
  thirdblock_fruit_2_blueberry_get_col_2_0__I_0_3 
    \thirdblock.fruit_2.blueberry.get_col_2_0__I_0_3 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.blueberryRGB[3] ), 
    .RDATA9(\thirdblock.blueberryRGB[2] ), 
    .RDATA5(\thirdblock.blueberryRGB[1] ), 
    .RDATA1(\thirdblock.blueberryRGB[0] ));
  thirdblock_fruit_2_blueberry_get_col_2_0__I_0_2 
    \thirdblock.fruit_2.blueberry.get_col_2_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.blueberryRGB[5] ), 
    .RDATA1(\thirdblock.blueberryRGB[4] ));
  thirdblock_fruit_1_grapefruit_get_col_1_0__I_0 
    \thirdblock.fruit_1.grapefruit.get_col_1_0__I_0 ( 
    .RADDR9(\thirdblock.get_row_1[4] ), .RADDR8(\thirdblock.get_row_1[3] ), 
    .RADDR7(\thirdblock.get_row_1[2] ), .RADDR6(\thirdblock.get_row_1[1] ), 
    .RADDR5(\thirdblock.get_row_1[0] ), .RADDR4(\thirdblock.get_col_1[4] ), 
    .RADDR3(\thirdblock.get_col_1[3] ), .RADDR2(\thirdblock.get_col_1[2] ), 
    .RADDR1(\thirdblock.get_col_1[1] ), .RADDR0(\thirdblock.get_col_1[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.fruit_1.grapefruitRGB[3] ), 
    .RDATA9(\thirdblock.fruit_1.grapefruitRGB[2] ), 
    .RDATA5(\thirdblock.fruit_1.grapefruitRGB[1] ), 
    .RDATA1(\thirdblock.fruit_1.grapefruitRGB[0] ));
  thirdblock_fruit_1_grapefruit_get_col_1_0__I_0_4 
    \thirdblock.fruit_1.grapefruit.get_col_1_0__I_0_4 ( 
    .RADDR9(\thirdblock.get_row_1[4] ), .RADDR8(\thirdblock.get_row_1[3] ), 
    .RADDR7(\thirdblock.get_row_1[2] ), .RADDR6(\thirdblock.get_row_1[1] ), 
    .RADDR5(\thirdblock.get_row_1[0] ), .RADDR4(\thirdblock.get_col_1[4] ), 
    .RADDR3(\thirdblock.get_col_1[3] ), .RADDR2(\thirdblock.get_col_1[2] ), 
    .RADDR1(\thirdblock.get_col_1[1] ), .RADDR0(\thirdblock.get_col_1[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.fruit_1.grapefruitRGB[5] ), 
    .RDATA1(\thirdblock.fruit_1.grapefruitRGB[4] ));
  thirdblock_fruit_1_blueberry_get_col_1_0__I_0_3 
    \thirdblock.fruit_1.blueberry.get_col_1_0__I_0_3 ( 
    .RADDR9(\thirdblock.get_row_1[4] ), .RADDR8(\thirdblock.get_row_1[3] ), 
    .RADDR7(\thirdblock.get_row_1[2] ), .RADDR6(\thirdblock.get_row_1[1] ), 
    .RADDR5(\thirdblock.get_row_1[0] ), .RADDR4(\thirdblock.get_col_1[4] ), 
    .RADDR3(\thirdblock.get_col_1[3] ), .RADDR2(\thirdblock.get_col_1[2] ), 
    .RADDR1(\thirdblock.get_col_1[1] ), .RADDR0(\thirdblock.get_col_1[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.fruit_1.blueberryRGB[3] ), 
    .RDATA9(\thirdblock.fruit_1.blueberryRGB[2] ), 
    .RDATA5(\thirdblock.fruit_1.blueberryRGB[1] ), 
    .RDATA1(\thirdblock.fruit_1.blueberryRGB[0] ));
  thirdblock_fruit_1_blueberry_get_col_1_0__I_0_2 
    \thirdblock.fruit_1.blueberry.get_col_1_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_row_1[4] ), .RADDR8(\thirdblock.get_row_1[3] ), 
    .RADDR7(\thirdblock.get_row_1[2] ), .RADDR6(\thirdblock.get_row_1[1] ), 
    .RADDR5(\thirdblock.get_row_1[0] ), .RADDR4(\thirdblock.get_col_1[4] ), 
    .RADDR3(\thirdblock.get_col_1[3] ), .RADDR2(\thirdblock.get_col_1[2] ), 
    .RADDR1(\thirdblock.get_col_1[1] ), .RADDR0(\thirdblock.get_col_1[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.fruit_1.blueberryRGB[5] ), 
    .RDATA1(\thirdblock.fruit_1.blueberryRGB[4] ));
  firstblock_lscc_pll_inst_u_PLL_B \firstblock.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(external_osc_c), 
    .FEEDBACK(\firstblock.lscc_pll_inst.feedback_w ), 
    .RESET_N(\RGB_pad[4].vcc ), 
    .INTFBOUT(\firstblock.lscc_pll_inst.feedback_w ), .OUTCORE(ext_osc_test_c), 
    .OUTGLOBAL(clk));
  RGB_4_ \RGB[4]_I ( .PADDO(RGB_c_4), .RGB4(RGB[4]));
  RGB_3_ \RGB[3]_I ( .PADDO(RGB_c_3), .RGB3(RGB[3]));
  RGB_5_ \RGB[5]_I ( .PADDO(RGB_c_5), .RGB5(RGB[5]));
  RGB_2_ \RGB[2]_I ( .PADDO(RGB_c_2), .RGB2(RGB[2]));
  RGB_1_ \RGB[1]_I ( .PADDO(RGB_c_1), .RGB1(RGB[1]));
  RGB_0_ \RGB[0]_I ( .PADDO(RGB_c_0), .RGB0(RGB[0]));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  ext_osc_test ext_osc_test_I( .PADDO(ext_osc_test_c), 
    .ext_osc_test(ext_osc_test));
  button button_I( .PADDI(button_c), .button(button));
  external_osc external_osc_I( .PADDI(external_osc_c), 
    .external_osc(external_osc));
endmodule

module thirdblock_SLICE_0 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module thirdblock_SLICE_1 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_43_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module thirdblock_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_565_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_55 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_54 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_3 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_3_col_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module thirdblock_SLICE_4 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_5 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_6 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_7 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_8 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_3_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_9 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_10 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_11 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_12 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_13 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_43_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_20 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_19 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_14 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_2_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_15 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_565_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_57 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_56 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_17 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_18 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_19 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_43_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_22 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_21 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_565_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_59 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_58 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_21 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_22 ( input DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_57_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_8__I_36 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_23 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_43_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_24 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_23 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_24 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_2_col_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_25 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_565_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_61 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_60 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_26 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_43_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_26 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_25 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_27 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_565_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/falling_counter_16__I_62 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_28 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_87_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_29 ( input DI1, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_87_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_30 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_43_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_27 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_31 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_57_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_32 ( input DI1, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_87_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_8__I_43 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_33 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_565_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_47 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_34 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_87_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_35 ( input DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_87_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_8__I_44 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_36 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_87_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_3_tl_row_8__I_45 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_37 ( input DI1, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_57_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_38 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_565_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_49 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_48 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_39 ( input DI1, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_57_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_8__I_35 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_40 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_565_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_51 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_50 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_41 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_57_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_42 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_565_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_53 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_52 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_43 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_57_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_2_tl_row_8__I_37 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_44 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_45 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_8__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_46 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_47 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_6__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_48 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_49 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_50 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_4__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_51 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_52 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_1_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_53 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_2__I_0_2 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_54 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_55 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_56 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_1_col_0__I_0_2 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_57 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module secondblock_SLICE_58 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \secondblock/horizontal_564_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_59 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_564_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_60 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_564_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_61 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_564_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_62 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_564_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_63 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \secondblock/horizontal_564_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_64 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_65 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_66 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_67 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_68 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_69 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/row_9__I_9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_70 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \thirdblock/i1789_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \thirdblock/i1790_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20002 \thirdblock/fruit_3_tl_row_7__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20002 \thirdblock/fruit_3_tl_row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20002 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module thirdblock_SLICE_71 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \thirdblock/i1791_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \thirdblock/i1792_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20002 \thirdblock/fruit_2_tl_row_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20002 \thirdblock/fruit_2_tl_row_3__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_72 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \thirdblock/i1795_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \thirdblock/i1796_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20002 \thirdblock/fruit_2_tl_row_7__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20002 \thirdblock/fruit_2_tl_row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_75 ( input DI1, DI0, D1, C1, D0, C0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \thirdblock/i696_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \thirdblock/i778_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1_type_2__I_28 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/fruit_1_type_2__I_29 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x0F03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_79 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40008 \thirdblock/i1787_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \thirdblock/i1788_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20002 \thirdblock/fruit_3_tl_row_4__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20002 \thirdblock/fruit_3_tl_row_5__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_84 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40010 \thirdblock.SLICE_84_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \thirdblock.SLICE_84_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20002 \thirdblock/fruit_2_type_FSM_i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/fruit_2_type_FSM_i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_85 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40010 \thirdblock.SLICE_85_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \thirdblock.SLICE_85_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_type_FSM_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/fruit_2_type_FSM_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_87 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40010 \thirdblock.SLICE_87_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \thirdblock.SLICE_87_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_type_FSM_i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/fruit_2_type_FSM_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_89 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40010 \thirdblock.SLICE_89_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \thirdblock.SLICE_89_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_type_FSM_i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/fruit_2_type_FSM_i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_91 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \thirdblock/i1793_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \thirdblock/i1794_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20002 \thirdblock/fruit_2_tl_row_4__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20002 \thirdblock/fruit_2_tl_row_5__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_93 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 \thirdblock/i1111_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \thirdblock/i1112_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_7__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_8__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xEE2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x4E4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_95 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40014 \thirdblock/i2898_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40015 \thirdblock/i2900_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_5__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_97 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40016 \thirdblock/i1107_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40017 \thirdblock/i1108_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xAECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xE4EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_99 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \thirdblock/i1097_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40013 \thirdblock/i1106_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x22EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_100 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40019 i1103_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 i1105_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_7__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_103 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40021 \thirdblock/i1101_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40022 \thirdblock/i1102_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_5__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_104 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40008 \thirdblock/i1785_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \thirdblock/i1786_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20002 \thirdblock/fruit_3_tl_row_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20002 \thirdblock/fruit_3_tl_row_3__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_109 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40023 i1099_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 i1100_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_2_tl_col_3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_111 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 \thirdblock/i1096_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \thirdblock/i1098_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x88B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xF404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_SLICE_115 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 \thirdblock.fruit_3.SLICE_115_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \thirdblock.fruit_3.SLICE_115_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3/blueberryRGB_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_3/blueberryRGB_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_3_SLICE_116 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 \thirdblock.fruit_3.SLICE_116_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \thirdblock.fruit_3.SLICE_116_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3/blueberryRGB_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_3/blueberryRGB_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_3_SLICE_118 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 \thirdblock.fruit_3.SLICE_118_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \thirdblock.fruit_3.SLICE_118_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3/blueberryRGB_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_3/blueberryRGB_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_SLICE_121 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40027 \thirdblock/mux_45_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \thirdblock/mux_45_i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_5__I_42 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_5__I_41 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_122 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40029 \thirdblock/mux_45_i4_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \thirdblock/mux_45_i3_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_5__I_39 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_5__I_40 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_124 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40027 \thirdblock/mux_45_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \thirdblock/mux_45_i5_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_5__I_38 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_1_SLICE_127 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40027 \thirdblock/fruit_1/mux_313_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \thirdblock/fruit_1/mux_313_i2_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/fruit_1_RGB_5__I_34 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1/fruit_1_RGB_5__I_33 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_1_SLICE_128 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40027 \thirdblock/fruit_1/mux_313_i4_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \thirdblock/fruit_1/mux_313_i3_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/fruit_1_RGB_5__I_31 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1/fruit_1_RGB_5__I_32 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_1_SLICE_130 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40027 \thirdblock/fruit_1/mux_313_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \thirdblock/fruit_1/mux_313_i5_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/fruit_1_RGB_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1/fruit_1_RGB_5__I_30 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_SLICE_133 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40031 \thirdblock/i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \thirdblock/i634_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_134 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40033 \thirdblock/i2_4_lut_adj_90 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40034 \thirdblock/i1_4_lut_adj_88 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xF020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_135 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40035 \thirdblock/i509_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40036 \thirdblock/i2910_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x1B11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_136 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40037 \thirdblock/i1_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock.i1062_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x1030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_137 ( input DI1, D1, C1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40039 \thirdblock/i1778_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \thirdblock/i2_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20002 \thirdblock/game_state_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x3303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40041 \thirdblock/i3246_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \thirdblock/i236_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xB100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_139 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \thirdblock/fruit_RGB_3__I_64 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \thirdblock.mux_23_i5_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_140 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \thirdblock.i103_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40046 \thirdblock/i5_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_141 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40047 \thirdblock/i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \thirdblock.i63_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x44E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_142 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \thirdblock/i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \thirdblock/i3251_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xAFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_143 ( input D0, C0, B0, A0, output F0 );

  lut40051 \secondblock/i687_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_144 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40052 \thirdblock.i770_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 \secondblock/i29_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_145 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40054 \thirdblock/fruit_2_row_4__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_146 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40055 \thirdblock/i4_4_lut_adj_97 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40054 \thirdblock/i1_2_lut_adj_95 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_147 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40054 \thirdblock/fruit_3_row_0__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_148 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40055 \thirdblock/i4_4_lut_adj_74 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40054 \thirdblock/i1_2_lut_adj_73 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_149 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40056 \thirdblock/fruit_3_col_4__I_0 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_150 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40055 \thirdblock/i4_4_lut_adj_72 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40054 \thirdblock/i1_2_lut_adj_71 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_151 ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40057 \thirdblock/i489_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \thirdblock/i1712_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xF300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_152 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40059 \thirdblock/i3_4_lut_adj_91 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40060 \thirdblock/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xD000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_153 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40054 \thirdblock/fruit_2_col_4__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_154 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40055 \thirdblock/i4_4_lut_adj_94 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40054 \thirdblock/i1_2_lut_adj_93 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_155 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40061 \thirdblock/equal_63_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40062 \thirdblock/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x01FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40063 \thirdblock/fruit_2_type_0__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40064 \thirdblock/equal_63_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_160 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40065 \thirdblock/i3240_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \thirdblock/i3_3_lut_4_lut_adj_96 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40067 \thirdblock/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \thirdblock/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_163 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40069 \thirdblock/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \thirdblock/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_166 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40070 \thirdblock/i1850_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 \thirdblock.i3248_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x00FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x0F02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_167 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40055 \thirdblock/i4_4_lut_adj_70 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40062 \thirdblock/i1_2_lut_adj_69 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_170 ( input DI1, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40072 \thirdblock/i1032_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \thirdblock/i1772_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/game_state_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xCFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_171 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40074 \thirdblock/fruit_RGB_3__I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x00FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_172 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40075 \thirdblock.fruit_RGB_3__I_0_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40076 \thirdblock.mux_23_i4_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xAABA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_173 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40077 \thirdblock/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40058 \thirdblock/i2889_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_175 ( input D0, C0, B0, A0, output F0 );

  lut40078 \thirdblock/i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40079 \thirdblock.i1055_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40080 \thirdblock/i3244_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x5040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_177 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40081 \thirdblock/fruit_RGB_2__I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \thirdblock/i3233_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_179 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \thirdblock/fruit_RGB_3__I_66 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40083 \thirdblock/mux_23_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_180 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \thirdblock/i5_3_lut_adj_77 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \thirdblock/i4_4_lut_adj_76 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40086 \thirdblock/fruit_RGB_3__I_65 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40083 \thirdblock/mux_23_i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40087 \thirdblock.i93_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 \thirdblock/i4_4_lut_adj_75 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_187 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40089 \thirdblock/fruit_RGB_3__I_46 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \thirdblock/mux_23_i3_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_189 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \thirdblock/i515_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \thirdblock/i410_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x08F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_190 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \thirdblock.i3242_3_lut_4_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \thirdblock.i1071_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xF030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xB100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_193 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40095 \thirdblock/i2921_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \thirdblock/i3079_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xA280") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_196 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40097 \thirdblock/i809_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40098 \thirdblock/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_197 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40099 \thirdblock/i1_3_lut_adj_78 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \thirdblock/i841_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xF300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_198 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \thirdblock/i4_4_lut_adj_87 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40102 \thirdblock/i3_3_lut_adj_86 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_199 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \thirdblock/i5_3_lut_adj_80 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \thirdblock/i4_4_lut_adj_79 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_201 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40103 \thirdblock/i1_4_lut_adj_83 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40104 \thirdblock/i3_3_lut_adj_81 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_203 ( input D1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40105 \thirdblock/sub_202_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \thirdblock/i2_2_lut_adj_82 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_206 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40106 \thirdblock/i1730_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 \thirdblock/i12_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xF303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_207 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40108 \thirdblock/i2403_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 \thirdblock/i35_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xDF13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_209 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40055 \thirdblock/i4_4_lut_adj_85 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40062 \thirdblock/i1_2_lut_adj_84 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_211 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \thirdblock/i2887_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \thirdblock/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_213 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40112 \thirdblock/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 \thirdblock/i1_2_lut_adj_89 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_215 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 \thirdblock/i512_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \thirdblock/i496_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xAA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_217 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \thirdblock/fruit_RGB_3__I_63 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40030 \thirdblock/mux_23_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module secondblock_SLICE_219 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40116 \secondblock/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40117 \secondblock/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_221 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40118 \secondblock/i4_4_lut_adj_67 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40119 \secondblock/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_223 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40120 \secondblock/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40054 \secondblock/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x4408") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_225 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 i569_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 \secondblock/i2_4_lut_adj_68 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_227 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40123 \secondblock/col_8__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 \secondblock/i29_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_1_SLICE_232 ( input DI1, D1, C1, B1, C0, B0, A0, CE, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40125 \thirdblock/i703_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \thirdblock/fruit_1/i2_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \thirdblock/fruit_1_type_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x3CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_236 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40127 \thirdblock/fruit_2_row_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \thirdblock/fruit_2_row_0__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_238 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40127 \thirdblock/fruit_2_col_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \thirdblock/fruit_2_col_0__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_239 ( input D0, C0, B0, A0, output F0 );

  lut40129 \thirdblock/i2919_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_240 ( input D0, C0, B0, A0, output F0 );

  lut40130 \thirdblock/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_242 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40131 \thirdblock/fruit_3_row_2__I_0 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \thirdblock/fruit_3_row_1__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_244 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40127 \thirdblock/fruit_3_col_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \thirdblock/fruit_3_col_0__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_245 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40132 \thirdblock/i1104_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40133 \thirdblock/i545_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_8__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xF202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_246 ( input D1, C0, output F0, F1 );
  wire   GNDI;

  lut40105 \thirdblock/sub_203_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 \thirdblock/sub_203_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_252 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40131 \thirdblock/fruit_3_row_4__I_0 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \thirdblock/fruit_3_row_3__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_253 ( input C0, B0, output F0 );
  wire   GNDI;

  lut40135 \thirdblock/fruit_1_col_0__I_0 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_254 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40127 \thirdblock/fruit_1_col_2__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \thirdblock/fruit_1_col_1__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_256 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40136 \thirdblock/fruit_1_col_4__I_0 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \thirdblock/fruit_1_col_3__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_257 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40054 \thirdblock/fruit_1_row_0__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_258 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40127 \thirdblock/fruit_1_row_2__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \thirdblock/fruit_1_row_1__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_260 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40127 \thirdblock/fruit_1_row_4__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \thirdblock/fruit_1_row_3__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_262 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40127 \thirdblock/fruit_2_col_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \thirdblock/fruit_2_col_2__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_264 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40127 \thirdblock/fruit_2_row_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \thirdblock/fruit_2_row_2__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_266 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40127 \thirdblock/fruit_3_col_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \thirdblock/fruit_3_col_2__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_267 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40137 i3254_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_269 ( input D0, output F0 );
  wire   GNDI;

  lut40138 \thirdblock/sub_205_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_271 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40105 \thirdblock/sub_205_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \thirdblock/sub_205_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_272 ( input D1, C0, output F0, F1 );
  wire   GNDI;

  lut40105 \thirdblock/sub_205_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 \thirdblock/sub_205_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_273 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40105 \thirdblock/sub_205_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \thirdblock/sub_205_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_276 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40105 \thirdblock/sub_204_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \thirdblock/sub_204_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_278 ( input DI1, D1, C1, B1, A1, D0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40012 \thirdblock/i1113_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40138 \thirdblock/sub_205_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module thirdblock_SLICE_279 ( input D0, output F0 );
  wire   GNDI;

  lut40138 \thirdblock/sub_205_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_280 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40105 \thirdblock/sub_200_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \thirdblock/sub_200_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_281 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40105 \thirdblock/sub_204_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \thirdblock/sub_204_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_282 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40105 \thirdblock/sub_200_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \thirdblock/sub_200_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_284 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40105 \thirdblock/sub_200_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \thirdblock/sub_200_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_288 ( input D0, output F0 );
  wire   GNDI;

  lut40138 \thirdblock/sub_203_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_289 ( input C0, output F0 );
  wire   GNDI;

  lut40134 \thirdblock/sub_203_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_290 ( input D0, output F0 );
  wire   GNDI;

  lut40138 \thirdblock/sub_200_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_291 ( input D0, output F0 );
  wire   GNDI;

  lut40138 \thirdblock/sub_203_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_292 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40105 \thirdblock/sub_200_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \thirdblock/sub_200_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_294 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40105 \thirdblock/sub_203_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \thirdblock/sub_203_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_297 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40105 \thirdblock/sub_202_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \thirdblock/sub_202_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_298 ( input D0, output F0 );
  wire   GNDI;

  lut40138 \thirdblock/sub_200_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_299 ( input D1, C0, output F0, F1 );
  wire   GNDI;

  lut40105 \thirdblock/sub_202_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 \thirdblock/sub_202_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_301 ( input DI1, D1, C1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40089 \thirdblock/i2404_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \thirdblock/i2402_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/game_state_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xE3EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_306 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40105 \thirdblock/sub_202_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \thirdblock/sub_202_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_307 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40105 \thirdblock/sub_204_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \thirdblock/sub_202_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_310 ( input D0, output F0 );
  wire   GNDI;

  lut40138 \thirdblock/sub_202_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_311 ( input C0, output F0 );
  wire   GNDI;

  lut40134 \thirdblock/sub_202_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_314 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40105 \thirdblock/sub_204_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \thirdblock/sub_204_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_318 ( input DI1, C1, D0, C0, B0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40140 \thirdblock.SLICE_318_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \thirdblock/i1_2_lut_3_lut_adj_92 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/button_c_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_320 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40105 \thirdblock/sub_204_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \thirdblock/sub_204_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_322 ( input D0, output F0 );
  wire   GNDI;

  lut40138 \thirdblock/sub_203_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_324 ( input D0, output F0 );
  wire   GNDI;

  lut40138 \thirdblock/sub_204_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_325 ( input D0, output F0 );
  wire   GNDI;

  lut40138 \thirdblock/sub_203_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module secondblock_SLICE_327 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40142 \secondblock/row_4__I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module RGB_pad_4__SLICE_328 ( output F0 );
  wire   GNDI;

  lut40143 \RGB_pad[4].vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_blueberry_get_col_3_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B_B \thirdblock/fruit_3/blueberry/get_col_3_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x1FF11FF11BF102A4022C002C004A044A000E004A006802A40AA4AAEA04404444";

    defparam INST10.INIT_1 = "0x00000440ACEA0EE00EE00EE00EE00EE00EE00EE00EE00EE01FF11FF11FF11FF1";

    defparam INST10.INIT_2 = "0x0FF00FF00BB409B4101F111F155B04C20086044A00C20AA488AC022422624444";

    defparam INST10.INIT_3 = "0x00002662066086E80EE00EE00EE00EE00EE01FF11EF10FF10FF00FF00FF00FF0";

    defparam INST10.INIT_4 = "0x0FF00FF00BF009B40996019609D21DF10CC208C20886888E0006006026624444";

    defparam INST10.INIT_5 = "0x000024620660066086E80EE00EE01FF11EF10FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_6 = "0x0FF00FF00FF009D20996099609D20DF01CF119D3888E00060006046024624444";

    defparam INST10.INIT_7 = "0x00000660066006608EE886E81FF10FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_8 = "0x0FF00FF00FF009F00996099609D209F00FF089DA111700060042044242640000";

    defparam INST10.INIT_9 = "0x00000660066006600660167187F80FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_A = "0x0FF00FF00FF009B40996099609B483BC8BF80370013411350042044246642222";

    defparam INST10.INIT_B = "0x00004264066006601671077007708FF80FF80FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_C = "0x0FF00FF00FF009960996819E889E022500340334033401341153044246642222";

    defparam INST10.INIT_D = "0x0000466406601771077007700770077007708FF887F80FF00FF00FF00FF00FF0";

    defparam INST10.INIT_E = "0x0770077005700152011600160007022500070234013401161453406402202222";

    defparam INST10.INIT_F = "0x0000022017710770077007700770077007700770077007700770077007700770";
endmodule

module thirdblock_fruit_3_blueberry_get_col_3_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0144 \thirdblock/fruit_3/blueberry/get_col_3_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0144 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x001F001F001B000200020000000000040000000000000002000A00AA00040044";

    defparam INST10.INIT_1 = "0x0000000400AC000E000E000E000E000E000E000E000E000E001F001F001F001F";

    defparam INST10.INIT_2 = "0x000F000F000B0009001000110011000400000000000000080088000200220044";

    defparam INST10.INIT_3 = "0x0000002600060086000E000E000E000E000E001F001E000F000F000F000F000F";

    defparam INST10.INIT_4 = "0x000F000F000B0009000900010001001D000C0008000800880000000000260044";

    defparam INST10.INIT_5 = "0x00000024000600060086000E000E001F001E000F000F000F000F000F000F000F";

    defparam INST10.INIT_6 = "0x000F000F000F0009000900090009000D000D0019008000000000000400240044";

    defparam INST10.INIT_7 = "0x0000000600060006008E0086001F000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_8 = "0x000F000F000F00090009000900090009000F0089001100000000000400060000";

    defparam INST10.INIT_9 = "0x0000000600060006000600160087000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_A = "0x000F000F000F00090009000900090083008B0001000100110000000400420022";

    defparam INST10.INIT_B = "0x0000004200060006001600070007008F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_C = "0x000F000F000F0009000900810088000200000003000300010011000400460022";

    defparam INST10.INIT_D = "0x000000460006001700070007000700070007008F0087000F000F000F000F000F";

    defparam INST10.INIT_E = "0x0007000700050001000100000000000000000000000100010005004000020022";

    defparam INST10.INIT_F = "0x0000000200170007000700070007000700070007000700070007000700070007";
endmodule

module thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_4 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0145 \thirdblock/fruit_2/grapefruit/get_col_2_0__I_0_4 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0145 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FF00FF00FF00EE00EE00EE00EE00EE00EE00EE00EE00EE00EE006600440044";

    defparam INST10.INIT_1 = "0x00000044004400EE00EE00EE00EE00EE00EE00EE00EE00EE00EE00EE00FF00FF";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FF00EE00EE00EE00EE00EE00EE0066006600440044";

    defparam INST10.INIT_3 = "0x000000440066006600EE00EE00EE00EE00EE00EE00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00EE00EE00EE00EE0066006600660000";

    defparam INST10.INIT_5 = "0x0000004400660066006600EE00EE00EE00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF006600660066006600660000";

    defparam INST10.INIT_7 = "0x00000066006600660066006600EE00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF0077007700660066006600660000";

    defparam INST10.INIT_9 = "0x000000220066006600660077007700FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF007700770077007700770066006600660022";

    defparam INST10.INIT_B = "0x00000022006600660066007700770077007700FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00FF00770077007700770077007700770077006600220022";

    defparam INST10.INIT_D = "0x00000022006600660077007700770077007700770077007700FF00FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006600220022";

    defparam INST10.INIT_F = "0x0000002200220077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_2_grapefruit_get_col_2_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0146 \thirdblock/fruit_2/grapefruit/get_col_2_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0146 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xF5F5FDF5F1F1E0E0E0E0E0E0E2E0E8E0EAE8EAE2E268E44AECCE622640044444";

    defparam INST10.INIT_1 = "0x000044444004EEE8ECC6E64AE66AEEE2EEE8ECE0E4E0E4E0E0E0E0E0F3F1F5F5";

    defparam INST10.INIT_2 = "0xF4E1F8E1F4E1F1F0F1F0F3F1E8E0E8E8E8E0E268E26AEECA6442622440044444";

    defparam INST10.INIT_3 = "0x0000444462266442ECCEEEE0E268E268EAE0E8E8F9F1F1F1F1F0F0E1F4E1F6E1";

    defparam INST10.INIT_4 = "0xF4E1F8E9F8E1FCE1FEE1F8E9F9F0F979E068E068EAE8EEE86442600666260000";

    defparam INST10.INIT_5 = "0x00004444622464066664EEEAE8E0E068F179FBF1FAE9F8E9F8E1F4E1F4E1F2E1";

    defparam INST10.INIT_6 = "0xFDF9F9F9F9F8FBF8FDE1FCE1F069F069F178F9F9626066666642600666600000";

    defparam INST10.INIT_7 = "0x000066666006600666646660E8E8F9F1F069F069F269FAE1FDF8FDF8F9F8FBF9";

    defparam INST10.INIT_8 = "0xFDF0F9F0FBF0F379F179F178F578F8E1F8E97061757166666224600666640000";

    defparam INST10.INIT_9 = "0x0000222264426006666277757171F8E9F8E9F8E1F178F179F779F979F9F1FBF0";

    defparam INST10.INIT_A = "0xF478F278F278F078F978F9F0F9F9757074617661766577736224600664462222";

    defparam INST10.INIT_B = "0x000022226446622462267575746170617170F9F9F9F9FDF0F078F278F178F278";

    defparam INST10.INIT_C = "0xFAFAFEFAFAF8FAF8FAF872707370737177707665766172277337644620022222";

    defparam INST10.INIT_D = "0x000022226446666073377461746571707171717074707070F8F8F8F8FBF8FAFA";

    defparam INST10.INIT_E = "0x7272767272707070707070707170717175717574746172257736644620022222";

    defparam INST10.INIT_F = "0x0000222220027775722770257570757175707470707070707270727073707272";
endmodule

module thirdblock_fruit_2_blueberry_get_col_2_0__I_0_3 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0147 \thirdblock/fruit_2/blueberry/get_col_2_0__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0147 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x1FF11FF11BF102A4022C002C004A044A000E004A006802A40AA4AAEA04404444";

    defparam INST10.INIT_1 = "0x00000440ACEA0EE00EE00EE00EE00EE00EE00EE00EE00EE01FF11FF11FF11FF1";

    defparam INST10.INIT_2 = "0x0FF00FF00BB409B4101F111F155B04C20086044A00C20AA488AC022422624444";

    defparam INST10.INIT_3 = "0x00002662066086E80EE00EE00EE00EE00EE01FF11EF10FF10FF00FF00FF00FF0";

    defparam INST10.INIT_4 = "0x0FF00FF00BF009B40996019609D21DF10CC208C20886888E0006006026624444";

    defparam INST10.INIT_5 = "0x000024620660066086E80EE00EE01FF11EF10FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_6 = "0x0FF00FF00FF009D20996099609D20DF01CF119D3888E00060006046024624444";

    defparam INST10.INIT_7 = "0x00000660066006608EE886E81FF10FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_8 = "0x0FF00FF00FF009F00996099609D209F00FF089DA111700060042044242640000";

    defparam INST10.INIT_9 = "0x00000660066006600660167187F80FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_A = "0x0FF00FF00FF009B40996099609B483BC8BF80370013411350042044246642222";

    defparam INST10.INIT_B = "0x00004264066006601671077007708FF80FF80FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_C = "0x0FF00FF00FF009960996819E889E022500340334033401341153044246642222";

    defparam INST10.INIT_D = "0x0000466406601771077007700770077007708FF887F80FF00FF00FF00FF00FF0";

    defparam INST10.INIT_E = "0x0770077005700152011600160007022500070234013401161453406402202222";

    defparam INST10.INIT_F = "0x0000022017710770077007700770077007700770077007700770077007700770";
endmodule

module thirdblock_fruit_2_blueberry_get_col_2_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0148 \thirdblock/fruit_2/blueberry/get_col_2_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0148 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x001F001F001B000200020000000000040000000000000002000A00AA00040044";

    defparam INST10.INIT_1 = "0x0000000400AC000E000E000E000E000E000E000E000E000E001F001F001F001F";

    defparam INST10.INIT_2 = "0x000F000F000B0009001000110011000400000000000000080088000200220044";

    defparam INST10.INIT_3 = "0x0000002600060086000E000E000E000E000E001F001E000F000F000F000F000F";

    defparam INST10.INIT_4 = "0x000F000F000B0009000900010001001D000C0008000800880000000000260044";

    defparam INST10.INIT_5 = "0x00000024000600060086000E000E001F001E000F000F000F000F000F000F000F";

    defparam INST10.INIT_6 = "0x000F000F000F0009000900090009000D000D0019008000000000000400240044";

    defparam INST10.INIT_7 = "0x0000000600060006008E0086001F000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_8 = "0x000F000F000F00090009000900090009000F0089001100000000000400060000";

    defparam INST10.INIT_9 = "0x0000000600060006000600160087000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_A = "0x000F000F000F00090009000900090083008B0001000100110000000400420022";

    defparam INST10.INIT_B = "0x0000004200060006001600070007008F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_C = "0x000F000F000F0009000900810088000200000003000300010011000400460022";

    defparam INST10.INIT_D = "0x000000460006001700070007000700070007008F0087000F000F000F000F000F";

    defparam INST10.INIT_E = "0x0007000700050001000100000000000000000000000100010005004000020022";

    defparam INST10.INIT_F = "0x0000000200170007000700070007000700070007000700070007000700070007";
endmodule

module thirdblock_fruit_1_grapefruit_get_col_1_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0149 \thirdblock/fruit_1/grapefruit/get_col_1_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0149 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xF5F5FDF5F1F1E0E0E0E0E0E0E2E0E8E0EAE8EAE2E268E44AECCE622640044444";

    defparam INST10.INIT_1 = "0x000044444004EEE8ECC6E64AE66AEEE2EEE8ECE0E4E0E4E0E0E0E0E0F3F1F5F5";

    defparam INST10.INIT_2 = "0xF4E1F8E1F4E1F1F0F1F0F3F1E8E0E8E8E8E0E268E26AEECA6442622440044444";

    defparam INST10.INIT_3 = "0x0000444462266442ECCEEEE0E268E268EAE0E8E8F9F1F1F1F1F0F0E1F4E1F6E1";

    defparam INST10.INIT_4 = "0xF4E1F8E9F8E1FCE1FEE1F8E9F9F0F979E068E068EAE8EEE86442600666260000";

    defparam INST10.INIT_5 = "0x00004444622464066664EEEAE8E0E068F179FBF1FAE9F8E9F8E1F4E1F4E1F2E1";

    defparam INST10.INIT_6 = "0xFDF9F9F9F9F8FBF8FDE1FCE1F069F069F178F9F9626066666642600666600000";

    defparam INST10.INIT_7 = "0x000066666006600666646660E8E8F9F1F069F069F269FAE1FDF8FDF8F9F8FBF9";

    defparam INST10.INIT_8 = "0xFDF0F9F0FBF0F379F179F178F578F8E1F8E97061757166666224600666640000";

    defparam INST10.INIT_9 = "0x0000222264426006666277757171F8E9F8E9F8E1F178F179F779F979F9F1FBF0";

    defparam INST10.INIT_A = "0xF478F278F278F078F978F9F0F9F9757074617661766577736224600664462222";

    defparam INST10.INIT_B = "0x000022226446622462267575746170617170F9F9F9F9FDF0F078F278F178F278";

    defparam INST10.INIT_C = "0xFAFAFEFAFAF8FAF8FAF872707370737177707665766172277337644620022222";

    defparam INST10.INIT_D = "0x000022226446666073377461746571707171717074707070F8F8F8F8FBF8FAFA";

    defparam INST10.INIT_E = "0x7272767272707070707070707170717175717574746172257736644620022222";

    defparam INST10.INIT_F = "0x0000222220027775722770257570757175707470707070707270727073707272";
endmodule

module thirdblock_fruit_1_grapefruit_get_col_1_0__I_0_4 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0150 \thirdblock/fruit_1/grapefruit/get_col_1_0__I_0_4 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0150 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FF00FF00FF00EE00EE00EE00EE00EE00EE00EE00EE00EE00EE006600440044";

    defparam INST10.INIT_1 = "0x00000044004400EE00EE00EE00EE00EE00EE00EE00EE00EE00EE00EE00FF00FF";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FF00EE00EE00EE00EE00EE00EE0066006600440044";

    defparam INST10.INIT_3 = "0x000000440066006600EE00EE00EE00EE00EE00EE00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00EE00EE00EE00EE0066006600660000";

    defparam INST10.INIT_5 = "0x0000004400660066006600EE00EE00EE00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF006600660066006600660000";

    defparam INST10.INIT_7 = "0x00000066006600660066006600EE00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF0077007700660066006600660000";

    defparam INST10.INIT_9 = "0x000000220066006600660077007700FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF007700770077007700770066006600660022";

    defparam INST10.INIT_B = "0x00000022006600660066007700770077007700FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00FF00770077007700770077007700770077006600220022";

    defparam INST10.INIT_D = "0x00000022006600660077007700770077007700770077007700FF00FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006600220022";

    defparam INST10.INIT_F = "0x0000002200220077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_1_blueberry_get_col_1_0__I_0_3 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0151 \thirdblock/fruit_1/blueberry/get_col_1_0__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0151 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x1FF11FF11BF102A4022C002C004A044A000E004A006802A40AA4AAEA04404444";

    defparam INST10.INIT_1 = "0x00000440ACEA0EE00EE00EE00EE00EE00EE00EE00EE00EE01FF11FF11FF11FF1";

    defparam INST10.INIT_2 = "0x0FF00FF00BB409B4101F111F155B04C20086044A00C20AA488AC022422624444";

    defparam INST10.INIT_3 = "0x00002662066086E80EE00EE00EE00EE00EE01FF11EF10FF10FF00FF00FF00FF0";

    defparam INST10.INIT_4 = "0x0FF00FF00BF009B40996019609D21DF10CC208C20886888E0006006026624444";

    defparam INST10.INIT_5 = "0x000024620660066086E80EE00EE01FF11EF10FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_6 = "0x0FF00FF00FF009D20996099609D20DF01CF119D3888E00060006046024624444";

    defparam INST10.INIT_7 = "0x00000660066006608EE886E81FF10FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_8 = "0x0FF00FF00FF009F00996099609D209F00FF089DA111700060042044242640000";

    defparam INST10.INIT_9 = "0x00000660066006600660167187F80FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_A = "0x0FF00FF00FF009B40996099609B483BC8BF80370013411350042044246642222";

    defparam INST10.INIT_B = "0x00004264066006601671077007708FF80FF80FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_C = "0x0FF00FF00FF009960996819E889E022500340334033401341153044246642222";

    defparam INST10.INIT_D = "0x0000466406601771077007700770077007708FF887F80FF00FF00FF00FF00FF0";

    defparam INST10.INIT_E = "0x0770077005700152011600160007022500070234013401161453406402202222";

    defparam INST10.INIT_F = "0x0000022017710770077007700770077007700770077007700770077007700770";
endmodule

module thirdblock_fruit_1_blueberry_get_col_1_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0152 \thirdblock/fruit_1/blueberry/get_col_1_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0152 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x001F001F001B000200020000000000040000000000000002000A00AA00040044";

    defparam INST10.INIT_1 = "0x0000000400AC000E000E000E000E000E000E000E000E000E001F001F001F001F";

    defparam INST10.INIT_2 = "0x000F000F000B0009001000110011000400000000000000080088000200220044";

    defparam INST10.INIT_3 = "0x0000002600060086000E000E000E000E000E001F001E000F000F000F000F000F";

    defparam INST10.INIT_4 = "0x000F000F000B0009000900010001001D000C0008000800880000000000260044";

    defparam INST10.INIT_5 = "0x00000024000600060086000E000E001F001E000F000F000F000F000F000F000F";

    defparam INST10.INIT_6 = "0x000F000F000F0009000900090009000D000D0019008000000000000400240044";

    defparam INST10.INIT_7 = "0x0000000600060006008E0086001F000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_8 = "0x000F000F000F00090009000900090009000F0089001100000000000400060000";

    defparam INST10.INIT_9 = "0x0000000600060006000600160087000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_A = "0x000F000F000F00090009000900090083008B0001000100110000000400420022";

    defparam INST10.INIT_B = "0x0000004200060006001600070007008F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_C = "0x000F000F000F0009000900810088000200000003000300010011000400460022";

    defparam INST10.INIT_D = "0x000000460006001700070007000700070007008F0087000F000F000F000F000F";

    defparam INST10.INIT_E = "0x0007000700050001000100000000000000000000000100010005004000020022";

    defparam INST10.INIT_F = "0x0000000200170007000700070007000700070007000700070007000700070007";
endmodule

module firstblock_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, 
    RESET_N, output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \firstblock/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module RGB_4_ ( input PADDO, output RGB4 );
  wire   VCCI;

  BB_B_B \RGB_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB4) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module RGB_3_ ( input PADDO, output RGB3 );
  wire   VCCI;

  BB_B_B \RGB_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB3) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_5_ ( input PADDO, output RGB5 );
  wire   VCCI;

  BB_B_B \RGB_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB5) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_2_ ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_B_B \RGB_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_1_ ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_B_B \RGB_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_0_ ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_B_B \RGB_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module ext_osc_test ( input PADDO, output ext_osc_test );
  wire   VCCI;

  BB_B_B \ext_osc_test_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ext_osc_test));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ext_osc_test) = (0:0:0,0:0:0);
  endspecify

endmodule

module button ( output PADDI, input button );
  wire   GNDI;

  BB_B_B \button_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(button));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (button => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module external_osc ( output PADDI, input external_osc );
  wire   GNDI;

  BB_B_B \external_osc_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(external_osc));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (external_osc => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
