xrun(64): 23.09-s003: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	23.09-s003: Started on Feb 18, 2024 at 16:01:35 -03
xrun
	wave_gen.sv
Recompiling... reason: file './lut_sine.sv' is newer than expected.
	expected: Sun Feb 18 15:15:18 2024
	actual:   Sun Feb 18 16:01:13 2024
file: wave_gen.sv
	module worklib.lut_sine:sv
		errors: 0, warnings: 0
	module worklib.wave_gen:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		wave_gen
    .lut_sel(counter),
                   |
xmelab: *W,CUVMPW (./wave_gen.sv,51|19): port sizes differ in port connection(16/5) for the instance(wave_gen) .
    .lut_sel(counter),
                   |
xmelab: *W,CUVMPW (./wave_gen.sv,58|19): port sizes differ in port connection(16/5) for the instance(wave_gen) .
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.lut_sine:sv <0x110ba857>
			streams:   0, words:     0
		worklib.wave_gen:sv <0x6d343073>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 4       4
		Registers:               8       8
		Scalar wires:            1       -
		Vectored wires:          4       -
		Always blocks:           5       5
		Cont. assignments:       0       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.wave_gen:sv
Loading snapshot worklib.wave_gen:sv .................... Done
xcelium> source /Tools/cadence/XCELIUM2309/tools/xcelium/files/xmsimrc
xcelium> run
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL:	xrun(64)	23.09-s003: Exiting on Feb 18, 2024 at 16:01:36 -03  (total: 00:00:01)
