{
  "R16_TIM1_CTLR1": {
    "name": "R16_TIM1_CTLR1",
    "address": "0x40012C00",
    "info": "Control register 1",
    "reset_value": "0x0000",
    "bits_fields": "[]"
  },
  "R16_TIM1_CTLR2": {
    "name": "R16_TIM1_CTLR2",
    "address": "0x40012C04",
    "info": "Control register 2",
    "reset_value": "0x0000",
    "bits_fields": "[]"
  },
  "R16_TIM1_SMCFGR": {
    "name": "R16_TIM1_SMCFGR",
    "address": "0x40012C08",
    "info": "Slave mode control register",
    "reset_value": "0x0000",
    "bits_fields": "[]"
  },
  "R16_TIM1_DMAINTENR": {
    "name": "R16_TIM1_DMAINTENR",
    "address": "0x40012C0C",
    "info": "DMA/interrupt enable register",
    "reset_value": "0x0000",
    "bits_fields": "[]"
  },
  "R16_TIM1_INTFR": {
    "name": "R16_TIM1_INTFR",
    "address": "0x40012C10",
    "info": "Interrupt status register",
    "reset_value": "0x0000",
    "bits_fields": "[]"
  },
  "R16_TIM1_SWEVGR": {
    "name": "R16_TIM1_SWEVGR",
    "address": "0x40012C14",
    "info": "Event generation register",
    "reset_value": "0x0000",
    "bits_fields": "[]"
  },
  "R16_TIM1_CHCTLR1": {
    "name": "R16_TIM1_CHCTLR1",
    "address": "0x40012C18",
    "info": "Compare/capture control register 1",
    "reset_value": "0x0000",
    "bits_fields": "[]"
  },
  "R16_TIM1_CHCTLR2": {
    "name": "R16_TIM1_CHCTLR2",
    "address": "0x40012C1C",
    "info": "Compare/capture control register 2",
    "reset_value": "0x0000",
    "bits_fields": "[]"
  },
  "R16_TIM1_CCER": {
    "name": "R16_TIM1_CCER",
    "address": "0x40012C20",
    "info": "Compare/capture enable register",
    "reset_value": "0x0000",
    "bits_fields": "[]"
  },
  "R16_TIM1_CNT": {
    "name": "R16_TIM1_CNT",
    "address": "0x40012C24",
    "info": "Counters",
    "reset_value": "0x0000",
    "bits_fields": "[]"
  },
  "R16_TIM1_PSC": {
    "name": "R16_TIM1_PSC",
    "address": "0x40012C28",
    "info": "Counting clock prescaler",
    "reset_value": "0x0000",
    "bits_fields": "[]"
  },
  "R16_TIM1_ATRLR": {
    "name": "R16_TIM1_ATRLR",
    "address": "0x40012C2C",
    "info": "Auto-reload value register",
    "reset_value": "0xFFFF",
    "bits_fields": "[]"
  },
  "R16_TIM1_RPTCR": {
    "name": "R16_TIM1_RPTCR",
    "address": "0x40012C30",
    "info": "Recurring count value register",
    "reset_value": "0x0000",
    "bits_fields": "[]"
  },
  "R32_TIM1_CH1CVR": {
    "name": "R32_TIM1_CH1CVR",
    "address": "0x40012C34",
    "info": "Compare/capture register 1",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_TIM1_CH2CVR": {
    "name": "R32_TIM1_CH2CVR",
    "address": "0x40012C38",
    "info": "Compare/capture register 2",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_TIM1_CH3CVR": {
    "name": "R32_TIM1_CH3CVR",
    "address": "0x40012C3C",
    "info": "Compare/capture register 3",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R32_TIM1_CH4CVR": {
    "name": "R32_TIM1_CH4CVR",
    "address": "0x40012C40",
    "info": "Compare/capture register 4",
    "reset_value": "0x00000000",
    "bits_fields": "[]"
  },
  "R16_TIM1_BDTR": {
    "name": "R16_TIM1_BDTR",
    "address": "0x40012C44",
    "info": "Brake and dead-time registers",
    "reset_value": "0x0000",
    "bits_fields": "[]"
  },
  "R16_TIM1_DMACFGR": {
    "name": "R16_TIM1_DMACFGR",
    "address": "0x40012C48",
    "info": "DMA control register",
    "reset_value": "0x0000",
    "bits_fields": "[]"
  },
  "R16_TIM1_DMAADR": {
    "name": "R16_TIM1_DMAADR",
    "address": "0x40012C4C",
    "info": "DMA address register for continuous mode",
    "reset_value": "0x0000",
    "bits_fields": "[]"
  }
}