`timescale 1ns / 1ps

module   REG_EX_MEM(input clk,                                      //EX/MEM Latch
                    input rst,
                    input EN,                                       //æµæ°´å¯„å­˜å™¨ä½¿ï¿??
                    input flush,                                    //å¼‚å¸¸æ—¶æ¸…é™¤å¼‚å¸¸æŒ‡ä»¤å¹¶ç­‰å¾…ä¸­æ–­å¤„ç†(ä¿ç•™)ï¿??
                    input [31:0] IR_EX,                             //å½“å‰æ‰§è¡ŒæŒ‡ä»¤(æµ‹è¯•)
                    input [31:0] PCurrent_EX,                       //å½“å‰æ‰§è¡ŒæŒ‡ä»¤å­˜å‚¨å™¨æŒ‡ï¿??
                    input [31:0] ALUO_EX,                           //å½“å‰ALUæ‰§è¡Œè¾“å‡ºï¼šæœ‰æ•ˆåœ°ï¿??æˆ–ALUæ“ä½œ
                    input [31:0] B_EX,                              //IDçº§è¯»å‡ºå¯„å­˜å™¨Bæ•°æ®ï¼šCPUè¾“å‡ºæ•°æ®
                    input [4:0]  rs1_EX, rd_EX,                    //ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤å†™ç›®çš„å¯„å­˜å™¨åœ°ï¿??
                    input [31:0] rs1_data_EX,
                    input DatatoReg_EX,                      //ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤REGå†™æ•°æ®ï¿½?ï¿½é“é€‰æ‹©
                    input RegWrite_EX,                              //ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤å¯„å­˜å™¨å†™ä¿¡ï¿??
                    input WR_EX,                                    //ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤å­˜å‚¨å™¨è¯»å†™ä¿¡å·
                    input[2:0] u_b_h_w_EX,
                    input mem_r_EX,
                    input csr_rw_EX,
                    input csr_w_imm_mux_EX,
                    input mret_EX,
                    input[1:0] exp_vector_EX,

                    output reg[31:0] PCurrent_MEM,                  //é”å­˜ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤åœ°ï¿??
                    output reg[31:0] IR_MEM,                        //é”å­˜ä¼ ï¿½?ï¿½å½“å‰æŒ‡ï¿??(æµ‹è¯•)
                    output reg[31:0] ALUO_MEM,                      //é”å­˜ALUæ“ä½œç»“æœï¼šæœ‰æ•ˆåœ°ï¿??æˆ–ALUæ“ä½œ
                    output reg[31:0] Datao_MEM,                     //é”å­˜ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤è¾“å‡ºmem_ræ•°æ®
                    output reg[4:0]  rd_MEM,                        //é”å­˜ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤å†™ç›®çš„å¯„å­˜å™¨åœ°ï¿??
                    output reg[4:0]  rs1_MEM,
                    output reg[31:0] rs1_data_MEM,
                    output reg       DatatoReg_MEM,                 //é”å­˜ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤REGå†™æ•°æ®ï¿½?ï¿½é“é€‰æ‹©
                    output reg       RegWrite_MEM,                  //é”å­˜ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤å¯„å­˜å™¨å†™ä¿¡ï¿??
                    output reg       WR_MEM,                         //é”å­˜ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤å­˜å‚¨å™¨è¯»å†™ä¿¡å·
                    output reg[2:0]  u_b_h_w_MEM,
                    output reg       mem_r_MEM,
                    output reg       isFlushed,
                    output reg       csr_rw_MEM,
                    output reg       csr_w_imm_mux_MEM,
                    output reg       mret_MEM,
                    output reg[1:0]  exp_vector_MEM
                );

    always @(posedge clk or posedge rst) begin
        if(rst) begin
            IR_MEM         <= 0;
            PCurrent_MEM   <= 0;
            rd_MEM         <= 0;
            rs1_MEM        <= 0;
            RegWrite_MEM   <= 0;
            WR_MEM         <= 0;
            mem_r_MEM      <= 0;
            isFlushed      <= 0;
            csr_rw_MEM     <= 0;
            mret_MEM       <= 0;
            exp_vector_MEM <= 0;
        end
        else if(EN) begin                                      //EXçº§æ­£å¸¸ä¼ è¾“åˆ°MEMï¿??
            if(flush) begin
                IR_MEM         <= 0;
                PCurrent_MEM   <= PCurrent_EX;
                rd_MEM         <= 0;
                rs1_MEM        <= 0;
                RegWrite_MEM   <= 0;
                WR_MEM         <= 0;
                mem_r_MEM      <= 0;
                isFlushed      <= 1;
                csr_rw_MEM     <= 0;
                mret_MEM       <= 0;
                exp_vector_MEM <= 0;
            end
            else begin
                IR_MEM            <= IR_EX;
                PCurrent_MEM      <= PCurrent_EX;                 //ä¼ ï¿½?ï¿½é”å­˜å½“å‰æŒ‡ä»¤åœ°ï¿??
                ALUO_MEM          <= ALUO_EX;                     //é”å­˜æœ‰æ•ˆåœ°å€æˆ–ALUæ“ä½œ
                Datao_MEM         <= B_EX;                        //ä¼ ï¿½?ï¿½é”å­˜CPUè¾“å‡ºæ•°æ®
                DatatoReg_MEM     <= DatatoReg_EX;                //ä¼ ï¿½?ï¿½é”å­˜REGå†™æ•°æ®ï¿½?ï¿½é“é€‰æ‹©
                RegWrite_MEM      <= RegWrite_EX;                 //ä¼ ï¿½?ï¿½é”å­˜ç›®çš„å¯„å­˜å™¨å†™ä¿¡ï¿??
                WR_MEM            <= WR_EX;                       //ä¼ ï¿½?ï¿½é”å­˜å­˜å‚¨å™¨è¯»å†™ä¿¡å·
                rd_MEM            <= rd_EX;                       //ä¼ ï¿½?ï¿½é”å­˜å†™ç›®çš„å¯„å­˜å™¨åœ°ï¿??
                rs1_MEM           <= rs1_EX;
                rs1_data_MEM      <= rs1_data_EX;
                u_b_h_w_MEM       <= u_b_h_w_EX;
                mem_r_MEM         <= mem_r_EX;
                isFlushed         <= 0;
                csr_rw_MEM        <= csr_rw_EX;
                csr_w_imm_mux_MEM <= csr_w_imm_mux_EX;
                mret_MEM          <= mret_EX;
                exp_vector_MEM    <= exp_vector_EX;
            end
        end
    end

endmodule