-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sr_fft_fft_64pt_Pipeline_VITIS_LOOP_265_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    e_in_imag_V_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    e_in_imag_V_7_ce0 : OUT STD_LOGIC;
    e_in_imag_V_7_we0 : OUT STD_LOGIC;
    e_in_imag_V_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    e_in_imag_V_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    e_in_imag_V_6_ce0 : OUT STD_LOGIC;
    e_in_imag_V_6_we0 : OUT STD_LOGIC;
    e_in_imag_V_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    e_in_imag_V_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    e_in_imag_V_5_ce0 : OUT STD_LOGIC;
    e_in_imag_V_5_we0 : OUT STD_LOGIC;
    e_in_imag_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    e_in_imag_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    e_in_imag_V_4_ce0 : OUT STD_LOGIC;
    e_in_imag_V_4_we0 : OUT STD_LOGIC;
    e_in_imag_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    e_in_imag_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    e_in_imag_V_3_ce0 : OUT STD_LOGIC;
    e_in_imag_V_3_we0 : OUT STD_LOGIC;
    e_in_imag_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    e_in_imag_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    e_in_imag_V_2_ce0 : OUT STD_LOGIC;
    e_in_imag_V_2_we0 : OUT STD_LOGIC;
    e_in_imag_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    e_in_imag_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    e_in_imag_V_1_ce0 : OUT STD_LOGIC;
    e_in_imag_V_1_we0 : OUT STD_LOGIC;
    e_in_imag_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    e_in_imag_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    e_in_imag_V_ce0 : OUT STD_LOGIC;
    e_in_imag_V_we0 : OUT STD_LOGIC;
    e_in_imag_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    e_in_real_V_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    e_in_real_V_7_ce0 : OUT STD_LOGIC;
    e_in_real_V_7_we0 : OUT STD_LOGIC;
    e_in_real_V_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    e_in_real_V_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    e_in_real_V_6_ce0 : OUT STD_LOGIC;
    e_in_real_V_6_we0 : OUT STD_LOGIC;
    e_in_real_V_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    e_in_real_V_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    e_in_real_V_5_ce0 : OUT STD_LOGIC;
    e_in_real_V_5_we0 : OUT STD_LOGIC;
    e_in_real_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    e_in_real_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    e_in_real_V_4_ce0 : OUT STD_LOGIC;
    e_in_real_V_4_we0 : OUT STD_LOGIC;
    e_in_real_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    e_in_real_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    e_in_real_V_3_ce0 : OUT STD_LOGIC;
    e_in_real_V_3_we0 : OUT STD_LOGIC;
    e_in_real_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    e_in_real_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    e_in_real_V_2_ce0 : OUT STD_LOGIC;
    e_in_real_V_2_we0 : OUT STD_LOGIC;
    e_in_real_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    e_in_real_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    e_in_real_V_1_ce0 : OUT STD_LOGIC;
    e_in_real_V_1_we0 : OUT STD_LOGIC;
    e_in_real_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    e_in_real_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    e_in_real_V_ce0 : OUT STD_LOGIC;
    e_in_real_V_we0 : OUT STD_LOGIC;
    e_in_real_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_real_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_0_ce0 : OUT STD_LOGIC;
    in_real_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_1_ce0 : OUT STD_LOGIC;
    in_real_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_2_ce0 : OUT STD_LOGIC;
    in_real_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_3_ce0 : OUT STD_LOGIC;
    in_real_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_4_ce0 : OUT STD_LOGIC;
    in_real_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_5_ce0 : OUT STD_LOGIC;
    in_real_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_6_ce0 : OUT STD_LOGIC;
    in_real_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_7_ce0 : OUT STD_LOGIC;
    in_real_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_0_ce0 : OUT STD_LOGIC;
    in_imag_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_1_ce0 : OUT STD_LOGIC;
    in_imag_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_2_ce0 : OUT STD_LOGIC;
    in_imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_3_ce0 : OUT STD_LOGIC;
    in_imag_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_4_ce0 : OUT STD_LOGIC;
    in_imag_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_5_ce0 : OUT STD_LOGIC;
    in_imag_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_6_ce0 : OUT STD_LOGIC;
    in_imag_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_7_ce0 : OUT STD_LOGIC;
    in_imag_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of sr_fft_fft_64pt_Pipeline_VITIS_LOOP_265_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln265_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal add_ln265_fu_548_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln265_reg_687 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln265_fu_554_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln265_reg_692 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln4_reg_777 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln267_fu_566_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln267_1_fu_596_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_114 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_615_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_644_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln_fu_558_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sr_fft_mux_83_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sr_fft_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_83_32_1_1_U28 : component sr_fft_mux_83_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => in_real_0_q0,
        din1 => in_real_1_q0,
        din2 => in_real_2_q0,
        din3 => in_real_3_q0,
        din4 => in_real_4_q0,
        din5 => in_real_5_q0,
        din6 => in_real_6_q0,
        din7 => in_real_7_q0,
        din8 => trunc_ln4_reg_777,
        dout => tmp_fu_615_p10);

    mux_83_32_1_1_U29 : component sr_fft_mux_83_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => in_imag_0_q0,
        din1 => in_imag_1_q0,
        din2 => in_imag_2_q0,
        din3 => in_imag_3_q0,
        din4 => in_imag_4_q0,
        din5 => in_imag_5_q0,
        din6 => in_imag_6_q0,
        din7 => in_imag_7_q0,
        din8 => trunc_ln4_reg_777,
        dout => tmp_4_fu_644_p10);

    flow_control_loop_pipe_sequential_init_U : component sr_fft_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_start_int = ap_const_logic_1) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_114 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                i_fu_114 <= add_ln265_reg_687;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                add_ln265_reg_687 <= add_ln265_fu_548_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (icmp_ln265_fu_542_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                trunc_ln265_reg_692 <= trunc_ln265_fu_554_p1;
                trunc_ln4_reg_777 <= ap_sig_allocacmp_i_3(4 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, icmp_ln265_fu_542_p2, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start_int = ap_const_logic_1) and (icmp_ln265_fu_542_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln265_fu_548_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_3) + unsigned(ap_const_lv6_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start_int)
    begin
        if ((ap_start_int = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, icmp_ln265_fu_542_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln265_fu_542_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_loop_exit_ready, ap_done_reg, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_3_assign_proc : process(ap_CS_fsm_state1, i_fu_114, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_i_3 <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_i_3 <= i_fu_114;
        end if; 
    end process;

    e_in_imag_V_1_address0 <= zext_ln267_1_fu_596_p1(2 - 1 downto 0);

    e_in_imag_V_1_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_1_ce0 <= ap_const_logic_1;
        else 
            e_in_imag_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_imag_V_1_d0 <= tmp_4_fu_644_p10;

    e_in_imag_V_1_we0_assign_proc : process(ap_CS_fsm_state2, trunc_ln4_reg_777)
    begin
        if (((trunc_ln4_reg_777 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            e_in_imag_V_1_we0 <= ap_const_logic_1;
        else 
            e_in_imag_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_imag_V_2_address0 <= zext_ln267_1_fu_596_p1(2 - 1 downto 0);

    e_in_imag_V_2_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_2_ce0 <= ap_const_logic_1;
        else 
            e_in_imag_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_imag_V_2_d0 <= tmp_4_fu_644_p10;

    e_in_imag_V_2_we0_assign_proc : process(ap_CS_fsm_state2, trunc_ln4_reg_777)
    begin
        if (((trunc_ln4_reg_777 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            e_in_imag_V_2_we0 <= ap_const_logic_1;
        else 
            e_in_imag_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_imag_V_3_address0 <= zext_ln267_1_fu_596_p1(2 - 1 downto 0);

    e_in_imag_V_3_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_3_ce0 <= ap_const_logic_1;
        else 
            e_in_imag_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_imag_V_3_d0 <= tmp_4_fu_644_p10;

    e_in_imag_V_3_we0_assign_proc : process(ap_CS_fsm_state2, trunc_ln4_reg_777)
    begin
        if (((trunc_ln4_reg_777 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            e_in_imag_V_3_we0 <= ap_const_logic_1;
        else 
            e_in_imag_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_imag_V_4_address0 <= zext_ln267_1_fu_596_p1(2 - 1 downto 0);

    e_in_imag_V_4_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_4_ce0 <= ap_const_logic_1;
        else 
            e_in_imag_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_imag_V_4_d0 <= tmp_4_fu_644_p10;

    e_in_imag_V_4_we0_assign_proc : process(ap_CS_fsm_state2, trunc_ln4_reg_777)
    begin
        if (((trunc_ln4_reg_777 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            e_in_imag_V_4_we0 <= ap_const_logic_1;
        else 
            e_in_imag_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_imag_V_5_address0 <= zext_ln267_1_fu_596_p1(2 - 1 downto 0);

    e_in_imag_V_5_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_5_ce0 <= ap_const_logic_1;
        else 
            e_in_imag_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_imag_V_5_d0 <= tmp_4_fu_644_p10;

    e_in_imag_V_5_we0_assign_proc : process(ap_CS_fsm_state2, trunc_ln4_reg_777)
    begin
        if (((trunc_ln4_reg_777 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            e_in_imag_V_5_we0 <= ap_const_logic_1;
        else 
            e_in_imag_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_imag_V_6_address0 <= zext_ln267_1_fu_596_p1(2 - 1 downto 0);

    e_in_imag_V_6_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_6_ce0 <= ap_const_logic_1;
        else 
            e_in_imag_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_imag_V_6_d0 <= tmp_4_fu_644_p10;

    e_in_imag_V_6_we0_assign_proc : process(ap_CS_fsm_state2, trunc_ln4_reg_777)
    begin
        if (((trunc_ln4_reg_777 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            e_in_imag_V_6_we0 <= ap_const_logic_1;
        else 
            e_in_imag_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_imag_V_7_address0 <= zext_ln267_1_fu_596_p1(2 - 1 downto 0);

    e_in_imag_V_7_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_7_ce0 <= ap_const_logic_1;
        else 
            e_in_imag_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_imag_V_7_d0 <= tmp_4_fu_644_p10;

    e_in_imag_V_7_we0_assign_proc : process(ap_CS_fsm_state2, trunc_ln4_reg_777)
    begin
        if (((trunc_ln4_reg_777 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            e_in_imag_V_7_we0 <= ap_const_logic_1;
        else 
            e_in_imag_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_imag_V_address0 <= zext_ln267_1_fu_596_p1(2 - 1 downto 0);

    e_in_imag_V_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_ce0 <= ap_const_logic_1;
        else 
            e_in_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_imag_V_d0 <= tmp_4_fu_644_p10;

    e_in_imag_V_we0_assign_proc : process(ap_CS_fsm_state2, trunc_ln4_reg_777)
    begin
        if (((trunc_ln4_reg_777 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            e_in_imag_V_we0 <= ap_const_logic_1;
        else 
            e_in_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_real_V_1_address0 <= zext_ln267_1_fu_596_p1(2 - 1 downto 0);

    e_in_real_V_1_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_1_ce0 <= ap_const_logic_1;
        else 
            e_in_real_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_real_V_1_d0 <= tmp_fu_615_p10;

    e_in_real_V_1_we0_assign_proc : process(ap_CS_fsm_state2, trunc_ln4_reg_777)
    begin
        if (((trunc_ln4_reg_777 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            e_in_real_V_1_we0 <= ap_const_logic_1;
        else 
            e_in_real_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_real_V_2_address0 <= zext_ln267_1_fu_596_p1(2 - 1 downto 0);

    e_in_real_V_2_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_2_ce0 <= ap_const_logic_1;
        else 
            e_in_real_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_real_V_2_d0 <= tmp_fu_615_p10;

    e_in_real_V_2_we0_assign_proc : process(ap_CS_fsm_state2, trunc_ln4_reg_777)
    begin
        if (((trunc_ln4_reg_777 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            e_in_real_V_2_we0 <= ap_const_logic_1;
        else 
            e_in_real_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_real_V_3_address0 <= zext_ln267_1_fu_596_p1(2 - 1 downto 0);

    e_in_real_V_3_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_3_ce0 <= ap_const_logic_1;
        else 
            e_in_real_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_real_V_3_d0 <= tmp_fu_615_p10;

    e_in_real_V_3_we0_assign_proc : process(ap_CS_fsm_state2, trunc_ln4_reg_777)
    begin
        if (((trunc_ln4_reg_777 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            e_in_real_V_3_we0 <= ap_const_logic_1;
        else 
            e_in_real_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_real_V_4_address0 <= zext_ln267_1_fu_596_p1(2 - 1 downto 0);

    e_in_real_V_4_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_4_ce0 <= ap_const_logic_1;
        else 
            e_in_real_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_real_V_4_d0 <= tmp_fu_615_p10;

    e_in_real_V_4_we0_assign_proc : process(ap_CS_fsm_state2, trunc_ln4_reg_777)
    begin
        if (((trunc_ln4_reg_777 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            e_in_real_V_4_we0 <= ap_const_logic_1;
        else 
            e_in_real_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_real_V_5_address0 <= zext_ln267_1_fu_596_p1(2 - 1 downto 0);

    e_in_real_V_5_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_5_ce0 <= ap_const_logic_1;
        else 
            e_in_real_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_real_V_5_d0 <= tmp_fu_615_p10;

    e_in_real_V_5_we0_assign_proc : process(ap_CS_fsm_state2, trunc_ln4_reg_777)
    begin
        if (((trunc_ln4_reg_777 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            e_in_real_V_5_we0 <= ap_const_logic_1;
        else 
            e_in_real_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_real_V_6_address0 <= zext_ln267_1_fu_596_p1(2 - 1 downto 0);

    e_in_real_V_6_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_6_ce0 <= ap_const_logic_1;
        else 
            e_in_real_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_real_V_6_d0 <= tmp_fu_615_p10;

    e_in_real_V_6_we0_assign_proc : process(ap_CS_fsm_state2, trunc_ln4_reg_777)
    begin
        if (((trunc_ln4_reg_777 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            e_in_real_V_6_we0 <= ap_const_logic_1;
        else 
            e_in_real_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_real_V_7_address0 <= zext_ln267_1_fu_596_p1(2 - 1 downto 0);

    e_in_real_V_7_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_7_ce0 <= ap_const_logic_1;
        else 
            e_in_real_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_real_V_7_d0 <= tmp_fu_615_p10;

    e_in_real_V_7_we0_assign_proc : process(ap_CS_fsm_state2, trunc_ln4_reg_777)
    begin
        if (((trunc_ln4_reg_777 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            e_in_real_V_7_we0 <= ap_const_logic_1;
        else 
            e_in_real_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_real_V_address0 <= zext_ln267_1_fu_596_p1(2 - 1 downto 0);

    e_in_real_V_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_ce0 <= ap_const_logic_1;
        else 
            e_in_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    e_in_real_V_d0 <= tmp_fu_615_p10;

    e_in_real_V_we0_assign_proc : process(ap_CS_fsm_state2, trunc_ln4_reg_777)
    begin
        if (((trunc_ln4_reg_777 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            e_in_real_V_we0 <= ap_const_logic_1;
        else 
            e_in_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln265_fu_542_p2 <= "1" when (ap_sig_allocacmp_i_3 = ap_const_lv6_20) else "0";
    in_imag_0_address0 <= zext_ln267_fu_566_p1(3 - 1 downto 0);

    in_imag_0_ce0_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_imag_0_ce0 <= ap_const_logic_1;
        else 
            in_imag_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_imag_1_address0 <= zext_ln267_fu_566_p1(3 - 1 downto 0);

    in_imag_1_ce0_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_imag_1_ce0 <= ap_const_logic_1;
        else 
            in_imag_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_imag_2_address0 <= zext_ln267_fu_566_p1(3 - 1 downto 0);

    in_imag_2_ce0_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_imag_2_ce0 <= ap_const_logic_1;
        else 
            in_imag_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_imag_3_address0 <= zext_ln267_fu_566_p1(3 - 1 downto 0);

    in_imag_3_ce0_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_imag_3_ce0 <= ap_const_logic_1;
        else 
            in_imag_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_imag_4_address0 <= zext_ln267_fu_566_p1(3 - 1 downto 0);

    in_imag_4_ce0_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_imag_4_ce0 <= ap_const_logic_1;
        else 
            in_imag_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_imag_5_address0 <= zext_ln267_fu_566_p1(3 - 1 downto 0);

    in_imag_5_ce0_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_imag_5_ce0 <= ap_const_logic_1;
        else 
            in_imag_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_imag_6_address0 <= zext_ln267_fu_566_p1(3 - 1 downto 0);

    in_imag_6_ce0_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_imag_6_ce0 <= ap_const_logic_1;
        else 
            in_imag_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_imag_7_address0 <= zext_ln267_fu_566_p1(3 - 1 downto 0);

    in_imag_7_ce0_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_imag_7_ce0 <= ap_const_logic_1;
        else 
            in_imag_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_real_0_address0 <= zext_ln267_fu_566_p1(3 - 1 downto 0);

    in_real_0_ce0_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_real_0_ce0 <= ap_const_logic_1;
        else 
            in_real_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_real_1_address0 <= zext_ln267_fu_566_p1(3 - 1 downto 0);

    in_real_1_ce0_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_real_1_ce0 <= ap_const_logic_1;
        else 
            in_real_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_real_2_address0 <= zext_ln267_fu_566_p1(3 - 1 downto 0);

    in_real_2_ce0_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_real_2_ce0 <= ap_const_logic_1;
        else 
            in_real_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_real_3_address0 <= zext_ln267_fu_566_p1(3 - 1 downto 0);

    in_real_3_ce0_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_real_3_ce0 <= ap_const_logic_1;
        else 
            in_real_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_real_4_address0 <= zext_ln267_fu_566_p1(3 - 1 downto 0);

    in_real_4_ce0_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_real_4_ce0 <= ap_const_logic_1;
        else 
            in_real_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_real_5_address0 <= zext_ln267_fu_566_p1(3 - 1 downto 0);

    in_real_5_ce0_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_real_5_ce0 <= ap_const_logic_1;
        else 
            in_real_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_real_6_address0 <= zext_ln267_fu_566_p1(3 - 1 downto 0);

    in_real_6_ce0_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_real_6_ce0 <= ap_const_logic_1;
        else 
            in_real_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_real_7_address0 <= zext_ln267_fu_566_p1(3 - 1 downto 0);

    in_real_7_ce0_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_real_7_ce0 <= ap_const_logic_1;
        else 
            in_real_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln_fu_558_p3 <= (trunc_ln265_fu_554_p1 & ap_const_lv1_0);
    trunc_ln265_fu_554_p1 <= ap_sig_allocacmp_i_3(2 - 1 downto 0);
    zext_ln267_1_fu_596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln265_reg_692),64));
    zext_ln267_fu_566_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_558_p3),64));
end behav;
