// Seed: 1818459496
module module_0;
  wire id_1, id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd27
) (
    input tri1 _id_0
);
  wire id_2;
  module_0 modCall_1 ();
  logic [1 : id_0] id_3;
  ;
endmodule
module module_2 (
    id_1,
    id_2
);
  output logic [7:0] id_2;
  input logic [7:0] id_1;
  wire id_3;
  wire id_4;
  ;
  always id_2[1] = id_1[1] ? -1 * id_3 ^ id_3 : -1;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_16 = 32'd7
) (
    input  tri0  id_0[-1 : 1 'b0],
    input  uwire id_1,
    input  wor   id_2,
    output wor   id_3,
    input  uwire id_4,
    output wor   id_5,
    input  wire  id_6,
    input  wor   id_7,
    input  wire  id_8
);
  wire id_10;
  wire id_11, id_12, id_13;
  module_0 modCall_1 ();
  localparam id_14 = 1;
  parameter id_15 = 1;
  wire _id_16;
  assign id_5 = -1'b0;
  wire [id_16  -  1 : 1 'b0] id_17, id_18;
  wire id_19, id_20;
endmodule
