#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jan 24 16:06:33 2023
# Process ID: 4604
# Current directory: C:/Users/yas_s/OneDrive/Desktop/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13884 C:\Users\yas_s\OneDrive\Desktop\project_1\project_1.xpr
# Log file: C:/Users/yas_s/OneDrive/Desktop/project_1/vivado.log
# Journal file: C:/Users/yas_s/OneDrive/Desktop/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 859.805 ; gain = 217.043
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AD4030_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AD4030_FSM_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AD4030_FSM_tb_behav -key {Behavioral:sim_1:Functional:AD4030_FSM_tb} -tclbatch {AD4030_FSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source AD4030_FSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AD4030_FSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 915.270 ; gain = 25.246
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AD4030_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AD4030_FSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AD4030_FSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.SPI_BLOCK_FINAL [spi_block_final_default]
Compiling architecture behavioral of entity xil_defaultlib.AD4030_FSM [ad4030_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ad4030_fsm_tb
Built simulation snapshot AD4030_FSM_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/AD4030_FSM_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 24 16:48:58 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1406.887 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AD4030_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AD4030_FSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AD4030_FSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.SPI_BLOCK_FINAL [spi_block_final_default]
Compiling architecture behavioral of entity xil_defaultlib.AD4030_FSM [ad4030_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ad4030_fsm_tb
Built simulation snapshot AD4030_FSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_bp {C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd} 80
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
Stopped at time : 8630 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
step
Stopped at time : 8630 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 81
step
Stopped at time : 8630 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/SPI_BLOCK_FINAL.vhd" Line 38
step
Stopped at time : 8630 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/SPI_BLOCK_FINAL.vhd" Line 49
step
Stopped at time : 8630 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/SPI_BLOCK_FINAL.vhd" Line 52
step
Stopped at time : 8640 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 122
step
Stopped at time : 8640 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/SPI_BLOCK_FINAL.vhd" Line 38
step
Stopped at time : 8640 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/SPI_BLOCK_FINAL.vhd" Line 49
step
Stopped at time : 8640 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/SPI_BLOCK_FINAL.vhd" Line 52
step
Stopped at time : 8640 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/AD4030_FSM.vhd" Line 86
step
Stopped at time : 8640 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/AD4030_FSM.vhd" Line 96
step
Stopped at time : 8650 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 122
step
Stopped at time : 8650 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/SPI_BLOCK_FINAL.vhd" Line 38
run 1000 ns
Stopped at time : 8710 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 8790 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 8870 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 8950 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 9030 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 9110 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 9190 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 9270 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 9350 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 9430 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 9510 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 9590 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 9670 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 9750 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 9830 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 9910 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 9990 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 10070 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 10150 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 10230 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 10310 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 10390 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 10470 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 10990 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
run 1000 ns
Stopped at time : 11070 ns : File "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" Line 80
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AD4030_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AD4030_FSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AD4030_FSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.SPI_BLOCK_FINAL [spi_block_final_default]
Compiling architecture behavioral of entity xil_defaultlib.AD4030_FSM [ad4030_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ad4030_fsm_tb
Built simulation snapshot AD4030_FSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
remove_bps -file {C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd} -line 80
add_bp {C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd} 80
remove_bps -file {C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd} -line 80
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AD4030_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AD4030_FSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/AD4030_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AD4030_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/SPI_BLOCK_FINAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_BLOCK_FINAL'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.SPI_BLOCK_FINAL [spi_block_final_default]
Compiling architecture behavioral of entity xil_defaultlib.AD4030_FSM [ad4030_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ad4030_fsm_tb
Built simulation snapshot AD4030_FSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1421.156 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AD4030_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AD4030_FSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/AD4030_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AD4030_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AD4030_FSM_tb'
ERROR: [VRFC 10-2989] 'rx' is not declared [C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd:157]
ERROR: [VRFC 10-275] actual  of formal rx must be a signal [C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd:157]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd:14]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AD4030_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AD4030_FSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sources_1/new/AD4030_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AD4030_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AD4030_FSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.SPI_BLOCK_FINAL [spi_block_final_default]
Compiling architecture behavioral of entity xil_defaultlib.AD4030_FSM [ad4030_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ad4030_fsm_tb
Built simulation snapshot AD4030_FSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
save_wave_config {C:/Users/yas_s/OneDrive/Desktop/project_1/AD4030_FSM_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/yas_s/OneDrive/Desktop/project_1/AD4030_FSM_tb_behav.wcfg
set_property xsim.view C:/Users/yas_s/OneDrive/Desktop/project_1/AD4030_FSM_tb_behav.wcfg [get_filesets sim_1]
create_wave_config
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AD4030_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AD4030_FSM_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AD4030_FSM_tb_behav -key {Behavioral:sim_1:Functional:AD4030_FSM_tb} -tclbatch {AD4030_FSM_tb.tcl} -view {C:/Users/yas_s/OneDrive/Desktop/project_1/AD4030_FSM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/yas_s/OneDrive/Desktop/project_1/AD4030_FSM_tb_behav.wcfg
source AD4030_FSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AD4030_FSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AD4030_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AD4030_FSM_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AD4030_FSM_tb_behav -key {Behavioral:sim_1:Functional:AD4030_FSM_tb} -tclbatch {AD4030_FSM_tb.tcl} -view {C:/Users/yas_s/OneDrive/Desktop/project_1/AD4030_FSM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/yas_s/OneDrive/Desktop/project_1/AD4030_FSM_tb_behav.wcfg
source AD4030_FSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AD4030_FSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
save_wave_config {C:/Users/yas_s/OneDrive/Desktop/project_1/AD4030_FSM_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AD4030_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AD4030_FSM_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AD4030_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AD4030_FSM_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yas_s/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AD4030_FSM_tb_behav -key {Behavioral:sim_1:Functional:AD4030_FSM_tb} -tclbatch {AD4030_FSM_tb.tcl} -view {C:/Users/yas_s/OneDrive/Desktop/project_1/AD4030_FSM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/yas_s/OneDrive/Desktop/project_1/AD4030_FSM_tb_behav.wcfg
source AD4030_FSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AD4030_FSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 24 20:07:56 2023...
