;buildInfoPackage: chisel3, version: 3.2.8, scalaVersion: 2.12.10, sbtVersion: 1.3.2
circuit Core : 
  module BPU : 
    input clock : Clock
    input reset : Reset
    output io : {flip inst_i : UInt<32>, flip inst_valid_i : UInt<1>, flip pc_i : UInt<32>, prdt_taken_o : UInt<1>, prdt_addr_o : UInt<32>}
    
    node opcode = bits(io.inst_i, 6, 0) @[bpu.scala 16:25]
    node inst_type_branch = eq(opcode, UInt<7>("h063")) @[bpu.scala 18:34]
    node inst_jal = eq(opcode, UInt<7>("h06f")) @[bpu.scala 19:26]
    node _T = bits(io.inst_i, 31, 31) @[bpu.scala 22:47]
    node _T_1 = bits(_T, 0, 0) @[Bitwise.scala 72:15]
    node _T_2 = mux(_T_1, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
    node _T_3 = bits(io.inst_i, 7, 7) @[bpu.scala 22:63]
    node _T_4 = bits(io.inst_i, 30, 25) @[bpu.scala 22:77]
    node _T_5 = bits(io.inst_i, 11, 8) @[bpu.scala 22:96]
    node _T_6 = cat(_T_5, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_7 = cat(_T_2, _T_3) @[Cat.scala 30:58]
    node _T_8 = cat(_T_7, _T_4) @[Cat.scala 30:58]
    node inst_b_type_imm = cat(_T_8, _T_6) @[Cat.scala 30:58]
    node _T_9 = bits(io.inst_i, 31, 31) @[bpu.scala 23:47]
    node _T_10 = bits(_T_9, 0, 0) @[Bitwise.scala 72:15]
    node _T_11 = mux(_T_10, UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
    node _T_12 = bits(io.inst_i, 19, 12) @[bpu.scala 23:63]
    node _T_13 = bits(io.inst_i, 20, 20) @[bpu.scala 23:82]
    node _T_14 = bits(io.inst_i, 30, 21) @[bpu.scala 23:97]
    node _T_15 = cat(_T_14, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_16 = cat(_T_11, _T_12) @[Cat.scala 30:58]
    node _T_17 = cat(_T_16, _T_13) @[Cat.scala 30:58]
    node inst_j_type_imm = cat(_T_17, _T_15) @[Cat.scala 30:58]
    wire prdt_imm : UInt<32>
    prdt_imm <= UInt<32>("h00")
    when inst_type_branch : @[bpu.scala 28:26]
      prdt_imm <= inst_b_type_imm @[bpu.scala 29:14]
      skip @[bpu.scala 28:26]
    else : @[bpu.scala 30:24]
      when inst_jal : @[bpu.scala 30:24]
        prdt_imm <= inst_j_type_imm @[bpu.scala 31:14]
        skip @[bpu.scala 30:24]
    node _T_18 = bits(inst_b_type_imm, 31, 31) @[bpu.scala 35:55]
    node _T_19 = and(inst_type_branch, _T_18) @[bpu.scala 35:38]
    node prdt_taken = or(_T_19, inst_jal) @[bpu.scala 35:61]
    node _T_20 = mux(io.inst_valid_i, prdt_taken, UInt<1>("h00")) @[bpu.scala 38:25]
    io.prdt_taken_o <= _T_20 @[bpu.scala 38:19]
    node _T_21 = add(io.pc_i, prdt_imm) @[bpu.scala 39:29]
    node _T_22 = tail(_T_21, 1) @[bpu.scala 39:29]
    io.prdt_addr_o <= _T_22 @[bpu.scala 39:18]
    
  module IF : 
    input clock : Clock
    input reset : Reset
    output io : {axi : {flip master_awready : UInt<1>, master_awvalid : UInt<1>, master_awaddr : UInt<32>, master_awid : UInt<4>, master_awlen : UInt<8>, master_awsize : UInt<3>, master_awburst : UInt<2>, flip master_wready : UInt<1>, master_wvalid : UInt<1>, master_wdata : UInt<32>, master_wstrb : UInt<4>, master_wlast : UInt<1>, master_bready : UInt<1>, flip master_bvalid : UInt<1>, flip master_bresp : UInt<2>, flip master_bid : UInt<4>, flip master_arready : UInt<1>, master_arvalid : UInt<1>, master_araddr : UInt<32>, master_arid : UInt<4>, master_arlen : UInt<8>, master_arsize : UInt<3>, master_arburst : UInt<2>, master_rready : UInt<1>, flip master_rvalid : UInt<1>, flip master_rresp : UInt<2>, flip master_rdata : UInt<32>, flip master_rlast : UInt<1>, flip master_rid : UInt<4>}, flip flush : UInt<1>, flip flush_pc : UInt<32>, flip stall : UInt<1>, stallreq : UInt<1>, IF : {pc : UInt<32>, valid : UInt<1>, inst : UInt<32>, bpu_take : UInt<1>, bpu_takepc : UInt<32>, misaligned : UInt<1>}, bputake : UInt<1>, bpuaddr : UInt<32>, state : UInt<32>}
    
    reg pc : UInt<32>, clock with : (reset => (reset, UInt<32>("h020000000"))) @[IF.scala 25:19]
    wire nextPc : UInt<32>
    nextPc <= UInt<32>("h020000000")
    reg state : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[IF.scala 30:22]
    io.axi.master_awvalid <= UInt<1>("h00") @[IF.scala 33:25]
    io.axi.master_awaddr <= UInt<1>("h00") @[IF.scala 34:24]
    io.axi.master_awid <= UInt<1>("h00") @[IF.scala 35:22]
    io.axi.master_awlen <= UInt<1>("h00") @[IF.scala 36:23]
    io.axi.master_awsize <= UInt<1>("h00") @[IF.scala 37:24]
    io.axi.master_awburst <= UInt<1>("h00") @[IF.scala 38:25]
    io.axi.master_wvalid <= UInt<1>("h00") @[IF.scala 40:24]
    io.axi.master_wdata <= UInt<1>("h00") @[IF.scala 41:23]
    io.axi.master_wstrb <= UInt<1>("h00") @[IF.scala 42:23]
    io.axi.master_wlast <= UInt<1>("h00") @[IF.scala 43:23]
    io.axi.master_bready <= UInt<1>("h00") @[IF.scala 45:24]
    io.axi.master_arvalid <= UInt<1>("h00") @[IF.scala 48:25]
    io.axi.master_araddr <= UInt<1>("h00") @[IF.scala 49:24]
    io.axi.master_arid <= UInt<1>("h00") @[IF.scala 50:22]
    io.axi.master_arlen <= UInt<1>("h00") @[IF.scala 51:23]
    io.axi.master_arsize <= UInt<2>("h02") @[IF.scala 52:24]
    io.axi.master_arburst <= UInt<1>("h01") @[IF.scala 53:25]
    io.axi.master_rready <= UInt<1>("h00") @[IF.scala 55:24]
    node ar_hs = and(io.axi.master_arvalid, io.axi.master_arready) @[IF.scala 58:37]
    node r_hs = and(io.axi.master_rvalid, io.axi.master_rready) @[IF.scala 59:35]
    inst bpu of BPU @[IF.scala 62:19]
    bpu.clock <= clock
    bpu.reset <= reset
    node _T = mux(r_hs, io.axi.master_rdata, UInt<5>("h013")) @[IF.scala 63:23]
    bpu.io.inst_i <= _T @[IF.scala 63:17]
    node _T_1 = eq(state, UInt<2>("h02")) @[IF.scala 64:33]
    node _T_2 = and(_T_1, r_hs) @[IF.scala 64:46]
    bpu.io.inst_valid_i <= _T_2 @[IF.scala 64:23]
    bpu.io.pc_i <= pc @[IF.scala 65:15]
    io.bputake <= bpu.io.prdt_taken_o @[IF.scala 66:14]
    io.bpuaddr <= bpu.io.prdt_addr_o @[IF.scala 67:14]
    node _T_3 = eq(UInt<2>("h00"), state) @[Conditional.scala 37:30]
    when _T_3 : @[Conditional.scala 40:58]
      node _T_4 = or(io.stall, io.flush) @[IF.scala 72:21]
      when _T_4 : @[IF.scala 72:34]
        state <= state @[IF.scala 72:42]
        skip @[IF.scala 72:34]
      else : @[IF.scala 72:63]
        state <= UInt<2>("h01") @[IF.scala 72:71]
        skip @[IF.scala 72:63]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_5 = eq(UInt<2>("h01"), state) @[Conditional.scala 37:30]
      when _T_5 : @[Conditional.scala 39:67]
        when ar_hs : @[IF.scala 75:19]
          state <= UInt<2>("h02") @[IF.scala 75:27]
          skip @[IF.scala 75:19]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_6 = eq(UInt<2>("h02"), state) @[Conditional.scala 37:30]
        when _T_6 : @[Conditional.scala 39:67]
          when r_hs : @[IF.scala 78:18]
            state <= UInt<2>("h00") @[IF.scala 78:26]
            skip @[IF.scala 78:18]
          skip @[Conditional.scala 39:67]
    io.state <= state @[IF.scala 82:12]
    node _T_7 = add(pc, UInt<3>("h04")) @[IF.scala 88:22]
    node _T_8 = tail(_T_7, 1) @[IF.scala 88:22]
    node _T_9 = mux(r_hs, _T_8, pc) @[IF.scala 88:12]
    node _T_10 = mux(bpu.io.prdt_taken_o, bpu.io.prdt_addr_o, _T_9) @[IF.scala 87:10]
    node _T_11 = mux(io.stall, pc, _T_10) @[IF.scala 86:8]
    node _T_12 = mux(io.flush, io.flush_pc, _T_11) @[IF.scala 85:16]
    nextPc <= _T_12 @[IF.scala 85:10]
    pc <= nextPc @[IF.scala 90:6]
    node _T_13 = bits(pc, 1, 0) @[IF.scala 93:22]
    node misaligned = neq(_T_13, UInt<1>("h00")) @[IF.scala 93:29]
    node _T_14 = neq(state, UInt<2>("h00")) @[IF.scala 96:34]
    io.axi.master_arvalid <= _T_14 @[IF.scala 96:25]
    io.axi.master_araddr <= pc @[IF.scala 97:24]
    io.axi.master_arid <= UInt<1>("h00") @[IF.scala 98:22]
    io.axi.master_arlen <= UInt<1>("h00") @[IF.scala 99:23]
    node _T_15 = eq(state, UInt<2>("h02")) @[IF.scala 100:35]
    io.axi.master_rready <= _T_15 @[IF.scala 100:24]
    io.stallreq <= UInt<1>("h00") @[IF.scala 103:15]
    io.IF.pc <= pc @[IF.scala 106:12]
    node _T_16 = eq(state, UInt<2>("h02")) @[IF.scala 107:25]
    node _T_17 = and(_T_16, r_hs) @[IF.scala 107:38]
    io.IF.valid <= _T_17 @[IF.scala 107:15]
    node _T_18 = mux(r_hs, io.axi.master_rdata, UInt<5>("h013")) @[IF.scala 108:20]
    io.IF.inst <= _T_18 @[IF.scala 108:14]
    io.IF.bpu_take <= bpu.io.prdt_taken_o @[IF.scala 109:18]
    io.IF.bpu_takepc <= bpu.io.prdt_addr_o @[IF.scala 110:20]
    io.IF.misaligned <= misaligned @[IF.scala 111:20]
    
  module MidStage : 
    input clock : Clock
    input reset : Reset
    output io : {flip flush : UInt<1>, flip stallPrev : UInt<1>, flip stallNext : UInt<1>, flip prev : {pc : UInt<32>, valid : UInt<1>, inst : UInt<32>, bpu_take : UInt<1>, bpu_takepc : UInt<32>, misaligned : UInt<1>}, next : {pc : UInt<32>, valid : UInt<1>, inst : UInt<32>, bpu_take : UInt<1>, bpu_takepc : UInt<32>, misaligned : UInt<1>}}
    
    wire _T : {pc : UInt<32>, valid : UInt<1>, inst : UInt<32>, bpu_take : UInt<1>, bpu_takepc : UInt<32>, misaligned : UInt<1>} @[coreio.scala 28:31]
    _T.misaligned <= UInt<1>("h00") @[coreio.scala 28:31]
    _T.bpu_takepc <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.bpu_take <= UInt<1>("h00") @[coreio.scala 28:31]
    _T.inst <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.valid <= UInt<1>("h00") @[coreio.scala 28:31]
    _T.pc <= UInt<32>("h00") @[coreio.scala 28:31]
    reg ff : {pc : UInt<32>, valid : UInt<1>, inst : UInt<32>, bpu_take : UInt<1>, bpu_takepc : UInt<32>, misaligned : UInt<1>}, clock with : (reset => (reset, _T)) @[MidStage.scala 17:19]
    node _T_1 = eq(io.stallNext, UInt<1>("h00")) @[MidStage.scala 18:37]
    node _T_2 = and(io.stallPrev, _T_1) @[MidStage.scala 18:34]
    node _T_3 = or(io.flush, _T_2) @[MidStage.scala 18:18]
    when _T_3 : @[MidStage.scala 18:53]
      wire _T_4 : {pc : UInt<32>, valid : UInt<1>, inst : UInt<32>, bpu_take : UInt<1>, bpu_takepc : UInt<32>, misaligned : UInt<1>} @[coreio.scala 28:31]
      _T_4.misaligned <= UInt<1>("h00") @[coreio.scala 28:31]
      _T_4.bpu_takepc <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.bpu_take <= UInt<1>("h00") @[coreio.scala 28:31]
      _T_4.inst <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.valid <= UInt<1>("h00") @[coreio.scala 28:31]
      _T_4.pc <= UInt<32>("h00") @[coreio.scala 28:31]
      ff.misaligned <= _T_4.misaligned @[MidStage.scala 19:8]
      ff.bpu_takepc <= _T_4.bpu_takepc @[MidStage.scala 19:8]
      ff.bpu_take <= _T_4.bpu_take @[MidStage.scala 19:8]
      ff.inst <= _T_4.inst @[MidStage.scala 19:8]
      ff.valid <= _T_4.valid @[MidStage.scala 19:8]
      ff.pc <= _T_4.pc @[MidStage.scala 19:8]
      skip @[MidStage.scala 18:53]
    else : @[MidStage.scala 21:28]
      node _T_5 = eq(io.stallPrev, UInt<1>("h00")) @[MidStage.scala 21:13]
      when _T_5 : @[MidStage.scala 21:28]
        ff.misaligned <= io.prev.misaligned @[MidStage.scala 22:8]
        ff.bpu_takepc <= io.prev.bpu_takepc @[MidStage.scala 22:8]
        ff.bpu_take <= io.prev.bpu_take @[MidStage.scala 22:8]
        ff.inst <= io.prev.inst @[MidStage.scala 22:8]
        ff.valid <= io.prev.valid @[MidStage.scala 22:8]
        ff.pc <= io.prev.pc @[MidStage.scala 22:8]
        skip @[MidStage.scala 21:28]
    io.next.misaligned <= ff.misaligned @[MidStage.scala 25:11]
    io.next.bpu_takepc <= ff.bpu_takepc @[MidStage.scala 25:11]
    io.next.bpu_take <= ff.bpu_take @[MidStage.scala 25:11]
    io.next.inst <= ff.inst @[MidStage.scala 25:11]
    io.next.valid <= ff.valid @[MidStage.scala 25:11]
    io.next.pc <= ff.pc @[MidStage.scala 25:11]
    
  module ID : 
    input clock : Clock
    input reset : Reset
    output io : {flip if_i : {pc : UInt<32>, valid : UInt<1>, inst : UInt<32>, bpu_take : UInt<1>, bpu_takepc : UInt<32>, misaligned : UInt<1>}, read1 : {en : UInt<1>, addr : UInt<5>, flip data : UInt<32>}, read2 : {en : UInt<1>, addr : UInt<5>, flip data : UInt<32>}, flip stallid : UInt<1>, csrread : {flip csr_rdata : UInt<32>, csr_raddr : UInt<32>, csr_op : UInt<3>, flip csr_valid : UInt<1>}, flush : UInt<1>, flushpc : UInt<32>, id_o : {aluOp : UInt<4>, opr1 : UInt<32>, opr2 : UInt<32>, mduOp : UInt<4>, lsuOp : UInt<4>, lsuData : UInt<32>, regWen : UInt<1>, regWaddr : UInt<5>, csrOp : UInt<3>, csrAddr : UInt<12>, csren : UInt<1>, csrrData : UInt<32>, csrwData : UInt<32>, excType : UInt<4>, excValue : UInt<32>, valid : UInt<1>, inst : UInt<32>, currentPc : UInt<32>}, branchteke : UInt<1>, takepc : UInt<32>}
    
    node _T = eq(io.if_i.valid, UInt<1>("h00")) @[ID.scala 31:20]
    node inst = mux(_T, UInt<5>("h013"), io.if_i.inst) @[ID.scala 31:19]
    node rd = bits(inst, 11, 7) @[ID.scala 35:17]
    node rs1 = bits(inst, 19, 15) @[ID.scala 36:17]
    node rs2 = bits(inst, 24, 20) @[ID.scala 37:17]
    node immI = bits(inst, 31, 20) @[ID.scala 41:19]
    node _T_1 = bits(inst, 31, 25) @[ID.scala 42:23]
    node _T_2 = bits(inst, 11, 7) @[ID.scala 42:37]
    node immS = cat(_T_1, _T_2) @[Cat.scala 30:58]
    node _T_3 = bits(inst, 31, 31) @[ID.scala 43:23]
    node _T_4 = bits(inst, 7, 7) @[ID.scala 43:33]
    node _T_5 = bits(inst, 30, 25) @[ID.scala 43:42]
    node _T_6 = bits(inst, 11, 8) @[ID.scala 43:56]
    node _T_7 = cat(_T_6, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_8 = cat(_T_3, _T_4) @[Cat.scala 30:58]
    node _T_9 = cat(_T_8, _T_5) @[Cat.scala 30:58]
    node immB = cat(_T_9, _T_7) @[Cat.scala 30:58]
    node _T_10 = bits(inst, 31, 12) @[ID.scala 44:23]
    node immU = cat(_T_10, UInt<12>("h00")) @[Cat.scala 30:58]
    node _T_11 = bits(inst, 31, 31) @[ID.scala 45:23]
    node _T_12 = bits(inst, 19, 12) @[ID.scala 45:33]
    node _T_13 = bits(inst, 20, 20) @[ID.scala 45:47]
    node _T_14 = bits(inst, 30, 21) @[ID.scala 45:57]
    node _T_15 = cat(_T_14, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_16 = cat(_T_11, _T_12) @[Cat.scala 30:58]
    node _T_17 = cat(_T_16, _T_13) @[Cat.scala 30:58]
    node immJ = cat(_T_17, _T_15) @[Cat.scala 30:58]
    node _T_18 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_19 = eq(UInt<6>("h033"), _T_18) @[Lookup.scala 31:38]
    node _T_20 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_21 = eq(UInt<5>("h013"), _T_20) @[Lookup.scala 31:38]
    node _T_22 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_23 = eq(UInt<31>("h040000033"), _T_22) @[Lookup.scala 31:38]
    node _T_24 = and(inst, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_25 = eq(UInt<6>("h037"), _T_24) @[Lookup.scala 31:38]
    node _T_26 = and(inst, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_27 = eq(UInt<5>("h017"), _T_26) @[Lookup.scala 31:38]
    node _T_28 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_29 = eq(UInt<15>("h04033"), _T_28) @[Lookup.scala 31:38]
    node _T_30 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_31 = eq(UInt<15>("h04013"), _T_30) @[Lookup.scala 31:38]
    node _T_32 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_33 = eq(UInt<15>("h06033"), _T_32) @[Lookup.scala 31:38]
    node _T_34 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_35 = eq(UInt<15>("h06013"), _T_34) @[Lookup.scala 31:38]
    node _T_36 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_37 = eq(UInt<15>("h07033"), _T_36) @[Lookup.scala 31:38]
    node _T_38 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_39 = eq(UInt<15>("h07013"), _T_38) @[Lookup.scala 31:38]
    node _T_40 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_41 = eq(UInt<14>("h02033"), _T_40) @[Lookup.scala 31:38]
    node _T_42 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_43 = eq(UInt<14>("h02013"), _T_42) @[Lookup.scala 31:38]
    node _T_44 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_45 = eq(UInt<14>("h03033"), _T_44) @[Lookup.scala 31:38]
    node _T_46 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_47 = eq(UInt<14>("h03013"), _T_46) @[Lookup.scala 31:38]
    node _T_48 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_49 = eq(UInt<13>("h01033"), _T_48) @[Lookup.scala 31:38]
    node _T_50 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_51 = eq(UInt<13>("h01013"), _T_50) @[Lookup.scala 31:38]
    node _T_52 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_53 = eq(UInt<15>("h05033"), _T_52) @[Lookup.scala 31:38]
    node _T_54 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_55 = eq(UInt<15>("h05013"), _T_54) @[Lookup.scala 31:38]
    node _T_56 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_57 = eq(UInt<31>("h040005033"), _T_56) @[Lookup.scala 31:38]
    node _T_58 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_59 = eq(UInt<31>("h040005013"), _T_58) @[Lookup.scala 31:38]
    node _T_60 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_61 = eq(UInt<7>("h063"), _T_60) @[Lookup.scala 31:38]
    node _T_62 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_63 = eq(UInt<13>("h01063"), _T_62) @[Lookup.scala 31:38]
    node _T_64 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_65 = eq(UInt<15>("h04063"), _T_64) @[Lookup.scala 31:38]
    node _T_66 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_67 = eq(UInt<15>("h05063"), _T_66) @[Lookup.scala 31:38]
    node _T_68 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_69 = eq(UInt<15>("h06063"), _T_68) @[Lookup.scala 31:38]
    node _T_70 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_71 = eq(UInt<15>("h07063"), _T_70) @[Lookup.scala 31:38]
    node _T_72 = and(inst, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_73 = eq(UInt<7>("h06f"), _T_72) @[Lookup.scala 31:38]
    node _T_74 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_75 = eq(UInt<7>("h067"), _T_74) @[Lookup.scala 31:38]
    node _T_76 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_77 = eq(UInt<2>("h03"), _T_76) @[Lookup.scala 31:38]
    node _T_78 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_79 = eq(UInt<13>("h01003"), _T_78) @[Lookup.scala 31:38]
    node _T_80 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_81 = eq(UInt<14>("h02003"), _T_80) @[Lookup.scala 31:38]
    node _T_82 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_83 = eq(UInt<15>("h04003"), _T_82) @[Lookup.scala 31:38]
    node _T_84 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_85 = eq(UInt<15>("h05003"), _T_84) @[Lookup.scala 31:38]
    node _T_86 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_87 = eq(UInt<6>("h023"), _T_86) @[Lookup.scala 31:38]
    node _T_88 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_89 = eq(UInt<13>("h01023"), _T_88) @[Lookup.scala 31:38]
    node _T_90 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_91 = eq(UInt<14>("h02023"), _T_90) @[Lookup.scala 31:38]
    node _T_92 = and(inst, UInt<32>("h0f00fffff")) @[Lookup.scala 31:38]
    node _T_93 = eq(UInt<4>("h0f"), _T_92) @[Lookup.scala 31:38]
    node _T_94 = and(inst, UInt<32>("h0ffffffff")) @[Lookup.scala 31:38]
    node _T_95 = eq(UInt<13>("h0100f"), _T_94) @[Lookup.scala 31:38]
    node _T_96 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_97 = eq(UInt<13>("h01073"), _T_96) @[Lookup.scala 31:38]
    node _T_98 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_99 = eq(UInt<14>("h02073"), _T_98) @[Lookup.scala 31:38]
    node _T_100 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_101 = eq(UInt<14>("h03073"), _T_100) @[Lookup.scala 31:38]
    node _T_102 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_103 = eq(UInt<15>("h05073"), _T_102) @[Lookup.scala 31:38]
    node _T_104 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_105 = eq(UInt<15>("h06073"), _T_104) @[Lookup.scala 31:38]
    node _T_106 = and(inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_107 = eq(UInt<15>("h07073"), _T_106) @[Lookup.scala 31:38]
    node _T_108 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_109 = eq(UInt<26>("h02000033"), _T_108) @[Lookup.scala 31:38]
    node _T_110 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_111 = eq(UInt<26>("h02001033"), _T_110) @[Lookup.scala 31:38]
    node _T_112 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_113 = eq(UInt<26>("h02002033"), _T_112) @[Lookup.scala 31:38]
    node _T_114 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_115 = eq(UInt<26>("h02003033"), _T_114) @[Lookup.scala 31:38]
    node _T_116 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_117 = eq(UInt<26>("h02004033"), _T_116) @[Lookup.scala 31:38]
    node _T_118 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_119 = eq(UInt<26>("h02005033"), _T_118) @[Lookup.scala 31:38]
    node _T_120 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_121 = eq(UInt<26>("h02006033"), _T_120) @[Lookup.scala 31:38]
    node _T_122 = and(inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_123 = eq(UInt<26>("h02007033"), _T_122) @[Lookup.scala 31:38]
    node _T_124 = and(inst, UInt<32>("h0ffffffff")) @[Lookup.scala 31:38]
    node _T_125 = eq(UInt<7>("h073"), _T_124) @[Lookup.scala 31:38]
    node _T_126 = and(inst, UInt<32>("h0ffffffff")) @[Lookup.scala 31:38]
    node _T_127 = eq(UInt<21>("h0100073"), _T_126) @[Lookup.scala 31:38]
    node _T_128 = and(inst, UInt<32>("h0ffffffff")) @[Lookup.scala 31:38]
    node _T_129 = eq(UInt<29>("h010200073"), _T_128) @[Lookup.scala 31:38]
    node _T_130 = and(inst, UInt<32>("h0ffffffff")) @[Lookup.scala 31:38]
    node _T_131 = eq(UInt<30>("h030200073"), _T_130) @[Lookup.scala 31:38]
    node _T_132 = and(inst, UInt<32>("h0ffffffff")) @[Lookup.scala 31:38]
    node _T_133 = eq(UInt<29>("h010500073"), _T_132) @[Lookup.scala 31:38]
    node _T_134 = and(inst, UInt<32>("h0fe007fff")) @[Lookup.scala 31:38]
    node _T_135 = eq(UInt<29>("h012000073"), _T_134) @[Lookup.scala 31:38]
    node _T_136 = mux(_T_135, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_137 = mux(_T_133, UInt<1>("h00"), _T_136) @[Lookup.scala 33:37]
    node _T_138 = mux(_T_131, UInt<1>("h00"), _T_137) @[Lookup.scala 33:37]
    node _T_139 = mux(_T_129, UInt<1>("h00"), _T_138) @[Lookup.scala 33:37]
    node _T_140 = mux(_T_127, UInt<1>("h00"), _T_139) @[Lookup.scala 33:37]
    node _T_141 = mux(_T_125, UInt<1>("h00"), _T_140) @[Lookup.scala 33:37]
    node _T_142 = mux(_T_123, UInt<1>("h01"), _T_141) @[Lookup.scala 33:37]
    node _T_143 = mux(_T_121, UInt<1>("h01"), _T_142) @[Lookup.scala 33:37]
    node _T_144 = mux(_T_119, UInt<1>("h01"), _T_143) @[Lookup.scala 33:37]
    node _T_145 = mux(_T_117, UInt<1>("h01"), _T_144) @[Lookup.scala 33:37]
    node _T_146 = mux(_T_115, UInt<1>("h01"), _T_145) @[Lookup.scala 33:37]
    node _T_147 = mux(_T_113, UInt<1>("h01"), _T_146) @[Lookup.scala 33:37]
    node _T_148 = mux(_T_111, UInt<1>("h01"), _T_147) @[Lookup.scala 33:37]
    node _T_149 = mux(_T_109, UInt<1>("h01"), _T_148) @[Lookup.scala 33:37]
    node _T_150 = mux(_T_107, UInt<1>("h00"), _T_149) @[Lookup.scala 33:37]
    node _T_151 = mux(_T_105, UInt<1>("h00"), _T_150) @[Lookup.scala 33:37]
    node _T_152 = mux(_T_103, UInt<1>("h00"), _T_151) @[Lookup.scala 33:37]
    node _T_153 = mux(_T_101, UInt<1>("h01"), _T_152) @[Lookup.scala 33:37]
    node _T_154 = mux(_T_99, UInt<1>("h01"), _T_153) @[Lookup.scala 33:37]
    node _T_155 = mux(_T_97, UInt<1>("h01"), _T_154) @[Lookup.scala 33:37]
    node _T_156 = mux(_T_95, UInt<1>("h00"), _T_155) @[Lookup.scala 33:37]
    node _T_157 = mux(_T_93, UInt<1>("h00"), _T_156) @[Lookup.scala 33:37]
    node _T_158 = mux(_T_91, UInt<1>("h01"), _T_157) @[Lookup.scala 33:37]
    node _T_159 = mux(_T_89, UInt<1>("h01"), _T_158) @[Lookup.scala 33:37]
    node _T_160 = mux(_T_87, UInt<1>("h01"), _T_159) @[Lookup.scala 33:37]
    node _T_161 = mux(_T_85, UInt<1>("h01"), _T_160) @[Lookup.scala 33:37]
    node _T_162 = mux(_T_83, UInt<1>("h01"), _T_161) @[Lookup.scala 33:37]
    node _T_163 = mux(_T_81, UInt<1>("h01"), _T_162) @[Lookup.scala 33:37]
    node _T_164 = mux(_T_79, UInt<1>("h01"), _T_163) @[Lookup.scala 33:37]
    node _T_165 = mux(_T_77, UInt<1>("h01"), _T_164) @[Lookup.scala 33:37]
    node _T_166 = mux(_T_75, UInt<1>("h01"), _T_165) @[Lookup.scala 33:37]
    node _T_167 = mux(_T_73, UInt<1>("h00"), _T_166) @[Lookup.scala 33:37]
    node _T_168 = mux(_T_71, UInt<1>("h01"), _T_167) @[Lookup.scala 33:37]
    node _T_169 = mux(_T_69, UInt<1>("h01"), _T_168) @[Lookup.scala 33:37]
    node _T_170 = mux(_T_67, UInt<1>("h01"), _T_169) @[Lookup.scala 33:37]
    node _T_171 = mux(_T_65, UInt<1>("h01"), _T_170) @[Lookup.scala 33:37]
    node _T_172 = mux(_T_63, UInt<1>("h01"), _T_171) @[Lookup.scala 33:37]
    node _T_173 = mux(_T_61, UInt<1>("h01"), _T_172) @[Lookup.scala 33:37]
    node _T_174 = mux(_T_59, UInt<1>("h01"), _T_173) @[Lookup.scala 33:37]
    node _T_175 = mux(_T_57, UInt<1>("h01"), _T_174) @[Lookup.scala 33:37]
    node _T_176 = mux(_T_55, UInt<1>("h01"), _T_175) @[Lookup.scala 33:37]
    node _T_177 = mux(_T_53, UInt<1>("h01"), _T_176) @[Lookup.scala 33:37]
    node _T_178 = mux(_T_51, UInt<1>("h01"), _T_177) @[Lookup.scala 33:37]
    node _T_179 = mux(_T_49, UInt<1>("h01"), _T_178) @[Lookup.scala 33:37]
    node _T_180 = mux(_T_47, UInt<1>("h01"), _T_179) @[Lookup.scala 33:37]
    node _T_181 = mux(_T_45, UInt<1>("h01"), _T_180) @[Lookup.scala 33:37]
    node _T_182 = mux(_T_43, UInt<1>("h01"), _T_181) @[Lookup.scala 33:37]
    node _T_183 = mux(_T_41, UInt<1>("h01"), _T_182) @[Lookup.scala 33:37]
    node _T_184 = mux(_T_39, UInt<1>("h01"), _T_183) @[Lookup.scala 33:37]
    node _T_185 = mux(_T_37, UInt<1>("h01"), _T_184) @[Lookup.scala 33:37]
    node _T_186 = mux(_T_35, UInt<1>("h01"), _T_185) @[Lookup.scala 33:37]
    node _T_187 = mux(_T_33, UInt<1>("h01"), _T_186) @[Lookup.scala 33:37]
    node _T_188 = mux(_T_31, UInt<1>("h01"), _T_187) @[Lookup.scala 33:37]
    node _T_189 = mux(_T_29, UInt<1>("h01"), _T_188) @[Lookup.scala 33:37]
    node _T_190 = mux(_T_27, UInt<1>("h00"), _T_189) @[Lookup.scala 33:37]
    node _T_191 = mux(_T_25, UInt<1>("h00"), _T_190) @[Lookup.scala 33:37]
    node _T_192 = mux(_T_23, UInt<1>("h01"), _T_191) @[Lookup.scala 33:37]
    node _T_193 = mux(_T_21, UInt<1>("h01"), _T_192) @[Lookup.scala 33:37]
    node regEn1 = mux(_T_19, UInt<1>("h01"), _T_193) @[Lookup.scala 33:37]
    node _T_194 = mux(_T_135, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_195 = mux(_T_133, UInt<1>("h00"), _T_194) @[Lookup.scala 33:37]
    node _T_196 = mux(_T_131, UInt<1>("h00"), _T_195) @[Lookup.scala 33:37]
    node _T_197 = mux(_T_129, UInt<1>("h00"), _T_196) @[Lookup.scala 33:37]
    node _T_198 = mux(_T_127, UInt<1>("h00"), _T_197) @[Lookup.scala 33:37]
    node _T_199 = mux(_T_125, UInt<1>("h00"), _T_198) @[Lookup.scala 33:37]
    node _T_200 = mux(_T_123, UInt<1>("h01"), _T_199) @[Lookup.scala 33:37]
    node _T_201 = mux(_T_121, UInt<1>("h01"), _T_200) @[Lookup.scala 33:37]
    node _T_202 = mux(_T_119, UInt<1>("h01"), _T_201) @[Lookup.scala 33:37]
    node _T_203 = mux(_T_117, UInt<1>("h01"), _T_202) @[Lookup.scala 33:37]
    node _T_204 = mux(_T_115, UInt<1>("h01"), _T_203) @[Lookup.scala 33:37]
    node _T_205 = mux(_T_113, UInt<1>("h01"), _T_204) @[Lookup.scala 33:37]
    node _T_206 = mux(_T_111, UInt<1>("h01"), _T_205) @[Lookup.scala 33:37]
    node _T_207 = mux(_T_109, UInt<1>("h01"), _T_206) @[Lookup.scala 33:37]
    node _T_208 = mux(_T_107, UInt<1>("h00"), _T_207) @[Lookup.scala 33:37]
    node _T_209 = mux(_T_105, UInt<1>("h00"), _T_208) @[Lookup.scala 33:37]
    node _T_210 = mux(_T_103, UInt<1>("h00"), _T_209) @[Lookup.scala 33:37]
    node _T_211 = mux(_T_101, UInt<1>("h00"), _T_210) @[Lookup.scala 33:37]
    node _T_212 = mux(_T_99, UInt<1>("h00"), _T_211) @[Lookup.scala 33:37]
    node _T_213 = mux(_T_97, UInt<1>("h00"), _T_212) @[Lookup.scala 33:37]
    node _T_214 = mux(_T_95, UInt<1>("h00"), _T_213) @[Lookup.scala 33:37]
    node _T_215 = mux(_T_93, UInt<1>("h00"), _T_214) @[Lookup.scala 33:37]
    node _T_216 = mux(_T_91, UInt<1>("h01"), _T_215) @[Lookup.scala 33:37]
    node _T_217 = mux(_T_89, UInt<1>("h01"), _T_216) @[Lookup.scala 33:37]
    node _T_218 = mux(_T_87, UInt<1>("h01"), _T_217) @[Lookup.scala 33:37]
    node _T_219 = mux(_T_85, UInt<1>("h00"), _T_218) @[Lookup.scala 33:37]
    node _T_220 = mux(_T_83, UInt<1>("h00"), _T_219) @[Lookup.scala 33:37]
    node _T_221 = mux(_T_81, UInt<1>("h00"), _T_220) @[Lookup.scala 33:37]
    node _T_222 = mux(_T_79, UInt<1>("h00"), _T_221) @[Lookup.scala 33:37]
    node _T_223 = mux(_T_77, UInt<1>("h00"), _T_222) @[Lookup.scala 33:37]
    node _T_224 = mux(_T_75, UInt<1>("h00"), _T_223) @[Lookup.scala 33:37]
    node _T_225 = mux(_T_73, UInt<1>("h00"), _T_224) @[Lookup.scala 33:37]
    node _T_226 = mux(_T_71, UInt<1>("h01"), _T_225) @[Lookup.scala 33:37]
    node _T_227 = mux(_T_69, UInt<1>("h01"), _T_226) @[Lookup.scala 33:37]
    node _T_228 = mux(_T_67, UInt<1>("h01"), _T_227) @[Lookup.scala 33:37]
    node _T_229 = mux(_T_65, UInt<1>("h01"), _T_228) @[Lookup.scala 33:37]
    node _T_230 = mux(_T_63, UInt<1>("h01"), _T_229) @[Lookup.scala 33:37]
    node _T_231 = mux(_T_61, UInt<1>("h01"), _T_230) @[Lookup.scala 33:37]
    node _T_232 = mux(_T_59, UInt<1>("h00"), _T_231) @[Lookup.scala 33:37]
    node _T_233 = mux(_T_57, UInt<1>("h01"), _T_232) @[Lookup.scala 33:37]
    node _T_234 = mux(_T_55, UInt<1>("h00"), _T_233) @[Lookup.scala 33:37]
    node _T_235 = mux(_T_53, UInt<1>("h01"), _T_234) @[Lookup.scala 33:37]
    node _T_236 = mux(_T_51, UInt<1>("h00"), _T_235) @[Lookup.scala 33:37]
    node _T_237 = mux(_T_49, UInt<1>("h01"), _T_236) @[Lookup.scala 33:37]
    node _T_238 = mux(_T_47, UInt<1>("h00"), _T_237) @[Lookup.scala 33:37]
    node _T_239 = mux(_T_45, UInt<1>("h01"), _T_238) @[Lookup.scala 33:37]
    node _T_240 = mux(_T_43, UInt<1>("h00"), _T_239) @[Lookup.scala 33:37]
    node _T_241 = mux(_T_41, UInt<1>("h01"), _T_240) @[Lookup.scala 33:37]
    node _T_242 = mux(_T_39, UInt<1>("h00"), _T_241) @[Lookup.scala 33:37]
    node _T_243 = mux(_T_37, UInt<1>("h01"), _T_242) @[Lookup.scala 33:37]
    node _T_244 = mux(_T_35, UInt<1>("h00"), _T_243) @[Lookup.scala 33:37]
    node _T_245 = mux(_T_33, UInt<1>("h01"), _T_244) @[Lookup.scala 33:37]
    node _T_246 = mux(_T_31, UInt<1>("h00"), _T_245) @[Lookup.scala 33:37]
    node _T_247 = mux(_T_29, UInt<1>("h01"), _T_246) @[Lookup.scala 33:37]
    node _T_248 = mux(_T_27, UInt<1>("h00"), _T_247) @[Lookup.scala 33:37]
    node _T_249 = mux(_T_25, UInt<1>("h00"), _T_248) @[Lookup.scala 33:37]
    node _T_250 = mux(_T_23, UInt<1>("h01"), _T_249) @[Lookup.scala 33:37]
    node _T_251 = mux(_T_21, UInt<1>("h00"), _T_250) @[Lookup.scala 33:37]
    node regEn2 = mux(_T_19, UInt<1>("h01"), _T_251) @[Lookup.scala 33:37]
    node _T_252 = mux(_T_135, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_253 = mux(_T_133, UInt<1>("h00"), _T_252) @[Lookup.scala 33:37]
    node _T_254 = mux(_T_131, UInt<1>("h00"), _T_253) @[Lookup.scala 33:37]
    node _T_255 = mux(_T_129, UInt<1>("h00"), _T_254) @[Lookup.scala 33:37]
    node _T_256 = mux(_T_127, UInt<1>("h00"), _T_255) @[Lookup.scala 33:37]
    node _T_257 = mux(_T_125, UInt<1>("h00"), _T_256) @[Lookup.scala 33:37]
    node _T_258 = mux(_T_123, UInt<1>("h01"), _T_257) @[Lookup.scala 33:37]
    node _T_259 = mux(_T_121, UInt<1>("h01"), _T_258) @[Lookup.scala 33:37]
    node _T_260 = mux(_T_119, UInt<1>("h01"), _T_259) @[Lookup.scala 33:37]
    node _T_261 = mux(_T_117, UInt<1>("h01"), _T_260) @[Lookup.scala 33:37]
    node _T_262 = mux(_T_115, UInt<1>("h01"), _T_261) @[Lookup.scala 33:37]
    node _T_263 = mux(_T_113, UInt<1>("h01"), _T_262) @[Lookup.scala 33:37]
    node _T_264 = mux(_T_111, UInt<1>("h01"), _T_263) @[Lookup.scala 33:37]
    node _T_265 = mux(_T_109, UInt<1>("h01"), _T_264) @[Lookup.scala 33:37]
    node _T_266 = mux(_T_107, UInt<1>("h01"), _T_265) @[Lookup.scala 33:37]
    node _T_267 = mux(_T_105, UInt<1>("h01"), _T_266) @[Lookup.scala 33:37]
    node _T_268 = mux(_T_103, UInt<1>("h01"), _T_267) @[Lookup.scala 33:37]
    node _T_269 = mux(_T_101, UInt<1>("h01"), _T_268) @[Lookup.scala 33:37]
    node _T_270 = mux(_T_99, UInt<1>("h01"), _T_269) @[Lookup.scala 33:37]
    node _T_271 = mux(_T_97, UInt<1>("h01"), _T_270) @[Lookup.scala 33:37]
    node _T_272 = mux(_T_95, UInt<1>("h00"), _T_271) @[Lookup.scala 33:37]
    node _T_273 = mux(_T_93, UInt<1>("h00"), _T_272) @[Lookup.scala 33:37]
    node _T_274 = mux(_T_91, UInt<1>("h00"), _T_273) @[Lookup.scala 33:37]
    node _T_275 = mux(_T_89, UInt<1>("h00"), _T_274) @[Lookup.scala 33:37]
    node _T_276 = mux(_T_87, UInt<1>("h00"), _T_275) @[Lookup.scala 33:37]
    node _T_277 = mux(_T_85, UInt<1>("h01"), _T_276) @[Lookup.scala 33:37]
    node _T_278 = mux(_T_83, UInt<1>("h01"), _T_277) @[Lookup.scala 33:37]
    node _T_279 = mux(_T_81, UInt<1>("h01"), _T_278) @[Lookup.scala 33:37]
    node _T_280 = mux(_T_79, UInt<1>("h01"), _T_279) @[Lookup.scala 33:37]
    node _T_281 = mux(_T_77, UInt<1>("h01"), _T_280) @[Lookup.scala 33:37]
    node _T_282 = mux(_T_75, UInt<1>("h01"), _T_281) @[Lookup.scala 33:37]
    node _T_283 = mux(_T_73, UInt<1>("h01"), _T_282) @[Lookup.scala 33:37]
    node _T_284 = mux(_T_71, UInt<1>("h00"), _T_283) @[Lookup.scala 33:37]
    node _T_285 = mux(_T_69, UInt<1>("h00"), _T_284) @[Lookup.scala 33:37]
    node _T_286 = mux(_T_67, UInt<1>("h00"), _T_285) @[Lookup.scala 33:37]
    node _T_287 = mux(_T_65, UInt<1>("h00"), _T_286) @[Lookup.scala 33:37]
    node _T_288 = mux(_T_63, UInt<1>("h00"), _T_287) @[Lookup.scala 33:37]
    node _T_289 = mux(_T_61, UInt<1>("h00"), _T_288) @[Lookup.scala 33:37]
    node _T_290 = mux(_T_59, UInt<1>("h01"), _T_289) @[Lookup.scala 33:37]
    node _T_291 = mux(_T_57, UInt<1>("h01"), _T_290) @[Lookup.scala 33:37]
    node _T_292 = mux(_T_55, UInt<1>("h01"), _T_291) @[Lookup.scala 33:37]
    node _T_293 = mux(_T_53, UInt<1>("h01"), _T_292) @[Lookup.scala 33:37]
    node _T_294 = mux(_T_51, UInt<1>("h01"), _T_293) @[Lookup.scala 33:37]
    node _T_295 = mux(_T_49, UInt<1>("h01"), _T_294) @[Lookup.scala 33:37]
    node _T_296 = mux(_T_47, UInt<1>("h01"), _T_295) @[Lookup.scala 33:37]
    node _T_297 = mux(_T_45, UInt<1>("h01"), _T_296) @[Lookup.scala 33:37]
    node _T_298 = mux(_T_43, UInt<1>("h01"), _T_297) @[Lookup.scala 33:37]
    node _T_299 = mux(_T_41, UInt<1>("h01"), _T_298) @[Lookup.scala 33:37]
    node _T_300 = mux(_T_39, UInt<1>("h01"), _T_299) @[Lookup.scala 33:37]
    node _T_301 = mux(_T_37, UInt<1>("h01"), _T_300) @[Lookup.scala 33:37]
    node _T_302 = mux(_T_35, UInt<1>("h01"), _T_301) @[Lookup.scala 33:37]
    node _T_303 = mux(_T_33, UInt<1>("h01"), _T_302) @[Lookup.scala 33:37]
    node _T_304 = mux(_T_31, UInt<1>("h01"), _T_303) @[Lookup.scala 33:37]
    node _T_305 = mux(_T_29, UInt<1>("h01"), _T_304) @[Lookup.scala 33:37]
    node _T_306 = mux(_T_27, UInt<1>("h01"), _T_305) @[Lookup.scala 33:37]
    node _T_307 = mux(_T_25, UInt<1>("h01"), _T_306) @[Lookup.scala 33:37]
    node _T_308 = mux(_T_23, UInt<1>("h01"), _T_307) @[Lookup.scala 33:37]
    node _T_309 = mux(_T_21, UInt<1>("h01"), _T_308) @[Lookup.scala 33:37]
    node regWen = mux(_T_19, UInt<1>("h01"), _T_309) @[Lookup.scala 33:37]
    node _T_310 = mux(_T_135, UInt<4>("h01"), UInt<4>("h00")) @[Lookup.scala 33:37]
    node _T_311 = mux(_T_133, UInt<4>("h00"), _T_310) @[Lookup.scala 33:37]
    node _T_312 = mux(_T_131, UInt<4>("h00"), _T_311) @[Lookup.scala 33:37]
    node _T_313 = mux(_T_129, UInt<4>("h00"), _T_312) @[Lookup.scala 33:37]
    node _T_314 = mux(_T_127, UInt<4>("h00"), _T_313) @[Lookup.scala 33:37]
    node _T_315 = mux(_T_125, UInt<4>("h00"), _T_314) @[Lookup.scala 33:37]
    node _T_316 = mux(_T_123, UInt<4>("h01"), _T_315) @[Lookup.scala 33:37]
    node _T_317 = mux(_T_121, UInt<4>("h01"), _T_316) @[Lookup.scala 33:37]
    node _T_318 = mux(_T_119, UInt<4>("h01"), _T_317) @[Lookup.scala 33:37]
    node _T_319 = mux(_T_117, UInt<4>("h01"), _T_318) @[Lookup.scala 33:37]
    node _T_320 = mux(_T_115, UInt<4>("h01"), _T_319) @[Lookup.scala 33:37]
    node _T_321 = mux(_T_113, UInt<4>("h01"), _T_320) @[Lookup.scala 33:37]
    node _T_322 = mux(_T_111, UInt<4>("h01"), _T_321) @[Lookup.scala 33:37]
    node _T_323 = mux(_T_109, UInt<4>("h01"), _T_322) @[Lookup.scala 33:37]
    node _T_324 = mux(_T_107, UInt<4>("h00"), _T_323) @[Lookup.scala 33:37]
    node _T_325 = mux(_T_105, UInt<4>("h00"), _T_324) @[Lookup.scala 33:37]
    node _T_326 = mux(_T_103, UInt<4>("h00"), _T_325) @[Lookup.scala 33:37]
    node _T_327 = mux(_T_101, UInt<4>("h00"), _T_326) @[Lookup.scala 33:37]
    node _T_328 = mux(_T_99, UInt<4>("h00"), _T_327) @[Lookup.scala 33:37]
    node _T_329 = mux(_T_97, UInt<4>("h00"), _T_328) @[Lookup.scala 33:37]
    node _T_330 = mux(_T_95, UInt<4>("h00"), _T_329) @[Lookup.scala 33:37]
    node _T_331 = mux(_T_93, UInt<4>("h00"), _T_330) @[Lookup.scala 33:37]
    node _T_332 = mux(_T_91, UInt<4>("h01"), _T_331) @[Lookup.scala 33:37]
    node _T_333 = mux(_T_89, UInt<4>("h01"), _T_332) @[Lookup.scala 33:37]
    node _T_334 = mux(_T_87, UInt<4>("h01"), _T_333) @[Lookup.scala 33:37]
    node _T_335 = mux(_T_85, UInt<4>("h01"), _T_334) @[Lookup.scala 33:37]
    node _T_336 = mux(_T_83, UInt<4>("h01"), _T_335) @[Lookup.scala 33:37]
    node _T_337 = mux(_T_81, UInt<4>("h01"), _T_336) @[Lookup.scala 33:37]
    node _T_338 = mux(_T_79, UInt<4>("h01"), _T_337) @[Lookup.scala 33:37]
    node _T_339 = mux(_T_77, UInt<4>("h01"), _T_338) @[Lookup.scala 33:37]
    node _T_340 = mux(_T_75, UInt<4>("h07"), _T_339) @[Lookup.scala 33:37]
    node _T_341 = mux(_T_73, UInt<4>("h07"), _T_340) @[Lookup.scala 33:37]
    node _T_342 = mux(_T_71, UInt<4>("h00"), _T_341) @[Lookup.scala 33:37]
    node _T_343 = mux(_T_69, UInt<4>("h00"), _T_342) @[Lookup.scala 33:37]
    node _T_344 = mux(_T_67, UInt<4>("h00"), _T_343) @[Lookup.scala 33:37]
    node _T_345 = mux(_T_65, UInt<4>("h00"), _T_344) @[Lookup.scala 33:37]
    node _T_346 = mux(_T_63, UInt<4>("h00"), _T_345) @[Lookup.scala 33:37]
    node _T_347 = mux(_T_61, UInt<4>("h00"), _T_346) @[Lookup.scala 33:37]
    node _T_348 = mux(_T_59, UInt<4>("h01"), _T_347) @[Lookup.scala 33:37]
    node _T_349 = mux(_T_57, UInt<4>("h01"), _T_348) @[Lookup.scala 33:37]
    node _T_350 = mux(_T_55, UInt<4>("h01"), _T_349) @[Lookup.scala 33:37]
    node _T_351 = mux(_T_53, UInt<4>("h01"), _T_350) @[Lookup.scala 33:37]
    node _T_352 = mux(_T_51, UInt<4>("h01"), _T_351) @[Lookup.scala 33:37]
    node _T_353 = mux(_T_49, UInt<4>("h01"), _T_352) @[Lookup.scala 33:37]
    node _T_354 = mux(_T_47, UInt<4>("h01"), _T_353) @[Lookup.scala 33:37]
    node _T_355 = mux(_T_45, UInt<4>("h01"), _T_354) @[Lookup.scala 33:37]
    node _T_356 = mux(_T_43, UInt<4>("h01"), _T_355) @[Lookup.scala 33:37]
    node _T_357 = mux(_T_41, UInt<4>("h01"), _T_356) @[Lookup.scala 33:37]
    node _T_358 = mux(_T_39, UInt<4>("h01"), _T_357) @[Lookup.scala 33:37]
    node _T_359 = mux(_T_37, UInt<4>("h01"), _T_358) @[Lookup.scala 33:37]
    node _T_360 = mux(_T_35, UInt<4>("h01"), _T_359) @[Lookup.scala 33:37]
    node _T_361 = mux(_T_33, UInt<4>("h01"), _T_360) @[Lookup.scala 33:37]
    node _T_362 = mux(_T_31, UInt<4>("h01"), _T_361) @[Lookup.scala 33:37]
    node _T_363 = mux(_T_29, UInt<4>("h01"), _T_362) @[Lookup.scala 33:37]
    node _T_364 = mux(_T_27, UInt<4>("h07"), _T_363) @[Lookup.scala 33:37]
    node _T_365 = mux(_T_25, UInt<4>("h00"), _T_364) @[Lookup.scala 33:37]
    node _T_366 = mux(_T_23, UInt<4>("h01"), _T_365) @[Lookup.scala 33:37]
    node _T_367 = mux(_T_21, UInt<4>("h01"), _T_366) @[Lookup.scala 33:37]
    node aluSrc1 = mux(_T_19, UInt<4>("h01"), _T_367) @[Lookup.scala 33:37]
    node _T_368 = mux(_T_135, UInt<4>("h00"), UInt<4>("h00")) @[Lookup.scala 33:37]
    node _T_369 = mux(_T_133, UInt<4>("h00"), _T_368) @[Lookup.scala 33:37]
    node _T_370 = mux(_T_131, UInt<4>("h00"), _T_369) @[Lookup.scala 33:37]
    node _T_371 = mux(_T_129, UInt<4>("h00"), _T_370) @[Lookup.scala 33:37]
    node _T_372 = mux(_T_127, UInt<4>("h00"), _T_371) @[Lookup.scala 33:37]
    node _T_373 = mux(_T_125, UInt<4>("h00"), _T_372) @[Lookup.scala 33:37]
    node _T_374 = mux(_T_123, UInt<4>("h02"), _T_373) @[Lookup.scala 33:37]
    node _T_375 = mux(_T_121, UInt<4>("h02"), _T_374) @[Lookup.scala 33:37]
    node _T_376 = mux(_T_119, UInt<4>("h02"), _T_375) @[Lookup.scala 33:37]
    node _T_377 = mux(_T_117, UInt<4>("h02"), _T_376) @[Lookup.scala 33:37]
    node _T_378 = mux(_T_115, UInt<4>("h02"), _T_377) @[Lookup.scala 33:37]
    node _T_379 = mux(_T_113, UInt<4>("h02"), _T_378) @[Lookup.scala 33:37]
    node _T_380 = mux(_T_111, UInt<4>("h02"), _T_379) @[Lookup.scala 33:37]
    node _T_381 = mux(_T_109, UInt<4>("h02"), _T_380) @[Lookup.scala 33:37]
    node _T_382 = mux(_T_107, UInt<4>("h00"), _T_381) @[Lookup.scala 33:37]
    node _T_383 = mux(_T_105, UInt<4>("h00"), _T_382) @[Lookup.scala 33:37]
    node _T_384 = mux(_T_103, UInt<4>("h00"), _T_383) @[Lookup.scala 33:37]
    node _T_385 = mux(_T_101, UInt<4>("h00"), _T_384) @[Lookup.scala 33:37]
    node _T_386 = mux(_T_99, UInt<4>("h00"), _T_385) @[Lookup.scala 33:37]
    node _T_387 = mux(_T_97, UInt<4>("h00"), _T_386) @[Lookup.scala 33:37]
    node _T_388 = mux(_T_95, UInt<4>("h00"), _T_387) @[Lookup.scala 33:37]
    node _T_389 = mux(_T_93, UInt<4>("h03"), _T_388) @[Lookup.scala 33:37]
    node _T_390 = mux(_T_91, UInt<4>("h04"), _T_389) @[Lookup.scala 33:37]
    node _T_391 = mux(_T_89, UInt<4>("h04"), _T_390) @[Lookup.scala 33:37]
    node _T_392 = mux(_T_87, UInt<4>("h04"), _T_391) @[Lookup.scala 33:37]
    node _T_393 = mux(_T_85, UInt<4>("h03"), _T_392) @[Lookup.scala 33:37]
    node _T_394 = mux(_T_83, UInt<4>("h03"), _T_393) @[Lookup.scala 33:37]
    node _T_395 = mux(_T_81, UInt<4>("h03"), _T_394) @[Lookup.scala 33:37]
    node _T_396 = mux(_T_79, UInt<4>("h03"), _T_395) @[Lookup.scala 33:37]
    node _T_397 = mux(_T_77, UInt<4>("h03"), _T_396) @[Lookup.scala 33:37]
    node _T_398 = mux(_T_75, UInt<4>("h08"), _T_397) @[Lookup.scala 33:37]
    node _T_399 = mux(_T_73, UInt<4>("h08"), _T_398) @[Lookup.scala 33:37]
    node _T_400 = mux(_T_71, UInt<4>("h00"), _T_399) @[Lookup.scala 33:37]
    node _T_401 = mux(_T_69, UInt<4>("h00"), _T_400) @[Lookup.scala 33:37]
    node _T_402 = mux(_T_67, UInt<4>("h00"), _T_401) @[Lookup.scala 33:37]
    node _T_403 = mux(_T_65, UInt<4>("h00"), _T_402) @[Lookup.scala 33:37]
    node _T_404 = mux(_T_63, UInt<4>("h00"), _T_403) @[Lookup.scala 33:37]
    node _T_405 = mux(_T_61, UInt<4>("h00"), _T_404) @[Lookup.scala 33:37]
    node _T_406 = mux(_T_59, UInt<4>("h06"), _T_405) @[Lookup.scala 33:37]
    node _T_407 = mux(_T_57, UInt<4>("h02"), _T_406) @[Lookup.scala 33:37]
    node _T_408 = mux(_T_55, UInt<4>("h06"), _T_407) @[Lookup.scala 33:37]
    node _T_409 = mux(_T_53, UInt<4>("h02"), _T_408) @[Lookup.scala 33:37]
    node _T_410 = mux(_T_51, UInt<4>("h06"), _T_409) @[Lookup.scala 33:37]
    node _T_411 = mux(_T_49, UInt<4>("h02"), _T_410) @[Lookup.scala 33:37]
    node _T_412 = mux(_T_47, UInt<4>("h03"), _T_411) @[Lookup.scala 33:37]
    node _T_413 = mux(_T_45, UInt<4>("h02"), _T_412) @[Lookup.scala 33:37]
    node _T_414 = mux(_T_43, UInt<4>("h03"), _T_413) @[Lookup.scala 33:37]
    node _T_415 = mux(_T_41, UInt<4>("h02"), _T_414) @[Lookup.scala 33:37]
    node _T_416 = mux(_T_39, UInt<4>("h03"), _T_415) @[Lookup.scala 33:37]
    node _T_417 = mux(_T_37, UInt<4>("h02"), _T_416) @[Lookup.scala 33:37]
    node _T_418 = mux(_T_35, UInt<4>("h03"), _T_417) @[Lookup.scala 33:37]
    node _T_419 = mux(_T_33, UInt<4>("h02"), _T_418) @[Lookup.scala 33:37]
    node _T_420 = mux(_T_31, UInt<4>("h03"), _T_419) @[Lookup.scala 33:37]
    node _T_421 = mux(_T_29, UInt<4>("h02"), _T_420) @[Lookup.scala 33:37]
    node _T_422 = mux(_T_27, UInt<4>("h05"), _T_421) @[Lookup.scala 33:37]
    node _T_423 = mux(_T_25, UInt<4>("h05"), _T_422) @[Lookup.scala 33:37]
    node _T_424 = mux(_T_23, UInt<4>("h02"), _T_423) @[Lookup.scala 33:37]
    node _T_425 = mux(_T_21, UInt<4>("h03"), _T_424) @[Lookup.scala 33:37]
    node aluSrc2 = mux(_T_19, UInt<4>("h02"), _T_425) @[Lookup.scala 33:37]
    node _T_426 = mux(_T_135, UInt<4>("h03"), UInt<4>("h00")) @[Lookup.scala 33:37]
    node _T_427 = mux(_T_133, UInt<4>("h00"), _T_426) @[Lookup.scala 33:37]
    node _T_428 = mux(_T_131, UInt<4>("h00"), _T_427) @[Lookup.scala 33:37]
    node _T_429 = mux(_T_129, UInt<4>("h00"), _T_428) @[Lookup.scala 33:37]
    node _T_430 = mux(_T_127, UInt<4>("h00"), _T_429) @[Lookup.scala 33:37]
    node _T_431 = mux(_T_125, UInt<4>("h00"), _T_430) @[Lookup.scala 33:37]
    node _T_432 = mux(_T_123, UInt<4>("h00"), _T_431) @[Lookup.scala 33:37]
    node _T_433 = mux(_T_121, UInt<4>("h00"), _T_432) @[Lookup.scala 33:37]
    node _T_434 = mux(_T_119, UInt<4>("h00"), _T_433) @[Lookup.scala 33:37]
    node _T_435 = mux(_T_117, UInt<4>("h00"), _T_434) @[Lookup.scala 33:37]
    node _T_436 = mux(_T_115, UInt<4>("h00"), _T_435) @[Lookup.scala 33:37]
    node _T_437 = mux(_T_113, UInt<4>("h00"), _T_436) @[Lookup.scala 33:37]
    node _T_438 = mux(_T_111, UInt<4>("h00"), _T_437) @[Lookup.scala 33:37]
    node _T_439 = mux(_T_109, UInt<4>("h00"), _T_438) @[Lookup.scala 33:37]
    node _T_440 = mux(_T_107, UInt<4>("h00"), _T_439) @[Lookup.scala 33:37]
    node _T_441 = mux(_T_105, UInt<4>("h00"), _T_440) @[Lookup.scala 33:37]
    node _T_442 = mux(_T_103, UInt<4>("h00"), _T_441) @[Lookup.scala 33:37]
    node _T_443 = mux(_T_101, UInt<4>("h00"), _T_442) @[Lookup.scala 33:37]
    node _T_444 = mux(_T_99, UInt<4>("h00"), _T_443) @[Lookup.scala 33:37]
    node _T_445 = mux(_T_97, UInt<4>("h00"), _T_444) @[Lookup.scala 33:37]
    node _T_446 = mux(_T_95, UInt<4>("h00"), _T_445) @[Lookup.scala 33:37]
    node _T_447 = mux(_T_93, UInt<4>("h03"), _T_446) @[Lookup.scala 33:37]
    node _T_448 = mux(_T_91, UInt<4>("h00"), _T_447) @[Lookup.scala 33:37]
    node _T_449 = mux(_T_89, UInt<4>("h00"), _T_448) @[Lookup.scala 33:37]
    node _T_450 = mux(_T_87, UInt<4>("h00"), _T_449) @[Lookup.scala 33:37]
    node _T_451 = mux(_T_85, UInt<4>("h00"), _T_450) @[Lookup.scala 33:37]
    node _T_452 = mux(_T_83, UInt<4>("h00"), _T_451) @[Lookup.scala 33:37]
    node _T_453 = mux(_T_81, UInt<4>("h00"), _T_452) @[Lookup.scala 33:37]
    node _T_454 = mux(_T_79, UInt<4>("h00"), _T_453) @[Lookup.scala 33:37]
    node _T_455 = mux(_T_77, UInt<4>("h00"), _T_454) @[Lookup.scala 33:37]
    node _T_456 = mux(_T_75, UInt<4>("h00"), _T_455) @[Lookup.scala 33:37]
    node _T_457 = mux(_T_73, UInt<4>("h00"), _T_456) @[Lookup.scala 33:37]
    node _T_458 = mux(_T_71, UInt<4>("h00"), _T_457) @[Lookup.scala 33:37]
    node _T_459 = mux(_T_69, UInt<4>("h00"), _T_458) @[Lookup.scala 33:37]
    node _T_460 = mux(_T_67, UInt<4>("h00"), _T_459) @[Lookup.scala 33:37]
    node _T_461 = mux(_T_65, UInt<4>("h00"), _T_460) @[Lookup.scala 33:37]
    node _T_462 = mux(_T_63, UInt<4>("h00"), _T_461) @[Lookup.scala 33:37]
    node _T_463 = mux(_T_61, UInt<4>("h00"), _T_462) @[Lookup.scala 33:37]
    node _T_464 = mux(_T_59, UInt<4>("h09"), _T_463) @[Lookup.scala 33:37]
    node _T_465 = mux(_T_57, UInt<4>("h09"), _T_464) @[Lookup.scala 33:37]
    node _T_466 = mux(_T_55, UInt<4>("h08"), _T_465) @[Lookup.scala 33:37]
    node _T_467 = mux(_T_53, UInt<4>("h08"), _T_466) @[Lookup.scala 33:37]
    node _T_468 = mux(_T_51, UInt<4>("h07"), _T_467) @[Lookup.scala 33:37]
    node _T_469 = mux(_T_49, UInt<4>("h07"), _T_468) @[Lookup.scala 33:37]
    node _T_470 = mux(_T_47, UInt<4>("h06"), _T_469) @[Lookup.scala 33:37]
    node _T_471 = mux(_T_45, UInt<4>("h06"), _T_470) @[Lookup.scala 33:37]
    node _T_472 = mux(_T_43, UInt<4>("h05"), _T_471) @[Lookup.scala 33:37]
    node _T_473 = mux(_T_41, UInt<4>("h05"), _T_472) @[Lookup.scala 33:37]
    node _T_474 = mux(_T_39, UInt<4>("h04"), _T_473) @[Lookup.scala 33:37]
    node _T_475 = mux(_T_37, UInt<4>("h04"), _T_474) @[Lookup.scala 33:37]
    node _T_476 = mux(_T_35, UInt<4>("h03"), _T_475) @[Lookup.scala 33:37]
    node _T_477 = mux(_T_33, UInt<4>("h03"), _T_476) @[Lookup.scala 33:37]
    node _T_478 = mux(_T_31, UInt<4>("h02"), _T_477) @[Lookup.scala 33:37]
    node _T_479 = mux(_T_29, UInt<4>("h02"), _T_478) @[Lookup.scala 33:37]
    node _T_480 = mux(_T_27, UInt<4>("h00"), _T_479) @[Lookup.scala 33:37]
    node _T_481 = mux(_T_25, UInt<4>("h03"), _T_480) @[Lookup.scala 33:37]
    node _T_482 = mux(_T_23, UInt<4>("h01"), _T_481) @[Lookup.scala 33:37]
    node _T_483 = mux(_T_21, UInt<4>("h00"), _T_482) @[Lookup.scala 33:37]
    node aluOp = mux(_T_19, UInt<4>("h00"), _T_483) @[Lookup.scala 33:37]
    node _T_484 = mux(_T_135, UInt<3>("h00"), UInt<3>("h00")) @[Lookup.scala 33:37]
    node _T_485 = mux(_T_133, UInt<3>("h00"), _T_484) @[Lookup.scala 33:37]
    node _T_486 = mux(_T_131, UInt<3>("h00"), _T_485) @[Lookup.scala 33:37]
    node _T_487 = mux(_T_129, UInt<3>("h00"), _T_486) @[Lookup.scala 33:37]
    node _T_488 = mux(_T_127, UInt<3>("h00"), _T_487) @[Lookup.scala 33:37]
    node _T_489 = mux(_T_125, UInt<3>("h00"), _T_488) @[Lookup.scala 33:37]
    node _T_490 = mux(_T_123, UInt<3>("h00"), _T_489) @[Lookup.scala 33:37]
    node _T_491 = mux(_T_121, UInt<3>("h00"), _T_490) @[Lookup.scala 33:37]
    node _T_492 = mux(_T_119, UInt<3>("h00"), _T_491) @[Lookup.scala 33:37]
    node _T_493 = mux(_T_117, UInt<3>("h00"), _T_492) @[Lookup.scala 33:37]
    node _T_494 = mux(_T_115, UInt<3>("h00"), _T_493) @[Lookup.scala 33:37]
    node _T_495 = mux(_T_113, UInt<3>("h00"), _T_494) @[Lookup.scala 33:37]
    node _T_496 = mux(_T_111, UInt<3>("h00"), _T_495) @[Lookup.scala 33:37]
    node _T_497 = mux(_T_109, UInt<3>("h00"), _T_496) @[Lookup.scala 33:37]
    node _T_498 = mux(_T_107, UInt<3>("h00"), _T_497) @[Lookup.scala 33:37]
    node _T_499 = mux(_T_105, UInt<3>("h00"), _T_498) @[Lookup.scala 33:37]
    node _T_500 = mux(_T_103, UInt<3>("h00"), _T_499) @[Lookup.scala 33:37]
    node _T_501 = mux(_T_101, UInt<3>("h00"), _T_500) @[Lookup.scala 33:37]
    node _T_502 = mux(_T_99, UInt<3>("h00"), _T_501) @[Lookup.scala 33:37]
    node _T_503 = mux(_T_97, UInt<3>("h00"), _T_502) @[Lookup.scala 33:37]
    node _T_504 = mux(_T_95, UInt<3>("h00"), _T_503) @[Lookup.scala 33:37]
    node _T_505 = mux(_T_93, UInt<3>("h00"), _T_504) @[Lookup.scala 33:37]
    node _T_506 = mux(_T_91, UInt<3>("h00"), _T_505) @[Lookup.scala 33:37]
    node _T_507 = mux(_T_89, UInt<3>("h00"), _T_506) @[Lookup.scala 33:37]
    node _T_508 = mux(_T_87, UInt<3>("h00"), _T_507) @[Lookup.scala 33:37]
    node _T_509 = mux(_T_85, UInt<3>("h00"), _T_508) @[Lookup.scala 33:37]
    node _T_510 = mux(_T_83, UInt<3>("h00"), _T_509) @[Lookup.scala 33:37]
    node _T_511 = mux(_T_81, UInt<3>("h00"), _T_510) @[Lookup.scala 33:37]
    node _T_512 = mux(_T_79, UInt<3>("h00"), _T_511) @[Lookup.scala 33:37]
    node _T_513 = mux(_T_77, UInt<3>("h00"), _T_512) @[Lookup.scala 33:37]
    node _T_514 = mux(_T_75, UInt<3>("h01"), _T_513) @[Lookup.scala 33:37]
    node _T_515 = mux(_T_73, UInt<3>("h01"), _T_514) @[Lookup.scala 33:37]
    node _T_516 = mux(_T_71, UInt<3>("h07"), _T_515) @[Lookup.scala 33:37]
    node _T_517 = mux(_T_69, UInt<3>("h06"), _T_516) @[Lookup.scala 33:37]
    node _T_518 = mux(_T_67, UInt<3>("h05"), _T_517) @[Lookup.scala 33:37]
    node _T_519 = mux(_T_65, UInt<3>("h04"), _T_518) @[Lookup.scala 33:37]
    node _T_520 = mux(_T_63, UInt<3>("h03"), _T_519) @[Lookup.scala 33:37]
    node _T_521 = mux(_T_61, UInt<3>("h02"), _T_520) @[Lookup.scala 33:37]
    node _T_522 = mux(_T_59, UInt<3>("h00"), _T_521) @[Lookup.scala 33:37]
    node _T_523 = mux(_T_57, UInt<3>("h00"), _T_522) @[Lookup.scala 33:37]
    node _T_524 = mux(_T_55, UInt<3>("h00"), _T_523) @[Lookup.scala 33:37]
    node _T_525 = mux(_T_53, UInt<3>("h00"), _T_524) @[Lookup.scala 33:37]
    node _T_526 = mux(_T_51, UInt<3>("h00"), _T_525) @[Lookup.scala 33:37]
    node _T_527 = mux(_T_49, UInt<3>("h00"), _T_526) @[Lookup.scala 33:37]
    node _T_528 = mux(_T_47, UInt<3>("h00"), _T_527) @[Lookup.scala 33:37]
    node _T_529 = mux(_T_45, UInt<3>("h00"), _T_528) @[Lookup.scala 33:37]
    node _T_530 = mux(_T_43, UInt<3>("h00"), _T_529) @[Lookup.scala 33:37]
    node _T_531 = mux(_T_41, UInt<3>("h00"), _T_530) @[Lookup.scala 33:37]
    node _T_532 = mux(_T_39, UInt<3>("h00"), _T_531) @[Lookup.scala 33:37]
    node _T_533 = mux(_T_37, UInt<3>("h00"), _T_532) @[Lookup.scala 33:37]
    node _T_534 = mux(_T_35, UInt<3>("h00"), _T_533) @[Lookup.scala 33:37]
    node _T_535 = mux(_T_33, UInt<3>("h00"), _T_534) @[Lookup.scala 33:37]
    node _T_536 = mux(_T_31, UInt<3>("h00"), _T_535) @[Lookup.scala 33:37]
    node _T_537 = mux(_T_29, UInt<3>("h00"), _T_536) @[Lookup.scala 33:37]
    node _T_538 = mux(_T_27, UInt<3>("h00"), _T_537) @[Lookup.scala 33:37]
    node _T_539 = mux(_T_25, UInt<3>("h00"), _T_538) @[Lookup.scala 33:37]
    node _T_540 = mux(_T_23, UInt<3>("h00"), _T_539) @[Lookup.scala 33:37]
    node _T_541 = mux(_T_21, UInt<3>("h00"), _T_540) @[Lookup.scala 33:37]
    node branchOp = mux(_T_19, UInt<3>("h00"), _T_541) @[Lookup.scala 33:37]
    node _T_542 = mux(_T_135, UInt<4>("h0b"), UInt<4>("h00")) @[Lookup.scala 33:37]
    node _T_543 = mux(_T_133, UInt<4>("h00"), _T_542) @[Lookup.scala 33:37]
    node _T_544 = mux(_T_131, UInt<4>("h00"), _T_543) @[Lookup.scala 33:37]
    node _T_545 = mux(_T_129, UInt<4>("h00"), _T_544) @[Lookup.scala 33:37]
    node _T_546 = mux(_T_127, UInt<4>("h00"), _T_545) @[Lookup.scala 33:37]
    node _T_547 = mux(_T_125, UInt<4>("h00"), _T_546) @[Lookup.scala 33:37]
    node _T_548 = mux(_T_123, UInt<4>("h00"), _T_547) @[Lookup.scala 33:37]
    node _T_549 = mux(_T_121, UInt<4>("h00"), _T_548) @[Lookup.scala 33:37]
    node _T_550 = mux(_T_119, UInt<4>("h00"), _T_549) @[Lookup.scala 33:37]
    node _T_551 = mux(_T_117, UInt<4>("h00"), _T_550) @[Lookup.scala 33:37]
    node _T_552 = mux(_T_115, UInt<4>("h00"), _T_551) @[Lookup.scala 33:37]
    node _T_553 = mux(_T_113, UInt<4>("h00"), _T_552) @[Lookup.scala 33:37]
    node _T_554 = mux(_T_111, UInt<4>("h00"), _T_553) @[Lookup.scala 33:37]
    node _T_555 = mux(_T_109, UInt<4>("h00"), _T_554) @[Lookup.scala 33:37]
    node _T_556 = mux(_T_107, UInt<4>("h00"), _T_555) @[Lookup.scala 33:37]
    node _T_557 = mux(_T_105, UInt<4>("h00"), _T_556) @[Lookup.scala 33:37]
    node _T_558 = mux(_T_103, UInt<4>("h00"), _T_557) @[Lookup.scala 33:37]
    node _T_559 = mux(_T_101, UInt<4>("h00"), _T_558) @[Lookup.scala 33:37]
    node _T_560 = mux(_T_99, UInt<4>("h00"), _T_559) @[Lookup.scala 33:37]
    node _T_561 = mux(_T_97, UInt<4>("h00"), _T_560) @[Lookup.scala 33:37]
    node _T_562 = mux(_T_95, UInt<4>("h0a"), _T_561) @[Lookup.scala 33:37]
    node _T_563 = mux(_T_93, UInt<4>("h09"), _T_562) @[Lookup.scala 33:37]
    node _T_564 = mux(_T_91, UInt<4>("h08"), _T_563) @[Lookup.scala 33:37]
    node _T_565 = mux(_T_89, UInt<4>("h07"), _T_564) @[Lookup.scala 33:37]
    node _T_566 = mux(_T_87, UInt<4>("h06"), _T_565) @[Lookup.scala 33:37]
    node _T_567 = mux(_T_85, UInt<4>("h05"), _T_566) @[Lookup.scala 33:37]
    node _T_568 = mux(_T_83, UInt<4>("h04"), _T_567) @[Lookup.scala 33:37]
    node _T_569 = mux(_T_81, UInt<4>("h03"), _T_568) @[Lookup.scala 33:37]
    node _T_570 = mux(_T_79, UInt<4>("h02"), _T_569) @[Lookup.scala 33:37]
    node _T_571 = mux(_T_77, UInt<4>("h01"), _T_570) @[Lookup.scala 33:37]
    node _T_572 = mux(_T_75, UInt<4>("h00"), _T_571) @[Lookup.scala 33:37]
    node _T_573 = mux(_T_73, UInt<4>("h00"), _T_572) @[Lookup.scala 33:37]
    node _T_574 = mux(_T_71, UInt<4>("h00"), _T_573) @[Lookup.scala 33:37]
    node _T_575 = mux(_T_69, UInt<4>("h00"), _T_574) @[Lookup.scala 33:37]
    node _T_576 = mux(_T_67, UInt<4>("h00"), _T_575) @[Lookup.scala 33:37]
    node _T_577 = mux(_T_65, UInt<4>("h00"), _T_576) @[Lookup.scala 33:37]
    node _T_578 = mux(_T_63, UInt<4>("h00"), _T_577) @[Lookup.scala 33:37]
    node _T_579 = mux(_T_61, UInt<4>("h00"), _T_578) @[Lookup.scala 33:37]
    node _T_580 = mux(_T_59, UInt<4>("h00"), _T_579) @[Lookup.scala 33:37]
    node _T_581 = mux(_T_57, UInt<4>("h00"), _T_580) @[Lookup.scala 33:37]
    node _T_582 = mux(_T_55, UInt<4>("h00"), _T_581) @[Lookup.scala 33:37]
    node _T_583 = mux(_T_53, UInt<4>("h00"), _T_582) @[Lookup.scala 33:37]
    node _T_584 = mux(_T_51, UInt<4>("h00"), _T_583) @[Lookup.scala 33:37]
    node _T_585 = mux(_T_49, UInt<4>("h00"), _T_584) @[Lookup.scala 33:37]
    node _T_586 = mux(_T_47, UInt<4>("h00"), _T_585) @[Lookup.scala 33:37]
    node _T_587 = mux(_T_45, UInt<4>("h00"), _T_586) @[Lookup.scala 33:37]
    node _T_588 = mux(_T_43, UInt<4>("h00"), _T_587) @[Lookup.scala 33:37]
    node _T_589 = mux(_T_41, UInt<4>("h00"), _T_588) @[Lookup.scala 33:37]
    node _T_590 = mux(_T_39, UInt<4>("h00"), _T_589) @[Lookup.scala 33:37]
    node _T_591 = mux(_T_37, UInt<4>("h00"), _T_590) @[Lookup.scala 33:37]
    node _T_592 = mux(_T_35, UInt<4>("h00"), _T_591) @[Lookup.scala 33:37]
    node _T_593 = mux(_T_33, UInt<4>("h00"), _T_592) @[Lookup.scala 33:37]
    node _T_594 = mux(_T_31, UInt<4>("h00"), _T_593) @[Lookup.scala 33:37]
    node _T_595 = mux(_T_29, UInt<4>("h00"), _T_594) @[Lookup.scala 33:37]
    node _T_596 = mux(_T_27, UInt<4>("h00"), _T_595) @[Lookup.scala 33:37]
    node _T_597 = mux(_T_25, UInt<4>("h00"), _T_596) @[Lookup.scala 33:37]
    node _T_598 = mux(_T_23, UInt<4>("h00"), _T_597) @[Lookup.scala 33:37]
    node _T_599 = mux(_T_21, UInt<4>("h00"), _T_598) @[Lookup.scala 33:37]
    node lsuOp = mux(_T_19, UInt<4>("h00"), _T_599) @[Lookup.scala 33:37]
    node _T_600 = mux(_T_135, UInt<3>("h00"), UInt<3>("h00")) @[Lookup.scala 33:37]
    node _T_601 = mux(_T_133, UInt<3>("h00"), _T_600) @[Lookup.scala 33:37]
    node _T_602 = mux(_T_131, UInt<3>("h00"), _T_601) @[Lookup.scala 33:37]
    node _T_603 = mux(_T_129, UInt<3>("h00"), _T_602) @[Lookup.scala 33:37]
    node _T_604 = mux(_T_127, UInt<3>("h00"), _T_603) @[Lookup.scala 33:37]
    node _T_605 = mux(_T_125, UInt<3>("h00"), _T_604) @[Lookup.scala 33:37]
    node _T_606 = mux(_T_123, UInt<3>("h00"), _T_605) @[Lookup.scala 33:37]
    node _T_607 = mux(_T_121, UInt<3>("h00"), _T_606) @[Lookup.scala 33:37]
    node _T_608 = mux(_T_119, UInt<3>("h00"), _T_607) @[Lookup.scala 33:37]
    node _T_609 = mux(_T_117, UInt<3>("h00"), _T_608) @[Lookup.scala 33:37]
    node _T_610 = mux(_T_115, UInt<3>("h00"), _T_609) @[Lookup.scala 33:37]
    node _T_611 = mux(_T_113, UInt<3>("h00"), _T_610) @[Lookup.scala 33:37]
    node _T_612 = mux(_T_111, UInt<3>("h00"), _T_611) @[Lookup.scala 33:37]
    node _T_613 = mux(_T_109, UInt<3>("h00"), _T_612) @[Lookup.scala 33:37]
    node _T_614 = mux(_T_107, UInt<3>("h05"), _T_613) @[Lookup.scala 33:37]
    node _T_615 = mux(_T_105, UInt<3>("h04"), _T_614) @[Lookup.scala 33:37]
    node _T_616 = mux(_T_103, UInt<3>("h03"), _T_615) @[Lookup.scala 33:37]
    node _T_617 = mux(_T_101, UInt<3>("h05"), _T_616) @[Lookup.scala 33:37]
    node _T_618 = mux(_T_99, UInt<3>("h04"), _T_617) @[Lookup.scala 33:37]
    node _T_619 = mux(_T_97, UInt<3>("h03"), _T_618) @[Lookup.scala 33:37]
    node _T_620 = mux(_T_95, UInt<3>("h00"), _T_619) @[Lookup.scala 33:37]
    node _T_621 = mux(_T_93, UInt<3>("h00"), _T_620) @[Lookup.scala 33:37]
    node _T_622 = mux(_T_91, UInt<3>("h00"), _T_621) @[Lookup.scala 33:37]
    node _T_623 = mux(_T_89, UInt<3>("h00"), _T_622) @[Lookup.scala 33:37]
    node _T_624 = mux(_T_87, UInt<3>("h00"), _T_623) @[Lookup.scala 33:37]
    node _T_625 = mux(_T_85, UInt<3>("h00"), _T_624) @[Lookup.scala 33:37]
    node _T_626 = mux(_T_83, UInt<3>("h00"), _T_625) @[Lookup.scala 33:37]
    node _T_627 = mux(_T_81, UInt<3>("h00"), _T_626) @[Lookup.scala 33:37]
    node _T_628 = mux(_T_79, UInt<3>("h00"), _T_627) @[Lookup.scala 33:37]
    node _T_629 = mux(_T_77, UInt<3>("h00"), _T_628) @[Lookup.scala 33:37]
    node _T_630 = mux(_T_75, UInt<3>("h00"), _T_629) @[Lookup.scala 33:37]
    node _T_631 = mux(_T_73, UInt<3>("h00"), _T_630) @[Lookup.scala 33:37]
    node _T_632 = mux(_T_71, UInt<3>("h00"), _T_631) @[Lookup.scala 33:37]
    node _T_633 = mux(_T_69, UInt<3>("h00"), _T_632) @[Lookup.scala 33:37]
    node _T_634 = mux(_T_67, UInt<3>("h00"), _T_633) @[Lookup.scala 33:37]
    node _T_635 = mux(_T_65, UInt<3>("h00"), _T_634) @[Lookup.scala 33:37]
    node _T_636 = mux(_T_63, UInt<3>("h00"), _T_635) @[Lookup.scala 33:37]
    node _T_637 = mux(_T_61, UInt<3>("h00"), _T_636) @[Lookup.scala 33:37]
    node _T_638 = mux(_T_59, UInt<3>("h00"), _T_637) @[Lookup.scala 33:37]
    node _T_639 = mux(_T_57, UInt<3>("h00"), _T_638) @[Lookup.scala 33:37]
    node _T_640 = mux(_T_55, UInt<3>("h00"), _T_639) @[Lookup.scala 33:37]
    node _T_641 = mux(_T_53, UInt<3>("h00"), _T_640) @[Lookup.scala 33:37]
    node _T_642 = mux(_T_51, UInt<3>("h00"), _T_641) @[Lookup.scala 33:37]
    node _T_643 = mux(_T_49, UInt<3>("h00"), _T_642) @[Lookup.scala 33:37]
    node _T_644 = mux(_T_47, UInt<3>("h00"), _T_643) @[Lookup.scala 33:37]
    node _T_645 = mux(_T_45, UInt<3>("h00"), _T_644) @[Lookup.scala 33:37]
    node _T_646 = mux(_T_43, UInt<3>("h00"), _T_645) @[Lookup.scala 33:37]
    node _T_647 = mux(_T_41, UInt<3>("h00"), _T_646) @[Lookup.scala 33:37]
    node _T_648 = mux(_T_39, UInt<3>("h00"), _T_647) @[Lookup.scala 33:37]
    node _T_649 = mux(_T_37, UInt<3>("h00"), _T_648) @[Lookup.scala 33:37]
    node _T_650 = mux(_T_35, UInt<3>("h00"), _T_649) @[Lookup.scala 33:37]
    node _T_651 = mux(_T_33, UInt<3>("h00"), _T_650) @[Lookup.scala 33:37]
    node _T_652 = mux(_T_31, UInt<3>("h00"), _T_651) @[Lookup.scala 33:37]
    node _T_653 = mux(_T_29, UInt<3>("h00"), _T_652) @[Lookup.scala 33:37]
    node _T_654 = mux(_T_27, UInt<3>("h00"), _T_653) @[Lookup.scala 33:37]
    node _T_655 = mux(_T_25, UInt<3>("h00"), _T_654) @[Lookup.scala 33:37]
    node _T_656 = mux(_T_23, UInt<3>("h00"), _T_655) @[Lookup.scala 33:37]
    node _T_657 = mux(_T_21, UInt<3>("h00"), _T_656) @[Lookup.scala 33:37]
    node csrOp = mux(_T_19, UInt<3>("h00"), _T_657) @[Lookup.scala 33:37]
    node _T_658 = mux(_T_135, UInt<4>("h00"), UInt<4>("h00")) @[Lookup.scala 33:37]
    node _T_659 = mux(_T_133, UInt<4>("h00"), _T_658) @[Lookup.scala 33:37]
    node _T_660 = mux(_T_131, UInt<4>("h00"), _T_659) @[Lookup.scala 33:37]
    node _T_661 = mux(_T_129, UInt<4>("h00"), _T_660) @[Lookup.scala 33:37]
    node _T_662 = mux(_T_127, UInt<4>("h00"), _T_661) @[Lookup.scala 33:37]
    node _T_663 = mux(_T_125, UInt<4>("h00"), _T_662) @[Lookup.scala 33:37]
    node _T_664 = mux(_T_123, UInt<4>("h08"), _T_663) @[Lookup.scala 33:37]
    node _T_665 = mux(_T_121, UInt<4>("h07"), _T_664) @[Lookup.scala 33:37]
    node _T_666 = mux(_T_119, UInt<4>("h06"), _T_665) @[Lookup.scala 33:37]
    node _T_667 = mux(_T_117, UInt<4>("h05"), _T_666) @[Lookup.scala 33:37]
    node _T_668 = mux(_T_115, UInt<4>("h04"), _T_667) @[Lookup.scala 33:37]
    node _T_669 = mux(_T_113, UInt<4>("h03"), _T_668) @[Lookup.scala 33:37]
    node _T_670 = mux(_T_111, UInt<4>("h02"), _T_669) @[Lookup.scala 33:37]
    node _T_671 = mux(_T_109, UInt<4>("h01"), _T_670) @[Lookup.scala 33:37]
    node _T_672 = mux(_T_107, UInt<4>("h00"), _T_671) @[Lookup.scala 33:37]
    node _T_673 = mux(_T_105, UInt<4>("h00"), _T_672) @[Lookup.scala 33:37]
    node _T_674 = mux(_T_103, UInt<4>("h00"), _T_673) @[Lookup.scala 33:37]
    node _T_675 = mux(_T_101, UInt<4>("h00"), _T_674) @[Lookup.scala 33:37]
    node _T_676 = mux(_T_99, UInt<4>("h00"), _T_675) @[Lookup.scala 33:37]
    node _T_677 = mux(_T_97, UInt<4>("h00"), _T_676) @[Lookup.scala 33:37]
    node _T_678 = mux(_T_95, UInt<4>("h00"), _T_677) @[Lookup.scala 33:37]
    node _T_679 = mux(_T_93, UInt<4>("h00"), _T_678) @[Lookup.scala 33:37]
    node _T_680 = mux(_T_91, UInt<4>("h00"), _T_679) @[Lookup.scala 33:37]
    node _T_681 = mux(_T_89, UInt<4>("h00"), _T_680) @[Lookup.scala 33:37]
    node _T_682 = mux(_T_87, UInt<4>("h00"), _T_681) @[Lookup.scala 33:37]
    node _T_683 = mux(_T_85, UInt<4>("h00"), _T_682) @[Lookup.scala 33:37]
    node _T_684 = mux(_T_83, UInt<4>("h00"), _T_683) @[Lookup.scala 33:37]
    node _T_685 = mux(_T_81, UInt<4>("h00"), _T_684) @[Lookup.scala 33:37]
    node _T_686 = mux(_T_79, UInt<4>("h00"), _T_685) @[Lookup.scala 33:37]
    node _T_687 = mux(_T_77, UInt<4>("h00"), _T_686) @[Lookup.scala 33:37]
    node _T_688 = mux(_T_75, UInt<4>("h00"), _T_687) @[Lookup.scala 33:37]
    node _T_689 = mux(_T_73, UInt<4>("h00"), _T_688) @[Lookup.scala 33:37]
    node _T_690 = mux(_T_71, UInt<4>("h00"), _T_689) @[Lookup.scala 33:37]
    node _T_691 = mux(_T_69, UInt<4>("h00"), _T_690) @[Lookup.scala 33:37]
    node _T_692 = mux(_T_67, UInt<4>("h00"), _T_691) @[Lookup.scala 33:37]
    node _T_693 = mux(_T_65, UInt<4>("h00"), _T_692) @[Lookup.scala 33:37]
    node _T_694 = mux(_T_63, UInt<4>("h00"), _T_693) @[Lookup.scala 33:37]
    node _T_695 = mux(_T_61, UInt<4>("h00"), _T_694) @[Lookup.scala 33:37]
    node _T_696 = mux(_T_59, UInt<4>("h00"), _T_695) @[Lookup.scala 33:37]
    node _T_697 = mux(_T_57, UInt<4>("h00"), _T_696) @[Lookup.scala 33:37]
    node _T_698 = mux(_T_55, UInt<4>("h00"), _T_697) @[Lookup.scala 33:37]
    node _T_699 = mux(_T_53, UInt<4>("h00"), _T_698) @[Lookup.scala 33:37]
    node _T_700 = mux(_T_51, UInt<4>("h00"), _T_699) @[Lookup.scala 33:37]
    node _T_701 = mux(_T_49, UInt<4>("h00"), _T_700) @[Lookup.scala 33:37]
    node _T_702 = mux(_T_47, UInt<4>("h00"), _T_701) @[Lookup.scala 33:37]
    node _T_703 = mux(_T_45, UInt<4>("h00"), _T_702) @[Lookup.scala 33:37]
    node _T_704 = mux(_T_43, UInt<4>("h00"), _T_703) @[Lookup.scala 33:37]
    node _T_705 = mux(_T_41, UInt<4>("h00"), _T_704) @[Lookup.scala 33:37]
    node _T_706 = mux(_T_39, UInt<4>("h00"), _T_705) @[Lookup.scala 33:37]
    node _T_707 = mux(_T_37, UInt<4>("h00"), _T_706) @[Lookup.scala 33:37]
    node _T_708 = mux(_T_35, UInt<4>("h00"), _T_707) @[Lookup.scala 33:37]
    node _T_709 = mux(_T_33, UInt<4>("h00"), _T_708) @[Lookup.scala 33:37]
    node _T_710 = mux(_T_31, UInt<4>("h00"), _T_709) @[Lookup.scala 33:37]
    node _T_711 = mux(_T_29, UInt<4>("h00"), _T_710) @[Lookup.scala 33:37]
    node _T_712 = mux(_T_27, UInt<4>("h00"), _T_711) @[Lookup.scala 33:37]
    node _T_713 = mux(_T_25, UInt<4>("h00"), _T_712) @[Lookup.scala 33:37]
    node _T_714 = mux(_T_23, UInt<4>("h00"), _T_713) @[Lookup.scala 33:37]
    node _T_715 = mux(_T_21, UInt<4>("h00"), _T_714) @[Lookup.scala 33:37]
    node mduOp = mux(_T_19, UInt<4>("h00"), _T_715) @[Lookup.scala 33:37]
    node _T_716 = mux(_T_135, UInt<4>("h0a"), UInt<4>("h05")) @[Lookup.scala 33:37]
    node _T_717 = mux(_T_133, UInt<4>("h00"), _T_716) @[Lookup.scala 33:37]
    node _T_718 = mux(_T_131, UInt<4>("h04"), _T_717) @[Lookup.scala 33:37]
    node _T_719 = mux(_T_129, UInt<4>("h03"), _T_718) @[Lookup.scala 33:37]
    node _T_720 = mux(_T_127, UInt<4>("h02"), _T_719) @[Lookup.scala 33:37]
    node _T_721 = mux(_T_125, UInt<4>("h01"), _T_720) @[Lookup.scala 33:37]
    node _T_722 = mux(_T_123, UInt<4>("h00"), _T_721) @[Lookup.scala 33:37]
    node _T_723 = mux(_T_121, UInt<4>("h00"), _T_722) @[Lookup.scala 33:37]
    node _T_724 = mux(_T_119, UInt<4>("h00"), _T_723) @[Lookup.scala 33:37]
    node _T_725 = mux(_T_117, UInt<4>("h00"), _T_724) @[Lookup.scala 33:37]
    node _T_726 = mux(_T_115, UInt<4>("h00"), _T_725) @[Lookup.scala 33:37]
    node _T_727 = mux(_T_113, UInt<4>("h00"), _T_726) @[Lookup.scala 33:37]
    node _T_728 = mux(_T_111, UInt<4>("h00"), _T_727) @[Lookup.scala 33:37]
    node _T_729 = mux(_T_109, UInt<4>("h00"), _T_728) @[Lookup.scala 33:37]
    node _T_730 = mux(_T_107, UInt<4>("h00"), _T_729) @[Lookup.scala 33:37]
    node _T_731 = mux(_T_105, UInt<4>("h00"), _T_730) @[Lookup.scala 33:37]
    node _T_732 = mux(_T_103, UInt<4>("h00"), _T_731) @[Lookup.scala 33:37]
    node _T_733 = mux(_T_101, UInt<4>("h00"), _T_732) @[Lookup.scala 33:37]
    node _T_734 = mux(_T_99, UInt<4>("h00"), _T_733) @[Lookup.scala 33:37]
    node _T_735 = mux(_T_97, UInt<4>("h00"), _T_734) @[Lookup.scala 33:37]
    node _T_736 = mux(_T_95, UInt<4>("h00"), _T_735) @[Lookup.scala 33:37]
    node _T_737 = mux(_T_93, UInt<4>("h00"), _T_736) @[Lookup.scala 33:37]
    node _T_738 = mux(_T_91, UInt<4>("h08"), _T_737) @[Lookup.scala 33:37]
    node _T_739 = mux(_T_89, UInt<4>("h08"), _T_738) @[Lookup.scala 33:37]
    node _T_740 = mux(_T_87, UInt<4>("h08"), _T_739) @[Lookup.scala 33:37]
    node _T_741 = mux(_T_85, UInt<4>("h08"), _T_740) @[Lookup.scala 33:37]
    node _T_742 = mux(_T_83, UInt<4>("h08"), _T_741) @[Lookup.scala 33:37]
    node _T_743 = mux(_T_81, UInt<4>("h08"), _T_742) @[Lookup.scala 33:37]
    node _T_744 = mux(_T_79, UInt<4>("h08"), _T_743) @[Lookup.scala 33:37]
    node _T_745 = mux(_T_77, UInt<4>("h08"), _T_744) @[Lookup.scala 33:37]
    node _T_746 = mux(_T_75, UInt<4>("h00"), _T_745) @[Lookup.scala 33:37]
    node _T_747 = mux(_T_73, UInt<4>("h00"), _T_746) @[Lookup.scala 33:37]
    node _T_748 = mux(_T_71, UInt<4>("h00"), _T_747) @[Lookup.scala 33:37]
    node _T_749 = mux(_T_69, UInt<4>("h00"), _T_748) @[Lookup.scala 33:37]
    node _T_750 = mux(_T_67, UInt<4>("h00"), _T_749) @[Lookup.scala 33:37]
    node _T_751 = mux(_T_65, UInt<4>("h00"), _T_750) @[Lookup.scala 33:37]
    node _T_752 = mux(_T_63, UInt<4>("h00"), _T_751) @[Lookup.scala 33:37]
    node _T_753 = mux(_T_61, UInt<4>("h00"), _T_752) @[Lookup.scala 33:37]
    node _T_754 = mux(_T_59, UInt<4>("h00"), _T_753) @[Lookup.scala 33:37]
    node _T_755 = mux(_T_57, UInt<4>("h00"), _T_754) @[Lookup.scala 33:37]
    node _T_756 = mux(_T_55, UInt<4>("h00"), _T_755) @[Lookup.scala 33:37]
    node _T_757 = mux(_T_53, UInt<4>("h00"), _T_756) @[Lookup.scala 33:37]
    node _T_758 = mux(_T_51, UInt<4>("h00"), _T_757) @[Lookup.scala 33:37]
    node _T_759 = mux(_T_49, UInt<4>("h00"), _T_758) @[Lookup.scala 33:37]
    node _T_760 = mux(_T_47, UInt<4>("h00"), _T_759) @[Lookup.scala 33:37]
    node _T_761 = mux(_T_45, UInt<4>("h00"), _T_760) @[Lookup.scala 33:37]
    node _T_762 = mux(_T_43, UInt<4>("h00"), _T_761) @[Lookup.scala 33:37]
    node _T_763 = mux(_T_41, UInt<4>("h00"), _T_762) @[Lookup.scala 33:37]
    node _T_764 = mux(_T_39, UInt<4>("h00"), _T_763) @[Lookup.scala 33:37]
    node _T_765 = mux(_T_37, UInt<4>("h00"), _T_764) @[Lookup.scala 33:37]
    node _T_766 = mux(_T_35, UInt<4>("h00"), _T_765) @[Lookup.scala 33:37]
    node _T_767 = mux(_T_33, UInt<4>("h00"), _T_766) @[Lookup.scala 33:37]
    node _T_768 = mux(_T_31, UInt<4>("h00"), _T_767) @[Lookup.scala 33:37]
    node _T_769 = mux(_T_29, UInt<4>("h00"), _T_768) @[Lookup.scala 33:37]
    node _T_770 = mux(_T_27, UInt<4>("h00"), _T_769) @[Lookup.scala 33:37]
    node _T_771 = mux(_T_25, UInt<4>("h00"), _T_770) @[Lookup.scala 33:37]
    node _T_772 = mux(_T_23, UInt<4>("h00"), _T_771) @[Lookup.scala 33:37]
    node _T_773 = mux(_T_21, UInt<4>("h00"), _T_772) @[Lookup.scala 33:37]
    node excType = mux(_T_19, UInt<4>("h00"), _T_773) @[Lookup.scala 33:37]
    node all_jump = eq(branchOp, UInt<3>("h01")) @[ID.scala 63:27]
    node _T_774 = asSInt(io.if_i.pc) @[ID.scala 64:29]
    node _T_775 = asSInt(immJ) @[ID.scala 64:43]
    node _T_776 = add(_T_774, _T_775) @[ID.scala 64:36]
    node _T_777 = tail(_T_776, 1) @[ID.scala 64:36]
    node _T_778 = asSInt(_T_777) @[ID.scala 64:36]
    node jal_pc = asUInt(_T_778) @[ID.scala 64:51]
    node _T_779 = asSInt(io.read1.data) @[ID.scala 65:32]
    node _T_780 = asSInt(immI) @[ID.scala 65:46]
    node _T_781 = add(_T_779, _T_780) @[ID.scala 65:39]
    node _T_782 = tail(_T_781, 1) @[ID.scala 65:39]
    node imm_jalr = asSInt(_T_782) @[ID.scala 65:39]
    node _T_783 = bits(imm_jalr, 31, 1) @[ID.scala 66:29]
    node jalr_pc = cat(_T_783, UInt<1>("h00")) @[Cat.scala 30:58]
    node pc_j = mux(regEn1, jalr_pc, jal_pc) @[ID.scala 67:17]
    node _T_784 = asSInt(io.if_i.pc) @[ID.scala 68:26]
    node _T_785 = asSInt(immB) @[ID.scala 68:40]
    node _T_786 = add(_T_784, _T_785) @[ID.scala 68:33]
    node _T_787 = tail(_T_786, 1) @[ID.scala 68:33]
    node _T_788 = asSInt(_T_787) @[ID.scala 68:33]
    node pc_b = asUInt(_T_788) @[ID.scala 68:48]
    node _T_789 = eq(branchOp, UInt<3>("h00")) @[ID.scala 69:29]
    node _T_790 = mux(all_jump, pc_j, pc_b) @[ID.scala 70:19]
    node takepc = mux(_T_789, UInt<1>("h00"), _T_790) @[ID.scala 69:19]
    node _T_791 = eq(io.read1.data, io.read2.data) @[ID.scala 73:32]
    node _T_792 = neq(io.read1.data, io.read2.data) @[ID.scala 74:32]
    node _T_793 = asSInt(io.read1.data) @[ID.scala 75:32]
    node _T_794 = asSInt(io.read2.data) @[ID.scala 75:55]
    node _T_795 = lt(_T_793, _T_794) @[ID.scala 75:39]
    node _T_796 = asSInt(io.read1.data) @[ID.scala 76:32]
    node _T_797 = asSInt(io.read2.data) @[ID.scala 76:56]
    node _T_798 = geq(_T_796, _T_797) @[ID.scala 76:39]
    node _T_799 = lt(io.read1.data, io.read2.data) @[ID.scala 77:32]
    node _T_800 = geq(io.read1.data, io.read2.data) @[ID.scala 78:32]
    node _T_801 = eq(UInt<3>("h07"), branchOp) @[Mux.scala 68:19]
    node _T_802 = mux(_T_801, _T_800, UInt<1>("h00")) @[Mux.scala 68:16]
    node _T_803 = eq(UInt<3>("h06"), branchOp) @[Mux.scala 68:19]
    node _T_804 = mux(_T_803, _T_799, _T_802) @[Mux.scala 68:16]
    node _T_805 = eq(UInt<3>("h05"), branchOp) @[Mux.scala 68:19]
    node _T_806 = mux(_T_805, _T_798, _T_804) @[Mux.scala 68:16]
    node _T_807 = eq(UInt<3>("h04"), branchOp) @[Mux.scala 68:19]
    node _T_808 = mux(_T_807, _T_795, _T_806) @[Mux.scala 68:16]
    node _T_809 = eq(UInt<3>("h03"), branchOp) @[Mux.scala 68:19]
    node _T_810 = mux(_T_809, _T_792, _T_808) @[Mux.scala 68:16]
    node _T_811 = eq(UInt<3>("h02"), branchOp) @[Mux.scala 68:19]
    node _T_812 = mux(_T_811, _T_791, _T_810) @[Mux.scala 68:16]
    node _T_813 = eq(UInt<3>("h01"), branchOp) @[Mux.scala 68:19]
    node branchteke = mux(_T_813, UInt<1>("h01"), _T_812) @[Mux.scala 68:16]
    node _T_814 = neq(branchOp, UInt<3>("h00")) @[ID.scala 81:29]
    node _T_815 = neq(io.if_i.bpu_take, branchteke) @[ID.scala 81:58]
    node _T_816 = neq(io.if_i.bpu_takepc, takepc) @[ID.scala 81:97]
    node _T_817 = or(_T_815, _T_816) @[ID.scala 81:74]
    node branchmiss = and(_T_814, _T_817) @[ID.scala 81:37]
    node _T_818 = add(io.if_i.pc, UInt<3>("h04")) @[ID.scala 82:49]
    node _T_819 = tail(_T_818, 1) @[ID.scala 82:49]
    node flushpc = mux(branchteke, takepc, _T_819) @[ID.scala 82:20]
    node _T_820 = bits(takepc, 1, 0) @[ID.scala 83:41]
    node _T_821 = neq(_T_820, UInt<1>("h00")) @[ID.scala 83:48]
    node addrFault = and(branchteke, _T_821) @[ID.scala 83:32]
    node _T_822 = eq(rd, UInt<1>("h00")) @[ID.scala 87:23]
    node _T_823 = mux(_T_822, UInt<3>("h02"), UInt<3>("h03")) @[ID.scala 87:19]
    node _T_824 = eq(rs1, UInt<1>("h00")) @[ID.scala 88:24]
    node _T_825 = mux(_T_824, UInt<3>("h01"), UInt<3>("h04")) @[ID.scala 88:19]
    node _T_826 = eq(rs1, UInt<1>("h00")) @[ID.scala 89:24]
    node _T_827 = mux(_T_826, UInt<3>("h01"), UInt<3>("h05")) @[ID.scala 89:19]
    node _T_828 = eq(UInt<3>("h05"), csrOp) @[Mux.scala 68:19]
    node _T_829 = mux(_T_828, _T_827, UInt<3>("h00")) @[Mux.scala 68:16]
    node _T_830 = eq(UInt<3>("h04"), csrOp) @[Mux.scala 68:19]
    node _T_831 = mux(_T_830, _T_825, _T_829) @[Mux.scala 68:16]
    node _T_832 = eq(UInt<3>("h03"), csrOp) @[Mux.scala 68:19]
    node csrActOp = mux(_T_832, _T_823, _T_831) @[Mux.scala 68:16]
    node csren = neq(csrActOp, UInt<3>("h00")) @[ID.scala 91:24]
    node _T_833 = eq(csren, UInt<1>("h00")) @[ID.scala 92:23]
    node _T_834 = mux(regEn1, io.read1.data, rs1) @[ID.scala 92:39]
    node csrData = mux(_T_833, UInt<1>("h00"), _T_834) @[ID.scala 92:22]
    node _T_835 = neq(csrOp, UInt<3>("h00")) @[ID.scala 95:31]
    node _T_836 = eq(io.csrread.csr_valid, UInt<1>("h00")) @[ID.scala 95:46]
    node _T_837 = and(_T_835, _T_836) @[ID.scala 95:43]
    node _T_838 = mux(addrFault, UInt<4>("h07"), excType) @[ID.scala 97:24]
    node _T_839 = mux(io.if_i.misaligned, UInt<4>("h07"), _T_838) @[ID.scala 96:24]
    node exceptType = mux(_T_837, UInt<4>("h05"), _T_839) @[ID.scala 95:24]
    node exceptValue = mux(addrFault, takepc, UInt<1>("h00")) @[ID.scala 98:24]
    io.csrread.csr_op <= csrActOp @[ID.scala 100:20]
    node _T_840 = mux(csren, immI, UInt<1>("h00")) @[ID.scala 101:28]
    io.csrread.csr_raddr <= _T_840 @[ID.scala 101:23]
    node _T_841 = eq(io.stallid, UInt<1>("h00")) @[ID.scala 104:16]
    node _T_842 = eq(addrFault, UInt<1>("h00")) @[ID.scala 104:31]
    node _T_843 = and(_T_841, _T_842) @[ID.scala 104:28]
    node _T_844 = and(_T_843, branchmiss) @[ID.scala 104:42]
    io.flush <= _T_844 @[ID.scala 104:13]
    io.flushpc <= flushpc @[ID.scala 105:15]
    io.branchteke <= branchteke @[ID.scala 106:16]
    io.takepc <= takepc @[ID.scala 107:12]
    io.read1.en <= regEn1 @[ID.scala 109:17]
    io.read1.addr <= rs1 @[ID.scala 110:17]
    io.read2.en <= regEn2 @[ID.scala 111:17]
    io.read2.addr <= rs2 @[ID.scala 112:17]
    io.id_o.aluOp <= aluOp @[ID.scala 114:16]
    io.id_o.csrOp <= csrActOp @[ID.scala 115:16]
    io.id_o.csrAddr <= immI @[ID.scala 116:18]
    io.id_o.csrwData <= csrData @[ID.scala 117:19]
    io.id_o.csren <= csren @[ID.scala 118:16]
    io.id_o.csrrData <= io.csrread.csr_rdata @[ID.scala 119:19]
    io.id_o.lsuOp <= lsuOp @[ID.scala 120:16]
    io.id_o.lsuData <= io.read2.data @[ID.scala 121:18]
    io.id_o.mduOp <= mduOp @[ID.scala 122:17]
    node _T_845 = asSInt(io.read1.data) @[ID.scala 49:34]
    node _T_846 = asSInt(io.read2.data) @[ID.scala 50:34]
    node _T_847 = asSInt(immI) @[ID.scala 51:25]
    node _T_848 = asSInt(immS) @[ID.scala 52:25]
    node _T_849 = asSInt(immU) @[ID.scala 53:25]
    node _T_850 = cvt(rs2) @[ID.scala 54:24]
    node _T_851 = asSInt(io.if_i.pc) @[ID.scala 55:31]
    node _T_852 = eq(UInt<4>("h08"), aluSrc1) @[Mux.scala 68:19]
    node _T_853 = mux(_T_852, asSInt(UInt<4>("h04")), asSInt(UInt<1>("h00"))) @[Mux.scala 68:16]
    node _T_854 = eq(UInt<4>("h07"), aluSrc1) @[Mux.scala 68:19]
    node _T_855 = mux(_T_854, _T_851, _T_853) @[Mux.scala 68:16]
    node _T_856 = eq(UInt<4>("h06"), aluSrc1) @[Mux.scala 68:19]
    node _T_857 = mux(_T_856, _T_850, _T_855) @[Mux.scala 68:16]
    node _T_858 = eq(UInt<4>("h05"), aluSrc1) @[Mux.scala 68:19]
    node _T_859 = mux(_T_858, _T_849, _T_857) @[Mux.scala 68:16]
    node _T_860 = eq(UInt<4>("h04"), aluSrc1) @[Mux.scala 68:19]
    node _T_861 = mux(_T_860, _T_848, _T_859) @[Mux.scala 68:16]
    node _T_862 = eq(UInt<4>("h03"), aluSrc1) @[Mux.scala 68:19]
    node _T_863 = mux(_T_862, _T_847, _T_861) @[Mux.scala 68:16]
    node _T_864 = eq(UInt<4>("h02"), aluSrc1) @[Mux.scala 68:19]
    node _T_865 = mux(_T_864, _T_846, _T_863) @[Mux.scala 68:16]
    node _T_866 = eq(UInt<4>("h01"), aluSrc1) @[Mux.scala 68:19]
    node _T_867 = mux(_T_866, _T_845, _T_865) @[Mux.scala 68:16]
    node _T_868 = asUInt(_T_867) @[ID.scala 123:40]
    io.id_o.opr1 <= _T_868 @[ID.scala 123:16]
    node _T_869 = asSInt(io.read1.data) @[ID.scala 49:34]
    node _T_870 = asSInt(io.read2.data) @[ID.scala 50:34]
    node _T_871 = asSInt(immI) @[ID.scala 51:25]
    node _T_872 = asSInt(immS) @[ID.scala 52:25]
    node _T_873 = asSInt(immU) @[ID.scala 53:25]
    node _T_874 = cvt(rs2) @[ID.scala 54:24]
    node _T_875 = asSInt(io.if_i.pc) @[ID.scala 55:31]
    node _T_876 = eq(UInt<4>("h08"), aluSrc2) @[Mux.scala 68:19]
    node _T_877 = mux(_T_876, asSInt(UInt<4>("h04")), asSInt(UInt<1>("h00"))) @[Mux.scala 68:16]
    node _T_878 = eq(UInt<4>("h07"), aluSrc2) @[Mux.scala 68:19]
    node _T_879 = mux(_T_878, _T_875, _T_877) @[Mux.scala 68:16]
    node _T_880 = eq(UInt<4>("h06"), aluSrc2) @[Mux.scala 68:19]
    node _T_881 = mux(_T_880, _T_874, _T_879) @[Mux.scala 68:16]
    node _T_882 = eq(UInt<4>("h05"), aluSrc2) @[Mux.scala 68:19]
    node _T_883 = mux(_T_882, _T_873, _T_881) @[Mux.scala 68:16]
    node _T_884 = eq(UInt<4>("h04"), aluSrc2) @[Mux.scala 68:19]
    node _T_885 = mux(_T_884, _T_872, _T_883) @[Mux.scala 68:16]
    node _T_886 = eq(UInt<4>("h03"), aluSrc2) @[Mux.scala 68:19]
    node _T_887 = mux(_T_886, _T_871, _T_885) @[Mux.scala 68:16]
    node _T_888 = eq(UInt<4>("h02"), aluSrc2) @[Mux.scala 68:19]
    node _T_889 = mux(_T_888, _T_870, _T_887) @[Mux.scala 68:16]
    node _T_890 = eq(UInt<4>("h01"), aluSrc2) @[Mux.scala 68:19]
    node _T_891 = mux(_T_890, _T_869, _T_889) @[Mux.scala 68:16]
    node _T_892 = asUInt(_T_891) @[ID.scala 124:40]
    io.id_o.opr2 <= _T_892 @[ID.scala 124:16]
    io.id_o.excType <= exceptType @[ID.scala 125:18]
    io.id_o.excValue <= exceptValue @[ID.scala 126:19]
    io.id_o.inst <= inst @[ID.scala 127:16]
    io.id_o.valid <= io.if_i.valid @[ID.scala 128:17]
    io.id_o.currentPc <= io.if_i.pc @[ID.scala 129:21]
    io.id_o.regWen <= regWen @[ID.scala 130:22]
    io.id_o.regWaddr <= rd @[ID.scala 131:22]
    
  module MidStage_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip flush : UInt<1>, flip stallPrev : UInt<1>, flip stallNext : UInt<1>, flip prev : {aluOp : UInt<4>, opr1 : UInt<32>, opr2 : UInt<32>, mduOp : UInt<4>, lsuOp : UInt<4>, lsuData : UInt<32>, regWen : UInt<1>, regWaddr : UInt<5>, csrOp : UInt<3>, csrAddr : UInt<12>, csren : UInt<1>, csrrData : UInt<32>, csrwData : UInt<32>, excType : UInt<4>, excValue : UInt<32>, valid : UInt<1>, inst : UInt<32>, currentPc : UInt<32>}, next : {aluOp : UInt<4>, opr1 : UInt<32>, opr2 : UInt<32>, mduOp : UInt<4>, lsuOp : UInt<4>, lsuData : UInt<32>, regWen : UInt<1>, regWaddr : UInt<5>, csrOp : UInt<3>, csrAddr : UInt<12>, csren : UInt<1>, csrrData : UInt<32>, csrwData : UInt<32>, excType : UInt<4>, excValue : UInt<32>, valid : UInt<1>, inst : UInt<32>, currentPc : UInt<32>}}
    
    wire _T : {aluOp : UInt<4>, opr1 : UInt<32>, opr2 : UInt<32>, mduOp : UInt<4>, lsuOp : UInt<4>, lsuData : UInt<32>, regWen : UInt<1>, regWaddr : UInt<5>, csrOp : UInt<3>, csrAddr : UInt<12>, csren : UInt<1>, csrrData : UInt<32>, csrwData : UInt<32>, excType : UInt<4>, excValue : UInt<32>, valid : UInt<1>, inst : UInt<32>, currentPc : UInt<32>} @[coreio.scala 28:31]
    _T.currentPc <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.inst <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.valid <= UInt<1>("h00") @[coreio.scala 28:31]
    _T.excValue <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.excType <= UInt<4>("h00") @[coreio.scala 28:31]
    _T.csrwData <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.csrrData <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.csren <= UInt<1>("h00") @[coreio.scala 28:31]
    _T.csrAddr <= UInt<12>("h00") @[coreio.scala 28:31]
    _T.csrOp <= UInt<3>("h00") @[coreio.scala 28:31]
    _T.regWaddr <= UInt<5>("h00") @[coreio.scala 28:31]
    _T.regWen <= UInt<1>("h00") @[coreio.scala 28:31]
    _T.lsuData <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.lsuOp <= UInt<4>("h00") @[coreio.scala 28:31]
    _T.mduOp <= UInt<4>("h00") @[coreio.scala 28:31]
    _T.opr2 <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.opr1 <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.aluOp <= UInt<4>("h00") @[coreio.scala 28:31]
    reg ff : {aluOp : UInt<4>, opr1 : UInt<32>, opr2 : UInt<32>, mduOp : UInt<4>, lsuOp : UInt<4>, lsuData : UInt<32>, regWen : UInt<1>, regWaddr : UInt<5>, csrOp : UInt<3>, csrAddr : UInt<12>, csren : UInt<1>, csrrData : UInt<32>, csrwData : UInt<32>, excType : UInt<4>, excValue : UInt<32>, valid : UInt<1>, inst : UInt<32>, currentPc : UInt<32>}, clock with : (reset => (reset, _T)) @[MidStage.scala 17:19]
    node _T_1 = eq(io.stallNext, UInt<1>("h00")) @[MidStage.scala 18:37]
    node _T_2 = and(io.stallPrev, _T_1) @[MidStage.scala 18:34]
    node _T_3 = or(io.flush, _T_2) @[MidStage.scala 18:18]
    when _T_3 : @[MidStage.scala 18:53]
      wire _T_4 : {aluOp : UInt<4>, opr1 : UInt<32>, opr2 : UInt<32>, mduOp : UInt<4>, lsuOp : UInt<4>, lsuData : UInt<32>, regWen : UInt<1>, regWaddr : UInt<5>, csrOp : UInt<3>, csrAddr : UInt<12>, csren : UInt<1>, csrrData : UInt<32>, csrwData : UInt<32>, excType : UInt<4>, excValue : UInt<32>, valid : UInt<1>, inst : UInt<32>, currentPc : UInt<32>} @[coreio.scala 28:31]
      _T_4.currentPc <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.inst <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.valid <= UInt<1>("h00") @[coreio.scala 28:31]
      _T_4.excValue <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.excType <= UInt<4>("h00") @[coreio.scala 28:31]
      _T_4.csrwData <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.csrrData <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.csren <= UInt<1>("h00") @[coreio.scala 28:31]
      _T_4.csrAddr <= UInt<12>("h00") @[coreio.scala 28:31]
      _T_4.csrOp <= UInt<3>("h00") @[coreio.scala 28:31]
      _T_4.regWaddr <= UInt<5>("h00") @[coreio.scala 28:31]
      _T_4.regWen <= UInt<1>("h00") @[coreio.scala 28:31]
      _T_4.lsuData <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.lsuOp <= UInt<4>("h00") @[coreio.scala 28:31]
      _T_4.mduOp <= UInt<4>("h00") @[coreio.scala 28:31]
      _T_4.opr2 <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.opr1 <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.aluOp <= UInt<4>("h00") @[coreio.scala 28:31]
      ff.currentPc <= _T_4.currentPc @[MidStage.scala 19:8]
      ff.inst <= _T_4.inst @[MidStage.scala 19:8]
      ff.valid <= _T_4.valid @[MidStage.scala 19:8]
      ff.excValue <= _T_4.excValue @[MidStage.scala 19:8]
      ff.excType <= _T_4.excType @[MidStage.scala 19:8]
      ff.csrwData <= _T_4.csrwData @[MidStage.scala 19:8]
      ff.csrrData <= _T_4.csrrData @[MidStage.scala 19:8]
      ff.csren <= _T_4.csren @[MidStage.scala 19:8]
      ff.csrAddr <= _T_4.csrAddr @[MidStage.scala 19:8]
      ff.csrOp <= _T_4.csrOp @[MidStage.scala 19:8]
      ff.regWaddr <= _T_4.regWaddr @[MidStage.scala 19:8]
      ff.regWen <= _T_4.regWen @[MidStage.scala 19:8]
      ff.lsuData <= _T_4.lsuData @[MidStage.scala 19:8]
      ff.lsuOp <= _T_4.lsuOp @[MidStage.scala 19:8]
      ff.mduOp <= _T_4.mduOp @[MidStage.scala 19:8]
      ff.opr2 <= _T_4.opr2 @[MidStage.scala 19:8]
      ff.opr1 <= _T_4.opr1 @[MidStage.scala 19:8]
      ff.aluOp <= _T_4.aluOp @[MidStage.scala 19:8]
      skip @[MidStage.scala 18:53]
    else : @[MidStage.scala 21:28]
      node _T_5 = eq(io.stallPrev, UInt<1>("h00")) @[MidStage.scala 21:13]
      when _T_5 : @[MidStage.scala 21:28]
        ff.currentPc <= io.prev.currentPc @[MidStage.scala 22:8]
        ff.inst <= io.prev.inst @[MidStage.scala 22:8]
        ff.valid <= io.prev.valid @[MidStage.scala 22:8]
        ff.excValue <= io.prev.excValue @[MidStage.scala 22:8]
        ff.excType <= io.prev.excType @[MidStage.scala 22:8]
        ff.csrwData <= io.prev.csrwData @[MidStage.scala 22:8]
        ff.csrrData <= io.prev.csrrData @[MidStage.scala 22:8]
        ff.csren <= io.prev.csren @[MidStage.scala 22:8]
        ff.csrAddr <= io.prev.csrAddr @[MidStage.scala 22:8]
        ff.csrOp <= io.prev.csrOp @[MidStage.scala 22:8]
        ff.regWaddr <= io.prev.regWaddr @[MidStage.scala 22:8]
        ff.regWen <= io.prev.regWen @[MidStage.scala 22:8]
        ff.lsuData <= io.prev.lsuData @[MidStage.scala 22:8]
        ff.lsuOp <= io.prev.lsuOp @[MidStage.scala 22:8]
        ff.mduOp <= io.prev.mduOp @[MidStage.scala 22:8]
        ff.opr2 <= io.prev.opr2 @[MidStage.scala 22:8]
        ff.opr1 <= io.prev.opr1 @[MidStage.scala 22:8]
        ff.aluOp <= io.prev.aluOp @[MidStage.scala 22:8]
        skip @[MidStage.scala 21:28]
    io.next.currentPc <= ff.currentPc @[MidStage.scala 25:11]
    io.next.inst <= ff.inst @[MidStage.scala 25:11]
    io.next.valid <= ff.valid @[MidStage.scala 25:11]
    io.next.excValue <= ff.excValue @[MidStage.scala 25:11]
    io.next.excType <= ff.excType @[MidStage.scala 25:11]
    io.next.csrwData <= ff.csrwData @[MidStage.scala 25:11]
    io.next.csrrData <= ff.csrrData @[MidStage.scala 25:11]
    io.next.csren <= ff.csren @[MidStage.scala 25:11]
    io.next.csrAddr <= ff.csrAddr @[MidStage.scala 25:11]
    io.next.csrOp <= ff.csrOp @[MidStage.scala 25:11]
    io.next.regWaddr <= ff.regWaddr @[MidStage.scala 25:11]
    io.next.regWen <= ff.regWen @[MidStage.scala 25:11]
    io.next.lsuData <= ff.lsuData @[MidStage.scala 25:11]
    io.next.lsuOp <= ff.lsuOp @[MidStage.scala 25:11]
    io.next.mduOp <= ff.mduOp @[MidStage.scala 25:11]
    io.next.opr2 <= ff.opr2 @[MidStage.scala 25:11]
    io.next.opr1 <= ff.opr1 @[MidStage.scala 25:11]
    io.next.aluOp <= ff.aluOp @[MidStage.scala 25:11]
    
  module EX : 
    input clock : Clock
    input reset : Reset
    output io : {flip id_i : {aluOp : UInt<4>, opr1 : UInt<32>, opr2 : UInt<32>, mduOp : UInt<4>, lsuOp : UInt<4>, lsuData : UInt<32>, regWen : UInt<1>, regWaddr : UInt<5>, csrOp : UInt<3>, csrAddr : UInt<12>, csren : UInt<1>, csrrData : UInt<32>, csrwData : UInt<32>, excType : UInt<4>, excValue : UInt<32>, valid : UInt<1>, inst : UInt<32>, currentPc : UInt<32>}, stallReq : UInt<1>, ex_o : {lsuOp : UInt<4>, lsuData : UInt<32>, reg : {en : UInt<1>, addr : UInt<5>, data : UInt<32>}, load : UInt<1>, csr : {op : UInt<3>, addr : UInt<12>, data : UInt<32>, retired : UInt<1>}, excType : UInt<4>, excValue : UInt<32>, valid : UInt<1>, inst : UInt<32>, currentPc : UInt<32>}}
    
    node _T = add(io.id_i.opr1, io.id_i.opr2) @[EX.scala 22:22]
    node _T_1 = tail(_T, 1) @[EX.scala 22:22]
    node _T_2 = sub(io.id_i.opr1, io.id_i.opr2) @[EX.scala 23:22]
    node _T_3 = tail(_T_2, 1) @[EX.scala 23:22]
    node _T_4 = and(io.id_i.opr1, io.id_i.opr2) @[EX.scala 24:22]
    node _T_5 = or(io.id_i.opr1, io.id_i.opr2) @[EX.scala 25:22]
    node _T_6 = xor(io.id_i.opr1, io.id_i.opr2) @[EX.scala 26:22]
    node _T_7 = bits(io.id_i.opr2, 4, 0) @[EX.scala 27:28]
    node _T_8 = dshl(io.id_i.opr1, _T_7) @[EX.scala 27:22]
    node _T_9 = asSInt(io.id_i.opr1) @[EX.scala 28:23]
    node _T_10 = bits(io.id_i.opr2, 4, 0) @[EX.scala 28:35]
    node _T_11 = dshr(_T_9, _T_10) @[EX.scala 28:29]
    node _T_12 = asUInt(_T_11) @[EX.scala 28:42]
    node _T_13 = bits(io.id_i.opr2, 4, 0) @[EX.scala 29:28]
    node _T_14 = dshr(io.id_i.opr1, _T_13) @[EX.scala 29:22]
    node _T_15 = asSInt(io.id_i.opr1) @[EX.scala 30:23]
    node _T_16 = asSInt(io.id_i.opr2) @[EX.scala 30:37]
    node _T_17 = lt(_T_15, _T_16) @[EX.scala 30:30]
    node _T_18 = lt(io.id_i.opr1, io.id_i.opr2) @[EX.scala 31:23]
    node _T_19 = eq(UInt<4>("h06"), io.id_i.aluOp) @[Mux.scala 68:19]
    node _T_20 = mux(_T_19, _T_18, UInt<1>("h00")) @[Mux.scala 68:16]
    node _T_21 = eq(UInt<4>("h05"), io.id_i.aluOp) @[Mux.scala 68:19]
    node _T_22 = mux(_T_21, _T_17, _T_20) @[Mux.scala 68:16]
    node _T_23 = eq(UInt<4>("h08"), io.id_i.aluOp) @[Mux.scala 68:19]
    node _T_24 = mux(_T_23, _T_14, _T_22) @[Mux.scala 68:16]
    node _T_25 = eq(UInt<4>("h09"), io.id_i.aluOp) @[Mux.scala 68:19]
    node _T_26 = mux(_T_25, _T_12, _T_24) @[Mux.scala 68:16]
    node _T_27 = eq(UInt<4>("h07"), io.id_i.aluOp) @[Mux.scala 68:19]
    node _T_28 = mux(_T_27, _T_8, _T_26) @[Mux.scala 68:16]
    node _T_29 = eq(UInt<4>("h02"), io.id_i.aluOp) @[Mux.scala 68:19]
    node _T_30 = mux(_T_29, _T_6, _T_28) @[Mux.scala 68:16]
    node _T_31 = eq(UInt<4>("h03"), io.id_i.aluOp) @[Mux.scala 68:19]
    node _T_32 = mux(_T_31, _T_5, _T_30) @[Mux.scala 68:16]
    node _T_33 = eq(UInt<4>("h04"), io.id_i.aluOp) @[Mux.scala 68:19]
    node _T_34 = mux(_T_33, _T_4, _T_32) @[Mux.scala 68:16]
    node _T_35 = eq(UInt<4>("h01"), io.id_i.aluOp) @[Mux.scala 68:19]
    node _T_36 = mux(_T_35, _T_3, _T_34) @[Mux.scala 68:16]
    node _T_37 = eq(UInt<4>("h00"), io.id_i.aluOp) @[Mux.scala 68:19]
    node Aluresult = mux(_T_37, _T_1, _T_36) @[Mux.scala 68:16]
    node result = mux(io.id_i.csren, io.id_i.csrrData, Aluresult) @[EX.scala 34:19]
    node _T_38 = neq(io.id_i.lsuOp, UInt<4>("h00")) @[EX.scala 35:31]
    node load = and(_T_38, io.id_i.regWen) @[EX.scala 35:43]
    node retired = neq(io.id_i.inst, UInt<32>("h013")) @[EX.scala 36:30]
    io.stallReq <= UInt<1>("h00") @[EX.scala 39:24]
    io.ex_o.lsuOp <= io.id_i.lsuOp @[EX.scala 40:24]
    io.ex_o.lsuData <= io.id_i.lsuData @[EX.scala 41:24]
    io.ex_o.reg.en <= io.id_i.regWen @[EX.scala 42:24]
    io.ex_o.reg.addr <= io.id_i.regWaddr @[EX.scala 43:24]
    io.ex_o.reg.data <= result @[EX.scala 44:24]
    io.ex_o.load <= load @[EX.scala 45:24]
    io.ex_o.csr.op <= io.id_i.csrOp @[EX.scala 47:24]
    io.ex_o.csr.addr <= io.id_i.csrAddr @[EX.scala 48:24]
    io.ex_o.csr.data <= io.id_i.csrwData @[EX.scala 49:24]
    io.ex_o.csr.retired <= retired @[EX.scala 50:24]
    io.ex_o.excType <= io.id_i.excType @[EX.scala 51:24]
    io.ex_o.excValue <= io.id_i.excValue @[EX.scala 52:24]
    io.ex_o.valid <= io.id_i.valid @[EX.scala 53:24]
    io.ex_o.inst <= io.id_i.inst @[EX.scala 54:24]
    io.ex_o.currentPc <= io.id_i.currentPc @[EX.scala 55:24]
    
  module MidStage_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip flush : UInt<1>, flip stallPrev : UInt<1>, flip stallNext : UInt<1>, flip prev : {lsuOp : UInt<4>, lsuData : UInt<32>, reg : {en : UInt<1>, addr : UInt<5>, data : UInt<32>}, load : UInt<1>, csr : {op : UInt<3>, addr : UInt<12>, data : UInt<32>, retired : UInt<1>}, excType : UInt<4>, excValue : UInt<32>, valid : UInt<1>, inst : UInt<32>, currentPc : UInt<32>}, next : {lsuOp : UInt<4>, lsuData : UInt<32>, reg : {en : UInt<1>, addr : UInt<5>, data : UInt<32>}, load : UInt<1>, csr : {op : UInt<3>, addr : UInt<12>, data : UInt<32>, retired : UInt<1>}, excType : UInt<4>, excValue : UInt<32>, valid : UInt<1>, inst : UInt<32>, currentPc : UInt<32>}}
    
    wire _T : {lsuOp : UInt<4>, lsuData : UInt<32>, reg : {en : UInt<1>, addr : UInt<5>, data : UInt<32>}, load : UInt<1>, csr : {op : UInt<3>, addr : UInt<12>, data : UInt<32>, retired : UInt<1>}, excType : UInt<4>, excValue : UInt<32>, valid : UInt<1>, inst : UInt<32>, currentPc : UInt<32>} @[coreio.scala 28:31]
    _T.currentPc <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.inst <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.valid <= UInt<1>("h00") @[coreio.scala 28:31]
    _T.excValue <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.excType <= UInt<4>("h00") @[coreio.scala 28:31]
    _T.csr.retired <= UInt<1>("h00") @[coreio.scala 28:31]
    _T.csr.data <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.csr.addr <= UInt<12>("h00") @[coreio.scala 28:31]
    _T.csr.op <= UInt<3>("h00") @[coreio.scala 28:31]
    _T.load <= UInt<1>("h00") @[coreio.scala 28:31]
    _T.reg.data <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.reg.addr <= UInt<5>("h00") @[coreio.scala 28:31]
    _T.reg.en <= UInt<1>("h00") @[coreio.scala 28:31]
    _T.lsuData <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.lsuOp <= UInt<4>("h00") @[coreio.scala 28:31]
    reg ff : {lsuOp : UInt<4>, lsuData : UInt<32>, reg : {en : UInt<1>, addr : UInt<5>, data : UInt<32>}, load : UInt<1>, csr : {op : UInt<3>, addr : UInt<12>, data : UInt<32>, retired : UInt<1>}, excType : UInt<4>, excValue : UInt<32>, valid : UInt<1>, inst : UInt<32>, currentPc : UInt<32>}, clock with : (reset => (reset, _T)) @[MidStage.scala 17:19]
    node _T_1 = eq(io.stallNext, UInt<1>("h00")) @[MidStage.scala 18:37]
    node _T_2 = and(io.stallPrev, _T_1) @[MidStage.scala 18:34]
    node _T_3 = or(io.flush, _T_2) @[MidStage.scala 18:18]
    when _T_3 : @[MidStage.scala 18:53]
      wire _T_4 : {lsuOp : UInt<4>, lsuData : UInt<32>, reg : {en : UInt<1>, addr : UInt<5>, data : UInt<32>}, load : UInt<1>, csr : {op : UInt<3>, addr : UInt<12>, data : UInt<32>, retired : UInt<1>}, excType : UInt<4>, excValue : UInt<32>, valid : UInt<1>, inst : UInt<32>, currentPc : UInt<32>} @[coreio.scala 28:31]
      _T_4.currentPc <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.inst <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.valid <= UInt<1>("h00") @[coreio.scala 28:31]
      _T_4.excValue <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.excType <= UInt<4>("h00") @[coreio.scala 28:31]
      _T_4.csr.retired <= UInt<1>("h00") @[coreio.scala 28:31]
      _T_4.csr.data <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.csr.addr <= UInt<12>("h00") @[coreio.scala 28:31]
      _T_4.csr.op <= UInt<3>("h00") @[coreio.scala 28:31]
      _T_4.load <= UInt<1>("h00") @[coreio.scala 28:31]
      _T_4.reg.data <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.reg.addr <= UInt<5>("h00") @[coreio.scala 28:31]
      _T_4.reg.en <= UInt<1>("h00") @[coreio.scala 28:31]
      _T_4.lsuData <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.lsuOp <= UInt<4>("h00") @[coreio.scala 28:31]
      ff.currentPc <= _T_4.currentPc @[MidStage.scala 19:8]
      ff.inst <= _T_4.inst @[MidStage.scala 19:8]
      ff.valid <= _T_4.valid @[MidStage.scala 19:8]
      ff.excValue <= _T_4.excValue @[MidStage.scala 19:8]
      ff.excType <= _T_4.excType @[MidStage.scala 19:8]
      ff.csr.retired <= _T_4.csr.retired @[MidStage.scala 19:8]
      ff.csr.data <= _T_4.csr.data @[MidStage.scala 19:8]
      ff.csr.addr <= _T_4.csr.addr @[MidStage.scala 19:8]
      ff.csr.op <= _T_4.csr.op @[MidStage.scala 19:8]
      ff.load <= _T_4.load @[MidStage.scala 19:8]
      ff.reg.data <= _T_4.reg.data @[MidStage.scala 19:8]
      ff.reg.addr <= _T_4.reg.addr @[MidStage.scala 19:8]
      ff.reg.en <= _T_4.reg.en @[MidStage.scala 19:8]
      ff.lsuData <= _T_4.lsuData @[MidStage.scala 19:8]
      ff.lsuOp <= _T_4.lsuOp @[MidStage.scala 19:8]
      skip @[MidStage.scala 18:53]
    else : @[MidStage.scala 21:28]
      node _T_5 = eq(io.stallPrev, UInt<1>("h00")) @[MidStage.scala 21:13]
      when _T_5 : @[MidStage.scala 21:28]
        ff.currentPc <= io.prev.currentPc @[MidStage.scala 22:8]
        ff.inst <= io.prev.inst @[MidStage.scala 22:8]
        ff.valid <= io.prev.valid @[MidStage.scala 22:8]
        ff.excValue <= io.prev.excValue @[MidStage.scala 22:8]
        ff.excType <= io.prev.excType @[MidStage.scala 22:8]
        ff.csr.retired <= io.prev.csr.retired @[MidStage.scala 22:8]
        ff.csr.data <= io.prev.csr.data @[MidStage.scala 22:8]
        ff.csr.addr <= io.prev.csr.addr @[MidStage.scala 22:8]
        ff.csr.op <= io.prev.csr.op @[MidStage.scala 22:8]
        ff.load <= io.prev.load @[MidStage.scala 22:8]
        ff.reg.data <= io.prev.reg.data @[MidStage.scala 22:8]
        ff.reg.addr <= io.prev.reg.addr @[MidStage.scala 22:8]
        ff.reg.en <= io.prev.reg.en @[MidStage.scala 22:8]
        ff.lsuData <= io.prev.lsuData @[MidStage.scala 22:8]
        ff.lsuOp <= io.prev.lsuOp @[MidStage.scala 22:8]
        skip @[MidStage.scala 21:28]
    io.next.currentPc <= ff.currentPc @[MidStage.scala 25:11]
    io.next.inst <= ff.inst @[MidStage.scala 25:11]
    io.next.valid <= ff.valid @[MidStage.scala 25:11]
    io.next.excValue <= ff.excValue @[MidStage.scala 25:11]
    io.next.excType <= ff.excType @[MidStage.scala 25:11]
    io.next.csr.retired <= ff.csr.retired @[MidStage.scala 25:11]
    io.next.csr.data <= ff.csr.data @[MidStage.scala 25:11]
    io.next.csr.addr <= ff.csr.addr @[MidStage.scala 25:11]
    io.next.csr.op <= ff.csr.op @[MidStage.scala 25:11]
    io.next.load <= ff.load @[MidStage.scala 25:11]
    io.next.reg.data <= ff.reg.data @[MidStage.scala 25:11]
    io.next.reg.addr <= ff.reg.addr @[MidStage.scala 25:11]
    io.next.reg.en <= ff.reg.en @[MidStage.scala 25:11]
    io.next.lsuData <= ff.lsuData @[MidStage.scala 25:11]
    io.next.lsuOp <= ff.lsuOp @[MidStage.scala 25:11]
    
  module MEM : 
    input clock : Clock
    input reset : Reset
    output io : {flip ex_i : {lsuOp : UInt<4>, lsuData : UInt<32>, reg : {en : UInt<1>, addr : UInt<5>, data : UInt<32>}, load : UInt<1>, csr : {op : UInt<3>, addr : UInt<12>, data : UInt<32>, retired : UInt<1>}, excType : UInt<4>, excValue : UInt<32>, valid : UInt<1>, inst : UInt<32>, currentPc : UInt<32>}, stallReq : UInt<1>, except : {hasTrap : UInt<1>, isMret : UInt<1>, isSret : UInt<1>, excCause : UInt<31>, excPc : UInt<32>, excValue : UInt<32>}, flip csrHasInt : UInt<1>, flip csrBusy : UInt<1>, mem_o : {reg : {en : UInt<1>, addr : UInt<5>, data : UInt<32>}, csr : {op : UInt<3>, addr : UInt<12>, data : UInt<32>, retired : UInt<1>}, currentPc : UInt<32>, inst : UInt<32>}, state : UInt<32>, axi : {flip master_awready : UInt<1>, master_awvalid : UInt<1>, master_awaddr : UInt<32>, master_awid : UInt<4>, master_awlen : UInt<8>, master_awsize : UInt<3>, master_awburst : UInt<2>, flip master_wready : UInt<1>, master_wvalid : UInt<1>, master_wdata : UInt<32>, master_wstrb : UInt<4>, master_wlast : UInt<1>, master_bready : UInt<1>, flip master_bvalid : UInt<1>, flip master_bresp : UInt<2>, flip master_bid : UInt<4>, flip master_arready : UInt<1>, master_arvalid : UInt<1>, master_araddr : UInt<32>, master_arid : UInt<4>, master_arlen : UInt<8>, master_arsize : UInt<3>, master_arburst : UInt<2>, master_rready : UInt<1>, flip master_rvalid : UInt<1>, flip master_rresp : UInt<2>, flip master_rdata : UInt<32>, flip master_rlast : UInt<1>, flip master_rid : UInt<4>}}
    
    node _T = and(io.ex_i.lsuOp, UInt<4>("h0f")) @[Lookup.scala 31:38]
    node _T_1 = eq(UInt<1>("h01"), _T) @[Lookup.scala 31:38]
    node _T_2 = and(io.ex_i.lsuOp, UInt<4>("h0f")) @[Lookup.scala 31:38]
    node _T_3 = eq(UInt<2>("h02"), _T_2) @[Lookup.scala 31:38]
    node _T_4 = and(io.ex_i.lsuOp, UInt<4>("h0f")) @[Lookup.scala 31:38]
    node _T_5 = eq(UInt<2>("h03"), _T_4) @[Lookup.scala 31:38]
    node _T_6 = and(io.ex_i.lsuOp, UInt<4>("h0f")) @[Lookup.scala 31:38]
    node _T_7 = eq(UInt<3>("h04"), _T_6) @[Lookup.scala 31:38]
    node _T_8 = and(io.ex_i.lsuOp, UInt<4>("h0f")) @[Lookup.scala 31:38]
    node _T_9 = eq(UInt<3>("h05"), _T_8) @[Lookup.scala 31:38]
    node _T_10 = and(io.ex_i.lsuOp, UInt<4>("h0f")) @[Lookup.scala 31:38]
    node _T_11 = eq(UInt<3>("h06"), _T_10) @[Lookup.scala 31:38]
    node _T_12 = and(io.ex_i.lsuOp, UInt<4>("h0f")) @[Lookup.scala 31:38]
    node _T_13 = eq(UInt<3>("h07"), _T_12) @[Lookup.scala 31:38]
    node _T_14 = and(io.ex_i.lsuOp, UInt<4>("h0f")) @[Lookup.scala 31:38]
    node _T_15 = eq(UInt<4>("h08"), _T_14) @[Lookup.scala 31:38]
    node _T_16 = mux(_T_15, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_17 = mux(_T_13, UInt<1>("h01"), _T_16) @[Lookup.scala 33:37]
    node _T_18 = mux(_T_11, UInt<1>("h01"), _T_17) @[Lookup.scala 33:37]
    node _T_19 = mux(_T_9, UInt<1>("h00"), _T_18) @[Lookup.scala 33:37]
    node _T_20 = mux(_T_7, UInt<1>("h00"), _T_19) @[Lookup.scala 33:37]
    node _T_21 = mux(_T_5, UInt<1>("h00"), _T_20) @[Lookup.scala 33:37]
    node _T_22 = mux(_T_3, UInt<1>("h00"), _T_21) @[Lookup.scala 33:37]
    node wen = mux(_T_1, UInt<1>("h00"), _T_22) @[Lookup.scala 33:37]
    node _T_23 = mux(_T_15, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_24 = mux(_T_13, UInt<1>("h00"), _T_23) @[Lookup.scala 33:37]
    node _T_25 = mux(_T_11, UInt<1>("h00"), _T_24) @[Lookup.scala 33:37]
    node _T_26 = mux(_T_9, UInt<1>("h01"), _T_25) @[Lookup.scala 33:37]
    node _T_27 = mux(_T_7, UInt<1>("h01"), _T_26) @[Lookup.scala 33:37]
    node _T_28 = mux(_T_5, UInt<1>("h01"), _T_27) @[Lookup.scala 33:37]
    node _T_29 = mux(_T_3, UInt<1>("h01"), _T_28) @[Lookup.scala 33:37]
    node ren = mux(_T_1, UInt<1>("h01"), _T_29) @[Lookup.scala 33:37]
    node _T_30 = mux(_T_15, UInt<2>("h02"), UInt<2>("h00")) @[Lookup.scala 33:37]
    node _T_31 = mux(_T_13, UInt<2>("h01"), _T_30) @[Lookup.scala 33:37]
    node _T_32 = mux(_T_11, UInt<2>("h00"), _T_31) @[Lookup.scala 33:37]
    node _T_33 = mux(_T_9, UInt<2>("h01"), _T_32) @[Lookup.scala 33:37]
    node _T_34 = mux(_T_7, UInt<2>("h00"), _T_33) @[Lookup.scala 33:37]
    node _T_35 = mux(_T_5, UInt<2>("h02"), _T_34) @[Lookup.scala 33:37]
    node _T_36 = mux(_T_3, UInt<2>("h01"), _T_35) @[Lookup.scala 33:37]
    node width = mux(_T_1, UInt<2>("h00"), _T_36) @[Lookup.scala 33:37]
    node _T_37 = mux(_T_15, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_38 = mux(_T_13, UInt<1>("h00"), _T_37) @[Lookup.scala 33:37]
    node _T_39 = mux(_T_11, UInt<1>("h00"), _T_38) @[Lookup.scala 33:37]
    node _T_40 = mux(_T_9, UInt<1>("h00"), _T_39) @[Lookup.scala 33:37]
    node _T_41 = mux(_T_7, UInt<1>("h00"), _T_40) @[Lookup.scala 33:37]
    node _T_42 = mux(_T_5, UInt<1>("h00"), _T_41) @[Lookup.scala 33:37]
    node _T_43 = mux(_T_3, UInt<1>("h01"), _T_42) @[Lookup.scala 33:37]
    node signed = mux(_T_1, UInt<1>("h01"), _T_43) @[Lookup.scala 33:37]
    node sel = bits(io.ex_i.reg.data, 1, 0) @[MEM.scala 28:29]
    node _T_44 = eq(UInt<2>("h02"), width) @[Mux.scala 68:19]
    node _T_45 = mux(_T_44, UInt<4>("h0f"), UInt<1>("h00")) @[Mux.scala 68:16]
    node _T_46 = eq(UInt<2>("h01"), width) @[Mux.scala 68:19]
    node _T_47 = mux(_T_46, UInt<4>("h03"), _T_45) @[Mux.scala 68:16]
    node _T_48 = eq(UInt<2>("h00"), width) @[Mux.scala 68:19]
    node writeEn = mux(_T_48, UInt<4>("h01"), _T_47) @[Mux.scala 68:16]
    node ar_hs = and(io.axi.master_arvalid, io.axi.master_arready) @[MEM.scala 38:37]
    node r_hs = and(io.axi.master_rvalid, io.axi.master_rready) @[MEM.scala 39:35]
    node aw_hs = and(io.axi.master_awvalid, io.axi.master_awready) @[MEM.scala 40:37]
    node w_hs = and(io.axi.master_wvalid, io.axi.master_wready) @[MEM.scala 41:35]
    node b_hs = and(io.axi.master_bvalid, io.axi.master_bready) @[MEM.scala 42:35]
    reg state : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[MEM.scala 46:22]
    node _T_49 = eq(UInt<3>("h00"), state) @[Conditional.scala 37:30]
    when _T_49 : @[Conditional.scala 40:58]
      node _T_50 = eq(io.csrBusy, UInt<1>("h00")) @[MEM.scala 51:12]
      node _T_51 = eq(io.except.hasTrap, UInt<1>("h00")) @[MEM.scala 51:27]
      node _T_52 = and(_T_50, _T_51) @[MEM.scala 51:24]
      when _T_52 : @[MEM.scala 51:47]
        when wen : @[MEM.scala 52:19]
          state <= UInt<3>("h01") @[MEM.scala 53:17]
          skip @[MEM.scala 52:19]
        else : @[MEM.scala 54:25]
          when ren : @[MEM.scala 54:25]
            state <= UInt<3>("h04") @[MEM.scala 55:17]
            skip @[MEM.scala 54:25]
        skip @[MEM.scala 51:47]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_53 = eq(UInt<3>("h01"), state) @[Conditional.scala 37:30]
      when _T_53 : @[Conditional.scala 39:67]
        when aw_hs : @[MEM.scala 60:19]
          state <= UInt<3>("h02") @[MEM.scala 60:27]
          skip @[MEM.scala 60:19]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_54 = eq(UInt<3>("h02"), state) @[Conditional.scala 37:30]
        when _T_54 : @[Conditional.scala 39:67]
          when w_hs : @[MEM.scala 63:18]
            state <= UInt<3>("h03") @[MEM.scala 63:26]
            skip @[MEM.scala 63:18]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_55 = eq(UInt<3>("h03"), state) @[Conditional.scala 37:30]
          when _T_55 : @[Conditional.scala 39:67]
            when b_hs : @[MEM.scala 66:18]
              state <= UInt<3>("h00") @[MEM.scala 66:26]
              skip @[MEM.scala 66:18]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_56 = eq(UInt<3>("h04"), state) @[Conditional.scala 37:30]
            when _T_56 : @[Conditional.scala 39:67]
              when ar_hs : @[MEM.scala 69:19]
                state <= UInt<3>("h05") @[MEM.scala 69:27]
                skip @[MEM.scala 69:19]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_57 = eq(UInt<3>("h05"), state) @[Conditional.scala 37:30]
              when _T_57 : @[Conditional.scala 39:67]
                when r_hs : @[MEM.scala 72:18]
                  state <= UInt<3>("h00") @[MEM.scala 72:26]
                  skip @[MEM.scala 72:18]
                skip @[Conditional.scala 39:67]
    node _T_58 = eq(state, UInt<3>("h04")) @[MEM.scala 77:35]
    io.axi.master_arvalid <= _T_58 @[MEM.scala 77:25]
    io.axi.master_araddr <= io.ex_i.reg.data @[MEM.scala 78:24]
    io.axi.master_arid <= UInt<1>("h00") @[MEM.scala 79:22]
    io.axi.master_arlen <= UInt<1>("h00") @[MEM.scala 80:23]
    io.axi.master_arsize <= UInt<2>("h02") @[MEM.scala 81:24]
    io.axi.master_arburst <= UInt<1>("h01") @[MEM.scala 82:25]
    node _T_59 = eq(state, UInt<3>("h05")) @[MEM.scala 83:34]
    io.axi.master_rready <= _T_59 @[MEM.scala 83:24]
    node _T_60 = neq(state, UInt<3>("h00")) @[MEM.scala 85:35]
    io.axi.master_awvalid <= _T_60 @[MEM.scala 85:25]
    io.axi.master_awaddr <= io.ex_i.reg.data @[MEM.scala 86:24]
    io.axi.master_awid <= UInt<1>("h00") @[MEM.scala 87:22]
    io.axi.master_awlen <= UInt<1>("h00") @[MEM.scala 88:23]
    io.axi.master_awsize <= UInt<2>("h02") @[MEM.scala 89:24]
    io.axi.master_awburst <= UInt<1>("h01") @[MEM.scala 90:25]
    node _T_61 = eq(state, UInt<3>("h02")) @[MEM.scala 91:34]
    io.axi.master_wvalid <= _T_61 @[MEM.scala 91:24]
    io.axi.master_wdata <= io.ex_i.lsuData @[MEM.scala 92:23]
    io.axi.master_wstrb <= writeEn @[MEM.scala 93:23]
    io.axi.master_wlast <= UInt<1>("h01") @[MEM.scala 94:23]
    node _T_62 = eq(state, UInt<3>("h03")) @[MEM.scala 95:34]
    io.axi.master_bready <= _T_62 @[MEM.scala 95:24]
    node _T_63 = or(b_hs, r_hs) @[MEM.scala 97:27]
    node _T_64 = or(ren, wen) @[MEM.scala 98:13]
    node _T_65 = or(_T_64, io.csrBusy) @[MEM.scala 98:20]
    node _T_66 = mux(_T_65, UInt<1>("h01"), UInt<1>("h00")) @[MEM.scala 98:8]
    node _T_67 = mux(_T_63, UInt<1>("h00"), _T_66) @[MEM.scala 97:21]
    io.stallReq <= _T_67 @[MEM.scala 97:15]
    node _T_68 = bits(io.axi.master_rdata, 7, 7) @[MEM.scala 102:53]
    node _T_69 = bits(_T_68, 0, 0) @[Bitwise.scala 72:15]
    node _T_70 = mux(_T_69, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
    node _T_71 = bits(io.axi.master_rdata, 7, 0) @[MEM.scala 102:78]
    node _T_72 = cat(_T_70, _T_71) @[Cat.scala 30:58]
    node _T_73 = bits(io.axi.master_rdata, 15, 15) @[MEM.scala 103:53]
    node _T_74 = bits(_T_73, 0, 0) @[Bitwise.scala 72:15]
    node _T_75 = mux(_T_74, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
    node _T_76 = bits(io.axi.master_rdata, 15, 0) @[MEM.scala 103:79]
    node _T_77 = cat(_T_75, _T_76) @[Cat.scala 30:58]
    node _T_78 = eq(UInt<2>("h02"), width) @[Mux.scala 68:19]
    node _T_79 = mux(_T_78, io.axi.master_rdata, UInt<1>("h00")) @[Mux.scala 68:16]
    node _T_80 = eq(UInt<2>("h01"), width) @[Mux.scala 68:19]
    node _T_81 = mux(_T_80, _T_77, _T_79) @[Mux.scala 68:16]
    node _T_82 = eq(UInt<2>("h00"), width) @[Mux.scala 68:19]
    node loadData = mux(_T_82, _T_72, _T_81) @[Mux.scala 68:16]
    node _T_83 = mux(signed, loadData, io.axi.master_rdata) @[MEM.scala 107:30]
    node reg_data = mux(ren, _T_83, io.ex_i.reg.data) @[MEM.scala 107:21]
    io.state <= state @[MEM.scala 108:12]
    node _T_84 = bits(sel, 0, 0) @[MEM.scala 113:25]
    node _T_85 = neq(_T_84, UInt<1>("h00")) @[MEM.scala 113:29]
    node _T_86 = bits(sel, 1, 0) @[MEM.scala 114:25]
    node _T_87 = neq(_T_86, UInt<1>("h00")) @[MEM.scala 114:32]
    node _T_88 = eq(UInt<2>("h02"), width) @[Mux.scala 68:19]
    node _T_89 = mux(_T_88, _T_87, UInt<1>("h00")) @[Mux.scala 68:16]
    node _T_90 = eq(UInt<2>("h01"), width) @[Mux.scala 68:19]
    node _T_91 = mux(_T_90, _T_85, _T_89) @[Mux.scala 68:16]
    node _T_92 = eq(UInt<2>("h00"), width) @[Mux.scala 68:19]
    node memAddr = mux(_T_92, UInt<1>("h00"), _T_91) @[Mux.scala 68:16]
    node memExcept = or(memAddr, UInt<1>("h00")) @[MEM.scala 116:27]
    node instAddr = eq(io.ex_i.excType, UInt<4>("h07")) @[MEM.scala 119:34]
    node instIllg = eq(io.ex_i.excType, UInt<4>("h05")) @[MEM.scala 120:34]
    node _T_93 = eq(io.ex_i.excType, UInt<4>("h08")) @[MEM.scala 121:32]
    node excMem = and(_T_93, memExcept) @[MEM.scala 121:45]
    node excOther = eq(io.ex_i.excType, UInt<4>("h01")) @[MEM.scala 122:34]
    node _T_94 = or(instAddr, instIllg) @[MEM.scala 124:26]
    node _T_95 = or(_T_94, excMem) @[MEM.scala 124:38]
    node _T_96 = or(_T_95, excOther) @[MEM.scala 124:48]
    node hasTrap = or(_T_96, io.csrHasInt) @[MEM.scala 124:60]
    node _T_97 = mux(memAddr, UInt<31>("h04"), UInt<31>("h0d")) @[MEM.scala 127:20]
    node _T_98 = eq(UInt<4>("h08"), io.ex_i.excType) @[Mux.scala 68:19]
    node _T_99 = mux(_T_98, _T_97, UInt<1>("h00")) @[Mux.scala 68:16]
    node _T_100 = eq(UInt<4>("h01"), io.ex_i.excType) @[Mux.scala 68:19]
    node cause = mux(_T_100, UInt<31>("h0b"), _T_99) @[Mux.scala 68:16]
    node _T_101 = mux(instAddr, UInt<31>("h00"), cause) @[MEM.scala 129:49]
    node excCause = mux(instIllg, UInt<31>("h02"), _T_101) @[MEM.scala 129:21]
    node _T_102 = mux(memExcept, io.ex_i.reg.data, io.ex_i.excValue) @[MEM.scala 131:49]
    node excValue = mux(instIllg, io.ex_i.inst, _T_102) @[MEM.scala 131:21]
    io.except.excPc <= io.ex_i.currentPc @[MEM.scala 134:19]
    io.except.hasTrap <= hasTrap @[MEM.scala 135:21]
    io.except.excCause <= excCause @[MEM.scala 136:22]
    io.except.excValue <= excValue @[MEM.scala 137:22]
    io.except.isMret <= UInt<1>("h00") @[MEM.scala 138:20]
    io.except.isSret <= UInt<1>("h00") @[MEM.scala 139:20]
    io.mem_o.currentPc <= io.ex_i.currentPc @[MEM.scala 142:22]
    io.mem_o.inst <= io.ex_i.inst @[MEM.scala 143:17]
    io.mem_o.reg.en <= io.ex_i.reg.en @[MEM.scala 144:19]
    io.mem_o.reg.addr <= io.ex_i.reg.addr @[MEM.scala 145:21]
    io.mem_o.reg.data <= reg_data @[MEM.scala 146:21]
    io.mem_o.csr.retired <= io.ex_i.csr.retired @[MEM.scala 147:16]
    io.mem_o.csr.data <= io.ex_i.csr.data @[MEM.scala 147:16]
    io.mem_o.csr.addr <= io.ex_i.csr.addr @[MEM.scala 147:16]
    io.mem_o.csr.op <= io.ex_i.csr.op @[MEM.scala 147:16]
    
  module MidStage_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip flush : UInt<1>, flip stallPrev : UInt<1>, flip stallNext : UInt<1>, flip prev : {reg : {en : UInt<1>, addr : UInt<5>, data : UInt<32>}, csr : {op : UInt<3>, addr : UInt<12>, data : UInt<32>, retired : UInt<1>}, currentPc : UInt<32>, inst : UInt<32>}, next : {reg : {en : UInt<1>, addr : UInt<5>, data : UInt<32>}, csr : {op : UInt<3>, addr : UInt<12>, data : UInt<32>, retired : UInt<1>}, currentPc : UInt<32>, inst : UInt<32>}}
    
    wire _T : {reg : {en : UInt<1>, addr : UInt<5>, data : UInt<32>}, csr : {op : UInt<3>, addr : UInt<12>, data : UInt<32>, retired : UInt<1>}, currentPc : UInt<32>, inst : UInt<32>} @[coreio.scala 28:31]
    _T.inst <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.currentPc <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.csr.retired <= UInt<1>("h00") @[coreio.scala 28:31]
    _T.csr.data <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.csr.addr <= UInt<12>("h00") @[coreio.scala 28:31]
    _T.csr.op <= UInt<3>("h00") @[coreio.scala 28:31]
    _T.reg.data <= UInt<32>("h00") @[coreio.scala 28:31]
    _T.reg.addr <= UInt<5>("h00") @[coreio.scala 28:31]
    _T.reg.en <= UInt<1>("h00") @[coreio.scala 28:31]
    reg ff : {reg : {en : UInt<1>, addr : UInt<5>, data : UInt<32>}, csr : {op : UInt<3>, addr : UInt<12>, data : UInt<32>, retired : UInt<1>}, currentPc : UInt<32>, inst : UInt<32>}, clock with : (reset => (reset, _T)) @[MidStage.scala 17:19]
    node _T_1 = eq(io.stallNext, UInt<1>("h00")) @[MidStage.scala 18:37]
    node _T_2 = and(io.stallPrev, _T_1) @[MidStage.scala 18:34]
    node _T_3 = or(io.flush, _T_2) @[MidStage.scala 18:18]
    when _T_3 : @[MidStage.scala 18:53]
      wire _T_4 : {reg : {en : UInt<1>, addr : UInt<5>, data : UInt<32>}, csr : {op : UInt<3>, addr : UInt<12>, data : UInt<32>, retired : UInt<1>}, currentPc : UInt<32>, inst : UInt<32>} @[coreio.scala 28:31]
      _T_4.inst <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.currentPc <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.csr.retired <= UInt<1>("h00") @[coreio.scala 28:31]
      _T_4.csr.data <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.csr.addr <= UInt<12>("h00") @[coreio.scala 28:31]
      _T_4.csr.op <= UInt<3>("h00") @[coreio.scala 28:31]
      _T_4.reg.data <= UInt<32>("h00") @[coreio.scala 28:31]
      _T_4.reg.addr <= UInt<5>("h00") @[coreio.scala 28:31]
      _T_4.reg.en <= UInt<1>("h00") @[coreio.scala 28:31]
      ff.inst <= _T_4.inst @[MidStage.scala 19:8]
      ff.currentPc <= _T_4.currentPc @[MidStage.scala 19:8]
      ff.csr.retired <= _T_4.csr.retired @[MidStage.scala 19:8]
      ff.csr.data <= _T_4.csr.data @[MidStage.scala 19:8]
      ff.csr.addr <= _T_4.csr.addr @[MidStage.scala 19:8]
      ff.csr.op <= _T_4.csr.op @[MidStage.scala 19:8]
      ff.reg.data <= _T_4.reg.data @[MidStage.scala 19:8]
      ff.reg.addr <= _T_4.reg.addr @[MidStage.scala 19:8]
      ff.reg.en <= _T_4.reg.en @[MidStage.scala 19:8]
      skip @[MidStage.scala 18:53]
    else : @[MidStage.scala 21:28]
      node _T_5 = eq(io.stallPrev, UInt<1>("h00")) @[MidStage.scala 21:13]
      when _T_5 : @[MidStage.scala 21:28]
        ff.inst <= io.prev.inst @[MidStage.scala 22:8]
        ff.currentPc <= io.prev.currentPc @[MidStage.scala 22:8]
        ff.csr.retired <= io.prev.csr.retired @[MidStage.scala 22:8]
        ff.csr.data <= io.prev.csr.data @[MidStage.scala 22:8]
        ff.csr.addr <= io.prev.csr.addr @[MidStage.scala 22:8]
        ff.csr.op <= io.prev.csr.op @[MidStage.scala 22:8]
        ff.reg.data <= io.prev.reg.data @[MidStage.scala 22:8]
        ff.reg.addr <= io.prev.reg.addr @[MidStage.scala 22:8]
        ff.reg.en <= io.prev.reg.en @[MidStage.scala 22:8]
        skip @[MidStage.scala 21:28]
    io.next.inst <= ff.inst @[MidStage.scala 25:11]
    io.next.currentPc <= ff.currentPc @[MidStage.scala 25:11]
    io.next.csr.retired <= ff.csr.retired @[MidStage.scala 25:11]
    io.next.csr.data <= ff.csr.data @[MidStage.scala 25:11]
    io.next.csr.addr <= ff.csr.addr @[MidStage.scala 25:11]
    io.next.csr.op <= ff.csr.op @[MidStage.scala 25:11]
    io.next.reg.data <= ff.reg.data @[MidStage.scala 25:11]
    io.next.reg.addr <= ff.reg.addr @[MidStage.scala 25:11]
    io.next.reg.en <= ff.reg.en @[MidStage.scala 25:11]
    
  module WB : 
    input clock : Clock
    input reset : Reset
    output io : {flip mem_i : {reg : {en : UInt<1>, addr : UInt<5>, data : UInt<32>}, csr : {op : UInt<3>, addr : UInt<12>, data : UInt<32>, retired : UInt<1>}, currentPc : UInt<32>, inst : UInt<32>}, regen : UInt<1>, regaddr : UInt<5>, regdata : UInt<32>, csr : {op : UInt<3>, addr : UInt<12>, data : UInt<32>, retired : UInt<1>}, wb_pc : UInt<32>, wbinst : UInt<32>}
    
    io.regen <= io.mem_i.reg.en @[WB.scala 17:11]
    io.regaddr <= io.mem_i.reg.addr @[WB.scala 18:13]
    io.regdata <= io.mem_i.reg.data @[WB.scala 19:13]
    io.csr.retired <= io.mem_i.csr.retired @[WB.scala 20:9]
    io.csr.data <= io.mem_i.csr.data @[WB.scala 20:9]
    io.csr.addr <= io.mem_i.csr.addr @[WB.scala 20:9]
    io.csr.op <= io.mem_i.csr.op @[WB.scala 20:9]
    io.wb_pc <= io.mem_i.currentPc @[WB.scala 21:11]
    io.wbinst <= io.mem_i.inst @[WB.scala 22:12]
    
  extmodule DpiBlackBox : 
    input wb_commit : UInt<1>
    input s_regs : UInt<32>[32]
    input inst : UInt<32>
    input pc : UInt<32>
    input npc : UInt<32>
    input flushpc : UInt<32>
    input flush : UInt<1>
    input stall : UInt<1>
    input wbinst : UInt<32>
    input bputake : UInt<1>
    input bpuaddr : UInt<32>
    input idpc : UInt<32>
    input idinst : UInt<32>
    input expc : UInt<32>
    input exinst : UInt<32>
    input mempc : UInt<32>
    input meminst : UInt<32>
    input result : UInt<32>
    input waddr : UInt<32>
    input state : UInt<32>
    
    defname = DpiBlackBox
    
    
  module RegFile : 
    input clock : Clock
    input reset : Reset
    output io : {flip read1 : {en : UInt<1>, addr : UInt<5>, flip data : UInt<32>}, flip read2 : {en : UInt<1>, addr : UInt<5>, flip data : UInt<32>}, flip en : UInt<1>, flip addr : UInt<5>, flip data : UInt<32>, s_regs : UInt<32>[32]}
    
    wire _T : UInt<32>[32] @[regfile.scala 19:32]
    _T[0] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[1] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[2] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[3] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[4] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[5] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[6] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[7] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[8] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[9] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[10] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[11] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[12] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[13] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[14] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[15] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[16] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[17] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[18] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[19] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[20] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[21] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[22] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[23] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[24] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[25] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[26] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[27] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[28] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[29] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[30] <= UInt<32>("h00") @[regfile.scala 19:32]
    _T[31] <= UInt<32>("h00") @[regfile.scala 19:32]
    reg regfile : UInt<32>[32], clock with : (reset => (reset, _T)) @[regfile.scala 19:24]
    io.s_regs[0] <= regfile[0] @[regfile.scala 22:13]
    io.s_regs[1] <= regfile[1] @[regfile.scala 22:13]
    io.s_regs[2] <= regfile[2] @[regfile.scala 22:13]
    io.s_regs[3] <= regfile[3] @[regfile.scala 22:13]
    io.s_regs[4] <= regfile[4] @[regfile.scala 22:13]
    io.s_regs[5] <= regfile[5] @[regfile.scala 22:13]
    io.s_regs[6] <= regfile[6] @[regfile.scala 22:13]
    io.s_regs[7] <= regfile[7] @[regfile.scala 22:13]
    io.s_regs[8] <= regfile[8] @[regfile.scala 22:13]
    io.s_regs[9] <= regfile[9] @[regfile.scala 22:13]
    io.s_regs[10] <= regfile[10] @[regfile.scala 22:13]
    io.s_regs[11] <= regfile[11] @[regfile.scala 22:13]
    io.s_regs[12] <= regfile[12] @[regfile.scala 22:13]
    io.s_regs[13] <= regfile[13] @[regfile.scala 22:13]
    io.s_regs[14] <= regfile[14] @[regfile.scala 22:13]
    io.s_regs[15] <= regfile[15] @[regfile.scala 22:13]
    io.s_regs[16] <= regfile[16] @[regfile.scala 22:13]
    io.s_regs[17] <= regfile[17] @[regfile.scala 22:13]
    io.s_regs[18] <= regfile[18] @[regfile.scala 22:13]
    io.s_regs[19] <= regfile[19] @[regfile.scala 22:13]
    io.s_regs[20] <= regfile[20] @[regfile.scala 22:13]
    io.s_regs[21] <= regfile[21] @[regfile.scala 22:13]
    io.s_regs[22] <= regfile[22] @[regfile.scala 22:13]
    io.s_regs[23] <= regfile[23] @[regfile.scala 22:13]
    io.s_regs[24] <= regfile[24] @[regfile.scala 22:13]
    io.s_regs[25] <= regfile[25] @[regfile.scala 22:13]
    io.s_regs[26] <= regfile[26] @[regfile.scala 22:13]
    io.s_regs[27] <= regfile[27] @[regfile.scala 22:13]
    io.s_regs[28] <= regfile[28] @[regfile.scala 22:13]
    io.s_regs[29] <= regfile[29] @[regfile.scala 22:13]
    io.s_regs[30] <= regfile[30] @[regfile.scala 22:13]
    io.s_regs[31] <= regfile[31] @[regfile.scala 22:13]
    node _T_1 = mux(io.read1.en, regfile[io.read1.addr], UInt<1>("h00")) @[regfile.scala 25:23]
    io.read1.data <= _T_1 @[regfile.scala 25:17]
    node _T_2 = mux(io.read2.en, regfile[io.read2.addr], UInt<1>("h00")) @[regfile.scala 26:23]
    io.read2.data <= _T_2 @[regfile.scala 26:17]
    node _T_3 = neq(io.addr, UInt<1>("h00")) @[regfile.scala 29:25]
    node _T_4 = and(io.en, _T_3) @[regfile.scala 29:14]
    when _T_4 : @[regfile.scala 29:34]
      regfile[io.addr] <= io.data @[regfile.scala 30:22]
      skip @[regfile.scala 29:34]
    
  module resolver : 
    input clock : Clock
    input reset : Reset
    output io : {flip id_read1 : {en : UInt<1>, addr : UInt<5>, flip data : UInt<32>}, flip id_read2 : {en : UInt<1>, addr : UInt<5>, flip data : UInt<32>}, flip csrRead : {flip csr_rdata : UInt<32>, csr_raddr : UInt<32>, csr_op : UInt<3>, flip csr_valid : UInt<1>}, rs1 : {en : UInt<1>, addr : UInt<5>, flip data : UInt<32>}, rs2 : {en : UInt<1>, addr : UInt<5>, flip data : UInt<32>}, csr : {flip csr_rdata : UInt<32>, csr_raddr : UInt<32>, csr_op : UInt<3>, flip csr_valid : UInt<1>}, flip load : UInt<1>, flip ex_reg : {en : UInt<1>, addr : UInt<5>, data : UInt<32>}, flip ex_csr : {op : UInt<3>, addr : UInt<12>, data : UInt<32>, retired : UInt<1>}, flip mem_reg : {en : UInt<1>, addr : UInt<5>, data : UInt<32>}, flip mem_csr : {op : UInt<3>, addr : UInt<12>, data : UInt<32>, retired : UInt<1>}, flip wb_reg : {en : UInt<1>, addr : UInt<5>, data : UInt<32>}, flip wb_csr : {op : UInt<3>, addr : UInt<12>, data : UInt<32>, retired : UInt<1>}, loadflag : UInt<1>, csrflag : UInt<1>}
    
    node _T = neq(io.id_read1.addr, UInt<1>("h00")) @[resolver.scala 31:38]
    node _T_1 = and(io.id_read1.en, _T) @[resolver.scala 31:22]
    when _T_1 : @[resolver.scala 31:47]
      node _T_2 = eq(io.id_read1.addr, io.ex_reg.addr) @[resolver.scala 32:42]
      node _T_3 = and(io.ex_reg.en, _T_2) @[resolver.scala 32:26]
      when _T_3 : @[resolver.scala 32:62]
        io.id_read1.data <= io.ex_reg.data @[resolver.scala 33:22]
        skip @[resolver.scala 32:62]
      else : @[resolver.scala 34:71]
        node _T_4 = eq(io.id_read1.addr, io.mem_reg.addr) @[resolver.scala 34:50]
        node _T_5 = and(io.mem_reg.en, _T_4) @[resolver.scala 34:34]
        when _T_5 : @[resolver.scala 34:71]
          io.id_read1.data <= io.mem_reg.data @[resolver.scala 35:22]
          skip @[resolver.scala 34:71]
        else : @[resolver.scala 36:69]
          node _T_6 = eq(io.id_read1.addr, io.wb_reg.addr) @[resolver.scala 36:49]
          node _T_7 = and(io.wb_reg.en, _T_6) @[resolver.scala 36:33]
          when _T_7 : @[resolver.scala 36:69]
            io.id_read1.data <= io.wb_reg.data @[resolver.scala 37:22]
            skip @[resolver.scala 36:69]
          else : @[resolver.scala 38:20]
            io.id_read1.data <= io.rs1.data @[resolver.scala 39:22]
            skip @[resolver.scala 38:20]
      skip @[resolver.scala 31:47]
    else : @[resolver.scala 41:18]
      io.id_read1.data <= UInt<1>("h00") @[resolver.scala 42:20]
      skip @[resolver.scala 41:18]
    node _T_8 = neq(io.id_read2.addr, UInt<1>("h00")) @[resolver.scala 31:38]
    node _T_9 = and(io.id_read2.en, _T_8) @[resolver.scala 31:22]
    when _T_9 : @[resolver.scala 31:47]
      node _T_10 = eq(io.id_read2.addr, io.ex_reg.addr) @[resolver.scala 32:42]
      node _T_11 = and(io.ex_reg.en, _T_10) @[resolver.scala 32:26]
      when _T_11 : @[resolver.scala 32:62]
        io.id_read2.data <= io.ex_reg.data @[resolver.scala 33:22]
        skip @[resolver.scala 32:62]
      else : @[resolver.scala 34:71]
        node _T_12 = eq(io.id_read2.addr, io.mem_reg.addr) @[resolver.scala 34:50]
        node _T_13 = and(io.mem_reg.en, _T_12) @[resolver.scala 34:34]
        when _T_13 : @[resolver.scala 34:71]
          io.id_read2.data <= io.mem_reg.data @[resolver.scala 35:22]
          skip @[resolver.scala 34:71]
        else : @[resolver.scala 36:69]
          node _T_14 = eq(io.id_read2.addr, io.wb_reg.addr) @[resolver.scala 36:49]
          node _T_15 = and(io.wb_reg.en, _T_14) @[resolver.scala 36:33]
          when _T_15 : @[resolver.scala 36:69]
            io.id_read2.data <= io.wb_reg.data @[resolver.scala 37:22]
            skip @[resolver.scala 36:69]
          else : @[resolver.scala 38:20]
            io.id_read2.data <= io.rs2.data @[resolver.scala 39:22]
            skip @[resolver.scala 38:20]
      skip @[resolver.scala 31:47]
    else : @[resolver.scala 41:18]
      io.id_read2.data <= UInt<1>("h00") @[resolver.scala 42:20]
      skip @[resolver.scala 41:18]
    io.rs1.en <= io.id_read1.en @[resolver.scala 65:15]
    io.rs1.addr <= io.id_read1.addr @[resolver.scala 66:15]
    io.rs2.en <= io.id_read2.en @[resolver.scala 67:15]
    io.rs2.addr <= io.id_read2.addr @[resolver.scala 68:15]
    node _T_16 = eq(io.id_read1.addr, io.ex_reg.addr) @[resolver.scala 47:43]
    node _T_17 = and(io.load, _T_16) @[resolver.scala 47:27]
    node load1 = and(io.id_read1.en, _T_17) @[resolver.scala 48:16]
    node _T_18 = eq(io.id_read2.addr, io.ex_reg.addr) @[resolver.scala 47:43]
    node _T_19 = and(io.load, _T_18) @[resolver.scala 47:27]
    node load2 = and(io.id_read2.en, _T_19) @[resolver.scala 48:16]
    node _T_20 = neq(io.csrRead.csr_op, UInt<3>("h00")) @[resolver.scala 53:33]
    node _T_21 = neq(io.csrRead.csr_op, UInt<3>("h02")) @[resolver.scala 53:63]
    node _T_22 = and(_T_20, _T_21) @[resolver.scala 53:45]
    node _T_23 = neq(io.ex_csr.op, UInt<3>("h00")) @[resolver.scala 54:31]
    node _T_24 = neq(io.ex_csr.op, UInt<3>("h01")) @[resolver.scala 54:59]
    node _T_25 = and(_T_23, _T_24) @[resolver.scala 54:43]
    node _T_26 = eq(io.csrRead.csr_raddr, io.ex_csr.addr) @[resolver.scala 55:24]
    node _T_27 = and(_T_25, _T_26) @[resolver.scala 54:69]
    node _T_28 = neq(io.mem_csr.op, UInt<3>("h00")) @[resolver.scala 56:33]
    node _T_29 = neq(io.mem_csr.op, UInt<3>("h01")) @[resolver.scala 56:62]
    node _T_30 = and(_T_28, _T_29) @[resolver.scala 56:45]
    node _T_31 = eq(io.csrRead.csr_raddr, io.mem_csr.addr) @[resolver.scala 57:25]
    node _T_32 = and(_T_30, _T_31) @[resolver.scala 56:72]
    node _T_33 = neq(io.wb_csr.op, UInt<3>("h00")) @[resolver.scala 58:32]
    node _T_34 = neq(io.wb_csr.op, UInt<3>("h01")) @[resolver.scala 58:60]
    node _T_35 = and(_T_33, _T_34) @[resolver.scala 58:44]
    node _T_36 = eq(io.csrRead.csr_raddr, io.wb_csr.addr) @[resolver.scala 59:25]
    node _T_37 = and(_T_35, _T_36) @[resolver.scala 58:70]
    node _T_38 = or(_T_32, _T_37) @[resolver.scala 60:23]
    node _T_39 = or(_T_38, _T_27) @[resolver.scala 60:32]
    node csrharard = and(_T_22, _T_39) @[resolver.scala 60:12]
    node _T_40 = or(load1, load2) @[resolver.scala 72:21]
    io.loadflag <= _T_40 @[resolver.scala 72:14]
    io.csrflag <= csrharard @[resolver.scala 73:15]
    io.csrRead.csr_valid <= io.csr.csr_valid @[resolver.scala 74:10]
    io.csr.csr_op <= io.csrRead.csr_op @[resolver.scala 74:10]
    io.csr.csr_raddr <= io.csrRead.csr_raddr @[resolver.scala 74:10]
    io.csrRead.csr_rdata <= io.csr.csr_rdata @[resolver.scala 74:10]
    
  module crtl : 
    input clock : Clock
    input reset : Reset
    output io : {flip if_stall : UInt<1>, flip id_flush : UInt<1>, flip id_flushpc : UInt<32>, flip ex_stall : UInt<1>, flip mem_stall : UInt<1>, flip loadflag : UInt<1>, flip csrflag : UInt<1>, flip except : {hasTrap : UInt<1>, isMret : UInt<1>, isSret : UInt<1>, excCause : UInt<31>, excPc : UInt<32>, excValue : UInt<32>}, flip csrSepc : UInt<32>, flip csrMepc : UInt<32>, flip csrTvec : UInt<32>, stallIf : UInt<1>, stallId : UInt<1>, stallEx : UInt<1>, stallMm : UInt<1>, stallWb : UInt<1>, flush : UInt<1>, flushIf : UInt<1>, flushPc : UInt<32>}
    
    node _T = or(io.csrflag, io.ex_stall) @[crtl.scala 30:29]
    node _T_1 = mux(io.if_stall, UInt<5>("h010"), UInt<1>("h00")) @[crtl.scala 32:18]
    node _T_2 = mux(io.loadflag, UInt<5>("h018"), _T_1) @[crtl.scala 31:18]
    node _T_3 = mux(_T, UInt<5>("h01c"), _T_2) @[crtl.scala 30:18]
    node stall = mux(io.mem_stall, UInt<5>("h01e"), _T_3) @[crtl.scala 29:18]
    node _T_4 = mux(io.except.isMret, io.csrMepc, io.csrTvec) @[crtl.scala 34:20]
    node excPc = mux(io.except.isSret, io.csrSepc, _T_4) @[crtl.scala 33:20]
    node flushPc = mux(io.except.hasTrap, excPc, io.id_flushpc) @[crtl.scala 36:22]
    node _T_5 = bits(stall, 4, 4) @[crtl.scala 38:23]
    io.stallIf <= _T_5 @[crtl.scala 38:15]
    node _T_6 = bits(stall, 3, 3) @[crtl.scala 39:23]
    io.stallId <= _T_6 @[crtl.scala 39:15]
    node _T_7 = bits(stall, 2, 2) @[crtl.scala 40:23]
    io.stallEx <= _T_7 @[crtl.scala 40:15]
    node _T_8 = bits(stall, 1, 1) @[crtl.scala 41:23]
    io.stallMm <= _T_8 @[crtl.scala 41:15]
    node _T_9 = bits(stall, 0, 0) @[crtl.scala 42:23]
    io.stallWb <= _T_9 @[crtl.scala 42:15]
    io.flush <= io.except.hasTrap @[crtl.scala 44:15]
    node _T_10 = or(io.except.hasTrap, io.id_flush) @[crtl.scala 45:36]
    io.flushIf <= _T_10 @[crtl.scala 45:15]
    io.flushPc <= flushPc @[crtl.scala 46:15]
    
  module csr : 
    input clock : Clock
    input reset : Reset
    output io : {flip read : {flip csr_rdata : UInt<32>, csr_raddr : UInt<32>, csr_op : UInt<3>, flip csr_valid : UInt<1>}, flip write : {op : UInt<3>, addr : UInt<12>, data : UInt<32>, retired : UInt<1>}, flip except : {hasTrap : UInt<1>, isMret : UInt<1>, isSret : UInt<1>, excCause : UInt<31>, excPc : UInt<32>, excValue : UInt<32>}, flip timer : UInt<1>, flip soft : UInt<1>, flip extern : UInt<1>, hasInt : UInt<1>, busy : UInt<1>, mode : UInt<2>, sepc : UInt<32>, mepc : UInt<32>, trapVec : UInt<32>}
    
    reg mode : UInt<2>, clock with : (reset => (reset, UInt<2>("h03"))) @[csr.scala 31:26]
    wire _T : {sd : UInt<1>, wpri0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, wpri1 : UInt<2>, spp : UInt<1>, mpie : UInt<1>, wpri2 : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, wpri3 : UInt<1>, sie : UInt<1>, uie : UInt<1>} @[csrfile.scala 24:34]
    _T.uie <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T.sie <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T.wpri3 <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T.mie <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T.upie <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T.spie <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T.wpri2 <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T.mpie <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T.spp <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T.wpri1 <= UInt<2>("h00") @[csrfile.scala 24:34]
    _T.mpp <= UInt<2>("h00") @[csrfile.scala 24:34]
    _T.fs <= UInt<2>("h00") @[csrfile.scala 24:34]
    _T.xs <= UInt<2>("h00") @[csrfile.scala 24:34]
    _T.mprv <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T.sum <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T.mxr <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T.tvm <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T.tw <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T.tsr <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T.wpri0 <= UInt<8>("h00") @[csrfile.scala 24:34]
    _T.sd <= UInt<1>("h00") @[csrfile.scala 24:34]
    reg mstatus : {sd : UInt<1>, wpri0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, wpri1 : UInt<2>, spp : UInt<1>, mpie : UInt<1>, wpri2 : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, wpri3 : UInt<1>, sie : UInt<1>, uie : UInt<1>}, clock with : (reset => (reset, _T)) @[csr.scala 34:26]
    wire misa : {mxl : UInt<2>, wlrl : UInt<4>, ext : UInt<26>} @[csrfile.scala 242:50]
    misa.ext <= UInt<26>("h0141101") @[csrfile.scala 242:50]
    misa.wlrl <= UInt<4>("h00") @[csrfile.scala 242:50]
    misa.mxl <= UInt<2>("h01") @[csrfile.scala 242:50]
    wire _T_1 : {data : UInt<32>} @[csrfile.scala 24:34]
    _T_1.data <= UInt<32>("h00") @[csrfile.scala 24:34]
    reg medeleg : {data : UInt<32>}, clock with : (reset => (reset, _T_1)) @[csr.scala 36:26]
    wire _T_2 : {data : UInt<32>} @[csrfile.scala 24:34]
    _T_2.data <= UInt<32>("h00") @[csrfile.scala 24:34]
    reg mideleg : {data : UInt<32>}, clock with : (reset => (reset, _T_2)) @[csr.scala 37:26]
    wire _T_3 : {wpri0 : UInt<20>, meie : UInt<1>, wpri1 : UInt<1>, seie : UInt<1>, ueie : UInt<1>, mtie : UInt<1>, wpri2 : UInt<1>, stie : UInt<1>, utie : UInt<1>, msie : UInt<1>, wpri3 : UInt<1>, ssie : UInt<1>, usie : UInt<1>} @[csrfile.scala 24:34]
    _T_3.usie <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_3.ssie <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_3.wpri3 <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_3.msie <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_3.utie <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_3.stie <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_3.wpri2 <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_3.mtie <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_3.ueie <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_3.seie <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_3.wpri1 <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_3.meie <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_3.wpri0 <= UInt<20>("h00") @[csrfile.scala 24:34]
    reg mie : {wpri0 : UInt<20>, meie : UInt<1>, wpri1 : UInt<1>, seie : UInt<1>, ueie : UInt<1>, mtie : UInt<1>, wpri2 : UInt<1>, stie : UInt<1>, utie : UInt<1>, msie : UInt<1>, wpri3 : UInt<1>, ssie : UInt<1>, usie : UInt<1>}, clock with : (reset => (reset, _T_3)) @[csr.scala 38:26]
    wire _T_4 : {base : UInt<30>, mode : UInt<2>} @[csrfile.scala 24:34]
    _T_4.mode <= UInt<2>("h00") @[csrfile.scala 24:34]
    _T_4.base <= UInt<30>("h00") @[csrfile.scala 24:34]
    reg mtvec : {base : UInt<30>, mode : UInt<2>}, clock with : (reset => (reset, _T_4)) @[csr.scala 39:26]
    wire _T_5 : {data : UInt<32>} @[csrfile.scala 24:34]
    _T_5.data <= UInt<32>("h00") @[csrfile.scala 24:34]
    reg mscratch : {data : UInt<32>}, clock with : (reset => (reset, _T_5)) @[csr.scala 40:26]
    wire _T_6 : {data : UInt<32>} @[csrfile.scala 24:34]
    _T_6.data <= UInt<32>("h00") @[csrfile.scala 24:34]
    reg mepc : {data : UInt<32>}, clock with : (reset => (reset, _T_6)) @[csr.scala 41:26]
    wire _T_7 : {int : UInt<1>, code : UInt<31>} @[csrfile.scala 24:34]
    _T_7.code <= UInt<31>("h00") @[csrfile.scala 24:34]
    _T_7.int <= UInt<1>("h00") @[csrfile.scala 24:34]
    reg mcause : {int : UInt<1>, code : UInt<31>}, clock with : (reset => (reset, _T_7)) @[csr.scala 42:26]
    wire _T_8 : {data : UInt<32>} @[csrfile.scala 24:34]
    _T_8.data <= UInt<32>("h00") @[csrfile.scala 24:34]
    reg mtval : {data : UInt<32>}, clock with : (reset => (reset, _T_8)) @[csr.scala 43:26]
    wire _T_9 : {wpri0 : UInt<20>, meip : UInt<1>, wpri1 : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, wpri2 : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, wpri3 : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[csrfile.scala 24:34]
    _T_9.usip <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_9.ssip <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_9.wpri3 <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_9.msip <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_9.utip <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_9.stip <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_9.wpri2 <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_9.mtip <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_9.ueip <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_9.seip <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_9.wpri1 <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_9.meip <= UInt<1>("h00") @[csrfile.scala 24:34]
    _T_9.wpri0 <= UInt<20>("h00") @[csrfile.scala 24:34]
    reg mipReal : {wpri0 : UInt<20>, meip : UInt<1>, wpri1 : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, wpri2 : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, wpri3 : UInt<1>, ssip : UInt<1>, usip : UInt<1>}, clock with : (reset => (reset, _T_9)) @[csr.scala 44:26]
    wire mip : {wpri0 : UInt<20>, meip : UInt<1>, wpri1 : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, wpri2 : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, wpri3 : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[csrfile.scala 24:34]
    mip.usip <= UInt<1>("h00") @[csrfile.scala 24:34]
    mip.ssip <= UInt<1>("h00") @[csrfile.scala 24:34]
    mip.wpri3 <= UInt<1>("h00") @[csrfile.scala 24:34]
    mip.msip <= UInt<1>("h00") @[csrfile.scala 24:34]
    mip.utip <= UInt<1>("h00") @[csrfile.scala 24:34]
    mip.stip <= UInt<1>("h00") @[csrfile.scala 24:34]
    mip.wpri2 <= UInt<1>("h00") @[csrfile.scala 24:34]
    mip.mtip <= UInt<1>("h00") @[csrfile.scala 24:34]
    mip.ueip <= UInt<1>("h00") @[csrfile.scala 24:34]
    mip.seip <= UInt<1>("h00") @[csrfile.scala 24:34]
    mip.wpri1 <= UInt<1>("h00") @[csrfile.scala 24:34]
    mip.meip <= UInt<1>("h00") @[csrfile.scala 24:34]
    mip.wpri0 <= UInt<20>("h00") @[csrfile.scala 24:34]
    wire _T_10 : {data : UInt<64>} @[csrfile.scala 24:34]
    _T_10.data <= UInt<64>("h00") @[csrfile.scala 24:34]
    reg mcycle : {data : UInt<64>}, clock with : (reset => (reset, _T_10)) @[csr.scala 46:26]
    wire _T_11 : {data : UInt<64>} @[csrfile.scala 24:34]
    _T_11.data <= UInt<64>("h00") @[csrfile.scala 24:34]
    reg minstret : {data : UInt<64>}, clock with : (reset => (reset, _T_11)) @[csr.scala 47:26]
    wire sstatus : {sd : UInt<1>, wpri0 : UInt<11>, mxr : UInt<1>, sum : UInt<1>, wpri1 : UInt<1>, xs : UInt<2>, fs : UInt<2>, wpri2 : UInt<4>, spp : UInt<1>, wpri3 : UInt<2>, spie : UInt<1>, upie : UInt<1>, wpri4 : UInt<2>, sie : UInt<1>, uie : UInt<1>} @[csrfile.scala 24:34]
    sstatus.uie <= UInt<1>("h00") @[csrfile.scala 24:34]
    sstatus.sie <= UInt<1>("h00") @[csrfile.scala 24:34]
    sstatus.wpri4 <= UInt<2>("h00") @[csrfile.scala 24:34]
    sstatus.upie <= UInt<1>("h00") @[csrfile.scala 24:34]
    sstatus.spie <= UInt<1>("h00") @[csrfile.scala 24:34]
    sstatus.wpri3 <= UInt<2>("h00") @[csrfile.scala 24:34]
    sstatus.spp <= UInt<1>("h00") @[csrfile.scala 24:34]
    sstatus.wpri2 <= UInt<4>("h00") @[csrfile.scala 24:34]
    sstatus.fs <= UInt<2>("h00") @[csrfile.scala 24:34]
    sstatus.xs <= UInt<2>("h00") @[csrfile.scala 24:34]
    sstatus.wpri1 <= UInt<1>("h00") @[csrfile.scala 24:34]
    sstatus.sum <= UInt<1>("h00") @[csrfile.scala 24:34]
    sstatus.mxr <= UInt<1>("h00") @[csrfile.scala 24:34]
    sstatus.wpri0 <= UInt<11>("h00") @[csrfile.scala 24:34]
    sstatus.sd <= UInt<1>("h00") @[csrfile.scala 24:34]
    node _T_12 = cat(mstatus.sie, mstatus.uie) @[csrfile.scala 28:18]
    node _T_13 = cat(mstatus.upie, mstatus.mie) @[csrfile.scala 28:18]
    node _T_14 = cat(_T_13, mstatus.wpri3) @[csrfile.scala 28:18]
    node _T_15 = cat(_T_14, _T_12) @[csrfile.scala 28:18]
    node _T_16 = cat(mstatus.wpri2, mstatus.spie) @[csrfile.scala 28:18]
    node _T_17 = cat(mstatus.wpri1, mstatus.spp) @[csrfile.scala 28:18]
    node _T_18 = cat(_T_17, mstatus.mpie) @[csrfile.scala 28:18]
    node _T_19 = cat(_T_18, _T_16) @[csrfile.scala 28:18]
    node _T_20 = cat(_T_19, _T_15) @[csrfile.scala 28:18]
    node _T_21 = cat(mstatus.fs, mstatus.mpp) @[csrfile.scala 28:18]
    node _T_22 = cat(mstatus.sum, mstatus.mprv) @[csrfile.scala 28:18]
    node _T_23 = cat(_T_22, mstatus.xs) @[csrfile.scala 28:18]
    node _T_24 = cat(_T_23, _T_21) @[csrfile.scala 28:18]
    node _T_25 = cat(mstatus.tw, mstatus.tvm) @[csrfile.scala 28:18]
    node _T_26 = cat(_T_25, mstatus.mxr) @[csrfile.scala 28:18]
    node _T_27 = cat(mstatus.sd, mstatus.wpri0) @[csrfile.scala 28:18]
    node _T_28 = cat(_T_27, mstatus.tsr) @[csrfile.scala 28:18]
    node _T_29 = cat(_T_28, _T_26) @[csrfile.scala 28:18]
    node _T_30 = cat(_T_29, _T_24) @[csrfile.scala 28:18]
    node _T_31 = cat(_T_30, _T_20) @[csrfile.scala 28:18]
    node _T_32 = bits(_T_31, 18, 18) @[csrfile.scala 53:18]
    sstatus.sum <= _T_32 @[csrfile.scala 53:11]
    node _T_33 = bits(_T_31, 8, 8) @[csrfile.scala 54:18]
    sstatus.spp <= _T_33 @[csrfile.scala 54:11]
    node _T_34 = bits(_T_31, 5, 5) @[csrfile.scala 55:18]
    sstatus.spie <= _T_34 @[csrfile.scala 55:11]
    node _T_35 = bits(_T_31, 1, 1) @[csrfile.scala 56:18]
    sstatus.sie <= _T_35 @[csrfile.scala 56:11]
    wire sie : {wpri0 : UInt<22>, seie : UInt<1>, ueie : UInt<1>, wpri1 : UInt<2>, stie : UInt<1>, utie : UInt<1>, wpri2 : UInt<2>, ssie : UInt<1>, usie : UInt<1>} @[csrfile.scala 24:34]
    sie.usie <= UInt<1>("h00") @[csrfile.scala 24:34]
    sie.ssie <= UInt<1>("h00") @[csrfile.scala 24:34]
    sie.wpri2 <= UInt<2>("h00") @[csrfile.scala 24:34]
    sie.utie <= UInt<1>("h00") @[csrfile.scala 24:34]
    sie.stie <= UInt<1>("h00") @[csrfile.scala 24:34]
    sie.wpri1 <= UInt<2>("h00") @[csrfile.scala 24:34]
    sie.ueie <= UInt<1>("h00") @[csrfile.scala 24:34]
    sie.seie <= UInt<1>("h00") @[csrfile.scala 24:34]
    sie.wpri0 <= UInt<22>("h00") @[csrfile.scala 24:34]
    node _T_36 = cat(mie.wpri3, mie.ssie) @[csrfile.scala 28:18]
    node _T_37 = cat(_T_36, mie.usie) @[csrfile.scala 28:18]
    node _T_38 = cat(mie.stie, mie.utie) @[csrfile.scala 28:18]
    node _T_39 = cat(_T_38, mie.msie) @[csrfile.scala 28:18]
    node _T_40 = cat(_T_39, _T_37) @[csrfile.scala 28:18]
    node _T_41 = cat(mie.ueie, mie.mtie) @[csrfile.scala 28:18]
    node _T_42 = cat(_T_41, mie.wpri2) @[csrfile.scala 28:18]
    node _T_43 = cat(mie.wpri1, mie.seie) @[csrfile.scala 28:18]
    node _T_44 = cat(mie.wpri0, mie.meie) @[csrfile.scala 28:18]
    node _T_45 = cat(_T_44, _T_43) @[csrfile.scala 28:18]
    node _T_46 = cat(_T_45, _T_42) @[csrfile.scala 28:18]
    node _T_47 = cat(_T_46, _T_40) @[csrfile.scala 28:18]
    node _T_48 = bits(_T_47, 9, 9) @[csrfile.scala 78:18]
    sie.seie <= _T_48 @[csrfile.scala 78:11]
    node _T_49 = bits(_T_47, 5, 5) @[csrfile.scala 79:18]
    sie.stie <= _T_49 @[csrfile.scala 79:11]
    node _T_50 = bits(_T_47, 1, 1) @[csrfile.scala 80:18]
    sie.ssie <= _T_50 @[csrfile.scala 80:11]
    wire sip : {wpri0 : UInt<22>, seip : UInt<1>, ueip : UInt<1>, wpri1 : UInt<2>, stip : UInt<1>, utip : UInt<1>, wpri2 : UInt<2>, ssip : UInt<1>, usip : UInt<1>} @[csrfile.scala 24:34]
    sip.usip <= UInt<1>("h00") @[csrfile.scala 24:34]
    sip.ssip <= UInt<1>("h00") @[csrfile.scala 24:34]
    sip.wpri2 <= UInt<2>("h00") @[csrfile.scala 24:34]
    sip.utip <= UInt<1>("h00") @[csrfile.scala 24:34]
    sip.stip <= UInt<1>("h00") @[csrfile.scala 24:34]
    sip.wpri1 <= UInt<2>("h00") @[csrfile.scala 24:34]
    sip.ueip <= UInt<1>("h00") @[csrfile.scala 24:34]
    sip.seip <= UInt<1>("h00") @[csrfile.scala 24:34]
    sip.wpri0 <= UInt<22>("h00") @[csrfile.scala 24:34]
    wire _T_51 : {base : UInt<30>, mode : UInt<2>} @[csrfile.scala 24:34]
    _T_51.mode <= UInt<2>("h00") @[csrfile.scala 24:34]
    _T_51.base <= UInt<30>("h00") @[csrfile.scala 24:34]
    reg stvec : {base : UInt<30>, mode : UInt<2>}, clock with : (reset => (reset, _T_51)) @[csr.scala 51:26]
    wire _T_52 : {data : UInt<32>} @[csrfile.scala 24:34]
    _T_52.data <= UInt<32>("h00") @[csrfile.scala 24:34]
    reg sscratch : {data : UInt<32>}, clock with : (reset => (reset, _T_52)) @[csr.scala 52:26]
    wire _T_53 : {data : UInt<32>} @[csrfile.scala 24:34]
    _T_53.data <= UInt<32>("h00") @[csrfile.scala 24:34]
    reg sepc : {data : UInt<32>}, clock with : (reset => (reset, _T_53)) @[csr.scala 53:26]
    wire _T_54 : {int : UInt<1>, code : UInt<31>} @[csrfile.scala 24:34]
    _T_54.code <= UInt<31>("h00") @[csrfile.scala 24:34]
    _T_54.int <= UInt<1>("h00") @[csrfile.scala 24:34]
    reg scause : {int : UInt<1>, code : UInt<31>}, clock with : (reset => (reset, _T_54)) @[csr.scala 54:26]
    wire _T_55 : {data : UInt<32>} @[csrfile.scala 24:34]
    _T_55.data <= UInt<32>("h00") @[csrfile.scala 24:34]
    reg stval : {data : UInt<32>}, clock with : (reset => (reset, _T_55)) @[csr.scala 55:26]
    wire _T_56 : {mode : UInt<1>, asid : UInt<9>, ppn : UInt<22>} @[csrfile.scala 24:34]
    _T_56.ppn <= UInt<22>("h00") @[csrfile.scala 24:34]
    _T_56.asid <= UInt<9>("h00") @[csrfile.scala 24:34]
    _T_56.mode <= UInt<1>("h00") @[csrfile.scala 24:34]
    reg satp : {mode : UInt<1>, asid : UInt<9>, ppn : UInt<22>}, clock with : (reset => (reset, _T_56)) @[csr.scala 56:26]
    node _T_57 = bits(mcycle.data, 31, 0) @[csr.scala 67:45]
    node _T_58 = bits(minstret.data, 31, 0) @[csr.scala 68:47]
    node _T_59 = bits(mcycle.data, 63, 32) @[csr.scala 69:45]
    node _T_60 = bits(minstret.data, 63, 32) @[csr.scala 70:47]
    node _T_61 = cat(sstatus.wpri4, sstatus.sie) @[csr.scala 71:48]
    node _T_62 = cat(_T_61, sstatus.uie) @[csr.scala 71:48]
    node _T_63 = cat(sstatus.spie, sstatus.upie) @[csr.scala 71:48]
    node _T_64 = cat(sstatus.spp, sstatus.wpri3) @[csr.scala 71:48]
    node _T_65 = cat(_T_64, _T_63) @[csr.scala 71:48]
    node _T_66 = cat(_T_65, _T_62) @[csr.scala 71:48]
    node _T_67 = cat(sstatus.fs, sstatus.wpri2) @[csr.scala 71:48]
    node _T_68 = cat(sstatus.wpri1, sstatus.xs) @[csr.scala 71:48]
    node _T_69 = cat(_T_68, _T_67) @[csr.scala 71:48]
    node _T_70 = cat(sstatus.mxr, sstatus.sum) @[csr.scala 71:48]
    node _T_71 = cat(sstatus.sd, sstatus.wpri0) @[csr.scala 71:48]
    node _T_72 = cat(_T_71, _T_70) @[csr.scala 71:48]
    node _T_73 = cat(_T_72, _T_69) @[csr.scala 71:48]
    node _T_74 = cat(_T_73, _T_66) @[csr.scala 71:48]
    node _T_75 = cat(sie.ssie, sie.usie) @[csr.scala 72:44]
    node _T_76 = cat(sie.utie, sie.wpri2) @[csr.scala 72:44]
    node _T_77 = cat(_T_76, _T_75) @[csr.scala 72:44]
    node _T_78 = cat(sie.wpri1, sie.stie) @[csr.scala 72:44]
    node _T_79 = cat(sie.wpri0, sie.seie) @[csr.scala 72:44]
    node _T_80 = cat(_T_79, sie.ueie) @[csr.scala 72:44]
    node _T_81 = cat(_T_80, _T_78) @[csr.scala 72:44]
    node _T_82 = cat(_T_81, _T_77) @[csr.scala 72:44]
    node _T_83 = cat(stvec.base, stvec.mode) @[csr.scala 73:46]
    node _T_84 = cat(scause.int, scause.code) @[csr.scala 77:47]
    node _T_85 = cat(sip.ssip, sip.usip) @[csr.scala 79:44]
    node _T_86 = cat(sip.utip, sip.wpri2) @[csr.scala 79:44]
    node _T_87 = cat(_T_86, _T_85) @[csr.scala 79:44]
    node _T_88 = cat(sip.wpri1, sip.stip) @[csr.scala 79:44]
    node _T_89 = cat(sip.wpri0, sip.seip) @[csr.scala 79:44]
    node _T_90 = cat(_T_89, sip.ueip) @[csr.scala 79:44]
    node _T_91 = cat(_T_90, _T_88) @[csr.scala 79:44]
    node _T_92 = cat(_T_91, _T_87) @[csr.scala 79:44]
    node _T_93 = cat(satp.mode, satp.asid) @[csr.scala 80:45]
    node _T_94 = cat(_T_93, satp.ppn) @[csr.scala 80:45]
    node _T_95 = cat(mstatus.sie, mstatus.uie) @[csr.scala 85:48]
    node _T_96 = cat(mstatus.upie, mstatus.mie) @[csr.scala 85:48]
    node _T_97 = cat(_T_96, mstatus.wpri3) @[csr.scala 85:48]
    node _T_98 = cat(_T_97, _T_95) @[csr.scala 85:48]
    node _T_99 = cat(mstatus.wpri2, mstatus.spie) @[csr.scala 85:48]
    node _T_100 = cat(mstatus.wpri1, mstatus.spp) @[csr.scala 85:48]
    node _T_101 = cat(_T_100, mstatus.mpie) @[csr.scala 85:48]
    node _T_102 = cat(_T_101, _T_99) @[csr.scala 85:48]
    node _T_103 = cat(_T_102, _T_98) @[csr.scala 85:48]
    node _T_104 = cat(mstatus.fs, mstatus.mpp) @[csr.scala 85:48]
    node _T_105 = cat(mstatus.sum, mstatus.mprv) @[csr.scala 85:48]
    node _T_106 = cat(_T_105, mstatus.xs) @[csr.scala 85:48]
    node _T_107 = cat(_T_106, _T_104) @[csr.scala 85:48]
    node _T_108 = cat(mstatus.tw, mstatus.tvm) @[csr.scala 85:48]
    node _T_109 = cat(_T_108, mstatus.mxr) @[csr.scala 85:48]
    node _T_110 = cat(mstatus.sd, mstatus.wpri0) @[csr.scala 85:48]
    node _T_111 = cat(_T_110, mstatus.tsr) @[csr.scala 85:48]
    node _T_112 = cat(_T_111, _T_109) @[csr.scala 85:48]
    node _T_113 = cat(_T_112, _T_107) @[csr.scala 85:48]
    node _T_114 = cat(_T_113, _T_103) @[csr.scala 85:48]
    node _T_115 = cat(misa.mxl, misa.wlrl) @[csr.scala 86:45]
    node _T_116 = cat(_T_115, misa.ext) @[csr.scala 86:45]
    node _T_117 = cat(mie.wpri3, mie.ssie) @[csr.scala 89:44]
    node _T_118 = cat(_T_117, mie.usie) @[csr.scala 89:44]
    node _T_119 = cat(mie.stie, mie.utie) @[csr.scala 89:44]
    node _T_120 = cat(_T_119, mie.msie) @[csr.scala 89:44]
    node _T_121 = cat(_T_120, _T_118) @[csr.scala 89:44]
    node _T_122 = cat(mie.ueie, mie.mtie) @[csr.scala 89:44]
    node _T_123 = cat(_T_122, mie.wpri2) @[csr.scala 89:44]
    node _T_124 = cat(mie.wpri1, mie.seie) @[csr.scala 89:44]
    node _T_125 = cat(mie.wpri0, mie.meie) @[csr.scala 89:44]
    node _T_126 = cat(_T_125, _T_124) @[csr.scala 89:44]
    node _T_127 = cat(_T_126, _T_123) @[csr.scala 89:44]
    node _T_128 = cat(_T_127, _T_121) @[csr.scala 89:44]
    node _T_129 = cat(mtvec.base, mtvec.mode) @[csr.scala 90:46]
    node _T_130 = cat(mcause.int, mcause.code) @[csr.scala 94:47]
    node _T_131 = cat(mip.wpri3, mip.ssip) @[csr.scala 96:44]
    node _T_132 = cat(_T_131, mip.usip) @[csr.scala 96:44]
    node _T_133 = cat(mip.stip, mip.utip) @[csr.scala 96:44]
    node _T_134 = cat(_T_133, mip.msip) @[csr.scala 96:44]
    node _T_135 = cat(_T_134, _T_132) @[csr.scala 96:44]
    node _T_136 = cat(mip.ueip, mip.mtip) @[csr.scala 96:44]
    node _T_137 = cat(_T_136, mip.wpri2) @[csr.scala 96:44]
    node _T_138 = cat(mip.wpri1, mip.seip) @[csr.scala 96:44]
    node _T_139 = cat(mip.wpri0, mip.meip) @[csr.scala 96:44]
    node _T_140 = cat(_T_139, _T_138) @[csr.scala 96:44]
    node _T_141 = cat(_T_140, _T_137) @[csr.scala 96:44]
    node _T_142 = cat(_T_141, _T_135) @[csr.scala 96:44]
    node _T_143 = bits(mcycle.data, 31, 0) @[csr.scala 97:45]
    node _T_144 = bits(minstret.data, 31, 0) @[csr.scala 98:47]
    node _T_145 = bits(mcycle.data, 63, 32) @[csr.scala 99:45]
    node _T_146 = bits(minstret.data, 63, 32) @[csr.scala 100:47]
    node _T_147 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_148 = eq(UInt<12>("h0c00"), _T_147) @[Lookup.scala 31:38]
    node _T_149 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_150 = eq(UInt<12>("h0c02"), _T_149) @[Lookup.scala 31:38]
    node _T_151 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_152 = eq(UInt<12>("h0c80"), _T_151) @[Lookup.scala 31:38]
    node _T_153 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_154 = eq(UInt<12>("h0c82"), _T_153) @[Lookup.scala 31:38]
    node _T_155 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_156 = eq(UInt<9>("h0100"), _T_155) @[Lookup.scala 31:38]
    node _T_157 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_158 = eq(UInt<9>("h0104"), _T_157) @[Lookup.scala 31:38]
    node _T_159 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_160 = eq(UInt<9>("h0105"), _T_159) @[Lookup.scala 31:38]
    node _T_161 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_162 = eq(UInt<9>("h0106"), _T_161) @[Lookup.scala 31:38]
    node _T_163 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_164 = eq(UInt<9>("h0140"), _T_163) @[Lookup.scala 31:38]
    node _T_165 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_166 = eq(UInt<9>("h0141"), _T_165) @[Lookup.scala 31:38]
    node _T_167 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_168 = eq(UInt<9>("h0142"), _T_167) @[Lookup.scala 31:38]
    node _T_169 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_170 = eq(UInt<9>("h0143"), _T_169) @[Lookup.scala 31:38]
    node _T_171 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_172 = eq(UInt<9>("h0144"), _T_171) @[Lookup.scala 31:38]
    node _T_173 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_174 = eq(UInt<9>("h0180"), _T_173) @[Lookup.scala 31:38]
    node _T_175 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_176 = eq(UInt<12>("h0f11"), _T_175) @[Lookup.scala 31:38]
    node _T_177 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_178 = eq(UInt<12>("h0f12"), _T_177) @[Lookup.scala 31:38]
    node _T_179 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_180 = eq(UInt<12>("h0f13"), _T_179) @[Lookup.scala 31:38]
    node _T_181 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_182 = eq(UInt<12>("h0f14"), _T_181) @[Lookup.scala 31:38]
    node _T_183 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_184 = eq(UInt<10>("h0300"), _T_183) @[Lookup.scala 31:38]
    node _T_185 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_186 = eq(UInt<10>("h0301"), _T_185) @[Lookup.scala 31:38]
    node _T_187 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_188 = eq(UInt<10>("h0302"), _T_187) @[Lookup.scala 31:38]
    node _T_189 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_190 = eq(UInt<10>("h0303"), _T_189) @[Lookup.scala 31:38]
    node _T_191 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_192 = eq(UInt<10>("h0304"), _T_191) @[Lookup.scala 31:38]
    node _T_193 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_194 = eq(UInt<10>("h0305"), _T_193) @[Lookup.scala 31:38]
    node _T_195 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_196 = eq(UInt<10>("h0306"), _T_195) @[Lookup.scala 31:38]
    node _T_197 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_198 = eq(UInt<10>("h0340"), _T_197) @[Lookup.scala 31:38]
    node _T_199 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_200 = eq(UInt<10>("h0341"), _T_199) @[Lookup.scala 31:38]
    node _T_201 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_202 = eq(UInt<10>("h0342"), _T_201) @[Lookup.scala 31:38]
    node _T_203 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_204 = eq(UInt<10>("h0343"), _T_203) @[Lookup.scala 31:38]
    node _T_205 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_206 = eq(UInt<10>("h0344"), _T_205) @[Lookup.scala 31:38]
    node _T_207 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_208 = eq(UInt<12>("h0b00"), _T_207) @[Lookup.scala 31:38]
    node _T_209 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_210 = eq(UInt<12>("h0b02"), _T_209) @[Lookup.scala 31:38]
    node _T_211 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_212 = eq(UInt<12>("h0b80"), _T_211) @[Lookup.scala 31:38]
    node _T_213 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_214 = eq(UInt<12>("h0b82"), _T_213) @[Lookup.scala 31:38]
    node _T_215 = and(io.read.csr_raddr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_216 = eq(UInt<10>("h0320"), _T_215) @[Lookup.scala 31:38]
    node _T_217 = mux(_T_216, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_218 = mux(_T_214, _T_146, _T_217) @[Lookup.scala 33:37]
    node _T_219 = mux(_T_212, _T_145, _T_218) @[Lookup.scala 33:37]
    node _T_220 = mux(_T_210, _T_144, _T_219) @[Lookup.scala 33:37]
    node _T_221 = mux(_T_208, _T_143, _T_220) @[Lookup.scala 33:37]
    node _T_222 = mux(_T_206, _T_142, _T_221) @[Lookup.scala 33:37]
    node _T_223 = mux(_T_204, mtval.data, _T_222) @[Lookup.scala 33:37]
    node _T_224 = mux(_T_202, _T_130, _T_223) @[Lookup.scala 33:37]
    node _T_225 = mux(_T_200, mepc.data, _T_224) @[Lookup.scala 33:37]
    node _T_226 = mux(_T_198, mscratch.data, _T_225) @[Lookup.scala 33:37]
    node _T_227 = mux(_T_196, UInt<1>("h00"), _T_226) @[Lookup.scala 33:37]
    node _T_228 = mux(_T_194, _T_129, _T_227) @[Lookup.scala 33:37]
    node _T_229 = mux(_T_192, _T_128, _T_228) @[Lookup.scala 33:37]
    node _T_230 = mux(_T_190, mideleg.data, _T_229) @[Lookup.scala 33:37]
    node _T_231 = mux(_T_188, medeleg.data, _T_230) @[Lookup.scala 33:37]
    node _T_232 = mux(_T_186, _T_116, _T_231) @[Lookup.scala 33:37]
    node _T_233 = mux(_T_184, _T_114, _T_232) @[Lookup.scala 33:37]
    node _T_234 = mux(_T_182, UInt<1>("h00"), _T_233) @[Lookup.scala 33:37]
    node _T_235 = mux(_T_180, UInt<1>("h00"), _T_234) @[Lookup.scala 33:37]
    node _T_236 = mux(_T_178, UInt<1>("h00"), _T_235) @[Lookup.scala 33:37]
    node _T_237 = mux(_T_176, UInt<1>("h00"), _T_236) @[Lookup.scala 33:37]
    node _T_238 = mux(_T_174, _T_94, _T_237) @[Lookup.scala 33:37]
    node _T_239 = mux(_T_172, _T_92, _T_238) @[Lookup.scala 33:37]
    node _T_240 = mux(_T_170, stval.data, _T_239) @[Lookup.scala 33:37]
    node _T_241 = mux(_T_168, _T_84, _T_240) @[Lookup.scala 33:37]
    node _T_242 = mux(_T_166, sepc.data, _T_241) @[Lookup.scala 33:37]
    node _T_243 = mux(_T_164, sscratch.data, _T_242) @[Lookup.scala 33:37]
    node _T_244 = mux(_T_162, UInt<1>("h00"), _T_243) @[Lookup.scala 33:37]
    node _T_245 = mux(_T_160, _T_83, _T_244) @[Lookup.scala 33:37]
    node _T_246 = mux(_T_158, _T_82, _T_245) @[Lookup.scala 33:37]
    node _T_247 = mux(_T_156, _T_74, _T_246) @[Lookup.scala 33:37]
    node _T_248 = mux(_T_154, _T_60, _T_247) @[Lookup.scala 33:37]
    node _T_249 = mux(_T_152, _T_59, _T_248) @[Lookup.scala 33:37]
    node _T_250 = mux(_T_150, _T_58, _T_249) @[Lookup.scala 33:37]
    node readData = mux(_T_148, _T_57, _T_250) @[Lookup.scala 33:37]
    node _T_251 = mux(_T_216, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_252 = mux(_T_214, UInt<1>("h01"), _T_251) @[Lookup.scala 33:37]
    node _T_253 = mux(_T_212, UInt<1>("h01"), _T_252) @[Lookup.scala 33:37]
    node _T_254 = mux(_T_210, UInt<1>("h01"), _T_253) @[Lookup.scala 33:37]
    node _T_255 = mux(_T_208, UInt<1>("h01"), _T_254) @[Lookup.scala 33:37]
    node _T_256 = mux(_T_206, UInt<1>("h01"), _T_255) @[Lookup.scala 33:37]
    node _T_257 = mux(_T_204, UInt<1>("h01"), _T_256) @[Lookup.scala 33:37]
    node _T_258 = mux(_T_202, UInt<1>("h01"), _T_257) @[Lookup.scala 33:37]
    node _T_259 = mux(_T_200, UInt<1>("h01"), _T_258) @[Lookup.scala 33:37]
    node _T_260 = mux(_T_198, UInt<1>("h01"), _T_259) @[Lookup.scala 33:37]
    node _T_261 = mux(_T_196, UInt<1>("h01"), _T_260) @[Lookup.scala 33:37]
    node _T_262 = mux(_T_194, UInt<1>("h01"), _T_261) @[Lookup.scala 33:37]
    node _T_263 = mux(_T_192, UInt<1>("h01"), _T_262) @[Lookup.scala 33:37]
    node _T_264 = mux(_T_190, UInt<1>("h01"), _T_263) @[Lookup.scala 33:37]
    node _T_265 = mux(_T_188, UInt<1>("h01"), _T_264) @[Lookup.scala 33:37]
    node _T_266 = mux(_T_186, UInt<1>("h01"), _T_265) @[Lookup.scala 33:37]
    node _T_267 = mux(_T_184, UInt<1>("h01"), _T_266) @[Lookup.scala 33:37]
    node _T_268 = mux(_T_182, UInt<1>("h01"), _T_267) @[Lookup.scala 33:37]
    node _T_269 = mux(_T_180, UInt<1>("h01"), _T_268) @[Lookup.scala 33:37]
    node _T_270 = mux(_T_178, UInt<1>("h01"), _T_269) @[Lookup.scala 33:37]
    node _T_271 = mux(_T_176, UInt<1>("h01"), _T_270) @[Lookup.scala 33:37]
    node _T_272 = mux(_T_174, UInt<1>("h01"), _T_271) @[Lookup.scala 33:37]
    node _T_273 = mux(_T_172, UInt<1>("h01"), _T_272) @[Lookup.scala 33:37]
    node _T_274 = mux(_T_170, UInt<1>("h01"), _T_273) @[Lookup.scala 33:37]
    node _T_275 = mux(_T_168, UInt<1>("h01"), _T_274) @[Lookup.scala 33:37]
    node _T_276 = mux(_T_166, UInt<1>("h01"), _T_275) @[Lookup.scala 33:37]
    node _T_277 = mux(_T_164, UInt<1>("h01"), _T_276) @[Lookup.scala 33:37]
    node _T_278 = mux(_T_162, UInt<1>("h01"), _T_277) @[Lookup.scala 33:37]
    node _T_279 = mux(_T_160, UInt<1>("h01"), _T_278) @[Lookup.scala 33:37]
    node _T_280 = mux(_T_158, UInt<1>("h01"), _T_279) @[Lookup.scala 33:37]
    node _T_281 = mux(_T_156, UInt<1>("h01"), _T_280) @[Lookup.scala 33:37]
    node _T_282 = mux(_T_154, UInt<1>("h01"), _T_281) @[Lookup.scala 33:37]
    node _T_283 = mux(_T_152, UInt<1>("h01"), _T_282) @[Lookup.scala 33:37]
    node _T_284 = mux(_T_150, UInt<1>("h01"), _T_283) @[Lookup.scala 33:37]
    node readable = mux(_T_148, UInt<1>("h01"), _T_284) @[Lookup.scala 33:37]
    node _T_285 = mux(_T_216, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_286 = mux(_T_214, UInt<1>("h01"), _T_285) @[Lookup.scala 33:37]
    node _T_287 = mux(_T_212, UInt<1>("h01"), _T_286) @[Lookup.scala 33:37]
    node _T_288 = mux(_T_210, UInt<1>("h01"), _T_287) @[Lookup.scala 33:37]
    node _T_289 = mux(_T_208, UInt<1>("h01"), _T_288) @[Lookup.scala 33:37]
    node _T_290 = mux(_T_206, UInt<1>("h01"), _T_289) @[Lookup.scala 33:37]
    node _T_291 = mux(_T_204, UInt<1>("h01"), _T_290) @[Lookup.scala 33:37]
    node _T_292 = mux(_T_202, UInt<1>("h01"), _T_291) @[Lookup.scala 33:37]
    node _T_293 = mux(_T_200, UInt<1>("h01"), _T_292) @[Lookup.scala 33:37]
    node _T_294 = mux(_T_198, UInt<1>("h01"), _T_293) @[Lookup.scala 33:37]
    node _T_295 = mux(_T_196, UInt<1>("h01"), _T_294) @[Lookup.scala 33:37]
    node _T_296 = mux(_T_194, UInt<1>("h01"), _T_295) @[Lookup.scala 33:37]
    node _T_297 = mux(_T_192, UInt<1>("h01"), _T_296) @[Lookup.scala 33:37]
    node _T_298 = mux(_T_190, UInt<1>("h01"), _T_297) @[Lookup.scala 33:37]
    node _T_299 = mux(_T_188, UInt<1>("h01"), _T_298) @[Lookup.scala 33:37]
    node _T_300 = mux(_T_186, UInt<1>("h01"), _T_299) @[Lookup.scala 33:37]
    node _T_301 = mux(_T_184, UInt<1>("h01"), _T_300) @[Lookup.scala 33:37]
    node _T_302 = mux(_T_182, UInt<1>("h00"), _T_301) @[Lookup.scala 33:37]
    node _T_303 = mux(_T_180, UInt<1>("h00"), _T_302) @[Lookup.scala 33:37]
    node _T_304 = mux(_T_178, UInt<1>("h00"), _T_303) @[Lookup.scala 33:37]
    node _T_305 = mux(_T_176, UInt<1>("h00"), _T_304) @[Lookup.scala 33:37]
    node _T_306 = mux(_T_174, UInt<1>("h01"), _T_305) @[Lookup.scala 33:37]
    node _T_307 = mux(_T_172, UInt<1>("h01"), _T_306) @[Lookup.scala 33:37]
    node _T_308 = mux(_T_170, UInt<1>("h01"), _T_307) @[Lookup.scala 33:37]
    node _T_309 = mux(_T_168, UInt<1>("h01"), _T_308) @[Lookup.scala 33:37]
    node _T_310 = mux(_T_166, UInt<1>("h01"), _T_309) @[Lookup.scala 33:37]
    node _T_311 = mux(_T_164, UInt<1>("h01"), _T_310) @[Lookup.scala 33:37]
    node _T_312 = mux(_T_162, UInt<1>("h01"), _T_311) @[Lookup.scala 33:37]
    node _T_313 = mux(_T_160, UInt<1>("h01"), _T_312) @[Lookup.scala 33:37]
    node _T_314 = mux(_T_158, UInt<1>("h01"), _T_313) @[Lookup.scala 33:37]
    node _T_315 = mux(_T_156, UInt<1>("h01"), _T_314) @[Lookup.scala 33:37]
    node _T_316 = mux(_T_154, UInt<1>("h00"), _T_315) @[Lookup.scala 33:37]
    node _T_317 = mux(_T_152, UInt<1>("h00"), _T_316) @[Lookup.scala 33:37]
    node _T_318 = mux(_T_150, UInt<1>("h00"), _T_317) @[Lookup.scala 33:37]
    node writable = mux(_T_148, UInt<1>("h00"), _T_318) @[Lookup.scala 33:37]
    node _T_319 = and(readable, writable) @[csr.scala 110:26]
    node _T_320 = and(readable, writable) @[csr.scala 111:26]
    node _T_321 = and(readable, writable) @[csr.scala 112:26]
    node _T_322 = eq(UInt<3>("h05"), io.read.csr_op) @[Mux.scala 68:19]
    node _T_323 = mux(_T_322, _T_321, UInt<1>("h00")) @[Mux.scala 68:16]
    node _T_324 = eq(UInt<3>("h04"), io.read.csr_op) @[Mux.scala 68:19]
    node _T_325 = mux(_T_324, _T_320, _T_323) @[Mux.scala 68:16]
    node _T_326 = eq(UInt<3>("h03"), io.read.csr_op) @[Mux.scala 68:19]
    node _T_327 = mux(_T_326, _T_319, _T_325) @[Mux.scala 68:16]
    node _T_328 = eq(UInt<3>("h02"), io.read.csr_op) @[Mux.scala 68:19]
    node _T_329 = mux(_T_328, writable, _T_327) @[Mux.scala 68:16]
    node _T_330 = eq(UInt<3>("h01"), io.read.csr_op) @[Mux.scala 68:19]
    node readValid = mux(_T_330, readable, _T_329) @[Mux.scala 68:16]
    node _T_331 = bits(io.read.csr_raddr, 9, 8) @[csr.scala 114:37]
    node _T_332 = leq(_T_331, mode) @[csr.scala 114:44]
    node _T_333 = lt(io.read.csr_raddr, UInt<13>("h01000")) @[csr.scala 114:75]
    node modeValid = and(_T_332, _T_333) @[csr.scala 114:53]
    node valid = and(readValid, modeValid) @[csr.scala 115:29]
    node _T_334 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_335 = eq(UInt<12>("h0c00"), _T_334) @[Lookup.scala 31:38]
    node _T_336 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_337 = eq(UInt<12>("h0c02"), _T_336) @[Lookup.scala 31:38]
    node _T_338 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_339 = eq(UInt<12>("h0c80"), _T_338) @[Lookup.scala 31:38]
    node _T_340 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_341 = eq(UInt<12>("h0c82"), _T_340) @[Lookup.scala 31:38]
    node _T_342 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_343 = eq(UInt<9>("h0100"), _T_342) @[Lookup.scala 31:38]
    node _T_344 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_345 = eq(UInt<9>("h0104"), _T_344) @[Lookup.scala 31:38]
    node _T_346 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_347 = eq(UInt<9>("h0105"), _T_346) @[Lookup.scala 31:38]
    node _T_348 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_349 = eq(UInt<9>("h0106"), _T_348) @[Lookup.scala 31:38]
    node _T_350 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_351 = eq(UInt<9>("h0140"), _T_350) @[Lookup.scala 31:38]
    node _T_352 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_353 = eq(UInt<9>("h0141"), _T_352) @[Lookup.scala 31:38]
    node _T_354 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_355 = eq(UInt<9>("h0142"), _T_354) @[Lookup.scala 31:38]
    node _T_356 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_357 = eq(UInt<9>("h0143"), _T_356) @[Lookup.scala 31:38]
    node _T_358 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_359 = eq(UInt<9>("h0144"), _T_358) @[Lookup.scala 31:38]
    node _T_360 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_361 = eq(UInt<9>("h0180"), _T_360) @[Lookup.scala 31:38]
    node _T_362 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_363 = eq(UInt<12>("h0f11"), _T_362) @[Lookup.scala 31:38]
    node _T_364 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_365 = eq(UInt<12>("h0f12"), _T_364) @[Lookup.scala 31:38]
    node _T_366 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_367 = eq(UInt<12>("h0f13"), _T_366) @[Lookup.scala 31:38]
    node _T_368 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_369 = eq(UInt<12>("h0f14"), _T_368) @[Lookup.scala 31:38]
    node _T_370 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_371 = eq(UInt<10>("h0300"), _T_370) @[Lookup.scala 31:38]
    node _T_372 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_373 = eq(UInt<10>("h0301"), _T_372) @[Lookup.scala 31:38]
    node _T_374 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_375 = eq(UInt<10>("h0302"), _T_374) @[Lookup.scala 31:38]
    node _T_376 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_377 = eq(UInt<10>("h0303"), _T_376) @[Lookup.scala 31:38]
    node _T_378 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_379 = eq(UInt<10>("h0304"), _T_378) @[Lookup.scala 31:38]
    node _T_380 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_381 = eq(UInt<10>("h0305"), _T_380) @[Lookup.scala 31:38]
    node _T_382 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_383 = eq(UInt<10>("h0306"), _T_382) @[Lookup.scala 31:38]
    node _T_384 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_385 = eq(UInt<10>("h0340"), _T_384) @[Lookup.scala 31:38]
    node _T_386 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_387 = eq(UInt<10>("h0341"), _T_386) @[Lookup.scala 31:38]
    node _T_388 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_389 = eq(UInt<10>("h0342"), _T_388) @[Lookup.scala 31:38]
    node _T_390 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_391 = eq(UInt<10>("h0343"), _T_390) @[Lookup.scala 31:38]
    node _T_392 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_393 = eq(UInt<10>("h0344"), _T_392) @[Lookup.scala 31:38]
    node _T_394 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_395 = eq(UInt<12>("h0b00"), _T_394) @[Lookup.scala 31:38]
    node _T_396 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_397 = eq(UInt<12>("h0b02"), _T_396) @[Lookup.scala 31:38]
    node _T_398 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_399 = eq(UInt<12>("h0b80"), _T_398) @[Lookup.scala 31:38]
    node _T_400 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_401 = eq(UInt<12>("h0b82"), _T_400) @[Lookup.scala 31:38]
    node _T_402 = and(io.write.addr, UInt<12>("h0fff")) @[Lookup.scala 31:38]
    node _T_403 = eq(UInt<10>("h0320"), _T_402) @[Lookup.scala 31:38]
    node _T_404 = mux(_T_403, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_405 = mux(_T_401, _T_146, _T_404) @[Lookup.scala 33:37]
    node _T_406 = mux(_T_399, _T_145, _T_405) @[Lookup.scala 33:37]
    node _T_407 = mux(_T_397, _T_144, _T_406) @[Lookup.scala 33:37]
    node _T_408 = mux(_T_395, _T_143, _T_407) @[Lookup.scala 33:37]
    node _T_409 = mux(_T_393, _T_142, _T_408) @[Lookup.scala 33:37]
    node _T_410 = mux(_T_391, mtval.data, _T_409) @[Lookup.scala 33:37]
    node _T_411 = mux(_T_389, _T_130, _T_410) @[Lookup.scala 33:37]
    node _T_412 = mux(_T_387, mepc.data, _T_411) @[Lookup.scala 33:37]
    node _T_413 = mux(_T_385, mscratch.data, _T_412) @[Lookup.scala 33:37]
    node _T_414 = mux(_T_383, UInt<1>("h00"), _T_413) @[Lookup.scala 33:37]
    node _T_415 = mux(_T_381, _T_129, _T_414) @[Lookup.scala 33:37]
    node _T_416 = mux(_T_379, _T_128, _T_415) @[Lookup.scala 33:37]
    node _T_417 = mux(_T_377, mideleg.data, _T_416) @[Lookup.scala 33:37]
    node _T_418 = mux(_T_375, medeleg.data, _T_417) @[Lookup.scala 33:37]
    node _T_419 = mux(_T_373, _T_116, _T_418) @[Lookup.scala 33:37]
    node _T_420 = mux(_T_371, _T_114, _T_419) @[Lookup.scala 33:37]
    node _T_421 = mux(_T_369, UInt<1>("h00"), _T_420) @[Lookup.scala 33:37]
    node _T_422 = mux(_T_367, UInt<1>("h00"), _T_421) @[Lookup.scala 33:37]
    node _T_423 = mux(_T_365, UInt<1>("h00"), _T_422) @[Lookup.scala 33:37]
    node _T_424 = mux(_T_363, UInt<1>("h00"), _T_423) @[Lookup.scala 33:37]
    node _T_425 = mux(_T_361, _T_94, _T_424) @[Lookup.scala 33:37]
    node _T_426 = mux(_T_359, _T_92, _T_425) @[Lookup.scala 33:37]
    node _T_427 = mux(_T_357, stval.data, _T_426) @[Lookup.scala 33:37]
    node _T_428 = mux(_T_355, _T_84, _T_427) @[Lookup.scala 33:37]
    node _T_429 = mux(_T_353, sepc.data, _T_428) @[Lookup.scala 33:37]
    node _T_430 = mux(_T_351, sscratch.data, _T_429) @[Lookup.scala 33:37]
    node _T_431 = mux(_T_349, UInt<1>("h00"), _T_430) @[Lookup.scala 33:37]
    node _T_432 = mux(_T_347, _T_83, _T_431) @[Lookup.scala 33:37]
    node _T_433 = mux(_T_345, _T_82, _T_432) @[Lookup.scala 33:37]
    node _T_434 = mux(_T_343, _T_74, _T_433) @[Lookup.scala 33:37]
    node _T_435 = mux(_T_341, _T_60, _T_434) @[Lookup.scala 33:37]
    node _T_436 = mux(_T_339, _T_59, _T_435) @[Lookup.scala 33:37]
    node _T_437 = mux(_T_337, _T_58, _T_436) @[Lookup.scala 33:37]
    node csrData = mux(_T_335, _T_57, _T_437) @[Lookup.scala 33:37]
    node _T_438 = mux(_T_403, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_439 = mux(_T_401, UInt<1>("h01"), _T_438) @[Lookup.scala 33:37]
    node _T_440 = mux(_T_399, UInt<1>("h01"), _T_439) @[Lookup.scala 33:37]
    node _T_441 = mux(_T_397, UInt<1>("h01"), _T_440) @[Lookup.scala 33:37]
    node _T_442 = mux(_T_395, UInt<1>("h01"), _T_441) @[Lookup.scala 33:37]
    node _T_443 = mux(_T_393, UInt<1>("h01"), _T_442) @[Lookup.scala 33:37]
    node _T_444 = mux(_T_391, UInt<1>("h01"), _T_443) @[Lookup.scala 33:37]
    node _T_445 = mux(_T_389, UInt<1>("h01"), _T_444) @[Lookup.scala 33:37]
    node _T_446 = mux(_T_387, UInt<1>("h01"), _T_445) @[Lookup.scala 33:37]
    node _T_447 = mux(_T_385, UInt<1>("h01"), _T_446) @[Lookup.scala 33:37]
    node _T_448 = mux(_T_383, UInt<1>("h01"), _T_447) @[Lookup.scala 33:37]
    node _T_449 = mux(_T_381, UInt<1>("h01"), _T_448) @[Lookup.scala 33:37]
    node _T_450 = mux(_T_379, UInt<1>("h01"), _T_449) @[Lookup.scala 33:37]
    node _T_451 = mux(_T_377, UInt<1>("h01"), _T_450) @[Lookup.scala 33:37]
    node _T_452 = mux(_T_375, UInt<1>("h01"), _T_451) @[Lookup.scala 33:37]
    node _T_453 = mux(_T_373, UInt<1>("h01"), _T_452) @[Lookup.scala 33:37]
    node _T_454 = mux(_T_371, UInt<1>("h01"), _T_453) @[Lookup.scala 33:37]
    node _T_455 = mux(_T_369, UInt<1>("h01"), _T_454) @[Lookup.scala 33:37]
    node _T_456 = mux(_T_367, UInt<1>("h01"), _T_455) @[Lookup.scala 33:37]
    node _T_457 = mux(_T_365, UInt<1>("h01"), _T_456) @[Lookup.scala 33:37]
    node _T_458 = mux(_T_363, UInt<1>("h01"), _T_457) @[Lookup.scala 33:37]
    node _T_459 = mux(_T_361, UInt<1>("h01"), _T_458) @[Lookup.scala 33:37]
    node _T_460 = mux(_T_359, UInt<1>("h01"), _T_459) @[Lookup.scala 33:37]
    node _T_461 = mux(_T_357, UInt<1>("h01"), _T_460) @[Lookup.scala 33:37]
    node _T_462 = mux(_T_355, UInt<1>("h01"), _T_461) @[Lookup.scala 33:37]
    node _T_463 = mux(_T_353, UInt<1>("h01"), _T_462) @[Lookup.scala 33:37]
    node _T_464 = mux(_T_351, UInt<1>("h01"), _T_463) @[Lookup.scala 33:37]
    node _T_465 = mux(_T_349, UInt<1>("h01"), _T_464) @[Lookup.scala 33:37]
    node _T_466 = mux(_T_347, UInt<1>("h01"), _T_465) @[Lookup.scala 33:37]
    node _T_467 = mux(_T_345, UInt<1>("h01"), _T_466) @[Lookup.scala 33:37]
    node _T_468 = mux(_T_343, UInt<1>("h01"), _T_467) @[Lookup.scala 33:37]
    node _T_469 = mux(_T_341, UInt<1>("h01"), _T_468) @[Lookup.scala 33:37]
    node _T_470 = mux(_T_339, UInt<1>("h01"), _T_469) @[Lookup.scala 33:37]
    node _T_471 = mux(_T_337, UInt<1>("h01"), _T_470) @[Lookup.scala 33:37]
    node _T_472 = mux(_T_335, UInt<1>("h01"), _T_471) @[Lookup.scala 33:37]
    node _T_473 = mux(_T_403, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_474 = mux(_T_401, UInt<1>("h01"), _T_473) @[Lookup.scala 33:37]
    node _T_475 = mux(_T_399, UInt<1>("h01"), _T_474) @[Lookup.scala 33:37]
    node _T_476 = mux(_T_397, UInt<1>("h01"), _T_475) @[Lookup.scala 33:37]
    node _T_477 = mux(_T_395, UInt<1>("h01"), _T_476) @[Lookup.scala 33:37]
    node _T_478 = mux(_T_393, UInt<1>("h01"), _T_477) @[Lookup.scala 33:37]
    node _T_479 = mux(_T_391, UInt<1>("h01"), _T_478) @[Lookup.scala 33:37]
    node _T_480 = mux(_T_389, UInt<1>("h01"), _T_479) @[Lookup.scala 33:37]
    node _T_481 = mux(_T_387, UInt<1>("h01"), _T_480) @[Lookup.scala 33:37]
    node _T_482 = mux(_T_385, UInt<1>("h01"), _T_481) @[Lookup.scala 33:37]
    node _T_483 = mux(_T_383, UInt<1>("h01"), _T_482) @[Lookup.scala 33:37]
    node _T_484 = mux(_T_381, UInt<1>("h01"), _T_483) @[Lookup.scala 33:37]
    node _T_485 = mux(_T_379, UInt<1>("h01"), _T_484) @[Lookup.scala 33:37]
    node _T_486 = mux(_T_377, UInt<1>("h01"), _T_485) @[Lookup.scala 33:37]
    node _T_487 = mux(_T_375, UInt<1>("h01"), _T_486) @[Lookup.scala 33:37]
    node _T_488 = mux(_T_373, UInt<1>("h01"), _T_487) @[Lookup.scala 33:37]
    node _T_489 = mux(_T_371, UInt<1>("h01"), _T_488) @[Lookup.scala 33:37]
    node _T_490 = mux(_T_369, UInt<1>("h00"), _T_489) @[Lookup.scala 33:37]
    node _T_491 = mux(_T_367, UInt<1>("h00"), _T_490) @[Lookup.scala 33:37]
    node _T_492 = mux(_T_365, UInt<1>("h00"), _T_491) @[Lookup.scala 33:37]
    node _T_493 = mux(_T_363, UInt<1>("h00"), _T_492) @[Lookup.scala 33:37]
    node _T_494 = mux(_T_361, UInt<1>("h01"), _T_493) @[Lookup.scala 33:37]
    node _T_495 = mux(_T_359, UInt<1>("h01"), _T_494) @[Lookup.scala 33:37]
    node _T_496 = mux(_T_357, UInt<1>("h01"), _T_495) @[Lookup.scala 33:37]
    node _T_497 = mux(_T_355, UInt<1>("h01"), _T_496) @[Lookup.scala 33:37]
    node _T_498 = mux(_T_353, UInt<1>("h01"), _T_497) @[Lookup.scala 33:37]
    node _T_499 = mux(_T_351, UInt<1>("h01"), _T_498) @[Lookup.scala 33:37]
    node _T_500 = mux(_T_349, UInt<1>("h01"), _T_499) @[Lookup.scala 33:37]
    node _T_501 = mux(_T_347, UInt<1>("h01"), _T_500) @[Lookup.scala 33:37]
    node _T_502 = mux(_T_345, UInt<1>("h01"), _T_501) @[Lookup.scala 33:37]
    node _T_503 = mux(_T_343, UInt<1>("h01"), _T_502) @[Lookup.scala 33:37]
    node _T_504 = mux(_T_341, UInt<1>("h00"), _T_503) @[Lookup.scala 33:37]
    node _T_505 = mux(_T_339, UInt<1>("h00"), _T_504) @[Lookup.scala 33:37]
    node _T_506 = mux(_T_337, UInt<1>("h00"), _T_505) @[Lookup.scala 33:37]
    node _T_507 = mux(_T_335, UInt<1>("h00"), _T_506) @[Lookup.scala 33:37]
    node _T_508 = neq(io.write.op, UInt<3>("h00")) @[csr.scala 120:31]
    node _T_509 = neq(io.write.op, UInt<3>("h01")) @[csr.scala 120:58]
    node writeEn = and(_T_508, _T_509) @[csr.scala 120:43]
    node _T_510 = or(csrData, io.write.data) @[csr.scala 124:25]
    node _T_511 = not(io.write.data) @[csr.scala 125:28]
    node _T_512 = and(csrData, _T_511) @[csr.scala 125:25]
    node _T_513 = eq(UInt<3>("h05"), io.write.op) @[Mux.scala 68:19]
    node _T_514 = mux(_T_513, _T_512, UInt<1>("h00")) @[Mux.scala 68:16]
    node _T_515 = eq(UInt<3>("h04"), io.write.op) @[Mux.scala 68:19]
    node _T_516 = mux(_T_515, _T_510, _T_514) @[Mux.scala 68:16]
    node _T_517 = eq(UInt<3>("h03"), io.write.op) @[Mux.scala 68:19]
    node _T_518 = mux(_T_517, io.write.data, _T_516) @[Mux.scala 68:16]
    node _T_519 = eq(UInt<3>("h02"), io.write.op) @[Mux.scala 68:19]
    node writeData = mux(_T_519, io.write.data, _T_518) @[Mux.scala 68:16]
    node _T_520 = cat(sip.ssip, sip.usip) @[csr.scala 129:23]
    node _T_521 = cat(sip.utip, sip.wpri2) @[csr.scala 129:23]
    node _T_522 = cat(_T_521, _T_520) @[csr.scala 129:23]
    node _T_523 = cat(sip.wpri1, sip.stip) @[csr.scala 129:23]
    node _T_524 = cat(sip.wpri0, sip.seip) @[csr.scala 129:23]
    node _T_525 = cat(_T_524, sip.ueip) @[csr.scala 129:23]
    node _T_526 = cat(_T_525, _T_523) @[csr.scala 129:23]
    node _T_527 = cat(_T_526, _T_522) @[csr.scala 129:23]
    node _T_528 = cat(sie.ssie, sie.usie) @[csr.scala 129:36]
    node _T_529 = cat(sie.utie, sie.wpri2) @[csr.scala 129:36]
    node _T_530 = cat(_T_529, _T_528) @[csr.scala 129:36]
    node _T_531 = cat(sie.wpri1, sie.stie) @[csr.scala 129:36]
    node _T_532 = cat(sie.wpri0, sie.seie) @[csr.scala 129:36]
    node _T_533 = cat(_T_532, sie.ueie) @[csr.scala 129:36]
    node _T_534 = cat(_T_533, _T_531) @[csr.scala 129:36]
    node _T_535 = cat(_T_534, _T_530) @[csr.scala 129:36]
    node flagIntS = and(_T_527, _T_535) @[csr.scala 129:30]
    node _T_536 = cat(mip.wpri3, mip.ssip) @[csr.scala 130:23]
    node _T_537 = cat(_T_536, mip.usip) @[csr.scala 130:23]
    node _T_538 = cat(mip.stip, mip.utip) @[csr.scala 130:23]
    node _T_539 = cat(_T_538, mip.msip) @[csr.scala 130:23]
    node _T_540 = cat(_T_539, _T_537) @[csr.scala 130:23]
    node _T_541 = cat(mip.ueip, mip.mtip) @[csr.scala 130:23]
    node _T_542 = cat(_T_541, mip.wpri2) @[csr.scala 130:23]
    node _T_543 = cat(mip.wpri1, mip.seip) @[csr.scala 130:23]
    node _T_544 = cat(mip.wpri0, mip.meip) @[csr.scala 130:23]
    node _T_545 = cat(_T_544, _T_543) @[csr.scala 130:23]
    node _T_546 = cat(_T_545, _T_542) @[csr.scala 130:23]
    node _T_547 = cat(_T_546, _T_540) @[csr.scala 130:23]
    node _T_548 = cat(mie.wpri3, mie.ssie) @[csr.scala 130:36]
    node _T_549 = cat(_T_548, mie.usie) @[csr.scala 130:36]
    node _T_550 = cat(mie.stie, mie.utie) @[csr.scala 130:36]
    node _T_551 = cat(_T_550, mie.msie) @[csr.scala 130:36]
    node _T_552 = cat(_T_551, _T_549) @[csr.scala 130:36]
    node _T_553 = cat(mie.ueie, mie.mtie) @[csr.scala 130:36]
    node _T_554 = cat(_T_553, mie.wpri2) @[csr.scala 130:36]
    node _T_555 = cat(mie.wpri1, mie.seie) @[csr.scala 130:36]
    node _T_556 = cat(mie.wpri0, mie.meie) @[csr.scala 130:36]
    node _T_557 = cat(_T_556, _T_555) @[csr.scala 130:36]
    node _T_558 = cat(_T_557, _T_554) @[csr.scala 130:36]
    node _T_559 = cat(_T_558, _T_552) @[csr.scala 130:36]
    node flagIntM = and(_T_547, _T_559) @[csr.scala 130:30]
    node _T_560 = lt(mode, UInt<2>("h01")) @[csr.scala 131:28]
    node _T_561 = eq(mode, UInt<2>("h01")) @[csr.scala 132:11]
    node _T_562 = and(_T_561, mstatus.sie) @[csr.scala 132:26]
    node _T_563 = or(_T_560, _T_562) @[csr.scala 131:41]
    node _T_564 = and(flagIntS, mideleg.data) @[csr.scala 133:15]
    node _T_565 = neq(_T_564, UInt<1>("h00")) @[csr.scala 133:33]
    node hasIntS = mux(_T_563, _T_565, UInt<1>("h00")) @[csr.scala 131:22]
    node _T_566 = leq(mode, UInt<2>("h01")) @[csr.scala 134:28]
    node _T_567 = or(_T_566, mstatus.mie) @[csr.scala 134:42]
    node _T_568 = not(mideleg.data) @[csr.scala 135:18]
    node _T_569 = and(flagIntM, _T_568) @[csr.scala 135:15]
    node _T_570 = neq(_T_569, UInt<1>("h00")) @[csr.scala 135:36]
    node hasIntM = mux(_T_567, _T_570, UInt<1>("h00")) @[csr.scala 134:22]
    node hasInt = or(hasIntM, hasIntS) @[csr.scala 137:27]
    node _T_571 = eq(hasIntM, UInt<1>("h00")) @[csr.scala 138:29]
    node handIntS = and(hasInt, _T_571) @[csr.scala 138:26]
    node _T_572 = eq(hasInt, UInt<1>("h00")) @[csr.scala 139:40]
    node hasExc = and(io.except.hasTrap, _T_572) @[csr.scala 139:37]
    node _T_573 = bits(io.except.excCause, 4, 0) @[csr.scala 140:64]
    node _T_574 = dshr(medeleg.data, _T_573) @[csr.scala 140:45]
    node _T_575 = bits(_T_574, 0, 0) @[csr.scala 140:45]
    node hasExcS = and(hasExc, _T_575) @[csr.scala 140:26]
    node _T_576 = bits(mode, 1, 1) @[csr.scala 141:24]
    node _T_577 = eq(_T_576, UInt<1>("h00")) @[csr.scala 141:19]
    node handExcS = and(_T_577, hasExcS) @[csr.scala 141:28]
    node _T_578 = dshr(flagIntS, UInt<31>("h09")) @[csr.scala 142:31]
    node _T_579 = bits(_T_578, 0, 0) @[csr.scala 142:31]
    node _T_580 = dshr(flagIntS, UInt<31>("h01")) @[csr.scala 143:17]
    node _T_581 = bits(_T_580, 0, 0) @[csr.scala 143:17]
    node _T_582 = mux(_T_581, UInt<31>("h01"), UInt<31>("h05")) @[csr.scala 143:8]
    node intCauseS = mux(_T_579, UInt<31>("h09"), _T_582) @[csr.scala 142:22]
    node _T_583 = dshr(flagIntM, UInt<31>("h0b")) @[csr.scala 145:31]
    node _T_584 = bits(_T_583, 0, 0) @[csr.scala 145:31]
    node _T_585 = dshr(flagIntM, UInt<31>("h03")) @[csr.scala 146:17]
    node _T_586 = bits(_T_585, 0, 0) @[csr.scala 146:17]
    node _T_587 = dshr(flagIntM, UInt<31>("h07")) @[csr.scala 147:19]
    node _T_588 = bits(_T_587, 0, 0) @[csr.scala 147:19]
    node _T_589 = mux(_T_588, UInt<31>("h07"), intCauseS) @[csr.scala 147:10]
    node _T_590 = mux(_T_586, UInt<31>("h03"), _T_589) @[csr.scala 146:8]
    node intCauseM = mux(_T_584, UInt<31>("h0b"), _T_590) @[csr.scala 145:22]
    node intCause = mux(handIntS, intCauseS, intCauseM) @[csr.scala 149:22]
    node _T_591 = cat(UInt<1>("h01"), intCause) @[Cat.scala 30:58]
    node _T_592 = cat(UInt<1>("h00"), io.except.excCause) @[Cat.scala 30:58]
    node cause = mux(hasInt, _T_591, _T_592) @[csr.scala 150:22]
    node _T_593 = bits(stvec.mode, 0, 0) @[csr.scala 152:47]
    node _T_594 = and(_T_593, hasInt) @[csr.scala 152:51]
    node _T_595 = bits(cause, 29, 0) @[csr.scala 152:67]
    node _T_596 = mux(_T_594, _T_595, UInt<1>("h00")) @[csr.scala 152:36]
    node _T_597 = add(stvec.base, _T_596) @[csr.scala 152:31]
    node _T_598 = tail(_T_597, 1) @[csr.scala 152:31]
    node trapVecS = shl(_T_598, 2) @[csr.scala 152:82]
    node _T_599 = bits(mtvec.mode, 0, 0) @[csr.scala 153:47]
    node _T_600 = and(_T_599, hasInt) @[csr.scala 153:51]
    node _T_601 = bits(cause, 29, 0) @[csr.scala 153:67]
    node _T_602 = mux(_T_600, _T_601, UInt<1>("h00")) @[csr.scala 153:36]
    node _T_603 = add(mtvec.base, _T_602) @[csr.scala 153:31]
    node _T_604 = tail(_T_603, 1) @[csr.scala 153:31]
    node trapVecM = shl(_T_604, 2) @[csr.scala 153:82]
    node _T_605 = or(handIntS, handExcS) @[csr.scala 154:32]
    node trapVec = mux(_T_605, trapVecS, trapVecM) @[csr.scala 154:22]
    node _T_606 = or(mipReal.meip, io.extern) @[csr.scala 157:28]
    mip.meip <= _T_606 @[csr.scala 157:12]
    node _T_607 = or(mipReal.seip, io.extern) @[csr.scala 158:28]
    mip.seip <= _T_607 @[csr.scala 158:12]
    node _T_608 = or(mipReal.mtip, io.timer) @[csr.scala 159:28]
    mip.mtip <= _T_608 @[csr.scala 159:12]
    node _T_609 = or(mipReal.stip, io.timer) @[csr.scala 160:28]
    mip.stip <= _T_609 @[csr.scala 160:12]
    node _T_610 = or(mipReal.msip, io.soft) @[csr.scala 161:28]
    mip.msip <= _T_610 @[csr.scala 161:12]
    node _T_611 = or(mipReal.ssip, io.soft) @[csr.scala 162:28]
    mip.ssip <= _T_611 @[csr.scala 162:12]
    sip.seip <= mip.seip @[csr.scala 163:12]
    sip.stip <= mip.stip @[csr.scala 164:12]
    sip.ssip <= mip.ssip @[csr.scala 165:12]
    node intMode = mux(handIntS, UInt<2>("h01"), UInt<2>("h03")) @[csr.scala 168:22]
    node sretMode = cat(UInt<1>("h00"), sstatus.spp) @[Cat.scala 30:58]
    node excMode = mux(handExcS, UInt<2>("h01"), UInt<2>("h03")) @[csr.scala 171:22]
    node _T_612 = mux(io.except.isMret, mstatus.mpp, excMode) @[csr.scala 174:10]
    node _T_613 = mux(io.except.isSret, sretMode, _T_612) @[csr.scala 173:8]
    node trapMode = mux(hasInt, intMode, _T_613) @[csr.scala 172:22]
    node _T_614 = eq(writeEn, UInt<1>("h00")) @[csr.scala 175:44]
    node _T_615 = and(io.except.hasTrap, _T_614) @[csr.scala 175:41]
    node nextMode = mux(_T_615, trapMode, mode) @[csr.scala 175:22]
    mode <= nextMode @[csr.scala 176:8]
    node _T_616 = add(mcycle.data, UInt<1>("h01")) @[csr.scala 179:30]
    node _T_617 = tail(_T_616, 1) @[csr.scala 179:30]
    mcycle.data <= _T_617 @[csr.scala 179:15]
    when io.write.retired : @[csr.scala 180:27]
      node _T_618 = add(minstret.data, UInt<1>("h01")) @[csr.scala 181:36]
      node _T_619 = tail(_T_618, 1) @[csr.scala 181:36]
      minstret.data <= _T_619 @[csr.scala 181:19]
      skip @[csr.scala 180:27]
    when writeEn : @[csr.scala 185:18]
      node _T_620 = eq(io.write.addr, UInt<12>("h0100")) @[csr.scala 189:25]
      when _T_620 : @[csr.scala 189:42]
        wire _T_621 : {sd : UInt<1>, wpri0 : UInt<11>, mxr : UInt<1>, sum : UInt<1>, wpri1 : UInt<1>, xs : UInt<2>, fs : UInt<2>, wpri2 : UInt<4>, spp : UInt<1>, wpri3 : UInt<2>, spie : UInt<1>, upie : UInt<1>, wpri4 : UInt<2>, sie : UInt<1>, uie : UInt<1>} @[csrfile.scala 16:24]
        node _T_622 = cat(mstatus.sie, mstatus.uie) @[csrfile.scala 16:24]
        node _T_623 = cat(mstatus.upie, mstatus.mie) @[csrfile.scala 16:24]
        node _T_624 = cat(_T_623, mstatus.wpri3) @[csrfile.scala 16:24]
        node _T_625 = cat(_T_624, _T_622) @[csrfile.scala 16:24]
        node _T_626 = cat(mstatus.wpri2, mstatus.spie) @[csrfile.scala 16:24]
        node _T_627 = cat(mstatus.wpri1, mstatus.spp) @[csrfile.scala 16:24]
        node _T_628 = cat(_T_627, mstatus.mpie) @[csrfile.scala 16:24]
        node _T_629 = cat(_T_628, _T_626) @[csrfile.scala 16:24]
        node _T_630 = cat(_T_629, _T_625) @[csrfile.scala 16:24]
        node _T_631 = cat(mstatus.fs, mstatus.mpp) @[csrfile.scala 16:24]
        node _T_632 = cat(mstatus.sum, mstatus.mprv) @[csrfile.scala 16:24]
        node _T_633 = cat(_T_632, mstatus.xs) @[csrfile.scala 16:24]
        node _T_634 = cat(_T_633, _T_631) @[csrfile.scala 16:24]
        node _T_635 = cat(mstatus.tw, mstatus.tvm) @[csrfile.scala 16:24]
        node _T_636 = cat(_T_635, mstatus.mxr) @[csrfile.scala 16:24]
        node _T_637 = cat(mstatus.sd, mstatus.wpri0) @[csrfile.scala 16:24]
        node _T_638 = cat(_T_637, mstatus.tsr) @[csrfile.scala 16:24]
        node _T_639 = cat(_T_638, _T_636) @[csrfile.scala 16:24]
        node _T_640 = cat(_T_639, _T_634) @[csrfile.scala 16:24]
        node _T_641 = cat(_T_640, _T_630) @[csrfile.scala 16:24]
        wire _T_642 : UInt<32>
        _T_642 <= _T_641
        node _T_643 = bits(_T_642, 0, 0) @[csrfile.scala 16:24]
        _T_621.uie <= _T_643 @[csrfile.scala 16:24]
        node _T_644 = bits(_T_642, 1, 1) @[csrfile.scala 16:24]
        _T_621.sie <= _T_644 @[csrfile.scala 16:24]
        node _T_645 = bits(_T_642, 3, 2) @[csrfile.scala 16:24]
        _T_621.wpri4 <= _T_645 @[csrfile.scala 16:24]
        node _T_646 = bits(_T_642, 4, 4) @[csrfile.scala 16:24]
        _T_621.upie <= _T_646 @[csrfile.scala 16:24]
        node _T_647 = bits(_T_642, 5, 5) @[csrfile.scala 16:24]
        _T_621.spie <= _T_647 @[csrfile.scala 16:24]
        node _T_648 = bits(_T_642, 7, 6) @[csrfile.scala 16:24]
        _T_621.wpri3 <= _T_648 @[csrfile.scala 16:24]
        node _T_649 = bits(_T_642, 8, 8) @[csrfile.scala 16:24]
        _T_621.spp <= _T_649 @[csrfile.scala 16:24]
        node _T_650 = bits(_T_642, 12, 9) @[csrfile.scala 16:24]
        _T_621.wpri2 <= _T_650 @[csrfile.scala 16:24]
        node _T_651 = bits(_T_642, 14, 13) @[csrfile.scala 16:24]
        _T_621.fs <= _T_651 @[csrfile.scala 16:24]
        node _T_652 = bits(_T_642, 16, 15) @[csrfile.scala 16:24]
        _T_621.xs <= _T_652 @[csrfile.scala 16:24]
        node _T_653 = bits(_T_642, 17, 17) @[csrfile.scala 16:24]
        _T_621.wpri1 <= _T_653 @[csrfile.scala 16:24]
        node _T_654 = bits(_T_642, 18, 18) @[csrfile.scala 16:24]
        _T_621.sum <= _T_654 @[csrfile.scala 16:24]
        node _T_655 = bits(_T_642, 19, 19) @[csrfile.scala 16:24]
        _T_621.mxr <= _T_655 @[csrfile.scala 16:24]
        node _T_656 = bits(_T_642, 30, 20) @[csrfile.scala 16:24]
        _T_621.wpri0 <= _T_656 @[csrfile.scala 16:24]
        node _T_657 = bits(_T_642, 31, 31) @[csrfile.scala 16:24]
        _T_621.sd <= _T_657 @[csrfile.scala 16:24]
        node _T_658 = bits(writeData, 18, 18) @[csrfile.scala 53:18]
        _T_621.sum <= _T_658 @[csrfile.scala 53:11]
        node _T_659 = bits(writeData, 8, 8) @[csrfile.scala 54:18]
        _T_621.spp <= _T_659 @[csrfile.scala 54:11]
        node _T_660 = bits(writeData, 5, 5) @[csrfile.scala 55:18]
        _T_621.spie <= _T_660 @[csrfile.scala 55:11]
        node _T_661 = bits(writeData, 1, 1) @[csrfile.scala 56:18]
        _T_621.sie <= _T_661 @[csrfile.scala 56:11]
        node _T_662 = cat(_T_621.wpri4, _T_621.sie) @[csrfile.scala 18:18]
        node _T_663 = cat(_T_662, _T_621.uie) @[csrfile.scala 18:18]
        node _T_664 = cat(_T_621.spie, _T_621.upie) @[csrfile.scala 18:18]
        node _T_665 = cat(_T_621.spp, _T_621.wpri3) @[csrfile.scala 18:18]
        node _T_666 = cat(_T_665, _T_664) @[csrfile.scala 18:18]
        node _T_667 = cat(_T_666, _T_663) @[csrfile.scala 18:18]
        node _T_668 = cat(_T_621.fs, _T_621.wpri2) @[csrfile.scala 18:18]
        node _T_669 = cat(_T_621.wpri1, _T_621.xs) @[csrfile.scala 18:18]
        node _T_670 = cat(_T_669, _T_668) @[csrfile.scala 18:18]
        node _T_671 = cat(_T_621.mxr, _T_621.sum) @[csrfile.scala 18:18]
        node _T_672 = cat(_T_621.sd, _T_621.wpri0) @[csrfile.scala 18:18]
        node _T_673 = cat(_T_672, _T_671) @[csrfile.scala 18:18]
        node _T_674 = cat(_T_673, _T_670) @[csrfile.scala 18:18]
        node _T_675 = cat(_T_674, _T_667) @[csrfile.scala 18:18]
        node _T_676 = bits(_T_675, 18, 18) @[csrfile.scala 217:18]
        mstatus.sum <= _T_676 @[csrfile.scala 217:11]
        node _T_677 = bits(_T_675, 12, 11) @[csrfile.scala 218:18]
        mstatus.mpp <= _T_677 @[csrfile.scala 218:11]
        node _T_678 = bits(_T_675, 8, 8) @[csrfile.scala 219:18]
        mstatus.spp <= _T_678 @[csrfile.scala 219:11]
        node _T_679 = bits(_T_675, 7, 7) @[csrfile.scala 220:18]
        mstatus.mpie <= _T_679 @[csrfile.scala 220:11]
        node _T_680 = bits(_T_675, 5, 5) @[csrfile.scala 221:18]
        mstatus.spie <= _T_680 @[csrfile.scala 221:11]
        node _T_681 = bits(_T_675, 3, 3) @[csrfile.scala 222:18]
        mstatus.mie <= _T_681 @[csrfile.scala 222:11]
        node _T_682 = bits(_T_675, 1, 1) @[csrfile.scala 223:18]
        mstatus.sie <= _T_682 @[csrfile.scala 223:11]
        skip @[csr.scala 189:42]
      node _T_683 = eq(io.write.addr, UInt<12>("h0104")) @[csr.scala 192:25]
      when _T_683 : @[csr.scala 192:38]
        wire _T_684 : {wpri0 : UInt<22>, seie : UInt<1>, ueie : UInt<1>, wpri1 : UInt<2>, stie : UInt<1>, utie : UInt<1>, wpri2 : UInt<2>, ssie : UInt<1>, usie : UInt<1>} @[csrfile.scala 16:24]
        node _T_685 = cat(mie.wpri3, mie.ssie) @[csrfile.scala 16:24]
        node _T_686 = cat(_T_685, mie.usie) @[csrfile.scala 16:24]
        node _T_687 = cat(mie.stie, mie.utie) @[csrfile.scala 16:24]
        node _T_688 = cat(_T_687, mie.msie) @[csrfile.scala 16:24]
        node _T_689 = cat(_T_688, _T_686) @[csrfile.scala 16:24]
        node _T_690 = cat(mie.ueie, mie.mtie) @[csrfile.scala 16:24]
        node _T_691 = cat(_T_690, mie.wpri2) @[csrfile.scala 16:24]
        node _T_692 = cat(mie.wpri1, mie.seie) @[csrfile.scala 16:24]
        node _T_693 = cat(mie.wpri0, mie.meie) @[csrfile.scala 16:24]
        node _T_694 = cat(_T_693, _T_692) @[csrfile.scala 16:24]
        node _T_695 = cat(_T_694, _T_691) @[csrfile.scala 16:24]
        node _T_696 = cat(_T_695, _T_689) @[csrfile.scala 16:24]
        wire _T_697 : UInt<32>
        _T_697 <= _T_696
        node _T_698 = bits(_T_697, 0, 0) @[csrfile.scala 16:24]
        _T_684.usie <= _T_698 @[csrfile.scala 16:24]
        node _T_699 = bits(_T_697, 1, 1) @[csrfile.scala 16:24]
        _T_684.ssie <= _T_699 @[csrfile.scala 16:24]
        node _T_700 = bits(_T_697, 3, 2) @[csrfile.scala 16:24]
        _T_684.wpri2 <= _T_700 @[csrfile.scala 16:24]
        node _T_701 = bits(_T_697, 4, 4) @[csrfile.scala 16:24]
        _T_684.utie <= _T_701 @[csrfile.scala 16:24]
        node _T_702 = bits(_T_697, 5, 5) @[csrfile.scala 16:24]
        _T_684.stie <= _T_702 @[csrfile.scala 16:24]
        node _T_703 = bits(_T_697, 7, 6) @[csrfile.scala 16:24]
        _T_684.wpri1 <= _T_703 @[csrfile.scala 16:24]
        node _T_704 = bits(_T_697, 8, 8) @[csrfile.scala 16:24]
        _T_684.ueie <= _T_704 @[csrfile.scala 16:24]
        node _T_705 = bits(_T_697, 9, 9) @[csrfile.scala 16:24]
        _T_684.seie <= _T_705 @[csrfile.scala 16:24]
        node _T_706 = bits(_T_697, 31, 10) @[csrfile.scala 16:24]
        _T_684.wpri0 <= _T_706 @[csrfile.scala 16:24]
        node _T_707 = bits(writeData, 9, 9) @[csrfile.scala 78:18]
        _T_684.seie <= _T_707 @[csrfile.scala 78:11]
        node _T_708 = bits(writeData, 5, 5) @[csrfile.scala 79:18]
        _T_684.stie <= _T_708 @[csrfile.scala 79:11]
        node _T_709 = bits(writeData, 1, 1) @[csrfile.scala 80:18]
        _T_684.ssie <= _T_709 @[csrfile.scala 80:11]
        node _T_710 = cat(_T_684.ssie, _T_684.usie) @[csrfile.scala 18:18]
        node _T_711 = cat(_T_684.utie, _T_684.wpri2) @[csrfile.scala 18:18]
        node _T_712 = cat(_T_711, _T_710) @[csrfile.scala 18:18]
        node _T_713 = cat(_T_684.wpri1, _T_684.stie) @[csrfile.scala 18:18]
        node _T_714 = cat(_T_684.wpri0, _T_684.seie) @[csrfile.scala 18:18]
        node _T_715 = cat(_T_714, _T_684.ueie) @[csrfile.scala 18:18]
        node _T_716 = cat(_T_715, _T_713) @[csrfile.scala 18:18]
        node _T_717 = cat(_T_716, _T_712) @[csrfile.scala 18:18]
        node _T_718 = bits(_T_717, 11, 11) @[csrfile.scala 292:18]
        mie.meie <= _T_718 @[csrfile.scala 292:11]
        node _T_719 = bits(_T_717, 9, 9) @[csrfile.scala 293:18]
        mie.seie <= _T_719 @[csrfile.scala 293:11]
        node _T_720 = bits(_T_717, 7, 7) @[csrfile.scala 294:18]
        mie.mtie <= _T_720 @[csrfile.scala 294:11]
        node _T_721 = bits(_T_717, 5, 5) @[csrfile.scala 295:18]
        mie.stie <= _T_721 @[csrfile.scala 295:11]
        node _T_722 = bits(_T_717, 3, 3) @[csrfile.scala 296:18]
        mie.msie <= _T_722 @[csrfile.scala 296:11]
        node _T_723 = bits(_T_717, 1, 1) @[csrfile.scala 297:18]
        mie.ssie <= _T_723 @[csrfile.scala 297:11]
        skip @[csr.scala 192:38]
      node _T_724 = eq(io.write.addr, UInt<12>("h0144")) @[csr.scala 195:25]
      when _T_724 : @[csr.scala 195:38]
        wire _T_725 : {wpri0 : UInt<22>, seip : UInt<1>, ueip : UInt<1>, wpri1 : UInt<2>, stip : UInt<1>, utip : UInt<1>, wpri2 : UInt<2>, ssip : UInt<1>, usip : UInt<1>} @[csrfile.scala 16:24]
        node _T_726 = cat(mipReal.wpri3, mipReal.ssip) @[csrfile.scala 16:24]
        node _T_727 = cat(_T_726, mipReal.usip) @[csrfile.scala 16:24]
        node _T_728 = cat(mipReal.stip, mipReal.utip) @[csrfile.scala 16:24]
        node _T_729 = cat(_T_728, mipReal.msip) @[csrfile.scala 16:24]
        node _T_730 = cat(_T_729, _T_727) @[csrfile.scala 16:24]
        node _T_731 = cat(mipReal.ueip, mipReal.mtip) @[csrfile.scala 16:24]
        node _T_732 = cat(_T_731, mipReal.wpri2) @[csrfile.scala 16:24]
        node _T_733 = cat(mipReal.wpri1, mipReal.seip) @[csrfile.scala 16:24]
        node _T_734 = cat(mipReal.wpri0, mipReal.meip) @[csrfile.scala 16:24]
        node _T_735 = cat(_T_734, _T_733) @[csrfile.scala 16:24]
        node _T_736 = cat(_T_735, _T_732) @[csrfile.scala 16:24]
        node _T_737 = cat(_T_736, _T_730) @[csrfile.scala 16:24]
        wire _T_738 : UInt<32>
        _T_738 <= _T_737
        node _T_739 = bits(_T_738, 0, 0) @[csrfile.scala 16:24]
        _T_725.usip <= _T_739 @[csrfile.scala 16:24]
        node _T_740 = bits(_T_738, 1, 1) @[csrfile.scala 16:24]
        _T_725.ssip <= _T_740 @[csrfile.scala 16:24]
        node _T_741 = bits(_T_738, 3, 2) @[csrfile.scala 16:24]
        _T_725.wpri2 <= _T_741 @[csrfile.scala 16:24]
        node _T_742 = bits(_T_738, 4, 4) @[csrfile.scala 16:24]
        _T_725.utip <= _T_742 @[csrfile.scala 16:24]
        node _T_743 = bits(_T_738, 5, 5) @[csrfile.scala 16:24]
        _T_725.stip <= _T_743 @[csrfile.scala 16:24]
        node _T_744 = bits(_T_738, 7, 6) @[csrfile.scala 16:24]
        _T_725.wpri1 <= _T_744 @[csrfile.scala 16:24]
        node _T_745 = bits(_T_738, 8, 8) @[csrfile.scala 16:24]
        _T_725.ueip <= _T_745 @[csrfile.scala 16:24]
        node _T_746 = bits(_T_738, 9, 9) @[csrfile.scala 16:24]
        _T_725.seip <= _T_746 @[csrfile.scala 16:24]
        node _T_747 = bits(_T_738, 31, 10) @[csrfile.scala 16:24]
        _T_725.wpri0 <= _T_747 @[csrfile.scala 16:24]
        node _T_748 = bits(writeData, 1, 1) @[csrfile.scala 102:18]
        _T_725.ssip <= _T_748 @[csrfile.scala 102:11]
        node _T_749 = cat(_T_725.ssip, _T_725.usip) @[csrfile.scala 18:18]
        node _T_750 = cat(_T_725.utip, _T_725.wpri2) @[csrfile.scala 18:18]
        node _T_751 = cat(_T_750, _T_749) @[csrfile.scala 18:18]
        node _T_752 = cat(_T_725.wpri1, _T_725.stip) @[csrfile.scala 18:18]
        node _T_753 = cat(_T_725.wpri0, _T_725.seip) @[csrfile.scala 18:18]
        node _T_754 = cat(_T_753, _T_725.ueip) @[csrfile.scala 18:18]
        node _T_755 = cat(_T_754, _T_752) @[csrfile.scala 18:18]
        node _T_756 = cat(_T_755, _T_751) @[csrfile.scala 18:18]
        node _T_757 = bits(_T_756, 9, 9) @[csrfile.scala 323:18]
        mipReal.seip <= _T_757 @[csrfile.scala 323:11]
        node _T_758 = bits(_T_756, 5, 5) @[csrfile.scala 324:18]
        mipReal.stip <= _T_758 @[csrfile.scala 324:11]
        node _T_759 = bits(_T_756, 1, 1) @[csrfile.scala 325:18]
        mipReal.ssip <= _T_759 @[csrfile.scala 325:11]
        skip @[csr.scala 195:38]
      node _T_760 = eq(io.write.addr, UInt<12>("h0b00")) @[csr.scala 198:25]
      when _T_760 : @[csr.scala 198:41]
        node _T_761 = bits(mcycle.data, 63, 32) @[csr.scala 199:37]
        node _T_762 = cat(_T_761, writeData) @[Cat.scala 30:58]
        mcycle.data <= _T_762 @[csr.scala 199:19]
        skip @[csr.scala 198:41]
      node _T_763 = eq(io.write.addr, UInt<12>("h0b02")) @[csr.scala 201:25]
      when _T_763 : @[csr.scala 201:43]
        node _T_764 = bits(minstret.data, 63, 32) @[csr.scala 202:41]
        node _T_765 = cat(_T_764, writeData) @[Cat.scala 30:58]
        minstret.data <= _T_765 @[csr.scala 202:21]
        skip @[csr.scala 201:43]
      node _T_766 = eq(io.write.addr, UInt<12>("h0b80")) @[csr.scala 204:25]
      when _T_766 : @[csr.scala 204:42]
        node _T_767 = bits(mcycle.data, 31, 0) @[csr.scala 205:48]
        node _T_768 = cat(writeData, _T_767) @[Cat.scala 30:58]
        mcycle.data <= _T_768 @[csr.scala 205:19]
        skip @[csr.scala 204:42]
      node _T_769 = eq(io.write.addr, UInt<12>("h0b82")) @[csr.scala 207:25]
      when _T_769 : @[csr.scala 207:44]
        node _T_770 = bits(minstret.data, 31, 0) @[csr.scala 208:52]
        node _T_771 = cat(writeData, _T_770) @[Cat.scala 30:58]
        minstret.data <= _T_771 @[csr.scala 208:21]
        skip @[csr.scala 207:44]
      node _T_772 = eq(io.write.addr, UInt<12>("h0105")) @[csr.scala 210:25]
      when _T_772 : @[csr.scala 210:43]
        node _T_773 = bits(writeData, 31, 2) @[csrfile.scala 117:18]
        stvec.base <= _T_773 @[csrfile.scala 117:11]
        node _T_774 = bits(writeData, 0, 0) @[csrfile.scala 118:18]
        stvec.mode <= _T_774 @[csrfile.scala 118:11]
        skip @[csr.scala 210:43]
      node _T_775 = eq(io.write.addr, UInt<12>("h0140")) @[csr.scala 211:25]
      when _T_775 : @[csr.scala 211:43]
        wire _T_776 : {data : UInt<32>} @[csrfile.scala 12:26]
        wire _T_777 : UInt<32>
        _T_777 <= writeData
        node _T_778 = bits(_T_777, 31, 0) @[csrfile.scala 12:26]
        _T_776.data <= _T_778 @[csrfile.scala 12:26]
        sscratch.data <= _T_776.data @[csrfile.scala 12:10]
        skip @[csr.scala 211:43]
      node _T_779 = eq(io.write.addr, UInt<12>("h0141")) @[csr.scala 212:25]
      when _T_779 : @[csr.scala 212:43]
        node _T_780 = bits(writeData, 31, 2) @[csrfile.scala 141:19]
        node _T_781 = cat(_T_780, UInt<2>("h00")) @[Cat.scala 30:58]
        sepc.data <= _T_781 @[csrfile.scala 141:11]
        skip @[csr.scala 212:43]
      node _T_782 = eq(io.write.addr, UInt<12>("h0142")) @[csr.scala 213:25]
      when _T_782 : @[csr.scala 213:43]
        node _T_783 = bits(writeData, 31, 31) @[csrfile.scala 156:18]
        scause.int <= _T_783 @[csrfile.scala 156:11]
        node _T_784 = bits(writeData, 3, 0) @[csrfile.scala 157:18]
        scause.code <= _T_784 @[csrfile.scala 157:11]
        skip @[csr.scala 213:43]
      node _T_785 = eq(io.write.addr, UInt<12>("h0143")) @[csr.scala 214:25]
      when _T_785 : @[csr.scala 214:43]
        wire _T_786 : {data : UInt<32>} @[csrfile.scala 12:26]
        wire _T_787 : UInt<32>
        _T_787 <= writeData
        node _T_788 = bits(_T_787, 31, 0) @[csrfile.scala 12:26]
        _T_786.data <= _T_788 @[csrfile.scala 12:26]
        stval.data <= _T_786.data @[csrfile.scala 12:10]
        skip @[csr.scala 214:43]
      node _T_789 = eq(io.write.addr, UInt<12>("h0180")) @[csr.scala 215:25]
      when _T_789 : @[csr.scala 215:43]
        node _T_790 = bits(writeData, 31, 31) @[csrfile.scala 182:18]
        satp.mode <= _T_790 @[csrfile.scala 182:11]
        node _T_791 = bits(writeData, 21, 0) @[csrfile.scala 183:18]
        satp.ppn <= _T_791 @[csrfile.scala 183:11]
        skip @[csr.scala 215:43]
      node _T_792 = eq(io.write.addr, UInt<12>("h0300")) @[csr.scala 216:25]
      when _T_792 : @[csr.scala 216:43]
        node _T_793 = bits(writeData, 18, 18) @[csrfile.scala 217:18]
        mstatus.sum <= _T_793 @[csrfile.scala 217:11]
        node _T_794 = bits(writeData, 12, 11) @[csrfile.scala 218:18]
        mstatus.mpp <= _T_794 @[csrfile.scala 218:11]
        node _T_795 = bits(writeData, 8, 8) @[csrfile.scala 219:18]
        mstatus.spp <= _T_795 @[csrfile.scala 219:11]
        node _T_796 = bits(writeData, 7, 7) @[csrfile.scala 220:18]
        mstatus.mpie <= _T_796 @[csrfile.scala 220:11]
        node _T_797 = bits(writeData, 5, 5) @[csrfile.scala 221:18]
        mstatus.spie <= _T_797 @[csrfile.scala 221:11]
        node _T_798 = bits(writeData, 3, 3) @[csrfile.scala 222:18]
        mstatus.mie <= _T_798 @[csrfile.scala 222:11]
        node _T_799 = bits(writeData, 1, 1) @[csrfile.scala 223:18]
        mstatus.sie <= _T_799 @[csrfile.scala 223:11]
        skip @[csr.scala 216:43]
      node _T_800 = eq(io.write.addr, UInt<12>("h0302")) @[csr.scala 217:25]
      when _T_800 : @[csr.scala 217:43]
        node _T_801 = bits(writeData, 15, 15) @[csrfile.scala 251:19]
        node _T_802 = bits(writeData, 13, 12) @[csrfile.scala 251:36]
        node _T_803 = bits(writeData, 9, 8) @[csrfile.scala 251:57]
        node _T_804 = bits(writeData, 6, 6) @[csrfile.scala 252:18]
        node _T_805 = bits(writeData, 4, 2) @[csrfile.scala 252:34]
        node _T_806 = bits(writeData, 0, 0) @[csrfile.scala 252:53]
        node _T_807 = cat(UInt<1>("h00"), _T_806) @[Cat.scala 30:58]
        node _T_808 = cat(_T_804, UInt<1>("h00")) @[Cat.scala 30:58]
        node _T_809 = cat(_T_808, _T_805) @[Cat.scala 30:58]
        node _T_810 = cat(_T_809, _T_807) @[Cat.scala 30:58]
        node _T_811 = cat(UInt<2>("h00"), _T_803) @[Cat.scala 30:58]
        node _T_812 = cat(_T_811, UInt<1>("h00")) @[Cat.scala 30:58]
        node _T_813 = cat(_T_801, UInt<1>("h00")) @[Cat.scala 30:58]
        node _T_814 = cat(_T_813, _T_802) @[Cat.scala 30:58]
        node _T_815 = cat(_T_814, _T_812) @[Cat.scala 30:58]
        node _T_816 = cat(_T_815, _T_810) @[Cat.scala 30:58]
        medeleg.data <= _T_816 @[csrfile.scala 251:11]
        skip @[csr.scala 217:43]
      node _T_817 = eq(io.write.addr, UInt<12>("h0303")) @[csr.scala 218:25]
      when _T_817 : @[csr.scala 218:43]
        node _T_818 = bits(writeData, 9, 9) @[csrfile.scala 266:29]
        node _T_819 = bits(writeData, 5, 5) @[csrfile.scala 266:45]
        node _T_820 = bits(writeData, 1, 1) @[csrfile.scala 266:61]
        node _T_821 = cat(UInt<3>("h00"), _T_820) @[Cat.scala 30:58]
        node _T_822 = cat(_T_821, UInt<1>("h00")) @[Cat.scala 30:58]
        node _T_823 = cat(UInt<3>("h00"), _T_819) @[Cat.scala 30:58]
        node _T_824 = cat(UInt<2>("h00"), _T_818) @[Cat.scala 30:58]
        node _T_825 = cat(_T_824, _T_823) @[Cat.scala 30:58]
        node _T_826 = cat(_T_825, _T_822) @[Cat.scala 30:58]
        mideleg.data <= _T_826 @[csrfile.scala 266:11]
        skip @[csr.scala 218:43]
      node _T_827 = eq(io.write.addr, UInt<12>("h0304")) @[csr.scala 219:25]
      when _T_827 : @[csr.scala 219:43]
        node _T_828 = bits(writeData, 11, 11) @[csrfile.scala 292:18]
        mie.meie <= _T_828 @[csrfile.scala 292:11]
        node _T_829 = bits(writeData, 9, 9) @[csrfile.scala 293:18]
        mie.seie <= _T_829 @[csrfile.scala 293:11]
        node _T_830 = bits(writeData, 7, 7) @[csrfile.scala 294:18]
        mie.mtie <= _T_830 @[csrfile.scala 294:11]
        node _T_831 = bits(writeData, 5, 5) @[csrfile.scala 295:18]
        mie.stie <= _T_831 @[csrfile.scala 295:11]
        node _T_832 = bits(writeData, 3, 3) @[csrfile.scala 296:18]
        mie.msie <= _T_832 @[csrfile.scala 296:11]
        node _T_833 = bits(writeData, 1, 1) @[csrfile.scala 297:18]
        mie.ssie <= _T_833 @[csrfile.scala 297:11]
        skip @[csr.scala 219:43]
      node _T_834 = eq(io.write.addr, UInt<12>("h0305")) @[csr.scala 220:25]
      when _T_834 : @[csr.scala 220:43]
        node _T_835 = bits(writeData, 31, 2) @[csrfile.scala 340:18]
        mtvec.base <= _T_835 @[csrfile.scala 340:11]
        node _T_836 = bits(writeData, 0, 0) @[csrfile.scala 341:18]
        mtvec.mode <= _T_836 @[csrfile.scala 341:11]
        skip @[csr.scala 220:43]
      node _T_837 = eq(io.write.addr, UInt<12>("h0340")) @[csr.scala 221:25]
      when _T_837 : @[csr.scala 221:43]
        wire _T_838 : {data : UInt<32>} @[csrfile.scala 12:26]
        wire _T_839 : UInt<32>
        _T_839 <= writeData
        node _T_840 = bits(_T_839, 31, 0) @[csrfile.scala 12:26]
        _T_838.data <= _T_840 @[csrfile.scala 12:26]
        mscratch.data <= _T_838.data @[csrfile.scala 12:10]
        skip @[csr.scala 221:43]
      node _T_841 = eq(io.write.addr, UInt<12>("h0341")) @[csr.scala 222:25]
      when _T_841 : @[csr.scala 222:43]
        node _T_842 = bits(writeData, 31, 2) @[csrfile.scala 364:19]
        node _T_843 = cat(_T_842, UInt<2>("h00")) @[Cat.scala 30:58]
        mepc.data <= _T_843 @[csrfile.scala 364:11]
        skip @[csr.scala 222:43]
      node _T_844 = eq(io.write.addr, UInt<12>("h0342")) @[csr.scala 223:25]
      when _T_844 : @[csr.scala 223:43]
        node _T_845 = bits(writeData, 31, 31) @[csrfile.scala 379:18]
        mcause.int <= _T_845 @[csrfile.scala 379:11]
        node _T_846 = bits(writeData, 3, 0) @[csrfile.scala 380:18]
        mcause.code <= _T_846 @[csrfile.scala 380:11]
        skip @[csr.scala 223:43]
      node _T_847 = eq(io.write.addr, UInt<12>("h0343")) @[csr.scala 224:25]
      when _T_847 : @[csr.scala 224:43]
        wire _T_848 : {data : UInt<32>} @[csrfile.scala 12:26]
        wire _T_849 : UInt<32>
        _T_849 <= writeData
        node _T_850 = bits(_T_849, 31, 0) @[csrfile.scala 12:26]
        _T_848.data <= _T_850 @[csrfile.scala 12:26]
        mtval.data <= _T_848.data @[csrfile.scala 12:10]
        skip @[csr.scala 224:43]
      node _T_851 = eq(io.write.addr, UInt<12>("h0344")) @[csr.scala 225:25]
      when _T_851 : @[csr.scala 225:43]
        node _T_852 = bits(writeData, 9, 9) @[csrfile.scala 323:18]
        mipReal.seip <= _T_852 @[csrfile.scala 323:11]
        node _T_853 = bits(writeData, 5, 5) @[csrfile.scala 324:18]
        mipReal.stip <= _T_853 @[csrfile.scala 324:11]
        node _T_854 = bits(writeData, 1, 1) @[csrfile.scala 325:18]
        mipReal.ssip <= _T_854 @[csrfile.scala 325:11]
        skip @[csr.scala 225:43]
      skip @[csr.scala 185:18]
    else : @[csr.scala 226:35]
      when io.except.hasTrap : @[csr.scala 226:35]
        when io.except.isSret : @[csr.scala 228:29]
          mstatus.sie <= mstatus.spie @[csr.scala 231:21]
          mstatus.spie <= UInt<1>("h01") @[csr.scala 232:21]
          mstatus.spp <= UInt<1>("h00") @[csr.scala 233:21]
          skip @[csr.scala 228:29]
        else : @[csr.scala 234:36]
          when io.except.isMret : @[csr.scala 234:36]
            mstatus.mie <= mstatus.mpie @[csr.scala 236:21]
            mstatus.mpie <= UInt<1>("h01") @[csr.scala 237:21]
            mstatus.mpp <= UInt<2>("h00") @[csr.scala 238:21]
            skip @[csr.scala 234:36]
          else : @[csr.scala 239:40]
            node _T_855 = or(handIntS, handExcS) @[csr.scala 239:27]
            when _T_855 : @[csr.scala 239:40]
              node _T_856 = bits(io.except.excPc, 31, 2) @[csrfile.scala 141:19]
              node _T_857 = cat(_T_856, UInt<2>("h00")) @[Cat.scala 30:58]
              sepc.data <= _T_857 @[csrfile.scala 141:11]
              node _T_858 = bits(cause, 31, 31) @[csrfile.scala 156:18]
              scause.int <= _T_858 @[csrfile.scala 156:11]
              node _T_859 = bits(cause, 3, 0) @[csrfile.scala 157:18]
              scause.code <= _T_859 @[csrfile.scala 157:11]
              wire _T_860 : {data : UInt<32>} @[csrfile.scala 12:26]
              wire _T_861 : UInt<32>
              _T_861 <= io.except.excValue
              node _T_862 = bits(_T_861, 31, 0) @[csrfile.scala 12:26]
              _T_860.data <= _T_862 @[csrfile.scala 12:26]
              stval.data <= _T_860.data @[csrfile.scala 12:10]
              mstatus.spie <= mstatus.sie @[csr.scala 245:21]
              mstatus.sie <= UInt<1>("h00") @[csr.scala 246:21]
              node _T_863 = bits(mode, 0, 0) @[csr.scala 247:28]
              mstatus.spp <= _T_863 @[csr.scala 247:21]
              skip @[csr.scala 239:40]
            else : @[csr.scala 248:18]
              node _T_864 = bits(io.except.excPc, 31, 2) @[csrfile.scala 364:19]
              node _T_865 = cat(_T_864, UInt<2>("h00")) @[Cat.scala 30:58]
              mepc.data <= _T_865 @[csrfile.scala 364:11]
              node _T_866 = bits(cause, 31, 31) @[csrfile.scala 379:18]
              mcause.int <= _T_866 @[csrfile.scala 379:11]
              node _T_867 = bits(cause, 3, 0) @[csrfile.scala 380:18]
              mcause.code <= _T_867 @[csrfile.scala 380:11]
              wire _T_868 : {data : UInt<32>} @[csrfile.scala 12:26]
              wire _T_869 : UInt<32>
              _T_869 <= io.except.excValue
              node _T_870 = bits(_T_869, 31, 0) @[csrfile.scala 12:26]
              _T_868.data <= _T_870 @[csrfile.scala 12:26]
              mtval.data <= _T_868.data @[csrfile.scala 12:10]
              mstatus.mpie <= mstatus.mie @[csr.scala 253:21]
              mstatus.mie <= UInt<1>("h00") @[csr.scala 254:21]
              mstatus.mpp <= mode @[csr.scala 255:21]
              skip @[csr.scala 248:18]
        skip @[csr.scala 226:35]
    io.read.csr_valid <= valid @[csr.scala 260:21]
    io.read.csr_rdata <= readData @[csr.scala 261:22]
    io.hasInt <= hasInt @[csr.scala 264:15]
    io.busy <= writeEn @[csr.scala 265:15]
    io.mode <= mode @[csr.scala 266:15]
    io.sepc <= sepc.data @[csr.scala 267:15]
    io.mepc <= mepc.data @[csr.scala 268:15]
    io.trapVec <= trapVec @[csr.scala 269:15]
    
  module AxiLiteArbiter : 
    input clock : Clock
    input reset : Reset
    output io : {flip ifaxi : {flip master_awready : UInt<1>, master_awvalid : UInt<1>, master_awaddr : UInt<32>, master_awid : UInt<4>, master_awlen : UInt<8>, master_awsize : UInt<3>, master_awburst : UInt<2>, flip master_wready : UInt<1>, master_wvalid : UInt<1>, master_wdata : UInt<32>, master_wstrb : UInt<4>, master_wlast : UInt<1>, master_bready : UInt<1>, flip master_bvalid : UInt<1>, flip master_bresp : UInt<2>, flip master_bid : UInt<4>, flip master_arready : UInt<1>, master_arvalid : UInt<1>, master_araddr : UInt<32>, master_arid : UInt<4>, master_arlen : UInt<8>, master_arsize : UInt<3>, master_arburst : UInt<2>, master_rready : UInt<1>, flip master_rvalid : UInt<1>, flip master_rresp : UInt<2>, flip master_rdata : UInt<32>, flip master_rlast : UInt<1>, flip master_rid : UInt<4>}, flip lsaxi : {flip master_awready : UInt<1>, master_awvalid : UInt<1>, master_awaddr : UInt<32>, master_awid : UInt<4>, master_awlen : UInt<8>, master_awsize : UInt<3>, master_awburst : UInt<2>, flip master_wready : UInt<1>, master_wvalid : UInt<1>, master_wdata : UInt<32>, master_wstrb : UInt<4>, master_wlast : UInt<1>, master_bready : UInt<1>, flip master_bvalid : UInt<1>, flip master_bresp : UInt<2>, flip master_bid : UInt<4>, flip master_arready : UInt<1>, master_arvalid : UInt<1>, master_araddr : UInt<32>, master_arid : UInt<4>, master_arlen : UInt<8>, master_arsize : UInt<3>, master_arburst : UInt<2>, master_rready : UInt<1>, flip master_rvalid : UInt<1>, flip master_rresp : UInt<2>, flip master_rdata : UInt<32>, flip master_rlast : UInt<1>, flip master_rid : UInt<4>}, selectedMaster : {flip master_awready : UInt<1>, master_awvalid : UInt<1>, master_awaddr : UInt<32>, master_awid : UInt<4>, master_awlen : UInt<8>, master_awsize : UInt<3>, master_awburst : UInt<2>, flip master_wready : UInt<1>, master_wvalid : UInt<1>, master_wdata : UInt<32>, master_wstrb : UInt<4>, master_wlast : UInt<1>, master_bready : UInt<1>, flip master_bvalid : UInt<1>, flip master_bresp : UInt<2>, flip master_bid : UInt<4>, flip master_arready : UInt<1>, master_arvalid : UInt<1>, master_araddr : UInt<32>, master_arid : UInt<4>, master_arlen : UInt<8>, master_arsize : UInt<3>, master_arburst : UInt<2>, master_rready : UInt<1>, flip master_rvalid : UInt<1>, flip master_rresp : UInt<2>, flip master_rdata : UInt<32>, flip master_rlast : UInt<1>, flip master_rid : UInt<4>}, selectedMasterId : UInt<1>}
    
    node ifaxiValid = or(io.ifaxi.master_arvalid, io.ifaxi.master_awvalid) @[arbiter.scala 17:44]
    node lsaxiValid = or(io.lsaxi.master_arvalid, io.lsaxi.master_awvalid) @[arbiter.scala 18:44]
    node _T = eq(ifaxiValid, UInt<1>("h00")) @[arbiter.scala 21:21]
    node selectLsaxi = and(_T, lsaxiValid) @[arbiter.scala 21:33]
    io.selectedMasterId <= lsaxiValid @[arbiter.scala 23:23]
    node _T_1 = mux(ifaxiValid, io.ifaxi.master_arvalid, io.lsaxi.master_arvalid) @[arbiter.scala 26:42]
    io.selectedMaster.master_arvalid <= _T_1 @[arbiter.scala 26:36]
    node _T_2 = mux(ifaxiValid, io.ifaxi.master_araddr, io.lsaxi.master_araddr) @[arbiter.scala 27:41]
    io.selectedMaster.master_araddr <= _T_2 @[arbiter.scala 27:35]
    node _T_3 = mux(ifaxiValid, io.ifaxi.master_arid, io.lsaxi.master_arid) @[arbiter.scala 28:39]
    io.selectedMaster.master_arid <= _T_3 @[arbiter.scala 28:33]
    node _T_4 = mux(ifaxiValid, io.ifaxi.master_arlen, io.lsaxi.master_arlen) @[arbiter.scala 29:40]
    io.selectedMaster.master_arlen <= _T_4 @[arbiter.scala 29:34]
    node _T_5 = mux(ifaxiValid, io.ifaxi.master_arsize, io.lsaxi.master_arsize) @[arbiter.scala 30:41]
    io.selectedMaster.master_arsize <= _T_5 @[arbiter.scala 30:35]
    node _T_6 = mux(ifaxiValid, io.ifaxi.master_arburst, io.lsaxi.master_arburst) @[arbiter.scala 31:42]
    io.selectedMaster.master_arburst <= _T_6 @[arbiter.scala 31:36]
    node _T_7 = mux(ifaxiValid, io.ifaxi.master_awvalid, io.lsaxi.master_awvalid) @[arbiter.scala 33:42]
    io.selectedMaster.master_awvalid <= _T_7 @[arbiter.scala 33:36]
    node _T_8 = mux(ifaxiValid, io.ifaxi.master_awaddr, io.lsaxi.master_awaddr) @[arbiter.scala 34:41]
    io.selectedMaster.master_awaddr <= _T_8 @[arbiter.scala 34:35]
    node _T_9 = mux(ifaxiValid, io.ifaxi.master_awid, io.lsaxi.master_awid) @[arbiter.scala 35:39]
    io.selectedMaster.master_awid <= _T_9 @[arbiter.scala 35:33]
    node _T_10 = mux(ifaxiValid, io.ifaxi.master_awlen, io.lsaxi.master_awlen) @[arbiter.scala 36:40]
    io.selectedMaster.master_awlen <= _T_10 @[arbiter.scala 36:34]
    node _T_11 = mux(ifaxiValid, io.ifaxi.master_awsize, io.lsaxi.master_awsize) @[arbiter.scala 37:41]
    io.selectedMaster.master_awsize <= _T_11 @[arbiter.scala 37:35]
    node _T_12 = mux(ifaxiValid, io.ifaxi.master_awburst, io.lsaxi.master_awburst) @[arbiter.scala 38:42]
    io.selectedMaster.master_awburst <= _T_12 @[arbiter.scala 38:36]
    node _T_13 = mux(ifaxiValid, io.ifaxi.master_wvalid, io.lsaxi.master_wvalid) @[arbiter.scala 40:41]
    io.selectedMaster.master_wvalid <= _T_13 @[arbiter.scala 40:35]
    node _T_14 = mux(ifaxiValid, io.ifaxi.master_wdata, io.lsaxi.master_wdata) @[arbiter.scala 41:40]
    io.selectedMaster.master_wdata <= _T_14 @[arbiter.scala 41:34]
    node _T_15 = mux(ifaxiValid, io.ifaxi.master_wstrb, io.lsaxi.master_wstrb) @[arbiter.scala 42:40]
    io.selectedMaster.master_wstrb <= _T_15 @[arbiter.scala 42:34]
    node _T_16 = mux(ifaxiValid, io.ifaxi.master_wlast, io.lsaxi.master_wlast) @[arbiter.scala 43:40]
    io.selectedMaster.master_wlast <= _T_16 @[arbiter.scala 43:34]
    node _T_17 = mux(ifaxiValid, io.ifaxi.master_bready, io.lsaxi.master_bready) @[arbiter.scala 45:41]
    io.selectedMaster.master_bready <= _T_17 @[arbiter.scala 45:35]
    node _T_18 = mux(ifaxiValid, io.ifaxi.master_rready, io.lsaxi.master_rready) @[arbiter.scala 46:41]
    io.selectedMaster.master_rready <= _T_18 @[arbiter.scala 46:35]
    node _T_19 = and(ifaxiValid, io.selectedMaster.master_arready) @[arbiter.scala 49:42]
    io.ifaxi.master_arready <= _T_19 @[arbiter.scala 49:27]
    node _T_20 = and(ifaxiValid, io.selectedMaster.master_awready) @[arbiter.scala 50:42]
    io.ifaxi.master_awready <= _T_20 @[arbiter.scala 50:27]
    node _T_21 = and(ifaxiValid, io.selectedMaster.master_wready) @[arbiter.scala 51:41]
    io.ifaxi.master_wready <= _T_21 @[arbiter.scala 51:26]
    node _T_22 = and(ifaxiValid, io.selectedMaster.master_bvalid) @[arbiter.scala 52:41]
    io.ifaxi.master_bvalid <= _T_22 @[arbiter.scala 52:26]
    io.ifaxi.master_bresp <= io.selectedMaster.master_bresp @[arbiter.scala 53:25]
    io.ifaxi.master_bid <= io.selectedMaster.master_bid @[arbiter.scala 54:23]
    node _T_23 = and(ifaxiValid, io.selectedMaster.master_rvalid) @[arbiter.scala 55:41]
    io.ifaxi.master_rvalid <= _T_23 @[arbiter.scala 55:26]
    io.ifaxi.master_rdata <= io.selectedMaster.master_rdata @[arbiter.scala 56:25]
    io.ifaxi.master_rresp <= io.selectedMaster.master_rresp @[arbiter.scala 57:25]
    io.ifaxi.master_rlast <= io.selectedMaster.master_rlast @[arbiter.scala 58:25]
    io.ifaxi.master_rid <= io.selectedMaster.master_rid @[arbiter.scala 59:25]
    node _T_24 = and(selectLsaxi, io.selectedMaster.master_arready) @[arbiter.scala 61:42]
    io.lsaxi.master_arready <= _T_24 @[arbiter.scala 61:27]
    node _T_25 = and(selectLsaxi, io.selectedMaster.master_awready) @[arbiter.scala 62:42]
    io.lsaxi.master_awready <= _T_25 @[arbiter.scala 62:27]
    node _T_26 = and(selectLsaxi, io.selectedMaster.master_wready) @[arbiter.scala 63:41]
    io.lsaxi.master_wready <= _T_26 @[arbiter.scala 63:26]
    node _T_27 = and(selectLsaxi, io.selectedMaster.master_bvalid) @[arbiter.scala 64:41]
    io.lsaxi.master_bvalid <= _T_27 @[arbiter.scala 64:26]
    io.lsaxi.master_bresp <= io.selectedMaster.master_bresp @[arbiter.scala 65:25]
    io.lsaxi.master_bid <= io.selectedMaster.master_bid @[arbiter.scala 66:23]
    node _T_28 = and(selectLsaxi, io.selectedMaster.master_rvalid) @[arbiter.scala 67:41]
    io.lsaxi.master_rvalid <= _T_28 @[arbiter.scala 67:26]
    io.lsaxi.master_rdata <= io.selectedMaster.master_rdata @[arbiter.scala 68:25]
    io.lsaxi.master_rresp <= io.selectedMaster.master_rresp @[arbiter.scala 69:25]
    io.lsaxi.master_rlast <= io.selectedMaster.master_rlast @[arbiter.scala 70:25]
    io.lsaxi.master_rid <= io.selectedMaster.master_rid @[arbiter.scala 71:25]
    
  module Core : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip master_awready : UInt<1>, master_awvalid : UInt<1>, master_awaddr : UInt<32>, master_awid : UInt<4>, master_awlen : UInt<8>, master_awsize : UInt<3>, master_awburst : UInt<2>, flip master_wready : UInt<1>, master_wvalid : UInt<1>, master_wdata : UInt<32>, master_wstrb : UInt<4>, master_wlast : UInt<1>, master_bready : UInt<1>, flip master_bvalid : UInt<1>, flip master_bresp : UInt<2>, flip master_bid : UInt<4>, flip master_arready : UInt<1>, master_arvalid : UInt<1>, master_araddr : UInt<32>, master_arid : UInt<4>, master_arlen : UInt<8>, master_arsize : UInt<3>, master_arburst : UInt<2>, master_rready : UInt<1>, flip master_rvalid : UInt<1>, flip master_rresp : UInt<2>, flip master_rdata : UInt<32>, flip master_rlast : UInt<1>, flip master_rid : UInt<4>}
    
    inst fetch of IF @[core.scala 47:25]
    fetch.clock <= clock
    fetch.reset <= reset
    inst IF_ID of MidStage @[core.scala 48:25]
    IF_ID.clock <= clock
    IF_ID.reset <= reset
    inst ID of ID @[core.scala 49:25]
    ID.clock <= clock
    ID.reset <= reset
    inst ID_EX of MidStage_1 @[core.scala 50:25]
    ID_EX.clock <= clock
    ID_EX.reset <= reset
    inst EX of EX @[core.scala 51:25]
    EX.clock <= clock
    EX.reset <= reset
    inst EX_MEM of MidStage_2 @[core.scala 52:25]
    EX_MEM.clock <= clock
    EX_MEM.reset <= reset
    inst MEM of MEM @[core.scala 53:25]
    MEM.clock <= clock
    MEM.reset <= reset
    inst MEM_WB of MidStage_3 @[core.scala 54:25]
    MEM_WB.clock <= clock
    MEM_WB.reset <= reset
    inst WB of WB @[core.scala 55:25]
    WB.clock <= clock
    WB.reset <= reset
    inst dpic of DpiBlackBox @[core.scala 56:25]
    dpic.state is invalid
    dpic.waddr is invalid
    dpic.result is invalid
    dpic.meminst is invalid
    dpic.mempc is invalid
    dpic.exinst is invalid
    dpic.expc is invalid
    dpic.idinst is invalid
    dpic.idpc is invalid
    dpic.bpuaddr is invalid
    dpic.bputake is invalid
    dpic.wbinst is invalid
    dpic.stall is invalid
    dpic.flush is invalid
    dpic.flushpc is invalid
    dpic.npc is invalid
    dpic.pc is invalid
    dpic.inst is invalid
    dpic.s_regs is invalid
    dpic.wb_commit is invalid
    inst regfile of RegFile @[core.scala 57:25]
    regfile.clock <= clock
    regfile.reset <= reset
    inst resoler of resolver @[core.scala 58:25]
    resoler.clock <= clock
    resoler.reset <= reset
    inst ctrl of crtl @[core.scala 59:25]
    ctrl.clock <= clock
    ctrl.reset <= reset
    inst csr of csr @[core.scala 60:25]
    csr.clock <= clock
    csr.reset <= reset
    inst arbiter of AxiLiteArbiter @[core.scala 61:25]
    arbiter.clock <= clock
    arbiter.reset <= reset
    fetch.io.axi.master_rid <= arbiter.io.ifaxi.master_rid @[core.scala 63:30]
    fetch.io.axi.master_rlast <= arbiter.io.ifaxi.master_rlast @[core.scala 63:30]
    fetch.io.axi.master_rdata <= arbiter.io.ifaxi.master_rdata @[core.scala 63:30]
    fetch.io.axi.master_rresp <= arbiter.io.ifaxi.master_rresp @[core.scala 63:30]
    fetch.io.axi.master_rvalid <= arbiter.io.ifaxi.master_rvalid @[core.scala 63:30]
    arbiter.io.ifaxi.master_rready <= fetch.io.axi.master_rready @[core.scala 63:30]
    arbiter.io.ifaxi.master_arburst <= fetch.io.axi.master_arburst @[core.scala 63:30]
    arbiter.io.ifaxi.master_arsize <= fetch.io.axi.master_arsize @[core.scala 63:30]
    arbiter.io.ifaxi.master_arlen <= fetch.io.axi.master_arlen @[core.scala 63:30]
    arbiter.io.ifaxi.master_arid <= fetch.io.axi.master_arid @[core.scala 63:30]
    arbiter.io.ifaxi.master_araddr <= fetch.io.axi.master_araddr @[core.scala 63:30]
    arbiter.io.ifaxi.master_arvalid <= fetch.io.axi.master_arvalid @[core.scala 63:30]
    fetch.io.axi.master_arready <= arbiter.io.ifaxi.master_arready @[core.scala 63:30]
    fetch.io.axi.master_bid <= arbiter.io.ifaxi.master_bid @[core.scala 63:30]
    fetch.io.axi.master_bresp <= arbiter.io.ifaxi.master_bresp @[core.scala 63:30]
    fetch.io.axi.master_bvalid <= arbiter.io.ifaxi.master_bvalid @[core.scala 63:30]
    arbiter.io.ifaxi.master_bready <= fetch.io.axi.master_bready @[core.scala 63:30]
    arbiter.io.ifaxi.master_wlast <= fetch.io.axi.master_wlast @[core.scala 63:30]
    arbiter.io.ifaxi.master_wstrb <= fetch.io.axi.master_wstrb @[core.scala 63:30]
    arbiter.io.ifaxi.master_wdata <= fetch.io.axi.master_wdata @[core.scala 63:30]
    arbiter.io.ifaxi.master_wvalid <= fetch.io.axi.master_wvalid @[core.scala 63:30]
    fetch.io.axi.master_wready <= arbiter.io.ifaxi.master_wready @[core.scala 63:30]
    arbiter.io.ifaxi.master_awburst <= fetch.io.axi.master_awburst @[core.scala 63:30]
    arbiter.io.ifaxi.master_awsize <= fetch.io.axi.master_awsize @[core.scala 63:30]
    arbiter.io.ifaxi.master_awlen <= fetch.io.axi.master_awlen @[core.scala 63:30]
    arbiter.io.ifaxi.master_awid <= fetch.io.axi.master_awid @[core.scala 63:30]
    arbiter.io.ifaxi.master_awaddr <= fetch.io.axi.master_awaddr @[core.scala 63:30]
    arbiter.io.ifaxi.master_awvalid <= fetch.io.axi.master_awvalid @[core.scala 63:30]
    fetch.io.axi.master_awready <= arbiter.io.ifaxi.master_awready @[core.scala 63:30]
    fetch.io.flush <= ctrl.io.flushIf @[core.scala 64:23]
    fetch.io.stall <= ctrl.io.stallIf @[core.scala 65:23]
    fetch.io.flush_pc <= ctrl.io.flushPc @[core.scala 66:23]
    IF_ID.io.prev.misaligned <= fetch.io.IF.misaligned @[core.scala 67:23]
    IF_ID.io.prev.bpu_takepc <= fetch.io.IF.bpu_takepc @[core.scala 67:23]
    IF_ID.io.prev.bpu_take <= fetch.io.IF.bpu_take @[core.scala 67:23]
    IF_ID.io.prev.inst <= fetch.io.IF.inst @[core.scala 67:23]
    IF_ID.io.prev.valid <= fetch.io.IF.valid @[core.scala 67:23]
    IF_ID.io.prev.pc <= fetch.io.IF.pc @[core.scala 67:23]
    IF_ID.io.flush <= ctrl.io.flushIf @[core.scala 68:23]
    IF_ID.io.stallPrev <= ctrl.io.stallIf @[core.scala 69:23]
    IF_ID.io.stallNext <= ctrl.io.stallId @[core.scala 70:23]
    ID.io.if_i.misaligned <= IF_ID.io.next.misaligned @[core.scala 72:23]
    ID.io.if_i.bpu_takepc <= IF_ID.io.next.bpu_takepc @[core.scala 72:23]
    ID.io.if_i.bpu_take <= IF_ID.io.next.bpu_take @[core.scala 72:23]
    ID.io.if_i.inst <= IF_ID.io.next.inst @[core.scala 72:23]
    ID.io.if_i.valid <= IF_ID.io.next.valid @[core.scala 72:23]
    ID.io.if_i.pc <= IF_ID.io.next.pc @[core.scala 72:23]
    ID.io.read1.data <= resoler.io.id_read1.data @[core.scala 73:23]
    resoler.io.id_read1.addr <= ID.io.read1.addr @[core.scala 73:23]
    resoler.io.id_read1.en <= ID.io.read1.en @[core.scala 73:23]
    ID.io.read2.data <= resoler.io.id_read2.data @[core.scala 74:23]
    resoler.io.id_read2.addr <= ID.io.read2.addr @[core.scala 74:23]
    resoler.io.id_read2.en <= ID.io.read2.en @[core.scala 74:23]
    ID.io.stallid <= ctrl.io.stallId @[core.scala 75:23]
    ID_EX.io.prev.currentPc <= ID.io.id_o.currentPc @[core.scala 76:23]
    ID_EX.io.prev.inst <= ID.io.id_o.inst @[core.scala 76:23]
    ID_EX.io.prev.valid <= ID.io.id_o.valid @[core.scala 76:23]
    ID_EX.io.prev.excValue <= ID.io.id_o.excValue @[core.scala 76:23]
    ID_EX.io.prev.excType <= ID.io.id_o.excType @[core.scala 76:23]
    ID_EX.io.prev.csrwData <= ID.io.id_o.csrwData @[core.scala 76:23]
    ID_EX.io.prev.csrrData <= ID.io.id_o.csrrData @[core.scala 76:23]
    ID_EX.io.prev.csren <= ID.io.id_o.csren @[core.scala 76:23]
    ID_EX.io.prev.csrAddr <= ID.io.id_o.csrAddr @[core.scala 76:23]
    ID_EX.io.prev.csrOp <= ID.io.id_o.csrOp @[core.scala 76:23]
    ID_EX.io.prev.regWaddr <= ID.io.id_o.regWaddr @[core.scala 76:23]
    ID_EX.io.prev.regWen <= ID.io.id_o.regWen @[core.scala 76:23]
    ID_EX.io.prev.lsuData <= ID.io.id_o.lsuData @[core.scala 76:23]
    ID_EX.io.prev.lsuOp <= ID.io.id_o.lsuOp @[core.scala 76:23]
    ID_EX.io.prev.mduOp <= ID.io.id_o.mduOp @[core.scala 76:23]
    ID_EX.io.prev.opr2 <= ID.io.id_o.opr2 @[core.scala 76:23]
    ID_EX.io.prev.opr1 <= ID.io.id_o.opr1 @[core.scala 76:23]
    ID_EX.io.prev.aluOp <= ID.io.id_o.aluOp @[core.scala 76:23]
    ID_EX.io.flush <= ctrl.io.flush @[core.scala 77:23]
    ID_EX.io.stallPrev <= ctrl.io.stallId @[core.scala 78:23]
    ID_EX.io.stallNext <= ctrl.io.stallEx @[core.scala 79:23]
    EX.io.id_i.currentPc <= ID_EX.io.next.currentPc @[core.scala 81:23]
    EX.io.id_i.inst <= ID_EX.io.next.inst @[core.scala 81:23]
    EX.io.id_i.valid <= ID_EX.io.next.valid @[core.scala 81:23]
    EX.io.id_i.excValue <= ID_EX.io.next.excValue @[core.scala 81:23]
    EX.io.id_i.excType <= ID_EX.io.next.excType @[core.scala 81:23]
    EX.io.id_i.csrwData <= ID_EX.io.next.csrwData @[core.scala 81:23]
    EX.io.id_i.csrrData <= ID_EX.io.next.csrrData @[core.scala 81:23]
    EX.io.id_i.csren <= ID_EX.io.next.csren @[core.scala 81:23]
    EX.io.id_i.csrAddr <= ID_EX.io.next.csrAddr @[core.scala 81:23]
    EX.io.id_i.csrOp <= ID_EX.io.next.csrOp @[core.scala 81:23]
    EX.io.id_i.regWaddr <= ID_EX.io.next.regWaddr @[core.scala 81:23]
    EX.io.id_i.regWen <= ID_EX.io.next.regWen @[core.scala 81:23]
    EX.io.id_i.lsuData <= ID_EX.io.next.lsuData @[core.scala 81:23]
    EX.io.id_i.lsuOp <= ID_EX.io.next.lsuOp @[core.scala 81:23]
    EX.io.id_i.mduOp <= ID_EX.io.next.mduOp @[core.scala 81:23]
    EX.io.id_i.opr2 <= ID_EX.io.next.opr2 @[core.scala 81:23]
    EX.io.id_i.opr1 <= ID_EX.io.next.opr1 @[core.scala 81:23]
    EX.io.id_i.aluOp <= ID_EX.io.next.aluOp @[core.scala 81:23]
    EX_MEM.io.prev.currentPc <= EX.io.ex_o.currentPc @[core.scala 82:23]
    EX_MEM.io.prev.inst <= EX.io.ex_o.inst @[core.scala 82:23]
    EX_MEM.io.prev.valid <= EX.io.ex_o.valid @[core.scala 82:23]
    EX_MEM.io.prev.excValue <= EX.io.ex_o.excValue @[core.scala 82:23]
    EX_MEM.io.prev.excType <= EX.io.ex_o.excType @[core.scala 82:23]
    EX_MEM.io.prev.csr.retired <= EX.io.ex_o.csr.retired @[core.scala 82:23]
    EX_MEM.io.prev.csr.data <= EX.io.ex_o.csr.data @[core.scala 82:23]
    EX_MEM.io.prev.csr.addr <= EX.io.ex_o.csr.addr @[core.scala 82:23]
    EX_MEM.io.prev.csr.op <= EX.io.ex_o.csr.op @[core.scala 82:23]
    EX_MEM.io.prev.load <= EX.io.ex_o.load @[core.scala 82:23]
    EX_MEM.io.prev.reg.data <= EX.io.ex_o.reg.data @[core.scala 82:23]
    EX_MEM.io.prev.reg.addr <= EX.io.ex_o.reg.addr @[core.scala 82:23]
    EX_MEM.io.prev.reg.en <= EX.io.ex_o.reg.en @[core.scala 82:23]
    EX_MEM.io.prev.lsuData <= EX.io.ex_o.lsuData @[core.scala 82:23]
    EX_MEM.io.prev.lsuOp <= EX.io.ex_o.lsuOp @[core.scala 82:23]
    EX_MEM.io.flush <= ctrl.io.flush @[core.scala 83:23]
    EX_MEM.io.stallPrev <= ctrl.io.stallEx @[core.scala 84:23]
    EX_MEM.io.stallNext <= ctrl.io.stallMm @[core.scala 85:23]
    MEM.io.axi.master_rid <= arbiter.io.lsaxi.master_rid @[core.scala 87:29]
    MEM.io.axi.master_rlast <= arbiter.io.lsaxi.master_rlast @[core.scala 87:29]
    MEM.io.axi.master_rdata <= arbiter.io.lsaxi.master_rdata @[core.scala 87:29]
    MEM.io.axi.master_rresp <= arbiter.io.lsaxi.master_rresp @[core.scala 87:29]
    MEM.io.axi.master_rvalid <= arbiter.io.lsaxi.master_rvalid @[core.scala 87:29]
    arbiter.io.lsaxi.master_rready <= MEM.io.axi.master_rready @[core.scala 87:29]
    arbiter.io.lsaxi.master_arburst <= MEM.io.axi.master_arburst @[core.scala 87:29]
    arbiter.io.lsaxi.master_arsize <= MEM.io.axi.master_arsize @[core.scala 87:29]
    arbiter.io.lsaxi.master_arlen <= MEM.io.axi.master_arlen @[core.scala 87:29]
    arbiter.io.lsaxi.master_arid <= MEM.io.axi.master_arid @[core.scala 87:29]
    arbiter.io.lsaxi.master_araddr <= MEM.io.axi.master_araddr @[core.scala 87:29]
    arbiter.io.lsaxi.master_arvalid <= MEM.io.axi.master_arvalid @[core.scala 87:29]
    MEM.io.axi.master_arready <= arbiter.io.lsaxi.master_arready @[core.scala 87:29]
    MEM.io.axi.master_bid <= arbiter.io.lsaxi.master_bid @[core.scala 87:29]
    MEM.io.axi.master_bresp <= arbiter.io.lsaxi.master_bresp @[core.scala 87:29]
    MEM.io.axi.master_bvalid <= arbiter.io.lsaxi.master_bvalid @[core.scala 87:29]
    arbiter.io.lsaxi.master_bready <= MEM.io.axi.master_bready @[core.scala 87:29]
    arbiter.io.lsaxi.master_wlast <= MEM.io.axi.master_wlast @[core.scala 87:29]
    arbiter.io.lsaxi.master_wstrb <= MEM.io.axi.master_wstrb @[core.scala 87:29]
    arbiter.io.lsaxi.master_wdata <= MEM.io.axi.master_wdata @[core.scala 87:29]
    arbiter.io.lsaxi.master_wvalid <= MEM.io.axi.master_wvalid @[core.scala 87:29]
    MEM.io.axi.master_wready <= arbiter.io.lsaxi.master_wready @[core.scala 87:29]
    arbiter.io.lsaxi.master_awburst <= MEM.io.axi.master_awburst @[core.scala 87:29]
    arbiter.io.lsaxi.master_awsize <= MEM.io.axi.master_awsize @[core.scala 87:29]
    arbiter.io.lsaxi.master_awlen <= MEM.io.axi.master_awlen @[core.scala 87:29]
    arbiter.io.lsaxi.master_awid <= MEM.io.axi.master_awid @[core.scala 87:29]
    arbiter.io.lsaxi.master_awaddr <= MEM.io.axi.master_awaddr @[core.scala 87:29]
    arbiter.io.lsaxi.master_awvalid <= MEM.io.axi.master_awvalid @[core.scala 87:29]
    MEM.io.axi.master_awready <= arbiter.io.lsaxi.master_awready @[core.scala 87:29]
    MEM.io.ex_i.currentPc <= EX_MEM.io.next.currentPc @[core.scala 88:23]
    MEM.io.ex_i.inst <= EX_MEM.io.next.inst @[core.scala 88:23]
    MEM.io.ex_i.valid <= EX_MEM.io.next.valid @[core.scala 88:23]
    MEM.io.ex_i.excValue <= EX_MEM.io.next.excValue @[core.scala 88:23]
    MEM.io.ex_i.excType <= EX_MEM.io.next.excType @[core.scala 88:23]
    MEM.io.ex_i.csr.retired <= EX_MEM.io.next.csr.retired @[core.scala 88:23]
    MEM.io.ex_i.csr.data <= EX_MEM.io.next.csr.data @[core.scala 88:23]
    MEM.io.ex_i.csr.addr <= EX_MEM.io.next.csr.addr @[core.scala 88:23]
    MEM.io.ex_i.csr.op <= EX_MEM.io.next.csr.op @[core.scala 88:23]
    MEM.io.ex_i.load <= EX_MEM.io.next.load @[core.scala 88:23]
    MEM.io.ex_i.reg.data <= EX_MEM.io.next.reg.data @[core.scala 88:23]
    MEM.io.ex_i.reg.addr <= EX_MEM.io.next.reg.addr @[core.scala 88:23]
    MEM.io.ex_i.reg.en <= EX_MEM.io.next.reg.en @[core.scala 88:23]
    MEM.io.ex_i.lsuData <= EX_MEM.io.next.lsuData @[core.scala 88:23]
    MEM.io.ex_i.lsuOp <= EX_MEM.io.next.lsuOp @[core.scala 88:23]
    MEM.io.csrBusy <= csr.io.busy @[core.scala 89:23]
    MEM.io.csrHasInt <= csr.io.hasInt @[core.scala 90:23]
    MEM_WB.io.prev.inst <= MEM.io.mem_o.inst @[core.scala 92:23]
    MEM_WB.io.prev.currentPc <= MEM.io.mem_o.currentPc @[core.scala 92:23]
    MEM_WB.io.prev.csr.retired <= MEM.io.mem_o.csr.retired @[core.scala 92:23]
    MEM_WB.io.prev.csr.data <= MEM.io.mem_o.csr.data @[core.scala 92:23]
    MEM_WB.io.prev.csr.addr <= MEM.io.mem_o.csr.addr @[core.scala 92:23]
    MEM_WB.io.prev.csr.op <= MEM.io.mem_o.csr.op @[core.scala 92:23]
    MEM_WB.io.prev.reg.data <= MEM.io.mem_o.reg.data @[core.scala 92:23]
    MEM_WB.io.prev.reg.addr <= MEM.io.mem_o.reg.addr @[core.scala 92:23]
    MEM_WB.io.prev.reg.en <= MEM.io.mem_o.reg.en @[core.scala 92:23]
    MEM_WB.io.flush <= ctrl.io.flush @[core.scala 93:23]
    MEM_WB.io.stallPrev <= ctrl.io.stallMm @[core.scala 94:23]
    MEM_WB.io.stallNext <= ctrl.io.stallWb @[core.scala 95:23]
    WB.io.mem_i.inst <= MEM_WB.io.next.inst @[core.scala 97:23]
    WB.io.mem_i.currentPc <= MEM_WB.io.next.currentPc @[core.scala 97:23]
    WB.io.mem_i.csr.retired <= MEM_WB.io.next.csr.retired @[core.scala 97:23]
    WB.io.mem_i.csr.data <= MEM_WB.io.next.csr.data @[core.scala 97:23]
    WB.io.mem_i.csr.addr <= MEM_WB.io.next.csr.addr @[core.scala 97:23]
    WB.io.mem_i.csr.op <= MEM_WB.io.next.csr.op @[core.scala 97:23]
    WB.io.mem_i.reg.data <= MEM_WB.io.next.reg.data @[core.scala 97:23]
    WB.io.mem_i.reg.addr <= MEM_WB.io.next.reg.addr @[core.scala 97:23]
    WB.io.mem_i.reg.en <= MEM_WB.io.next.reg.en @[core.scala 97:23]
    resoler.io.rs1.data <= regfile.io.read1.data @[core.scala 99:23]
    regfile.io.read1.addr <= resoler.io.rs1.addr @[core.scala 99:23]
    regfile.io.read1.en <= resoler.io.rs1.en @[core.scala 99:23]
    resoler.io.rs2.data <= regfile.io.read2.data @[core.scala 100:23]
    regfile.io.read2.addr <= resoler.io.rs2.addr @[core.scala 100:23]
    regfile.io.read2.en <= resoler.io.rs2.en @[core.scala 100:23]
    regfile.io.en <= WB.io.regen @[core.scala 101:23]
    regfile.io.addr <= WB.io.regaddr @[core.scala 102:23]
    regfile.io.data <= WB.io.regdata @[core.scala 103:23]
    resoler.io.load <= EX.io.ex_o.load @[core.scala 105:27]
    resoler.io.ex_reg.data <= EX.io.ex_o.reg.data @[core.scala 106:27]
    resoler.io.ex_reg.addr <= EX.io.ex_o.reg.addr @[core.scala 106:27]
    resoler.io.ex_reg.en <= EX.io.ex_o.reg.en @[core.scala 106:27]
    resoler.io.mem_reg.data <= MEM.io.mem_o.reg.data @[core.scala 107:27]
    resoler.io.mem_reg.addr <= MEM.io.mem_o.reg.addr @[core.scala 107:27]
    resoler.io.mem_reg.en <= MEM.io.mem_o.reg.en @[core.scala 107:27]
    resoler.io.wb_reg.en <= WB.io.regen @[core.scala 108:27]
    resoler.io.wb_reg.data <= WB.io.regdata @[core.scala 109:27]
    resoler.io.wb_reg.addr <= WB.io.regaddr @[core.scala 110:27]
    resoler.io.ex_csr.retired <= EX.io.ex_o.csr.retired @[core.scala 111:27]
    resoler.io.ex_csr.data <= EX.io.ex_o.csr.data @[core.scala 111:27]
    resoler.io.ex_csr.addr <= EX.io.ex_o.csr.addr @[core.scala 111:27]
    resoler.io.ex_csr.op <= EX.io.ex_o.csr.op @[core.scala 111:27]
    resoler.io.mem_csr.retired <= MEM.io.mem_o.csr.retired @[core.scala 112:27]
    resoler.io.mem_csr.data <= MEM.io.mem_o.csr.data @[core.scala 112:27]
    resoler.io.mem_csr.addr <= MEM.io.mem_o.csr.addr @[core.scala 112:27]
    resoler.io.mem_csr.op <= MEM.io.mem_o.csr.op @[core.scala 112:27]
    resoler.io.wb_csr.retired <= WB.io.csr.retired @[core.scala 113:27]
    resoler.io.wb_csr.data <= WB.io.csr.data @[core.scala 113:27]
    resoler.io.wb_csr.addr <= WB.io.csr.addr @[core.scala 113:27]
    resoler.io.wb_csr.op <= WB.io.csr.op @[core.scala 113:27]
    ID.io.csrread.csr_valid <= resoler.io.csrRead.csr_valid @[core.scala 114:27]
    resoler.io.csrRead.csr_op <= ID.io.csrread.csr_op @[core.scala 114:27]
    resoler.io.csrRead.csr_raddr <= ID.io.csrread.csr_raddr @[core.scala 114:27]
    ID.io.csrread.csr_rdata <= resoler.io.csrRead.csr_rdata @[core.scala 114:27]
    ctrl.io.if_stall <= fetch.io.stallreq @[core.scala 116:25]
    ctrl.io.ex_stall <= EX.io.stallReq @[core.scala 117:25]
    ctrl.io.mem_stall <= MEM.io.stallReq @[core.scala 118:25]
    ctrl.io.except.excValue <= MEM.io.except.excValue @[core.scala 119:25]
    ctrl.io.except.excPc <= MEM.io.except.excPc @[core.scala 119:25]
    ctrl.io.except.excCause <= MEM.io.except.excCause @[core.scala 119:25]
    ctrl.io.except.isSret <= MEM.io.except.isSret @[core.scala 119:25]
    ctrl.io.except.isMret <= MEM.io.except.isMret @[core.scala 119:25]
    ctrl.io.except.hasTrap <= MEM.io.except.hasTrap @[core.scala 119:25]
    ctrl.io.id_flush <= ID.io.flush @[core.scala 120:25]
    ctrl.io.id_flushpc <= ID.io.flushpc @[core.scala 121:25]
    ctrl.io.loadflag <= resoler.io.loadflag @[core.scala 122:25]
    ctrl.io.csrflag <= resoler.io.csrflag @[core.scala 123:25]
    ctrl.io.csrMepc <= csr.io.mepc @[core.scala 124:25]
    ctrl.io.csrSepc <= csr.io.sepc @[core.scala 125:25]
    ctrl.io.csrTvec <= csr.io.trapVec @[core.scala 126:25]
    csr.io.write.retired <= WB.io.csr.retired @[core.scala 128:25]
    csr.io.write.data <= WB.io.csr.data @[core.scala 128:25]
    csr.io.write.addr <= WB.io.csr.addr @[core.scala 128:25]
    csr.io.write.op <= WB.io.csr.op @[core.scala 128:25]
    csr.io.except.excValue <= MEM.io.except.excValue @[core.scala 129:25]
    csr.io.except.excPc <= MEM.io.except.excPc @[core.scala 129:25]
    csr.io.except.excCause <= MEM.io.except.excCause @[core.scala 129:25]
    csr.io.except.isSret <= MEM.io.except.isSret @[core.scala 129:25]
    csr.io.except.isMret <= MEM.io.except.isMret @[core.scala 129:25]
    csr.io.except.hasTrap <= MEM.io.except.hasTrap @[core.scala 129:25]
    csr.io.timer <= UInt<1>("h00") @[core.scala 130:25]
    csr.io.soft <= UInt<1>("h00") @[core.scala 131:25]
    csr.io.extern <= UInt<1>("h00") @[core.scala 132:25]
    resoler.io.csr.csr_valid <= csr.io.read.csr_valid @[core.scala 133:25]
    csr.io.read.csr_op <= resoler.io.csr.csr_op @[core.scala 133:25]
    csr.io.read.csr_raddr <= resoler.io.csr.csr_raddr @[core.scala 133:25]
    resoler.io.csr.csr_rdata <= csr.io.read.csr_rdata @[core.scala 133:25]
    dpic.s_regs[0] <= regfile.io.s_regs[0] @[core.scala 135:25]
    dpic.s_regs[1] <= regfile.io.s_regs[1] @[core.scala 135:25]
    dpic.s_regs[2] <= regfile.io.s_regs[2] @[core.scala 135:25]
    dpic.s_regs[3] <= regfile.io.s_regs[3] @[core.scala 135:25]
    dpic.s_regs[4] <= regfile.io.s_regs[4] @[core.scala 135:25]
    dpic.s_regs[5] <= regfile.io.s_regs[5] @[core.scala 135:25]
    dpic.s_regs[6] <= regfile.io.s_regs[6] @[core.scala 135:25]
    dpic.s_regs[7] <= regfile.io.s_regs[7] @[core.scala 135:25]
    dpic.s_regs[8] <= regfile.io.s_regs[8] @[core.scala 135:25]
    dpic.s_regs[9] <= regfile.io.s_regs[9] @[core.scala 135:25]
    dpic.s_regs[10] <= regfile.io.s_regs[10] @[core.scala 135:25]
    dpic.s_regs[11] <= regfile.io.s_regs[11] @[core.scala 135:25]
    dpic.s_regs[12] <= regfile.io.s_regs[12] @[core.scala 135:25]
    dpic.s_regs[13] <= regfile.io.s_regs[13] @[core.scala 135:25]
    dpic.s_regs[14] <= regfile.io.s_regs[14] @[core.scala 135:25]
    dpic.s_regs[15] <= regfile.io.s_regs[15] @[core.scala 135:25]
    dpic.s_regs[16] <= regfile.io.s_regs[16] @[core.scala 135:25]
    dpic.s_regs[17] <= regfile.io.s_regs[17] @[core.scala 135:25]
    dpic.s_regs[18] <= regfile.io.s_regs[18] @[core.scala 135:25]
    dpic.s_regs[19] <= regfile.io.s_regs[19] @[core.scala 135:25]
    dpic.s_regs[20] <= regfile.io.s_regs[20] @[core.scala 135:25]
    dpic.s_regs[21] <= regfile.io.s_regs[21] @[core.scala 135:25]
    dpic.s_regs[22] <= regfile.io.s_regs[22] @[core.scala 135:25]
    dpic.s_regs[23] <= regfile.io.s_regs[23] @[core.scala 135:25]
    dpic.s_regs[24] <= regfile.io.s_regs[24] @[core.scala 135:25]
    dpic.s_regs[25] <= regfile.io.s_regs[25] @[core.scala 135:25]
    dpic.s_regs[26] <= regfile.io.s_regs[26] @[core.scala 135:25]
    dpic.s_regs[27] <= regfile.io.s_regs[27] @[core.scala 135:25]
    dpic.s_regs[28] <= regfile.io.s_regs[28] @[core.scala 135:25]
    dpic.s_regs[29] <= regfile.io.s_regs[29] @[core.scala 135:25]
    dpic.s_regs[30] <= regfile.io.s_regs[30] @[core.scala 135:25]
    dpic.s_regs[31] <= regfile.io.s_regs[31] @[core.scala 135:25]
    arbiter.io.selectedMaster.master_awready <= io.master_awready @[core.scala 138:42]
    io.master_awvalid <= arbiter.io.selectedMaster.master_awvalid @[core.scala 139:19]
    io.master_awaddr <= arbiter.io.selectedMaster.master_awaddr @[core.scala 140:19]
    io.master_awid <= arbiter.io.selectedMaster.master_awid @[core.scala 141:19]
    io.master_awlen <= arbiter.io.selectedMaster.master_awlen @[core.scala 142:19]
    io.master_awsize <= arbiter.io.selectedMaster.master_awsize @[core.scala 143:19]
    io.master_awburst <= arbiter.io.selectedMaster.master_awburst @[core.scala 144:19]
    arbiter.io.selectedMaster.master_wready <= io.master_wready @[core.scala 147:41]
    io.master_wvalid <= arbiter.io.selectedMaster.master_wvalid @[core.scala 148:18]
    io.master_wdata <= arbiter.io.selectedMaster.master_wdata @[core.scala 149:18]
    io.master_wstrb <= arbiter.io.selectedMaster.master_wstrb @[core.scala 150:18]
    io.master_wlast <= arbiter.io.selectedMaster.master_wlast @[core.scala 151:18]
    arbiter.io.selectedMaster.master_bvalid <= io.master_bvalid @[core.scala 154:41]
    arbiter.io.selectedMaster.master_bresp <= io.master_bresp @[core.scala 155:41]
    arbiter.io.selectedMaster.master_bid <= io.master_bid @[core.scala 156:41]
    io.master_bready <= arbiter.io.selectedMaster.master_bready @[core.scala 157:18]
    arbiter.io.selectedMaster.master_arready <= io.master_arready @[core.scala 160:42]
    io.master_arvalid <= arbiter.io.selectedMaster.master_arvalid @[core.scala 161:19]
    io.master_araddr <= arbiter.io.selectedMaster.master_araddr @[core.scala 162:19]
    io.master_arid <= arbiter.io.selectedMaster.master_arid @[core.scala 163:19]
    io.master_arlen <= arbiter.io.selectedMaster.master_arlen @[core.scala 164:19]
    io.master_arsize <= arbiter.io.selectedMaster.master_arsize @[core.scala 165:19]
    io.master_arburst <= arbiter.io.selectedMaster.master_arburst @[core.scala 166:19]
    arbiter.io.selectedMaster.master_rvalid <= io.master_rvalid @[core.scala 169:41]
    arbiter.io.selectedMaster.master_rresp <= io.master_rresp @[core.scala 170:41]
    arbiter.io.selectedMaster.master_rdata <= io.master_rdata @[core.scala 171:41]
    arbiter.io.selectedMaster.master_rlast <= io.master_rlast @[core.scala 172:41]
    arbiter.io.selectedMaster.master_rid <= io.master_rid @[core.scala 173:41]
    io.master_rready <= arbiter.io.selectedMaster.master_rready @[core.scala 174:18]
    dpic.state <= MEM.io.state @[core.scala 178:16]
    dpic.inst <= fetch.io.IF.inst @[core.scala 179:16]
    dpic.pc <= WB.io.wb_pc @[core.scala 180:14]
    dpic.npc <= fetch.io.IF.pc @[core.scala 181:15]
    dpic.flush <= ctrl.io.flushIf @[core.scala 182:17]
    dpic.stall <= ctrl.io.stallIf @[core.scala 183:17]
    dpic.flushpc <= ctrl.io.flushPc @[core.scala 184:19]
    dpic.bputake <= fetch.io.bputake @[core.scala 185:19]
    dpic.bpuaddr <= fetch.io.bpuaddr @[core.scala 186:19]
    dpic.idpc <= ID.io.if_i.pc @[core.scala 187:16]
    dpic.idinst <= ID.io.if_i.inst @[core.scala 188:18]
    dpic.expc <= EX.io.id_i.currentPc @[core.scala 189:16]
    dpic.exinst <= EX.io.id_i.inst @[core.scala 190:18]
    dpic.mempc <= MEM.io.ex_i.currentPc @[core.scala 191:17]
    dpic.meminst <= MEM.io.ex_i.inst @[core.scala 192:19]
    dpic.wbinst <= WB.io.wbinst @[core.scala 193:18]
    dpic.result <= WB.io.regdata @[core.scala 194:18]
    dpic.waddr <= WB.io.regaddr @[core.scala 195:17]
    
