#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5a6e9d381cf0 .scope module, "register_file_tb" "register_file_tb" 2 3;
 .timescale -9 -10;
v0x5a6e9d3e09a0_0 .var "Ra", 4 0;
v0x5a6e9d3e0a80_0 .var "Rb", 4 0;
v0x5a6e9d3e0b20_0 .var "RegWr", 0 0;
v0x5a6e9d3e0bc0_0 .var "Rw", 4 0;
v0x5a6e9d3e0c60_0 .var "WrClk", 0 0;
v0x5a6e9d3e0d00_0 .net "busA", 31 0, L_0x5a6e9d3f1360;  1 drivers
v0x5a6e9d3e0dd0_0 .net "busB", 31 0, L_0x5a6e9d3f1920;  1 drivers
v0x5a6e9d3e0ea0_0 .var "busW", 31 0;
S_0x5a6e9d381e80 .scope module, "uut" "register_file" 2 14, 3 3 0, S_0x5a6e9d381cf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "Ra";
    .port_info 1 /INPUT 5 "Rb";
    .port_info 2 /INPUT 5 "Rw";
    .port_info 3 /INPUT 32 "busW";
    .port_info 4 /INPUT 1 "RegWr";
    .port_info 5 /INPUT 1 "WrClk";
    .port_info 6 /OUTPUT 32 "busA";
    .port_info 7 /OUTPUT 32 "busB";
    .port_info 8 /OUTPUT 32 "reg1";
    .port_info 9 /OUTPUT 32 "reg2";
v0x5a6e9d3e0340_1 .array/port v0x5a6e9d3e0340, 1;
L_0x5a6e9d3b0920 .functor BUFZ 32, v0x5a6e9d3e0340_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5a6e9d3e0340_2 .array/port v0x5a6e9d3e0340, 2;
L_0x5a6e9d3f1b50 .functor BUFZ 32, v0x5a6e9d3e0340_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5a6e9d3b0a90_0 .net "Ra", 4 0, v0x5a6e9d3e09a0_0;  1 drivers
v0x5a6e9d3b0b30_0 .net "Rb", 4 0, v0x5a6e9d3e0a80_0;  1 drivers
v0x5a6e9d3df130_0 .net "RegWr", 0 0, v0x5a6e9d3e0b20_0;  1 drivers
v0x5a6e9d3df1d0_0 .net "Rw", 4 0, v0x5a6e9d3e0bc0_0;  1 drivers
v0x5a6e9d3df2b0_0 .net "WrClk", 0 0, v0x5a6e9d3e0c60_0;  1 drivers
L_0x735f7ca6f018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a6e9d3df3c0_0 .net/2u *"_ivl_0", 4 0, L_0x735f7ca6f018;  1 drivers
L_0x735f7ca6f0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a6e9d3df4a0_0 .net *"_ivl_11", 1 0, L_0x735f7ca6f0a8;  1 drivers
L_0x735f7ca6f0f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a6e9d3df580_0 .net/2u *"_ivl_14", 4 0, L_0x735f7ca6f0f0;  1 drivers
v0x5a6e9d3df660_0 .net *"_ivl_16", 0 0, L_0x5a6e9d3f1570;  1 drivers
L_0x735f7ca6f138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a6e9d3df720_0 .net/2u *"_ivl_18", 31 0, L_0x735f7ca6f138;  1 drivers
v0x5a6e9d3df800_0 .net *"_ivl_2", 0 0, L_0x5a6e9d3e0fa0;  1 drivers
v0x5a6e9d3df8c0_0 .net *"_ivl_20", 31 0, L_0x5a6e9d3f1700;  1 drivers
v0x5a6e9d3df9a0_0 .net *"_ivl_22", 6 0, L_0x5a6e9d3f17e0;  1 drivers
L_0x735f7ca6f180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a6e9d3dfa80_0 .net *"_ivl_25", 1 0, L_0x735f7ca6f180;  1 drivers
L_0x735f7ca6f060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a6e9d3dfb60_0 .net/2u *"_ivl_4", 31 0, L_0x735f7ca6f060;  1 drivers
v0x5a6e9d3dfc40_0 .net *"_ivl_6", 31 0, L_0x5a6e9d3f1120;  1 drivers
v0x5a6e9d3dfd20_0 .net *"_ivl_8", 6 0, L_0x5a6e9d3f1220;  1 drivers
v0x5a6e9d3dfe00_0 .net "busA", 31 0, L_0x5a6e9d3f1360;  alias, 1 drivers
v0x5a6e9d3dfee0_0 .net "busB", 31 0, L_0x5a6e9d3f1920;  alias, 1 drivers
v0x5a6e9d3dffc0_0 .net "busW", 31 0, v0x5a6e9d3e0ea0_0;  1 drivers
v0x5a6e9d3e00a0_0 .var/i "i", 31 0;
v0x5a6e9d3e0180_0 .net "reg1", 31 0, L_0x5a6e9d3b0920;  1 drivers
v0x5a6e9d3e0260_0 .net "reg2", 31 0, L_0x5a6e9d3f1b50;  1 drivers
v0x5a6e9d3e0340 .array "registers", 0 31, 31 0;
E_0x5a6e9d3c33d0 .event negedge, v0x5a6e9d3df2b0_0;
L_0x5a6e9d3e0fa0 .cmp/eq 5, v0x5a6e9d3e09a0_0, L_0x735f7ca6f018;
L_0x5a6e9d3f1120 .array/port v0x5a6e9d3e0340, L_0x5a6e9d3f1220;
L_0x5a6e9d3f1220 .concat [ 5 2 0 0], v0x5a6e9d3e09a0_0, L_0x735f7ca6f0a8;
L_0x5a6e9d3f1360 .functor MUXZ 32, L_0x5a6e9d3f1120, L_0x735f7ca6f060, L_0x5a6e9d3e0fa0, C4<>;
L_0x5a6e9d3f1570 .cmp/eq 5, v0x5a6e9d3e0a80_0, L_0x735f7ca6f0f0;
L_0x5a6e9d3f1700 .array/port v0x5a6e9d3e0340, L_0x5a6e9d3f17e0;
L_0x5a6e9d3f17e0 .concat [ 5 2 0 0], v0x5a6e9d3e0a80_0, L_0x735f7ca6f180;
L_0x5a6e9d3f1920 .functor MUXZ 32, L_0x5a6e9d3f1700, L_0x735f7ca6f138, L_0x5a6e9d3f1570, C4<>;
    .scope S_0x5a6e9d381e80;
T_0 ;
    %wait E_0x5a6e9d3c33d0;
    %load/vec4 v0x5a6e9d3df130_0;
    %load/vec4 v0x5a6e9d3df1d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5a6e9d3dffc0_0;
    %load/vec4 v0x5a6e9d3df1d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a6e9d3e0340, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5a6e9d381e80;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a6e9d3e00a0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5a6e9d3e00a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5a6e9d3e00a0_0;
    %store/vec4a v0x5a6e9d3e0340, 4, 0;
    %load/vec4 v0x5a6e9d3e00a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a6e9d3e00a0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x5a6e9d381cf0;
T_2 ;
    %delay 50, 0;
    %load/vec4 v0x5a6e9d3e0c60_0;
    %inv;
    %store/vec4 v0x5a6e9d3e0c60_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5a6e9d381cf0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a6e9d3e0c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a6e9d3e0b20_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5a6e9d3e09a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5a6e9d3e0a80_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5a6e9d3e0bc0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a6e9d3e0ea0_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5a6e9d3e0bc0_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5a6e9d3e0ea0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a6e9d3e0b20_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a6e9d3e0b20_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5a6e9d3e0bc0_0, 0, 5;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x5a6e9d3e0ea0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a6e9d3e0b20_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a6e9d3e0b20_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5a6e9d3e09a0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5a6e9d3e0a80_0, 0, 5;
    %delay 100, 0;
    %delay 100, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5a6e9d3e0bc0_0, 0, 5;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x5a6e9d3e0ea0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a6e9d3e0b20_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a6e9d3e0b20_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5a6e9d3e09a0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5a6e9d3e0a80_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5a6e9d381cf0;
T_4 ;
    %vpi_call 2 78 "$monitor", "Time: %0t | Ra: %0d | Rb: %0d | Rw: %0d | busW: %0d | busA: %0d | busB: %0d", $time, v0x5a6e9d3e09a0_0, v0x5a6e9d3e0a80_0, v0x5a6e9d3e0bc0_0, v0x5a6e9d3e0ea0_0, v0x5a6e9d3e0d00_0, v0x5a6e9d3e0dd0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5a6e9d381cf0;
T_5 ;
    %vpi_call 2 83 "$dumpfile", "register_file_tb.vcd" {0 0 0};
    %vpi_call 2 84 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regtb.v";
    "regst.v";
