{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647291147422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647291147422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 13:52:27 2022 " "Processing started: Mon Mar 14 13:52:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647291147422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291147422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291147423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647291147979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647291147980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.v 1 1 " "Found 1 design units, including 1 entities, in source file mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "MAC.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/MAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291160839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291160839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file one_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_port_ram " "Found entity 1: one_port_ram" {  } { { "one_port_ram.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/one_port_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291160846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291160846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file controlfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlFSM " "Found entity 1: controlFSM" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291160855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291160855 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.v 1 1 " "Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291161122 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1647291161122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647291161135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 top.v(97) " "Verilog HDL assignment warning at top.v(97): truncated value with size 32 to match size of target (11)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647291161144 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(98) " "Verilog HDL assignment warning at top.v(98): truncated value with size 32 to match size of target (6)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647291161144 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(99) " "Verilog HDL assignment warning at top.v(99): truncated value with size 32 to match size of target (6)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647291161145 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 top.v(106) " "Verilog HDL assignment warning at top.v(106): truncated value with size 32 to match size of target (11)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647291161146 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(107) " "Verilog HDL assignment warning at top.v(107): truncated value with size 32 to match size of target (6)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647291161147 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear_mac top.v(96) " "Verilog HDL Always Construct warning at top.v(96): inferring latch(es) for variable \"clear_mac\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647291161148 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear_mac top.v(101) " "Inferred latch for \"clear_mac\" at top.v(101)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291161151 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_port_ram one_port_ram:ram_a " "Elaborating entity \"one_port_ram\" for hierarchy \"one_port_ram:ram_a\"" {  } { { "top.v" "ram_a" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291161230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_port_ram one_port_ram:ram_b " "Elaborating entity \"one_port_ram\" for hierarchy \"one_port_ram:ram_b\"" {  } { { "top.v" "ram_b" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291161272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC MAC:mac " "Elaborating entity \"MAC\" for hierarchy \"MAC:mac\"" {  } { { "top.v" "mac" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291161312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_port_ram one_port_ram:RAMOUTPUT " "Elaborating entity \"one_port_ram\" for hierarchy \"one_port_ram:RAMOUTPUT\"" {  } { { "top.v" "RAMOUTPUT" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291161320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlFSM controlFSM:control " "Elaborating entity \"controlFSM\" for hierarchy \"controlFSM:control\"" {  } { { "top.v" "control" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291161326 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_state controlFSM.v(41) " "Verilog HDL Always Construct warning at controlFSM.v(41): variable \"current_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647291161330 "|top|controlFSM:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_state controlFSM.v(57) " "Verilog HDL Always Construct warning at controlFSM.v(57): variable \"current_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647291161330 "|top|controlFSM:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 controlFSM.v(63) " "Verilog HDL assignment warning at controlFSM.v(63): truncated value with size 32 to match size of target (11)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647291161331 "|top|controlFSM:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_state controlFSM.v(73) " "Verilog HDL Always Construct warning at controlFSM.v(73): variable \"current_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647291161331 "|top|controlFSM:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state controlFSM.v(82) " "Verilog HDL Always Construct warning at controlFSM.v(82): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647291161331 "|top|controlFSM:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state controlFSM.v(38) " "Verilog HDL Always Construct warning at controlFSM.v(38): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647291161331 "|top|controlFSM:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempdone controlFSM.v(38) " "Verilog HDL Always Construct warning at controlFSM.v(38): inferring latch(es) for variable \"tempdone\", which holds its previous value in one or more paths through the always construct" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647291161331 "|top|controlFSM:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempclock controlFSM.v(38) " "Verilog HDL Always Construct warning at controlFSM.v(38): inferring latch(es) for variable \"tempclock\", which holds its previous value in one or more paths through the always construct" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647291161332 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[0\] controlFSM.v(38) " "Inferred latch for \"tempclock\[0\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291161332 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[1\] controlFSM.v(38) " "Inferred latch for \"tempclock\[1\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291161332 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[2\] controlFSM.v(38) " "Inferred latch for \"tempclock\[2\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291161333 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[3\] controlFSM.v(38) " "Inferred latch for \"tempclock\[3\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291161333 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[4\] controlFSM.v(38) " "Inferred latch for \"tempclock\[4\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291161333 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[5\] controlFSM.v(38) " "Inferred latch for \"tempclock\[5\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291161333 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[6\] controlFSM.v(38) " "Inferred latch for \"tempclock\[6\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291161333 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[7\] controlFSM.v(38) " "Inferred latch for \"tempclock\[7\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291161333 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[8\] controlFSM.v(38) " "Inferred latch for \"tempclock\[8\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291161333 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[9\] controlFSM.v(38) " "Inferred latch for \"tempclock\[9\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291161333 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[10\] controlFSM.v(38) " "Inferred latch for \"tempclock\[10\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291161334 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempdone controlFSM.v(38) " "Inferred latch for \"tempdone\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291161334 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.10 controlFSM.v(38) " "Inferred latch for \"next_state.10\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291161334 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.01 controlFSM.v(38) " "Inferred latch for \"next_state.01\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291161334 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00 controlFSM.v(38) " "Inferred latch for \"next_state.00\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291161334 "|top|controlFSM:control"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlFSM:control\|next_state.00_227 " "LATCH primitive \"controlFSM:control\|next_state.00_227\" is permanently enabled" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647291162032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlFSM:control\|tempclock\[0\] " "LATCH primitive \"controlFSM:control\|tempclock\[0\]\" is permanently enabled" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647291162032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlFSM:control\|next_state.01_217 " "LATCH primitive \"controlFSM:control\|next_state.01_217\" is permanently enabled" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647291162033 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647291164076 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647291165752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647291166045 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291166045 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647291166126 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647291166126 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647291166126 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647291166126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647291166168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 13:52:46 2022 " "Processing ended: Mon Mar 14 13:52:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647291166168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647291166168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647291166168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291166168 ""}
