$date
	Mon Jun 16 08:02:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module coin_decoder_tb $end
$var wire 5 ! coin_value [4:0] $end
$var reg 1 " clk $end
$var reg 2 # coin_in [1:0] $end
$var reg 1 $ rst_n $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 2 % coin_in [1:0] $end
$var wire 5 & coin_value [4:0] $end
$var wire 1 $ rst_n $end
$var reg 5 ' temp_coin_value [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
bx %
0$
bx #
0"
b0 !
$end
#5
1"
#10
0"
b0 #
b0 %
1$
#15
b1 !
b1 &
b1 '
1"
#20
0"
b1 #
b1 %
#25
b101 !
b101 &
b101 '
1"
#30
0"
b10 #
b10 %
#35
b1010 !
b1010 &
b1010 '
1"
#40
0"
b11 #
b11 %
#45
b0 !
b0 &
b0 '
1"
#50
0"
