<?xml version="1.0" encoding="UTF-8"?>
<module id="MCASP" HW_revision="" XML_version="1" description=" This module provides an interface to program the MCASP (Multichannel Audio  serial port) registers. These registers are memory mapped.        ">
     <register id="PID" acronym="PID" offset="0" width="32" description="Peripheral Identification Register ">
<bitfield id="_RSVD" width="8" begin="31" end="24" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="TYPE" width="8" begin="23" end="16" resetval="22" description="Identifies type of Peripheral " range="" rwaccess="R">
<bitenum id="MCASP" value="22" token="MCASP" description="McASP is enabled" />
</bitfield>
<bitfield id="CLASS" width="8" begin="15" end="8" resetval="1" description="Identifies class of Peripheral " range="" rwaccess="R">
<bitenum id="SERPORT" value="1" token="SERPORT" description="" />
</bitfield>
<bitfield id="REV" width="8" begin="7" end="0" resetval="2" description="Identifies revision of Peripheral " range="" rwaccess="R"></bitfield>
</register>
     <register id="PWREMUMGT" acronym="PWREMUMGT" offset="4" width="32" description="Power Down and Emulation ManagementRegister ">
<bitfield id="_RSVD" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0" description="Implemented for compatibility with other peripherals" range="" rwaccess="RW"></bitfield>
<bitfield id="FREE" width="1" begin="0" end="0" resetval="0" description="Functions during Emulation" range="" rwaccess="RW">
<bitenum id="SOFT" value="0" token="SOFT" description="SOFT bit takes effect" />
</bitfield>
</register>
     <register id="PFUNC" acronym="PFUNC" offset="16" width="32" description="Pin Function  Register ">
<bitfield id="AFSR" width="1" begin="31" end="31" resetval="0" description="AFSR pin " range="" rwaccess="RW">
<bitenum id="MCASP" value="0" token="MCASP" description="" />
<bitenum id="GPIO" value="1" token="GPIO" description="" />
</bitfield>
<bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0" description="AHCLKR pin " range="" rwaccess="RW">
<bitenum id="MCASP" value="0" token="MCASP" description="" />
<bitenum id="GPIO" value="1" token="GPIO" description="" />
</bitfield>
<bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0" description="ACLKR pin " range="" rwaccess="RW">
<bitenum id="MCASP" value="0" token="MCASP" description="" />
<bitenum id="GPIO" value="1" token="GPIO" description="" />
</bitfield>
<bitfield id="AFSX" width="1" begin="28" end="28" resetval="0" description="AFSX pin " range="" rwaccess="RW">
<bitenum id="MCASP" value="0" token="MCASP" description="" />
<bitenum id="GPIO" value="1" token="GPIO" description="" />
</bitfield>
<bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0" description="AHCLKX pin " range="" rwaccess="RW">
<bitenum id="MCASP" value="0" token="MCASP" description="" />
<bitenum id="GPIO" value="1" token="GPIO" description="" />
</bitfield>
<bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0" description="ACLKX pin " range="" rwaccess="RW">
<bitenum id="MCASP" value="0" token="MCASP" description="" />
<bitenum id="GPIO" value="1" token="GPIO" description="" />
</bitfield>
<bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0" description="AMUTE pin " range="" rwaccess="RW">
<bitenum id="MCASP" value="0" token="MCASP" description="" />
<bitenum id="GPIO" value="1" token="GPIO" description="" />
</bitfield>
<bitfield id="_RSVD" width="15" begin="24" end="10" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="AXR9" width="1" begin="9" end="9" resetval="0" description="AXR9 pin " range="" rwaccess="RW">
<bitenum id="MCASP" value="0" token="MCASP" description="" />
<bitenum id="GPIO" value="1" token="GPIO" description="" />
</bitfield>
<bitfield id="AXR8" width="1" begin="8" end="8" resetval="0" description="AXR8 pin " range="" rwaccess="RW">
<bitenum id="MCASP" value="0" token="MCASP" description="" />
<bitenum id="GPIO" value="1" token="GPIO" description="" />
</bitfield>
<bitfield id="AXR7" width="1" begin="7" end="7" resetval="0" description="AXR7 pin " range="" rwaccess="RW">
<bitenum id="MCASP" value="0" token="MCASP" description="" />
<bitenum id="GPIO" value="1" token="GPIO" description="" />
</bitfield>
<bitfield id="AXR6" width="1" begin="6" end="6" resetval="0" description="AXR6 pin " range="" rwaccess="RW">
<bitenum id="MCASP" value="0" token="MCASP" description="" />
<bitenum id="GPIO" value="1" token="GPIO" description="" />
</bitfield>
<bitfield id="AXR5" width="1" begin="5" end="5" resetval="0" description="AXR5 pin " range="" rwaccess="RW">
<bitenum id="MCASP" value="0" token="MCASP" description="" />
<bitenum id="GPIO" value="1" token="GPIO" description="" />
</bitfield>
<bitfield id="AXR4" width="1" begin="4" end="4" resetval="0" description="AXR4 pin " range="" rwaccess="RW">
<bitenum id="MCASP" value="0" token="MCASP" description="" />
<bitenum id="GPIO" value="1" token="GPIO" description="" />
</bitfield>
<bitfield id="AXR3" width="1" begin="3" end="3" resetval="0" description="AXR3 pin " range="" rwaccess="RW">
<bitenum id="MCASP" value="0" token="MCASP" description="" />
<bitenum id="GPIO" value="1" token="GPIO" description="" />
</bitfield>
<bitfield id="AXR2" width="1" begin="2" end="2" resetval="0" description="AXR2 pin " range="" rwaccess="RW">
<bitenum id="MCASP" value="0" token="MCASP" description="" />
<bitenum id="GPIO" value="1" token="GPIO" description="" />
</bitfield>
<bitfield id="AXR1" width="1" begin="1" end="1" resetval="0" description="AXR1 pin " range="" rwaccess="RW">
<bitenum id="MCASP" value="0" token="MCASP" description="" />
<bitenum id="GPIO" value="1" token="GPIO" description="" />
</bitfield>
<bitfield id="AXR0" width="1" begin="0" end="0" resetval="0" description="AXR0 pin " range="" rwaccess="RW">
<bitenum id="MCASP" value="0" token="MCASP" description="" />
<bitenum id="GPIO" value="1" token="GPIO" description="" />
</bitfield>
</register>
     <register id="PDIR" acronym="PDIR" offset="20" width="32" description="Pin Direction Register ">
<bitfield id="AFSR" width="1" begin="31" end="31" resetval="0" description="AFSR pin direction " range="" rwaccess="RW">
<bitenum id="IN" value="0" token="IN" description="" />
<bitenum id="OUT" value="1" token="OUT" description="" />
</bitfield>
<bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0" description="AHCLKR pin direction " range="" rwaccess="RW">
<bitenum id="IN" value="0" token="IN" description="" />
<bitenum id="OUT" value="1" token="OUT" description="" />
</bitfield>
<bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0" description="ACLKR pin direction " range="" rwaccess="RW">
<bitenum id="IN" value="0" token="IN" description="" />
<bitenum id="OUT" value="1" token="OUT" description="" />
</bitfield>
<bitfield id="AFSX" width="1" begin="28" end="28" resetval="0" description="AHCLKX pin direction " range="" rwaccess="RW">
<bitenum id="IN" value="0" token="IN" description="" />
<bitenum id="OUT" value="1" token="OUT" description="" />
</bitfield>
<bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0" description="AFSX pin direction " range="" rwaccess="RW">
<bitenum id="IN" value="0" token="IN" description="" />
<bitenum id="OUT" value="1" token="OUT" description="" />
</bitfield>
<bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0" description="ACLKX pin direction " range="" rwaccess="RW">
<bitenum id="IN" value="0" token="IN" description="" />
<bitenum id="OUT" value="1" token="OUT" description="" />
</bitfield>
<bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0" description="AMUTE pin direction " range="" rwaccess="RW">
<bitenum id="IN" value="0" token="IN" description="" />
<bitenum id="OUT" value="1" token="OUT" description="" />
</bitfield>
<bitfield id="_RSVD" width="15" begin="24" end="10" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="AXR9" width="1" begin="9" end="9" resetval="0" description="AXR9 pin direction" range="" rwaccess="RW">
<bitenum id="IN" value="0" token="IN" description="" />
<bitenum id="OUT" value="1" token="OUT" description="" />
</bitfield>
<bitfield id="AXR8" width="1" begin="8" end="8" resetval="0" description="AXR8 pin direction" range="" rwaccess="RW">
<bitenum id="IN" value="0" token="IN" description="" />
<bitenum id="OUT" value="1" token="OUT" description="" />
</bitfield>
<bitfield id="AXR7" width="1" begin="7" end="7" resetval="0" description="AXR7 pin direction" range="" rwaccess="RW">
<bitenum id="IN" value="0" token="IN" description="" />
<bitenum id="OUT" value="1" token="OUT" description="" />
</bitfield>
<bitfield id="AXR6" width="1" begin="6" end="6" resetval="0" description="AXR6 pin direction" range="" rwaccess="RW">
<bitenum id="IN" value="0" token="IN" description="" />
<bitenum id="OUT" value="1" token="OUT" description="" />
</bitfield>
<bitfield id="AXR5" width="1" begin="5" end="5" resetval="0" description="AXR5 pin direction" range="" rwaccess="RW">
<bitenum id="IN" value="0" token="IN" description="" />
<bitenum id="OUT" value="1" token="OUT" description="" />
</bitfield>
<bitfield id="AXR4" width="1" begin="4" end="4" resetval="0" description="AXR4 pin direction" range="" rwaccess="RW">
<bitenum id="IN" value="0" token="IN" description="" />
<bitenum id="OUT" value="1" token="OUT" description="" />
</bitfield>
<bitfield id="AXR3" width="1" begin="3" end="3" resetval="0" description="AXR3 pin direction" range="" rwaccess="RW">
<bitenum id="IN" value="0" token="IN" description="" />
<bitenum id="OUT" value="1" token="OUT" description="" />
</bitfield>
<bitfield id="AXR2" width="1" begin="2" end="2" resetval="0" description="AXR2 pin direction" range="" rwaccess="RW">
<bitenum id="IN" value="0" token="IN" description="" />
<bitenum id="OUT" value="1" token="OUT" description="" />
</bitfield>
<bitfield id="AXR1" width="1" begin="1" end="1" resetval="0" description="AXR1 pin direction " range="" rwaccess="RW">
<bitenum id="IN" value="0" token="IN" description="" />
<bitenum id="OUT" value="1" token="OUT" description="" />
</bitfield>
<bitfield id="AXR0" width="1" begin="0" end="0" resetval="0" description="AXR0 pin direction " range="" rwaccess="RW">
<bitenum id="IN" value="0" token="IN" description="" />
<bitenum id="OUT" value="1" token="OUT" description="" />
</bitfield>
</register>
     <register id="PDOUT" acronym="PDOUT" offset="24" width="32" description="Pin Data Out Register ">
<bitfield id="AFSR" width="1" begin="31" end="31" resetval="0" description="AFSR pin value out " range="" rwaccess="RW">
<bitenum id="LOW" value="0" token="LOW" description="" />
<bitenum id="HIGH" value="1" token="HIGH" description="" />
</bitfield>
<bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0" description="AHCLKR pin value out " range="" rwaccess="RW">
<bitenum id="LOW" value="0" token="LOW" description="" />
<bitenum id="HIGH" value="1" token="HIGH" description="" />
</bitfield>
<bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0" description="ACLKR pin value out " range="" rwaccess="RW">
<bitenum id="LOW" value="0" token="LOW" description="" />
<bitenum id="HIGH" value="1" token="HIGH" description="" />
</bitfield>
<bitfield id="AFSX" width="1" begin="28" end="28" resetval="0" description="AFSX pin value out " range="" rwaccess="RW">
<bitenum id="LOW" value="0" token="LOW" description="" />
<bitenum id="HIGH" value="1" token="HIGH" description="" />
</bitfield>
<bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0" description="AHCLKX pin value out " range="" rwaccess="RW">
<bitenum id="LOW" value="0" token="LOW" description="" />
<bitenum id="HIGH" value="1" token="HIGH" description="" />
</bitfield>
<bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0" description="ACLKX pin value out " range="" rwaccess="RW">
<bitenum id="LOW" value="0" token="LOW" description="" />
<bitenum id="HIGH" value="1" token="HIGH" description="" />
</bitfield>
<bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0" description="AMUTE pin value out " range="" rwaccess="RW">
<bitenum id="LOW" value="0" token="LOW" description="" />
<bitenum id="HIGH" value="1" token="HIGH" description="" />
</bitfield>
<bitfield id="_RSVD" width="15" begin="24" end="10" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="AXR9" width="1" begin="9" end="9" resetval="0" description="AXR9 pin value out" range="" rwaccess="RW">
<bitenum id="LOW" value="0" token="LOW" description="" />
<bitenum id="HIGH" value="1" token="HIGH" description="" />
</bitfield>
<bitfield id="AXR8" width="1" begin="8" end="8" resetval="0" description="AXR8 pin value out" range="" rwaccess="RW">
<bitenum id="LOW" value="0" token="LOW" description="" />
<bitenum id="HIGH" value="1" token="HIGH" description="" />
</bitfield>
<bitfield id="AXR7" width="1" begin="7" end="7" resetval="0" description="AXR7 pin value out" range="" rwaccess="RW">
<bitenum id="LOW" value="0" token="LOW" description="" />
<bitenum id="HIGH" value="1" token="HIGH" description="" />
</bitfield>
<bitfield id="AXR6" width="1" begin="6" end="6" resetval="0" description="AXR6 pin value out" range="" rwaccess="RW">
<bitenum id="LOW" value="0" token="LOW" description="" />
<bitenum id="HIGH" value="1" token="HIGH" description="" />
</bitfield>
<bitfield id="AXR5" width="1" begin="5" end="5" resetval="0" description="AXR5 pin value out" range="" rwaccess="RW">
<bitenum id="LOW" value="0" token="LOW" description="" />
<bitenum id="HIGH" value="1" token="HIGH" description="" />
</bitfield>
<bitfield id="AXR4" width="1" begin="4" end="4" resetval="0" description="AXR4 pin value out" range="" rwaccess="RW">
<bitenum id="LOW" value="0" token="LOW" description="" />
<bitenum id="HIGH" value="1" token="HIGH" description="" />
</bitfield>
<bitfield id="AXR3" width="1" begin="3" end="3" resetval="0" description="AXR3 pin value out" range="" rwaccess="RW">
<bitenum id="LOW" value="0" token="LOW" description="" />
<bitenum id="HIGH" value="1" token="HIGH" description="" />
</bitfield>
<bitfield id="AXR2" width="1" begin="2" end="2" resetval="0" description="AXR2 pin value out" range="" rwaccess="RW">
<bitenum id="LOW" value="0" token="LOW" description="" />
<bitenum id="HIGH" value="1" token="HIGH" description="" />
</bitfield>
<bitfield id="AXR1" width="1" begin="1" end="1" resetval="0" description="AXR1 pin value out " range="" rwaccess="RW">
<bitenum id="LOW" value="0" token="LOW" description="" />
<bitenum id="HIGH" value="1" token="HIGH" description="" />
</bitfield>
<bitfield id="AXR0" width="1" begin="0" end="0" resetval="0" description="AXR0 pin value out " range="" rwaccess="RW">
<bitenum id="LOW" value="0" token="LOW" description="" />
<bitenum id="HIGH" value="1" token="HIGH" description="" />
</bitfield>
</register>
     <register id="PDIN" acronym="PDIN" offset="28" width="32" description="Pin Data In Register ">
<bitfield id="AFSR" width="1" begin="31" end="31" resetval="0" description="AFSR pin input " range="" rwaccess="R">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0" description="AHCLKR pin input " range="" rwaccess="R">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0" description="ACLKR pin input " range="" rwaccess="R">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AFSX" width="1" begin="28" end="28" resetval="0" description="AFSX pin input " range="" rwaccess="R">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0" description="AHCLKX pin input " range="" rwaccess="R">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0" description="ACLKX pin input " range="" rwaccess="R">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0" description="AMUTE pin input " range="" rwaccess="R">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="_RSVD" width="15" begin="24" end="10" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="AXR9" width="1" begin="9" end="9" resetval="0" description="AXR9 pin input" range="" rwaccess="R">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AXR8" width="1" begin="8" end="8" resetval="0" description="AXR8 pin input" range="" rwaccess="R">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AXR7" width="1" begin="7" end="7" resetval="0" description="AXR7 pin input" range="" rwaccess="R">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AXR6" width="1" begin="6" end="6" resetval="0" description="AXR6 pin input" range="" rwaccess="R">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AXR5" width="1" begin="5" end="5" resetval="0" description="AXR5 pin input" range="" rwaccess="R">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AXR4" width="1" begin="4" end="4" resetval="0" description="AXR4 pin input" range="" rwaccess="R">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AXR3" width="1" begin="3" end="3" resetval="0" description="AXR3 pin input" range="" rwaccess="R">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AXR2" width="1" begin="2" end="2" resetval="0" description="AXR2 pin input" range="" rwaccess="R">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AXR1" width="1" begin="1" end="1" resetval="0" description="AXR1 pin input " range="" rwaccess="R">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AXR0" width="1" begin="0" end="0" resetval="0" description="AXR0 pin input " range="" rwaccess="R">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
</register>
     <register id="PDSET" acronym="PDSET" offset="28" width="32" description="Pin Data Set Register (Alternate Write Address PDOUT)">
<bitfield id="AFSR" width="1" begin="31" end="31" resetval="0" description="Drive high on AFSR pin  " range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0" description="Drive high on AHCLKR pin " range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0" description="Drive high on ACLKR pin " range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AFSX" width="1" begin="28" end="28" resetval="0" description="Drive high on AFSX pin " range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0" description="Drive high on AHCLKX pin " range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0" description="Drive high on ACLKX pin " range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0" description="Drive high on AMUTE pin " range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="_RSVD" width="15" begin="24" end="10" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="AXR9" width="1" begin="9" end="9" resetval="0" description="Drive high on AXR9 pin " range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AXR8" width="1" begin="8" end="8" resetval="0" description="Drive high on AXR8 pin " range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AXR7" width="1" begin="7" end="7" resetval="0" description="Drive high on AXR7 pin " range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AXR6" width="1" begin="6" end="6" resetval="0" description="Drive high on AXR6 pin " range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AXR5" width="1" begin="5" end="5" resetval="0" description="Drive high on AXR5 pin " range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AXR4" width="1" begin="4" end="4" resetval="0" description="Drive high on AXR4 pin " range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AXR3" width="1" begin="3" end="3" resetval="0" description="Drive high on AXR3 pin " range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AXR2" width="1" begin="2" end="2" resetval="0" description="Drive high on AXR2 pin " range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AXR1" width="1" begin="1" end="1" resetval="0" description="Drive high on AXR1 pin " range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="AXR0" width="1" begin="0" end="0" resetval="0" description="Drive high on AXR0 pin " range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
</register>
     <register id="PDCLR" acronym="PDCLR" offset="32" width="32" description="Pin Data Clear Register ">
<bitfield id="AFSR" width="1" begin="31" end="31" resetval="0" description="Clears corresponding PDOUT bit to Low " range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="" />
</bitfield>
<bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0" description="Clears corresponding PDOUT bit to Low " range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="" />
</bitfield>
<bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0" description="Clears corresponding PDOUT bit to Low " range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="" />
</bitfield>
<bitfield id="AFSX" width="1" begin="28" end="28" resetval="0" description="Clears corresponding PDOUT bit to Low " range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="" />
</bitfield>
<bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0" description="Clears corresponding PDOUT bit to Low " range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="" />
</bitfield>
<bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0" description="Clears corresponding PDOUT bit to Low " range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="" />
</bitfield>
<bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0" description="Clears corresponding PDOUT bit to Low " range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="" />
</bitfield>
<bitfield id="_RSVD" width="15" begin="24" end="10" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="AXR9" width="1" begin="9" end="9" resetval="0" description="Clears corresponding PDOUT bit to Low " range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="" />
</bitfield>
<bitfield id="AXR8" width="1" begin="8" end="8" resetval="0" description="Clears corresponding PDOUT bit to Low " range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="" />
</bitfield>
<bitfield id="AXR7" width="1" begin="7" end="7" resetval="0" description="Clears corresponding PDOUT bit to Low " range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="" />
</bitfield>
<bitfield id="AXR6" width="1" begin="6" end="6" resetval="0" description="Clears corresponding PDOUT bit to Low " range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="" />
</bitfield>
<bitfield id="AXR5" width="1" begin="5" end="5" resetval="0" description="Clears corresponding PDOUT bit to Low " range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="" />
</bitfield>
<bitfield id="AXR4" width="1" begin="4" end="4" resetval="0" description="Clears corresponding PDOUT bit to Low " range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="" />
</bitfield>
<bitfield id="AXR3" width="1" begin="3" end="3" resetval="0" description="Clears corresponding PDOUT bit to Low " range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="" />
</bitfield>
<bitfield id="AXR2" width="1" begin="2" end="2" resetval="0" description="Clears corresponding PDOUT bit to Low " range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="" />
</bitfield>
<bitfield id="AXR1" width="1" begin="1" end="1" resetval="0" description="Clears corresponding PDOUT bit to Low " range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="" />
</bitfield>
<bitfield id="AXR0" width="1" begin="0" end="0" resetval="0" description="Clears corresponding PDOUT bit to Low " range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="" />
</bitfield>
</register>
     <register id="GBLCTL" acronym="GBLCTL" offset="68" width="32" description="Global Control Register ">
<bitfield id="_RSVD" width="19" begin="31" end="13" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="TXFSRST" width="1" begin="12" end="12" resetval="0" description="Transmit Frame Sync Generator Reset bit     " range="" rwaccess="RW">
<bitenum id="RESET" value="0" token="RESET" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="TXSMRST" width="1" begin="11" end="11" resetval="0" description="Transmit State M/c Reset bit     " range="" rwaccess="RW">
<bitenum id="RESET" value="0" token="RESET" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="TXSERCLR" width="1" begin="10" end="10" resetval="0" description="Transmit Serializers clear bit     " range="" rwaccess="RW">
<bitenum id="CLEAR" value="0" token="CLEAR" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="TXHCLKRST" width="1" begin="9" end="9" resetval="0" description="Transmit High Freq Clock divider Reset bit     " range="" rwaccess="RW">
<bitenum id="RESET" value="0" token="RESET" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="TXCLKRST" width="1" begin="8" end="8" resetval="0" description="Transmit Clock Divider reset bit     " range="" rwaccess="RW">
<bitenum id="RESET" value="0" token="RESET" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="_RSVD" width="3" begin="7" end="5" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="RXFSRST" width="1" begin="4" end="4" resetval="0" description="Receive Frame Sync Generator Reset bit     " range="" rwaccess="RW">
<bitenum id="RESET" value="0" token="RESET" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="RXSMRST" width="1" begin="3" end="3" resetval="0" description="Receive State M/c Reset bit     " range="" rwaccess="RW">
<bitenum id="RESET" value="0" token="RESET" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="RXSERCLR" width="1" begin="2" end="2" resetval="0" description="Receive Serializers clear bit     " range="" rwaccess="RW">
<bitenum id="CLEAR" value="0" token="CLEAR" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="RXHCLKRST" width="1" begin="1" end="1" resetval="0" description="Receive High-Freq Clock Divider reset bit     " range="" rwaccess="RW">
<bitenum id="RESET" value="0" token="RESET" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="RXCLKRST" width="1" begin="0" end="0" resetval="0" description="Receive Clock Divider is held Reset bit     " range="" rwaccess="RW">
<bitenum id="RESET" value="0" token="RESET" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
</register>
     <register id="AMUTE" acronym="AMUTE" offset="72" width="32" description="Mute Control register ">
<bitfield id="_RSVD" width="19" begin="31" end="13" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="MUTETXDMAERR" width="1" begin="12" end="12" resetval="0" description="Transmit DMA Error     " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="MUTERXDMAERR" width="1" begin="11" end="11" resetval="0" description="Receive DMA Error      " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="MUTEBADCLKXL" width="1" begin="10" end="10" resetval="0" description="Transmit Clock Failure      " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="MUTEBADCLKR" width="1" begin="9" end="9" resetval="0" description="Receive Clock Failure        " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="MUTEFSX" width="1" begin="8" end="8" resetval="0" description="Unexpected Transmit Frame Sync     " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="MUTEFSR" width="1" begin="7" end="7" resetval="0" description="Unexpected Receive Frame Sync     " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="MUTEX" width="1" begin="6" end="6" resetval="0" description="Transmit Underrun Error     " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="MUTER" width="1" begin="5" end="5" resetval="0" description="Receive Overrun Error     " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="MUTEIN" width="1" begin="4" end="4" resetval="0" description="State of MUTE In Pin. 1 = Active. " range="" rwaccess="R"></bitfield>
<bitfield id="MUTEINENA" width="1" begin="3" end="3" resetval="0" description="Drive AMUTE active, when AMUTE pin is active  " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="MUTEINPOL" width="1" begin="2" end="2" resetval="0" description="AMUTEIN polarity select bit  " range="" rwaccess="RW">
<bitenum id="ACTHIGH" value="0" token="ACTHIGH" description="" />
<bitenum id="ACTLOW" value="1" token="ACTLOW" description="" />
</bitfield>
<bitfield id="MUTENA" width="2" begin="1" end="0" resetval="0" description="AMUTE pin enable bit      " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ERRHIGH" value="1" token="ERRHIGH" description="" />
<bitenum id="ERRLOW" value="2" token="ERRLOW" description="" />
</bitfield>
</register>
     <register id="LBCTL" acronym="LBCTL" offset="76" width="32" description="Loop Back Control Register ">
<bitfield id="_RSVD" width="28" begin="31" end="4" resetval="0" description="Reserved bits  " range="" rwaccess="N"></bitfield>
<bitfield id="LBGENMODE" width="2" begin="3" end="2" resetval="0" description="Loopback Generator Mode bits     " range="" rwaccess="RW">
<bitenum id="XMTCLK" value="1" token="XMTCLK" description="" />
</bitfield>
<bitfield id="LBORD" width="1" begin="1" end="1" resetval="0" description="Loopback Order Odd Transmit to Even or vice versa    " range="" rwaccess="RW">
<bitenum id="XMTODD" value="0" token="XMTODD" description="" />
<bitenum id="XMTEVEN" value="1" token="XMTEVEN" description="" />
</bitfield>
<bitfield id="LBEN" width="1" begin="0" end="0" resetval="0" description="Loopback Mode Enable Bit     " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
</register>
     <register id="TXDITCTL" acronym="TXDITCTL" offset="80" width="32" description="Transmit DIT Mode Control Register  ">
<bitfield id="_RSVD" width="28" begin="31" end="4" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="VB" width="1" begin="3" end="3" resetval="0" description="Valid bit for Channel B " range="" rwaccess="RW">
<bitenum id="ZERO" value="0" token="ZERO" description="" />
<bitenum id="ONE" value="1" token="ONE" description="" />
</bitfield>
<bitfield id="VA" width="1" begin="2" end="2" resetval="0" description="Valid bit for Channel A " range="" rwaccess="RW">
<bitenum id="ZERO" value="0" token="ZERO" description="" />
<bitenum id="ONE" value="1" token="ONE" description="" />
</bitfield>
<bitfield id="_RSVD" width="1" begin="1" end="1" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="DITEN" width="1" begin="0" end="0" resetval="0" description="DIT Transmit Enable bit " range="" rwaccess="RW">
<bitenum id="TDM" value="0" token="TDM" description="" />
<bitenum id="DIT" value="1" token="DIT" description="" />
</bitfield>
</register>
     <register id="GBLCTLR" acronym="GBLCTLR" offset="96" width="32" description="Alias of GBLCTL - only receive bits ">
<bitfield id="_RSVD" width="19" begin="31" end="13" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="TXFSRST" width="1" begin="12" end="12" resetval="0" description="Transmit Frame Sync Generator Reset Enable Bit  " range="" rwaccess="RW"></bitfield>
<bitfield id="TXSMRST" width="1" begin="11" end="11" resetval="0" description="Transmit State Machine Reset Enable Bit     " range="" rwaccess="RW"></bitfield>
<bitfield id="TXSERCLR" width="1" begin="10" end="10" resetval="0" description="Transmit Serializers Clear Enable Bit       " range="" rwaccess="RW"></bitfield>
<bitfield id="TXHCLKRST" width="1" begin="9" end="9" resetval="0" description="Transmit High-Freq Clock Divider Reset Enable Bit " range="" rwaccess="RW"></bitfield>
<bitfield id="TXCLKRST" width="1" begin="8" end="8" resetval="0" description="Transmit Clock Divider Reset Enable Bit      " range="" rwaccess="RW"></bitfield>
<bitfield id="_RSVD" width="3" begin="7" end="5" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="RXFSRST" width="1" begin="4" end="4" resetval="0" description="Receive Frame Sync Generator Reset Enable Bit   " range="" rwaccess="RW">
<bitenum id="RESET" value="0" token="RESET" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="RXSMRST" width="1" begin="3" end="3" resetval="0" description="Receive State Machine Reset Enable Bit     " range="" rwaccess="RW">
<bitenum id="RESET" value="0" token="RESET" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="RXSERCLR" width="1" begin="2" end="2" resetval="0" description="Receive Serializers Clear Enable Bit     " range="" rwaccess="RW">
<bitenum id="CLEAR" value="0" token="CLEAR" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="RXHCLKRST" width="1" begin="1" end="1" resetval="0" description="Receive High-Freq Clock Divider Reset Enable Bit " range="" rwaccess="RW">
<bitenum id="RESET" value="0" token="RESET" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="RXCLKRST" width="1" begin="0" end="0" resetval="0" description="Receive Clock Divider Reset Enable Bit     " range="" rwaccess="RW">
<bitenum id="RESET" value="0" token="RESET" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
</register>
     <register id="RXMASK" acronym="RXMASK" offset="100" width="32" description="Receiver Format Unit Bit Mask Register ">
<bitfield id="RXMASK" width="32" begin="31" end="0" resetval="0" description="Corresponding bit of rcv data is not masked out    " range="" rwaccess="RW">
<bitenum id="USEMASK" value="0" token="USEMASK" description="" />
<bitenum id="NOMASK" value="1" token="NOMASK" description="" />
</bitfield>
</register>
     <register id="RXFMT" acronym="RXFMT" offset="104" width="32" description="Receiver Bit Stream Format Register ">
<bitfield id="_RSVD" width="14" begin="31" end="18" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="FSRDLY" width="2" begin="17" end="16" resetval="0" description="Receive Frame Sync Bit Delay    " range="" rwaccess="RW">
<bitenum id="0BIT" value="0" token="0BIT" description="" />
<bitenum id="1BIT" value="1" token="1BIT" description="" />
<bitenum id="2BIT" value="2" token="2BIT" description="" />
</bitfield>
<bitfield id="RXORD" width="1" begin="15" end="15" resetval="0" description="Receive Serial Bit Stream Order    " range="" rwaccess="RW">
<bitenum id="LSBFIRST" value="0" token="LSBFIRST" description="" />
<bitenum id="MSBFIRST" value="1" token="MSBFIRST" description="" />
</bitfield>
<bitfield id="RXPAD" width="2" begin="14" end="13" resetval="0" description="Pad value for extra bits in slot not belonging to word defined by RMASK     " range="" rwaccess="RW">
<bitenum id="ZERO" value="0" token="ZERO" description="" />
<bitenum id="ONE" value="1" token="ONE" description="" />
<bitenum id="RPBIT" value="2" token="RPBIT" description="" />
</bitfield>
<bitfield id="RXPBIT" width="5" begin="12" end="8" resetval="0" description="Determines what to pad in slot " range="" rwaccess="RW"></bitfield>
<bitfield id="RXSSZ" width="4" begin="7" end="4" resetval="0" description="Receive Slot size    " range="" rwaccess="RW">
<bitenum id="8BITS" value="3" token="8BITS" description="" />
<bitenum id="12BITS" value="5" token="12BITS" description="" />
<bitenum id="16BITS" value="7" token="16BITS" description="" />
<bitenum id="20BITS" value="9" token="20BITS" description="" />
<bitenum id="24BITS" value="17" token="24BITS" description="" />
<bitenum id="28BITS" value="19" token="28BITS" description="" />
<bitenum id="32BITS" value="21" token="32BITS" description="" />
</bitfield>
<bitfield id="RXSEL" width="1" begin="3" end="3" resetval="0" description="Selects the VBUSP or the VBUS for the reads to come from" range="" rwaccess="RW">
<bitenum id="fromVBUSP" value="0" token="fromVBUSP" description="" />
<bitenum id="fromVBUS" value="1" token="fromVBUS" description="" />
</bitfield>
<bitfield id="RXROT" width="3" begin="2" end="0" resetval="0" description="Right rotation value for receive rotate right format unit    " range="" rwaccess="RW">
<bitenum id="NONE" value="0" token="NONE" description="" />
<bitenum id="4BITS" value="1" token="4BITS" description="" />
<bitenum id="8BITS" value="2" token="8BITS" description="" />
<bitenum id="12BITS" value="3" token="12BITS" description="" />
<bitenum id="16BITS" value="4" token="16BITS" description="" />
<bitenum id="20BITS" value="5" token="20BITS" description="" />
<bitenum id="24BITS" value="6" token="24BITS" description="" />
<bitenum id="28BITS" value="7" token="28BITS" description="" />
</bitfield>
</register>
     <register id="RXFMCTL" acronym="RXFMCTL" offset="108" width="32" description="Receive Frame Sync Control Register ">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="FSRMOD" width="9" begin="15" end="7" resetval="0" description="Receive Frame Sync Mode Select bits   " range="" rwaccess="RW">
<bitenum id="BURST" value="0" token="BURST" description="" />
</bitfield>
<bitfield id="_RSVD" width="2" begin="6" end="5" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="FSRDUR" width="1" begin="4" end="4" resetval="0" description="Receive Frame Sync Duration" range="" rwaccess="RW">
<bitenum id="BIT" value="0" token="BIT" description="" />
<bitenum id="WORD" value="1" token="WORD" description="" />
</bitfield>
<bitfield id="_RSVD" width="2" begin="3" end="2" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="AFSRE" width="1" begin="1" end="1" resetval="0" description="Receive Frame Sync Generation Select bit   " range="" rwaccess="RW">
<bitenum id="EXTERNAL" value="0" token="EXTERNAL" description="" />
<bitenum id="INTERNAL" value="1" token="INTERNAL" description="" />
</bitfield>
<bitfield id="FSRPOL" width="1" begin="0" end="0" resetval="0" description="Receive Frame Sync Polarity Select bit   " range="" rwaccess="RW">
<bitenum id="ACTIVEHIGH" value="0" token="ACTIVEHIGH" description="" />
<bitenum id="ACTIVELOW" value="1" token="ACTIVELOW" description="" />
</bitfield>
</register>
     <register id="ACLKRCTL" acronym="ACLKRCTL" offset="112" width="32" description="Receive Clock Control Register ">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="ACLKRPOL" width="1" begin="7" end="7" resetval="0" description="Receive Bit Stream Clock Polarity Select bit   " range="" rwaccess="RW">
<bitenum id="FALLING" value="0" token="FALLING" description="" />
<bitenum id="RISING" value="1" token="RISING" description="" />
</bitfield>
<bitfield id="_RSVD" width="1" begin="6" end="6" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="ACLKRE" width="1" begin="5" end="5" resetval="1" description="Receive Clock Source bit   " range="" rwaccess="RW">
<bitenum id="EXTERNAL" value="0" token="EXTERNAL" description="" />
<bitenum id="INTERNAL" value="1" token="INTERNAL" description="" />
</bitfield>
<bitfield id="ACLKRDIV" width="5" begin="4" end="0" resetval="0" description="Receive Clock Divide from High Clock  " range="" rwaccess="RW"></bitfield>
</register>
     <register id="AHCLKRCTL" acronym="AHCLKRCTL" offset="116" width="32" description="High Frequency Receive Clock Control Register ">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="AHCLKRE" width="1" begin="15" end="15" resetval="1" description="Receive High-Freq Clock Source Select bit  " range="" rwaccess="RW">
<bitenum id="EXTERNAL" value="0" token="EXTERNAL" description="" />
<bitenum id="INTERNAL" value="1" token="INTERNAL" description="" />
</bitfield>
<bitfield id="AHCLKRPOL" width="1" begin="14" end="14" resetval="0" description="Receive High-Freq Clock Polarity Select bit  " range="" rwaccess="RW">
<bitenum id="RISING" value="0" token="RISING" description="" />
<bitenum id="FALLING" value="1" token="FALLING" description="" />
</bitfield>
<bitfield id="_RSVD" width="2" begin="13" end="12" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="AHCLKRDIV" width="12" begin="11" end="0" resetval="0" description="Receive Clock Divide Ratio from CPU  " range="" rwaccess="RW"></bitfield>
</register>
     <register id="RXTDM" acronym="RXTDM" offset="120" width="32" description="Receive TDM Slot 0-31 register description ">
<bitfield id="RTDMS" width="32" begin="31" end="0" resetval="0" description="Receive TDM Slot n is active/inactive  " range="" rwaccess="RW">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
</register>
     <register id="EVTCTLR" acronym="EVTCTLR" offset="124" width="32" description="Receiver Interrupt Control Register ">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved bits  " range="" rwaccess="N"></bitfield>
<bitfield id="RXSOFINTENA" width="1" begin="7" end="7" resetval="0" description="Receive Start of Frame Interrupt Enable bit  " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RSVD" width="1" begin="6" end="6" resetval="0" description="Reserved bits  " range="" rwaccess="N"></bitfield>
<bitfield id="RXDATAINTENA" width="1" begin="5" end="5" resetval="0" description="Receive Data Ready Interrupt Enable bit    " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="RXLASTINTENA" width="1" begin="4" end="4" resetval="0" description="Receive Last Slot Interrupt Enable bit  " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="RXDMAERRINTENA" width="1" begin="3" end="3" resetval="0" description="Receive DMA Error Interrupt Enable bit   " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="RXBADCLKINTENA" width="1" begin="2" end="2" resetval="0" description="Receive Clock Failure Interrupt Enable bit  " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="RXUNFSRINTENA" width="1" begin="1" end="1" resetval="0" description="Receive Frame Sync Error Interrupt Enable bit    " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="RXOVRNINTENA" width="1" begin="0" end="0" resetval="0" description="Receive Overrun Error Interrupt Enable bit    " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
</register>
     <register id="RXSTAT" acronym="RXSTAT" offset="128" width="32" description="Receiver Status Register Description ">
<bitfield id="_RSVD" width="23" begin="31" end="9" resetval="0" description="Reserved bits  " range="" rwaccess="N"></bitfield>
<bitfield id="RXERR" width="1" begin="8" end="8" resetval="0" description="OR of (ROVRN | RSYNCERR | RCKFAIL | RDMAERR)  " range="" rwaccess="RW"></bitfield>
<bitfield id="RXDMAERR" width="1" begin="7" end="7" resetval="0" description="Receive DMA Bus Error " range="" rwaccess="RW"></bitfield>
<bitfield id="RXSOF" width="1" begin="6" end="6" resetval="0" description="Receive Start of Frame Interrupt Bit   " range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description="" />
<bitenum id="YES" value="1" token="YES" description="" />
</bitfield>
<bitfield id="RXDATA" width="1" begin="5" end="5" resetval="0" description="Receive Data Ready Interrupt bit   " range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description="" />
<bitenum id="YES" value="1" token="YES" description="" />
</bitfield>
<bitfield id="RXLAST" width="1" begin="4" end="4" resetval="0" description="Receive Last Slot Interrupt bit  " range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description="" />
<bitenum id="YES" value="1" token="YES" description="" />
</bitfield>
<bitfield id="RXEVENSLOT" width="1" begin="3" end="3" resetval="0" description="Returns the LSB of RTDMSLOT Counter " range="" rwaccess="N"></bitfield>
<bitfield id="RXBADCLK" width="1" begin="2" end="2" resetval="0" description="Receive Clock Failure Error bit   " range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description="" />
<bitenum id="YES" value="1" token="YES" description="" />
</bitfield>
<bitfield id="RXUNFSR" width="1" begin="1" end="1" resetval="0" description="Receive Unexpected Frame Sync Error bit    " range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description="" />
<bitenum id="YES" value="1" token="YES" description="" />
</bitfield>
<bitfield id="RXOVRN" width="1" begin="0" end="0" resetval="0" description="Receive Overrun Error bit   " range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description="" />
<bitenum id="YES" value="1" token="YES" description="" />
</bitfield>
</register>
     <register id="RXTDMSLOT" acronym="RXTDMSLOT" offset="132" width="32" description="Current Receive TDM Slot ">
<bitfield id="_RSVD" width="23" begin="31" end="9" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="RXTDMSLOT" width="9" begin="8" end="0" resetval="0" description="Receive TDM Slot Counter - Legal [0-383]  " range="" rwaccess="R"></bitfield>
</register>
     <register id="RXCLKCHK" acronym="RXCLKCHK" offset="136" width="32" description="Receive Clock Check Control Register ">
<bitfield id="RXCOUNT" width="8" begin="31" end="24" resetval="0" description="Count Value From Previous Measurement " range="" rwaccess="R"></bitfield>
<bitfield id="RXMAX" width="8" begin="23" end="16" resetval="0" description="Maximum Value for Clock Check counter " range="" rwaccess="RW"></bitfield>
<bitfield id="RXMIN" width="8" begin="15" end="8" resetval="0" description="Minimum Value for Clock Check counter " range="" rwaccess="RW"></bitfield>
<bitfield id="_RSVD" width="4" begin="7" end="4" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="RXPS" width="4" begin="3" end="0" resetval="0" description="Receive Clock Check Prescalar value   " range="" rwaccess="RW">
<bitenum id="DIVBY1" value="0" token="DIVBY1" description="" />
<bitenum id="DIVBY2" value="1" token="DIVBY2" description="" />
<bitenum id="DIVBY4" value="2" token="DIVBY4" description="" />
<bitenum id="DIVBY8" value="3" token="DIVBY8" description="" />
<bitenum id="DIVBY16" value="4" token="DIVBY16" description="" />
<bitenum id="DIVBY32" value="5" token="DIVBY32" description="" />
<bitenum id="DIVBY64" value="6" token="DIVBY64" description="" />
<bitenum id="DIVBY128" value="7" token="DIVBY128" description="" />
<bitenum id="DIVBY256" value="8" token="DIVBY256" description="" />
</bitfield>
</register>
     <register id="REVTCTL" acronym="REVTCTL" offset="140" width="32" description="Receiver DMA event control  ">
<bitfield id="_RSVD" width="31" begin="31" end="1" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="RDATDMA" width="1" begin="0" end="0" resetval="0" description="Receive DMA event disable bit " range="" rwaccess="RW">
<bitenum id="ENABLE" value="0" token="ENABLE" description="" />
<bitenum id="DISABLE" value="1" token="DISABLE" description="" />
</bitfield>
</register>
     <register id="GBLCTLX" acronym="GBLCTLX" offset="160" width="32" description="Alias of GBLCTL - only transmit bits ">
<bitfield id="_RSVD" width="19" begin="31" end="13" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="TXFSRST" width="1" begin="12" end="12" resetval="0" description="Transmit Frame Sync Generator reset enable bit   " range="" rwaccess="RW">
<bitenum id="RESET" value="0" token="RESET" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="TXSMRST" width="1" begin="11" end="11" resetval="0" description="Transmit State M/c reset enable bit     " range="" rwaccess="RW">
<bitenum id="RESET" value="0" token="RESET" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="TXSERCLR" width="1" begin="10" end="10" resetval="0" description="Transmit Serializer clear enable bit     " range="" rwaccess="RW">
<bitenum id="CLEAR" value="0" token="CLEAR" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="TXHCLKRST" width="1" begin="9" end="9" resetval="0" description="Transmit High-Freq Clock Divider reset enable bit " range="" rwaccess="RW">
<bitenum id="RESET" value="0" token="RESET" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="TXCLKRST" width="1" begin="8" end="8" resetval="0" description="Transmit Clock Divider reset enable bit " range="" rwaccess="RW">
<bitenum id="RESET" value="0" token="RESET" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="_RSVD" width="3" begin="7" end="5" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="RFSRST" width="1" begin="4" end="4" resetval="0" description="Receive Frame Sync Generator reset enable bit  " range="" rwaccess="R"></bitfield>
<bitfield id="RSMRST" width="1" begin="3" end="3" resetval="0" description="Receive State M/c reset enable bit      " range="" rwaccess="R"></bitfield>
<bitfield id="RSERCLR" width="1" begin="2" end="2" resetval="0" description="Receive Serializer clear enable bit      " range="" rwaccess="R"></bitfield>
<bitfield id="RHCLKRST" width="1" begin="1" end="1" resetval="0" description="Receive High-Freq Clock Divider reset enable bit  " range="" rwaccess="R"></bitfield>
<bitfield id="RCLKRST" width="1" begin="0" end="0" resetval="0" description="Receive Clock Divider reset enable bit       " range="" rwaccess="R"></bitfield>
</register>
     <register id="TXMASK" acronym="TXMASK" offset="164" width="32" description="Transmit Format Unit Bit Mask Register ">
<bitfield id="TXMASK" width="32" begin="31" end="0" resetval="0" description="Corresponding bit of xmt data is not masked out    " range="" rwaccess="RW">
<bitenum id="USEMASK" value="0" token="USEMASK" description="" />
<bitenum id="NOMASK" value="1" token="NOMASK" description="" />
</bitfield>
</register>
     <register id="TXFMT" acronym="TXFMT" offset="168" width="32" description="Transmit Bit Stream Format Register ">
<bitfield id="_RSVD" width="14" begin="31" end="18" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="FSXDLY" width="2" begin="17" end="16" resetval="0" description="Transmit Frame Sync bit delay bits     " range="" rwaccess="RW">
<bitenum id="0BIT" value="0" token="0BIT" description="" />
<bitenum id="1BIT" value="1" token="1BIT" description="" />
<bitenum id="2BIT" value="2" token="2BIT" description="" />
</bitfield>
<bitfield id="TXORD" width="1" begin="15" end="15" resetval="0" description="Transmit Serial Bit Stream Order     " range="" rwaccess="RW">
<bitenum id="LSBFIRST" value="0" token="LSBFIRST" description="" />
<bitenum id="MSBFIRST" value="1" token="MSBFIRST" description="" />
</bitfield>
<bitfield id="TXPAD" width="2" begin="14" end="13" resetval="0" description="Pad value for extra bits in slot not belonging to word defined by XMASK     " range="" rwaccess="RW">
<bitenum id="ZERO" value="0" token="ZERO" description="" />
<bitenum id="ONE" value="1" token="ONE" description="" />
<bitenum id="TXPBIT" value="2" token="TXPBIT" description="" />
</bitfield>
<bitfield id="TXPBIT" width="5" begin="12" end="8" resetval="0" description="Determines what to pad in slot " range="" rwaccess="RW"></bitfield>
<bitfield id="TXSSZ" width="4" begin="7" end="4" resetval="0" description="Transmit Slot Size     " range="" rwaccess="RW">
<bitenum id="8BITS" value="3" token="8BITS" description="" />
<bitenum id="12BITS" value="5" token="12BITS" description="" />
<bitenum id="16BITS" value="7" token="16BITS" description="" />
<bitenum id="20BITS" value="9" token="20BITS" description="" />
<bitenum id="24BITS" value="17" token="24BITS" description="" />
<bitenum id="28BITS" value="19" token="28BITS" description="" />
<bitenum id="32BITS" value="21" token="32BITS" description="" />
</bitfield>
<bitfield id="TXSEL" width="1" begin="3" end="3" resetval="0" description="Selects if VBUSP or VBUS originates the writes" range="" rwaccess="RW">
<bitenum id="fromVBUSP" value="0" token="fromVBUSP" description="" />
<bitenum id="fromVBUS" value="1" token="fromVBUS" description="" />
</bitfield>
<bitfield id="TXROT" width="3" begin="2" end="0" resetval="0" description="Right rotation value for Transmit rotate right format unit  " range="" rwaccess="RW">
<bitenum id="NONE" value="0" token="NONE" description="" />
<bitenum id="4BITS" value="1" token="4BITS" description="" />
<bitenum id="8BITS" value="2" token="8BITS" description="" />
<bitenum id="12BITS" value="3" token="12BITS" description="" />
<bitenum id="16BITS" value="4" token="16BITS" description="" />
<bitenum id="20BITS" value="5" token="20BITS" description="" />
<bitenum id="24BITS" value="6" token="24BITS" description="" />
<bitenum id="28BITS" value="7" token="28BITS" description="" />
</bitfield>
</register>
     <register id="TXFMCTL" acronym="TXFMCTL" offset="172" width="32" description="Transmit Frame Sync Control Register ">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="FSXMOD" width="9" begin="15" end="7" resetval="0" description="Transmit Frame Sync Mode Select bits     " range="" rwaccess="RW">
<bitenum id="BURST" value="0" token="BURST" description="" />
</bitfield>
<bitfield id="_RSVD" width="2" begin="6" end="5" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="FSXDUR" width="1" begin="4" end="4" resetval="0" description="Transmit Frame Sync Width Select bit       " range="" rwaccess="RW">
<bitenum id="BIT" value="0" token="BIT" description="" />
<bitenum id="WORD" value="1" token="WORD" description="" />
</bitfield>
<bitfield id="_RSVD" width="2" begin="3" end="2" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="AFSXE" width="1" begin="1" end="1" resetval="0" description="Transmit Frame Sync Generation Select bit       " range="" rwaccess="RW">
<bitenum id="EXTERNAL" value="0" token="EXTERNAL" description="" />
<bitenum id="INTERNAL" value="1" token="INTERNAL" description="" />
</bitfield>
<bitfield id="FSXPOL" width="1" begin="0" end="0" resetval="0" description="Transmit Frame Sync Polarity Select bit      " range="" rwaccess="RW">
<bitenum id="ACTIVEHIGH" value="0" token="ACTIVEHIGH" description="" />
<bitenum id="ACTIVELOW" value="1" token="ACTIVELOW" description="" />
</bitfield>
</register>
     <register id="ACLKXCTL" acronym="ACLKXCTL" offset="176" width="32" description="Transmit Clock Control Register ">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="ACLKXPOL" width="1" begin="7" end="7" resetval="0" description="Transmit Bitstream Clock Polarity Select bit    " range="" rwaccess="RW">
<bitenum id="RISING" value="0" token="RISING" description="" />
<bitenum id="FALLING" value="1" token="FALLING" description="" />
</bitfield>
<bitfield id="ASYNC" width="1" begin="6" end="6" resetval="1" description="Transmit/Receive Operation Async enable bit   " range="" rwaccess="RW">
<bitenum id="SYNC" value="0" token="SYNC" description="" />
<bitenum id="ASYNC" value="1" token="ASYNC" description="" />
</bitfield>
<bitfield id="ACLKXE" width="1" begin="5" end="5" resetval="1" description="Transmit Clock Source Select bit  " range="" rwaccess="RW">
<bitenum id="EXTERNAL" value="0" token="EXTERNAL" description="" />
<bitenum id="INTERNAL" value="1" token="INTERNAL" description="" />
</bitfield>
<bitfield id="ACLKXDIV" width="5" begin="4" end="0" resetval="0" description="Transmit Clock Divide from High Clock  " range="" rwaccess="RW"></bitfield>
</register>
     <register id="AHCLKXCTL" acronym="AHCLKXCTL" offset="180" width="32" description="High Frequency Transmit Clock Control Register ">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="AHCLKXE" width="1" begin="15" end="15" resetval="1" description="Trasnmit High-Freq Clock Source Select bit   " range="" rwaccess="RW">
<bitenum id="EXTERNAL" value="0" token="EXTERNAL" description="" />
<bitenum id="INTERNAL" value="1" token="INTERNAL" description="" />
</bitfield>
<bitfield id="AHCLKXPOL" width="1" begin="14" end="14" resetval="0" description="Trasnmit High-Freq Clock Polarity Select bit  " range="" rwaccess="RW">
<bitenum id="RISING" value="0" token="RISING" description="" />
<bitenum id="FALLING" value="1" token="FALLING" description="" />
</bitfield>
<bitfield id="_RSVD" width="2" begin="13" end="12" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="AHCLKXDIV" width="12" begin="11" end="0" resetval="0" description="Transmit Clock Divide Ratio from CPU  " range="" rwaccess="RW"></bitfield>
</register>
     <register id="TXTDM" acronym="TXTDM" offset="184" width="32" description="Transmit TDM Slot 0-31 register description ">
<bitfield id="XTDMS" width="32" begin="31" end="0" resetval="0" description="Transmit TDM slot n is active/inactive   " range="" rwaccess="RW">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
</register>
     <register id="EVTCTLX" acronym="EVTCTLX" offset="188" width="32" description="Transmit Interrupt Control Register ">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved bits  " range="" rwaccess="N"></bitfield>
<bitfield id="TXSOFINTENA" width="1" begin="7" end="7" resetval="0" description="Transmit Start of Frame Interrupt Enable bit  " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RSVD" width="1" begin="6" end="6" resetval="0" description="Reserved bits  " range="" rwaccess="N"></bitfield>
<bitfield id="TXDATAINTENA" width="1" begin="5" end="5" resetval="0" description="Transmit Data Ready Interrupt Enable bit  " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TXLASTINTENA" width="1" begin="4" end="4" resetval="0" description="Transmit Last Slot Interrupt Enable bit  " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TXDMAERRINTENA" width="1" begin="3" end="3" resetval="0" description="Transmit DMA Error Interrupt Enable bit  " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TXBADCLKINTENA" width="1" begin="2" end="2" resetval="0" description="Transmit Clock Failure Interupt Enable bit   " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TXUNFSRINTENA" width="1" begin="1" end="1" resetval="0" description="Transmit Unexpected Frame Interrupt Enable bit   " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TXUNDRNINTENA" width="1" begin="0" end="0" resetval="0" description="Transmit Underrun Error Interrupt Enable bit   " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
</register>
     <register id="TXSTAT" acronym="TXSTAT" offset="192" width="32" description="Transmit Status Register Description ">
<bitfield id="_RSVD" width="23" begin="31" end="9" resetval="0" description="Reserved bits  " range="" rwaccess="N"></bitfield>
<bitfield id="TXERR" width="1" begin="8" end="8" resetval="0" description="OR of (TXOVRN | TXUNFSR | TXBADCLK | TXDMAERR)  " range="" rwaccess="RW"></bitfield>
<bitfield id="TXDMAERR" width="1" begin="7" end="7" resetval="0" description="Transmit DMA Bus Error " range="" rwaccess="RW"></bitfield>
<bitfield id="TXSOF" width="1" begin="6" end="6" resetval="0" description="Transmit Start of Frame bit   " range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description="" />
<bitenum id="YES" value="1" token="YES" description="" />
</bitfield>
<bitfield id="TXDATA" width="1" begin="5" end="5" resetval="0" description="Transmit Data Ready bit   " range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description="" />
<bitenum id="YES" value="1" token="YES" description="" />
</bitfield>
<bitfield id="TXLAST" width="1" begin="4" end="4" resetval="0" description="Transmit Last Slot bit   " range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description="" />
<bitenum id="YES" value="1" token="YES" description="" />
</bitfield>
<bitfield id="TXEVENSLOT" width="1" begin="3" end="3" resetval="0" description="Returns the LSB of TXTDMSLOT Counter " range="" rwaccess="R"></bitfield>
<bitfield id="TXBADCLK" width="1" begin="2" end="2" resetval="0" description="Transmit Clock Failure Error bit   " range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description="" />
<bitenum id="YES" value="1" token="YES" description="" />
</bitfield>
<bitfield id="TXUNFSR" width="1" begin="1" end="1" resetval="0" description="Transmit Unexpected Frame Sync Error bit  " range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description="" />
<bitenum id="YES" value="1" token="YES" description="" />
</bitfield>
<bitfield id="TXUNDRN" width="1" begin="0" end="0" resetval="0" description="Transmit Underrun Error bit   " range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description="" />
<bitenum id="YES" value="1" token="YES" description="" />
</bitfield>
</register>
     <register id="TXTDMSLOT" acronym="TXTDMSLOT" offset="196" width="32" description="Current Transmit TDM Slot ">
<bitfield id="_RSVD" width="23" begin="31" end="9" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="TXTDMSLOT" width="9" begin="8" end="0" resetval="899" description="Transmit TDM Slot Counter - Legal [0-383] ( 0 After reset) " range="" rwaccess="R"></bitfield>
</register>
     <register id="TXCLKCHK" acronym="TXCLKCHK" offset="200" width="32" description="Transmit Clock Check Control Register ">
<bitfield id="TXCNT" width="8" begin="31" end="24" resetval="0" description="Count Value From Previous Measurement " range="" rwaccess="R"></bitfield>
<bitfield id="TXMAX" width="8" begin="23" end="16" resetval="0" description="Maximum Value for Clock Check counter " range="" rwaccess="RW"></bitfield>
<bitfield id="TXMIN" width="8" begin="15" end="8" resetval="0" description="Minimum Value for Clock Check counter " range="" rwaccess="RW"></bitfield>
<bitfield id="TXBADSW" width="1" begin="7" end="7" resetval="0" description="Transmit Clock Failure detect autoswitch enable bit  " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RSVD" width="3" begin="6" end="4" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="TXPS" width="4" begin="3" end="0" resetval="0" description="Transmit Clock Check Prescalar value   " range="" rwaccess="RW">
<bitenum id="DIVBY1" value="0" token="DIVBY1" description="" />
<bitenum id="DIVBY2" value="1" token="DIVBY2" description="" />
<bitenum id="DIVBY4" value="2" token="DIVBY4" description="" />
<bitenum id="DIVBY8" value="3" token="DIVBY8" description="" />
<bitenum id="DIVBY16" value="4" token="DIVBY16" description="" />
<bitenum id="DIVBY32" value="5" token="DIVBY32" description="" />
<bitenum id="DIVBY64" value="6" token="DIVBY64" description="" />
<bitenum id="DIVBY128" value="7" token="DIVBY128" description="" />
<bitenum id="DIVBY256" value="8" token="DIVBY256" description="" />
</bitfield>
</register>
     <register id="XEVTCTL" acronym="XEVTCTL" offset="204" width="32" description="Transmit DMA event control ">
<bitfield id="_RSVD" width="31" begin="31" end="1" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="TXDATADMADIS" width="1" begin="0" end="0" resetval="0" description="Transmit DMA event disable bit " range="" rwaccess="RW">
<bitenum id="ENABLE" value="0" token="ENABLE" description="" />
<bitenum id="DISABLE" value="1" token="DISABLE" description="" />
</bitfield>
</register>
     <register id="DITCSRA0" acronym="DITCSRA0" offset="256" width="32" description="DIT Channel Status Register A0 ">
<bitfield id="DITCSRA0" width="32" begin="31" end="0" resetval="0" description="Channel Status Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITCSRA1" acronym="DITCSRA1" offset="260" width="32" description="DIT Channel Status Register A1 ">
<bitfield id="DITCSRA1" width="32" begin="31" end="0" resetval="0" description="Channel Status Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITCSRA2" acronym="DITCSRA2" offset="264" width="32" description="DIT Channel Status Register A2 ">
<bitfield id="DITCSRA2" width="32" begin="31" end="0" resetval="0" description="Channel Status Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITCSRA3" acronym="DITCSRA3" offset="268" width="32" description="DIT Channel Status Register A3 ">
<bitfield id="DITCSRA3" width="32" begin="31" end="0" resetval="0" description="Channel Status Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITCSRA4" acronym="DITCSRA4" offset="272" width="32" description="DIT Channel Status Register A4 ">
<bitfield id="DITCSRA4" width="32" begin="31" end="0" resetval="0" description="Channel Status Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITCSRA5" acronym="DITCSRA5" offset="276" width="32" description="DIT Channel Status Register A5 ">
<bitfield id="DITCSRA5" width="32" begin="31" end="0" resetval="0" description="Channel Status Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITCSRB0" acronym="DITCSRB0" offset="280" width="32" description="DIT Channel Status Register B0 ">
<bitfield id="DITCSRB0" width="32" begin="31" end="0" resetval="0" description="Channel Status Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITCSRB1" acronym="DITCSRB1" offset="284" width="32" description="DIT Channel Status Register B1 ">
<bitfield id="DITCSRB1" width="32" begin="31" end="0" resetval="0" description="Channel Status Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITCSRB2" acronym="DITCSRB2" offset="288" width="32" description="DIT Channel Status Register B2 ">
<bitfield id="DITCSRB2" width="32" begin="31" end="0" resetval="0" description="Channel Status Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITCSRB3" acronym="DITCSRB3" offset="292" width="32" description="DIT Channel Status Register B3 ">
<bitfield id="DITCSRB3" width="32" begin="31" end="0" resetval="0" description="Channel Status Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITCSRB4" acronym="DITCSRB4" offset="296" width="32" description="DIT Channel Status Register B4 ">
<bitfield id="DITCSRB4" width="32" begin="31" end="0" resetval="0" description="Channel Status Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITCSRB5" acronym="DITCSRB5" offset="300" width="32" description="DIT Channel Status Register B5 ">
<bitfield id="DITCSRB5" width="32" begin="31" end="0" resetval="0" description="Channel Status Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITUDRA0" acronym="DITUDRA0" offset="304" width="32" description="DIT User Data Register A0 ">
<bitfield id="DITUDRA0" width="32" begin="31" end="0" resetval="0" description="User Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITUDRA1" acronym="DITUDRA1" offset="308" width="32" description="DIT User Data Register A1 ">
<bitfield id="DITUDRA1" width="32" begin="31" end="0" resetval="0" description="User Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITUDRA2" acronym="DITUDRA2" offset="312" width="32" description="DIT User Data Register A2 ">
<bitfield id="DITUDRA2" width="32" begin="31" end="0" resetval="0" description="User Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITUDRA3" acronym="DITUDRA3" offset="316" width="32" description="DIT User Data Register A3 ">
<bitfield id="DITUDRA3" width="32" begin="31" end="0" resetval="0" description="User Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITUDRA4" acronym="DITUDRA4" offset="320" width="32" description="DIT User Data Register A4 ">
<bitfield id="DITUDRA4" width="32" begin="31" end="0" resetval="0" description="User Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITUDRA5" acronym="DITUDRA5" offset="324" width="32" description="DIT User Data Register A5 ">
<bitfield id="DITUDRA5" width="32" begin="31" end="0" resetval="0" description="User Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITUDRB0" acronym="DITUDRB0" offset="328" width="32" description="DIT User Data Register B0 ">
<bitfield id="DITUDRB0" width="32" begin="31" end="0" resetval="0" description="User Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITUDRB1" acronym="DITUDRB1" offset="332" width="32" description="DIT User Data Register B1 ">
<bitfield id="DITUDRB1" width="32" begin="31" end="0" resetval="0" description="User Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITUDRB2" acronym="DITUDRB2" offset="336" width="32" description="DIT User Data Register B2 ">
<bitfield id="DITUDRB2" width="32" begin="31" end="0" resetval="0" description="User Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITUDRB3" acronym="DITUDRB3" offset="340" width="32" description="DIT User Data Register B3 ">
<bitfield id="DITUDRB3" width="32" begin="31" end="0" resetval="0" description="User Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITUDRB4" acronym="DITUDRB4" offset="344" width="32" description="DIT User Data Register B4 ">
<bitfield id="DITUDRB4" width="32" begin="31" end="0" resetval="0" description="User Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="DITUDRB5" acronym="DITUDRB5" offset="348" width="32" description="DIT User Data Register B5 ">
<bitfield id="DITUDRB5" width="32" begin="31" end="0" resetval="0" description="User Data " range="" rwaccess="RW"></bitfield>
</register>
     <register id="XRSRCTL0" acronym="XRSRCTL0" offset="384" width="32" description="Serializer Control Register 0 ">
<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="RXSTATE" width="1" begin="5" end="5" resetval="0" description="Reflects the current Receive buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="TXSTATE" width="1" begin="4" end="4" resetval="0" description="Reflects the current Transmit buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0" description="Serializer pin Drive Mode bit, when Transmitting in inactive slots   " range="" rwaccess="RW">
<bitenum id="3STATE" value="0" token="3STATE" description="" />
<bitenum id="LOW" value="2" token="LOW" description="" />
<bitenum id="HIGH" value="3" token="HIGH" description="" />
</bitfield>
<bitfield id="MODE" width="2" begin="1" end="0" resetval="0" description="Serializer mode bit    " range="" rwaccess="RW">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="" />
<bitenum id="XMT" value="1" token="XMT" description="" />
<bitenum id="RCV" value="2" token="RCV" description="" />
</bitfield>
</register>
     <register id="XRSRCTL1" acronym="XRSRCTL1" offset="388" width="32" description="Serializer Control Register 1 ">
<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="RXSTATE" width="1" begin="5" end="5" resetval="0" description="Reflects the current Receive buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="TXSTATE" width="1" begin="4" end="4" resetval="0" description="Reflects the current Transmit buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0" description="Serializer pin Drive Mode bit, when Transmitting in inactive slots   " range="" rwaccess="RW">
<bitenum id="3STATE" value="0" token="3STATE" description="" />
<bitenum id="LOW" value="2" token="LOW" description="" />
<bitenum id="HIGH" value="3" token="HIGH" description="" />
</bitfield>
<bitfield id="MODE" width="2" begin="1" end="0" resetval="0" description="Serializer mode bit    " range="" rwaccess="RW">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="" />
<bitenum id="XMT" value="1" token="XMT" description="" />
<bitenum id="RCV" value="2" token="RCV" description="" />
</bitfield>
</register>
     <register id="XRSRCTL2" acronym="XRSRCTL2" offset="392" width="32" description="Serializer Control Register 2 ">
<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="RXSTATE" width="1" begin="5" end="5" resetval="0" description="Reflects the current Receive buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="TXSTATE" width="1" begin="4" end="4" resetval="0" description="Reflects the current Transmit buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0" description="Serializer pin Drive Mode bit, when Transmitting in inactive slots   " range="" rwaccess="RW">
<bitenum id="3STATE" value="0" token="3STATE" description="" />
<bitenum id="LOW" value="2" token="LOW" description="" />
<bitenum id="HIGH" value="3" token="HIGH" description="" />
</bitfield>
<bitfield id="MODE" width="2" begin="1" end="0" resetval="0" description="Serializer mode bit    " range="" rwaccess="RW">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="" />
<bitenum id="XMT" value="1" token="XMT" description="" />
<bitenum id="RCV" value="2" token="RCV" description="" />
</bitfield>
</register>
     <register id="XRSRCTL3" acronym="XRSRCTL3" offset="396" width="32" description="Serializer Control Register 3 ">
<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="RXSTATE" width="1" begin="5" end="5" resetval="0" description="Reflects the current Receive buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="TXSTATE" width="1" begin="4" end="4" resetval="0" description="Reflects the current Transmit buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0" description="Serializer pin Drive Mode bit, when Transmitting in inactive slots   " range="" rwaccess="RW">
<bitenum id="3STATE" value="0" token="3STATE" description="" />
<bitenum id="LOW" value="2" token="LOW" description="" />
<bitenum id="HIGH" value="3" token="HIGH" description="" />
</bitfield>
<bitfield id="MODE" width="2" begin="1" end="0" resetval="0" description="Serializer mode bit    " range="" rwaccess="RW">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="" />
<bitenum id="XMT" value="1" token="XMT" description="" />
<bitenum id="RCV" value="2" token="RCV" description="" />
</bitfield>
</register>
     <register id="XRSRCTL4" acronym="XRSRCTL4" offset="400" width="32" description="Serializer Control Register 4 ">
<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="RXSTATE" width="1" begin="5" end="5" resetval="0" description="Reflects the current Receive buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="TXSTATE" width="1" begin="4" end="4" resetval="0" description="Reflects the current Transmit buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0" description="Serializer pin Drive Mode bit, when Transmitting in inactive slots   " range="" rwaccess="RW">
<bitenum id="3STATE" value="0" token="3STATE" description="" />
<bitenum id="LOW" value="2" token="LOW" description="" />
<bitenum id="HIGH" value="3" token="HIGH" description="" />
</bitfield>
<bitfield id="MODE" width="2" begin="1" end="0" resetval="0" description="Serializer mode bit    " range="" rwaccess="RW">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="" />
<bitenum id="XMT" value="1" token="XMT" description="" />
<bitenum id="RCV" value="2" token="RCV" description="" />
</bitfield>
</register>
     <register id="XRSRCTL5" acronym="XRSRCTL5" offset="404" width="32" description="Serializer Control Register 5 ">
<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="RXSTATE" width="1" begin="5" end="5" resetval="0" description="Reflects the current Receive buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="TXSTATE" width="1" begin="4" end="4" resetval="0" description="Reflects the current Transmit buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0" description="Serializer pin Drive Mode bit, when Transmitting in inactive slots   " range="" rwaccess="RW">
<bitenum id="3STATE" value="0" token="3STATE" description="" />
<bitenum id="LOW" value="2" token="LOW" description="" />
<bitenum id="HIGH" value="3" token="HIGH" description="" />
</bitfield>
<bitfield id="MODE" width="2" begin="1" end="0" resetval="0" description="Serializer mode bit    " range="" rwaccess="RW">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="" />
<bitenum id="XMT" value="1" token="XMT" description="" />
<bitenum id="RCV" value="2" token="RCV" description="" />
</bitfield>
</register>
     <register id="XRSRCTL6" acronym="XRSRCTL6" offset="408" width="32" description="Serializer Control Register 6 ">
<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="RXSTATE" width="1" begin="5" end="5" resetval="0" description="Reflects the current Receive buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="TXSTATE" width="1" begin="4" end="4" resetval="0" description="Reflects the current Transmit buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0" description="Serializer pin Drive Mode bit, when Transmitting in inactive slots   " range="" rwaccess="RW">
<bitenum id="3STATE" value="0" token="3STATE" description="" />
<bitenum id="LOW" value="2" token="LOW" description="" />
<bitenum id="HIGH" value="3" token="HIGH" description="" />
</bitfield>
<bitfield id="MODE" width="2" begin="1" end="0" resetval="0" description="Serializer mode bit    " range="" rwaccess="RW">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="" />
<bitenum id="XMT" value="1" token="XMT" description="" />
<bitenum id="RCV" value="2" token="RCV" description="" />
</bitfield>
</register>
     <register id="XRSRCTL7" acronym="XRSRCTL7" offset="412" width="32" description="Serializer Control Register 7 ">
<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="RXSTATE" width="1" begin="5" end="5" resetval="0" description="Reflects the current Receive buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="TXSTATE" width="1" begin="4" end="4" resetval="0" description="Reflects the current Transmit buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0" description="Serializer pin Drive Mode bit, when Transmitting in inactive slots   " range="" rwaccess="RW">
<bitenum id="3STATE" value="0" token="3STATE" description="" />
<bitenum id="LOW" value="2" token="LOW" description="" />
<bitenum id="HIGH" value="3" token="HIGH" description="" />
</bitfield>
<bitfield id="MODE" width="2" begin="1" end="0" resetval="0" description="Serializer mode bit    " range="" rwaccess="RW">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="" />
<bitenum id="XMT" value="1" token="XMT" description="" />
<bitenum id="RCV" value="2" token="RCV" description="" />
</bitfield>
</register>
     <register id="XRSRCTL8" acronym="XRSRCTL8" offset="416" width="32" description="Serializer Control Register 8 ">
<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="RXSTATE" width="1" begin="5" end="5" resetval="0" description="Reflects the current Receive buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="TXSTATE" width="1" begin="4" end="4" resetval="0" description="Reflects the current Transmit buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0" description="Serializer pin Drive Mode bit, when Transmitting in inactive slots   " range="" rwaccess="RW">
<bitenum id="3STATE" value="0" token="3STATE" description="" />
<bitenum id="LOW" value="2" token="LOW" description="" />
<bitenum id="HIGH" value="3" token="HIGH" description="" />
</bitfield>
<bitfield id="MODE" width="2" begin="1" end="0" resetval="0" description="Serializer mode bit    " range="" rwaccess="RW">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="" />
<bitenum id="XMT" value="1" token="XMT" description="" />
<bitenum id="RCV" value="2" token="RCV" description="" />
</bitfield>
</register>
     <register id="XRSRCTL9" acronym="XRSRCTL9" offset="420" width="32" description="Serializer Control Register 9 ">
<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="Reserved bits " range="" rwaccess="N"></bitfield>
<bitfield id="RXSTATE" width="1" begin="5" end="5" resetval="0" description="Reflects the current Receive buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="TXSTATE" width="1" begin="4" end="4" resetval="0" description="Reflects the current Transmit buffer state " range="" rwaccess="R"></bitfield>
<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0" description="Serializer pin Drive Mode bit, when Transmitting in inactive slots   " range="" rwaccess="RW">
<bitenum id="3STATE" value="0" token="3STATE" description="" />
<bitenum id="LOW" value="2" token="LOW" description="" />
<bitenum id="HIGH" value="3" token="HIGH" description="" />
</bitfield>
<bitfield id="MODE" width="2" begin="1" end="0" resetval="0" description="Serializer mode bit    " range="" rwaccess="RW">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="" />
<bitenum id="XMT" value="1" token="XMT" description="" />
<bitenum id="RCV" value="2" token="RCV" description="" />
<bitenum id="RCV" value="2" token="RCV" description="" />
</bitfield>
</register>
     <register id="TXBUF0" acronym="TXBUF0" offset="512" width="32" description="Transmit Buffer Register 0">
<bitfield id="TXBUF0" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is written into" range="" rwaccess="W"></bitfield>
</register>
     <register id="TXBUF1" acronym="TXBUF1" offset="516" width="32" description="Transmit Buffer Register 1">
<bitfield id="TXBUF1" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is written into" range="" rwaccess="W"></bitfield>
</register>
     <register id="TXBUF2" acronym="TXBUF2" offset="520" width="32" description="Transmit Buffer Register 2">
<bitfield id="TXBUF2" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is written into" range="" rwaccess="W"></bitfield>
</register>
     <register id="TXBUF3" acronym="TXBUF3" offset="524" width="32" description="Transmit Buffer Register 3">
<bitfield id="TXBUF3" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is written into" range="" rwaccess="W"></bitfield>
</register>
     <register id="TXBUF4" acronym="TXBUF4" offset="528" width="32" description="Transmit Buffer Register 4">
<bitfield id="TXBUF4" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is written into" range="" rwaccess="W"></bitfield>
</register>
     <register id="TXBUF5" acronym="TXBUF5" offset="532" width="32" description="Transmit Buffer Register 5">
<bitfield id="TXBUF5" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is written into" range="" rwaccess="W"></bitfield>
</register>
     <register id="TXBUF6" acronym="TXBUF6" offset="536" width="32" description="Transmit Buffer Register 6">
<bitfield id="TXBUF6" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is written into" range="" rwaccess="W"></bitfield>
</register>
     <register id="TXBUF7" acronym="TXBUF7" offset="540" width="32" description="Transmit Buffer Register 7">
<bitfield id="TXBUF7" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is written into" range="" rwaccess="W"></bitfield>
</register>
     <register id="TXBUF8" acronym="TXBUF8" offset="544" width="32" description="Transmit Buffer Register 8">
<bitfield id="TXBUF8" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is written into" range="" rwaccess="W"></bitfield>
</register>
     <register id="TXBUF9" acronym="TXBUF9" offset="548" width="32" description="Transmit Buffer Register 9">
<bitfield id="TXBUF9" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is written into" range="" rwaccess="W"></bitfield>
</register>
     <register id="RXBUF0" acronym="RXBUF0" offset="640" width="32" description="Receive Buffer Register 0">
<bitfield id="RXBUF0" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is read from" range="" rwaccess="R"></bitfield>
</register>
     <register id="RXBUF1" acronym="RXBUF1" offset="644" width="32" description="Receive Buffer Register 1">
<bitfield id="RXBUF1" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is read from" range="" rwaccess="R"></bitfield>
</register>
     <register id="RXBUF2" acronym="RXBUF2" offset="648" width="32" description="Receive Buffer Register 2">
<bitfield id="RXBUF2" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is read from" range="" rwaccess="R"></bitfield>
</register>
     <register id="RXBUF3" acronym="RXBUF3" offset="652" width="32" description="Receive Buffer Register 3">
<bitfield id="RXBUF3" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is read from" range="" rwaccess="R"></bitfield>
</register>
     <register id="RXBUF4" acronym="RXBUF4" offset="656" width="32" description="Receive Buffer Register 4">
<bitfield id="RXBUF4" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is read from" range="" rwaccess="R"></bitfield>
</register>
     <register id="RXBUF5" acronym="RXBUF5" offset="660" width="32" description="Receive Buffer Register 5">
<bitfield id="RXBUF5" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is read from" range="" rwaccess="R"></bitfield>
</register>
     <register id="RXBUF6" acronym="RXBUF6" offset="664" width="32" description="Receive Buffer Register 6">
<bitfield id="RXBUF6" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is read from" range="" rwaccess="R"></bitfield>
</register>
     <register id="RXBUF7" acronym="RXBUF7" offset="668" width="32" description="Receive Buffer Register 7">
<bitfield id="RXBUF7" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is read from" range="" rwaccess="R"></bitfield>
</register>
     <register id="RXBUF8" acronym="RXBUF8" offset="672" width="32" description="Receive Buffer Register 8">
<bitfield id="RXBUF8" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is read from" range="" rwaccess="R"></bitfield>
</register>
     <register id="RXBUF9" acronym="RXBUF9" offset="676" width="32" description="Receive Buffer Register 9">
<bitfield id="RXBUF9" width="32" begin="31" end="0" resetval="0" description="Data registers to which a 32 bit data is read from" range="" rwaccess="R"></bitfield>
</register>
</module>
