Warning (10268): Verilog HDL information at P2S_ShiftRegister.sv(37): always construct contains both blocking and non-blocking assignments File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/hardware/rs232/P2S_ShiftRegister.sv Line: 37
Info (10281): Verilog HDL Declaration information at lab5CPU_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab5CPU_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab5CPU_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab5CPU_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab5CPU_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab5CPU_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab5CPU_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab5CPU_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at sram.v(23): extended using "x" or "z" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/hardware/sram.v Line: 23
