-- VHDL Entity Beamer_test.DAC_tester.interface
--
-- Created:
--          by - oliver.gubler.UNKNOWN (WE5370)
--          at - 14:34:10 16.02.2018
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2015.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;

ENTITY DAC_tester IS
   GENERIC( 
      signalBitNb : positive
   );
   PORT( 
      lowpassOut : IN     unsigned (signalBitNb-1 DOWNTO 0);
      serialOut  : IN     std_ulogic;
      clock      : OUT    std_ulogic;
      parallelIn : OUT    unsigned (signalBitNb-1 DOWNTO 0);
      reset      : OUT    std_ulogic
   );

-- Declarations

END DAC_tester ;

