Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 11:43:43 2020
| Host         : LAPTOP-6G37GNJ9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Gyro_Demo_Verilog_control_sets_placed.rpt
| Design       : Gyro_Demo_Verilog
| Device       : xc7s15
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    32 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            1 |
|      4 |            2 |
|      5 |            1 |
|      6 |            2 |
|      8 |           11 |
|      9 |            1 |
|     11 |            1 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            2 |
| No           | No                    | Yes                    |             346 |           96 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              63 |           20 |
| Yes          | No                    | Yes                    |             218 |           52 |
| Yes          | Yes                   | No                     |              30 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------------------+----------------------------------------------------+------------------+----------------+
|         Clock Signal        |                   Enable Signal                  |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+-----------------------------+--------------------------------------------------+----------------------------------------------------+------------------+----------------+
|  System_Clock/inst/clk_out1 | IIC_0/iic_sda_o_i_1_n_0                          | Gyro_0/Gyro_Init_0/i_rst                           |                1 |              1 |
|  System_Clock/inst/clk_out1 | Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_0           | UART0_Ctrl/UART_Package0/i_rst_0                   |                1 |              1 |
| ~System_Clock/inst/clk_out1 |                                                  | UART0_Ctrl/UART_Package0/i_rst                     |                1 |              1 |
|  System_Clock/inst/clk_out1 | Gyro_0/magx_data_o[7]_i_1_n_0                    | Gyro_0/Gyro_Init_0/i_rst                           |                1 |              2 |
|  System_Clock/inst/clk_out1 |                                                  | Gyro_0/Gyro_Read_Data_0/i_rst                      |                2 |              4 |
|  System_Clock/inst/clk_out1 | Gyro_0/Gyro_Init_0/init_cnt[3]_i_1_n_0           | Gyro_0/Gyro_Read_Data_0/Trigger_Write/i_rst        |                2 |              4 |
|  System_Clock/inst/clk_out1 | Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_0           | UART0_Ctrl/UART_Package0/i_rst                     |                1 |              5 |
|  System_Clock/inst/clk_out1 | Gyro_0/magx_data_o[7]_i_1_n_0                    | UART0_Ctrl/UART_Package0/i_rst_0                   |                4 |              6 |
|  System_Clock/inst/clk_out1 | UART0_Ctrl/data_5                                | UART0_Ctrl/UART_Package0/i_rst                     |                2 |              6 |
|  System_Clock/inst/clk_out1 |                                                  |                                                    |                2 |              8 |
|  System_Clock/inst/clk_out1 | Gyro_0/anglex_data_o[7]_i_1_n_0                  | Gyro_0/Gyro_Init_0/i_rst                           |                1 |              8 |
|  System_Clock/inst/clk_out1 | Gyro_0/angley_data_o[7]_i_1_n_0                  | Gyro_0/Gyro_Init_0/i_rst                           |                1 |              8 |
|  System_Clock/inst/clk_out1 | Gyro_0/anglez_data_o[7]_i_1_n_0                  | Gyro_0/Gyro_Init_0/i_rst                           |                1 |              8 |
|  System_Clock/inst/clk_out1 | Gyro_0/angley_data_o[15]_i_1_n_0                 | Gyro_0/Gyro_Init_0/i_rst                           |                1 |              8 |
|  System_Clock/inst/clk_out1 | Gyro_0/anglez_data_o[15]_i_1_n_0                 | Gyro_0/Gyro_Init_0/i_rst                           |                1 |              8 |
|  System_Clock/inst/clk_out1 | Gyro_0/anglex_data_o[15]_i_1_n_0                 | Gyro_0/Gyro_Init_0/i_rst                           |                1 |              8 |
|  System_Clock/inst/clk_out1 | Gyro_0/magx_data_o[15]_i_1_n_0                   | Gyro_0/Gyro_Init_0/i_rst                           |                2 |              8 |
|  System_Clock/inst/clk_out1 | Gyro_0/temperature_data_o1                       | Gyro_0/Gyro_Init_0/i_rst                           |                2 |              8 |
|  System_Clock/inst/clk_out1 | Gyro_0/temperature_data_o[15]_i_1_n_0            | Gyro_0/Gyro_Init_0/i_rst                           |                2 |              8 |
|  System_Clock/inst/clk_out1 | Gyro_0/Gyro_Read_Data_0/read_data_o              | Gyro_0/Gyro_Read_Data_0/Trigger_Write/i_rst        |                1 |              8 |
|  System_Clock/inst/clk_out1 | UART0_Ctrl/UART0/UART_Tx0/send_buffer[7]_i_1_n_0 | Gyro_0/Gyro_Read_Data_0/Trigger_Write/i_rst        |                2 |              9 |
|  System_Clock/inst/clk_out1 | Gyro_0/Gyro_Init_0/reg_addr_l_o0                 | Gyro_0/Gyro_Init_0/i_rst                           |                2 |             11 |
|  System_Clock/inst/clk_out1 | UART0_Ctrl/UART_Package0/tx_wr_data_0            | UART0_Ctrl/UART_Package0/i_rst_1                   |                7 |             24 |
|  System_Clock/inst/clk_out1 |                                                  | Gyro_0/Gyro_Init_0/i_rst                           |               13 |             26 |
|  System_Clock/inst/clk_out1 | UART0_Ctrl/UART_Package0/tx_wr_data_0            | UART0_Ctrl/UART_Package0/i_rst_0                   |                8 |             27 |
|  System_Clock/inst/clk_out1 | i_rst_IBUF                                       | Gyro_0/Gyro_Read_Data_0/read_clock/cnt[30]_i_1_n_0 |                8 |             30 |
|  System_Clock/inst/clk_out1 | UART0_Ctrl/data_5                                | UART0_Ctrl/UART_Package0/i_rst_1                   |                8 |             42 |
|  System_Clock/inst/clk_out1 |                                                  | UART0_Ctrl/UART_Package0/i_rst_1                   |               12 |             46 |
|  System_Clock/inst/clk_out1 | i_rst_IBUF                                       |                                                    |               20 |             63 |
|  System_Clock/inst/clk_out1 |                                                  | UART0_Ctrl/UART_Package0/i_rst_0                   |               23 |             78 |
|  System_Clock/inst/clk_out1 |                                                  | Gyro_0/Gyro_Read_Data_0/Trigger_Write/i_rst        |               26 |             91 |
|  System_Clock/inst/clk_out1 |                                                  | UART0_Ctrl/UART_Package0/i_rst                     |               19 |            100 |
+-----------------------------+--------------------------------------------------+----------------------------------------------------+------------------+----------------+


