#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar 27 17:17:39 2019
# Process ID: 12596
# Current directory: C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/Lab-G.runs/synth_1
# Command line: vivado.exe -log stop_watch_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source stop_watch_test.tcl
# Log file: C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/Lab-G.runs/synth_1/stop_watch_test.vds
# Journal file: C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/Lab-G.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/dslog/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source stop_watch_test.tcl -notrace
Command: synth_design -top stop_watch_test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18440 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 364.109 ; gain = 98.012
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'stop_watch_test' [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/stop_watch_test.v:2]
INFO: [Synth 8-638] synthesizing module 'disp_hex_mux' [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/disp_hex_mux.v:2]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/disp_hex_mux.v:64]
INFO: [Synth 8-256] done synthesizing module 'disp_hex_mux' (1#1) [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/disp_hex_mux.v:2]
INFO: [Synth 8-638] synthesizing module 'stop_watch_if' [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/stop_watch_if.v:2]
	Parameter DVSR bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stop_watch_if' (2#1) [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/stop_watch_if.v:2]
INFO: [Synth 8-256] done synthesizing module 'stop_watch_test' (3#1) [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/stop_watch_test.v:2]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port dp_in[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 415.777 ; gain = 149.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 415.777 ; gain = 149.680
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/Basys3.xdc]
Finished Parsing XDC File [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stop_watch_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stop_watch_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 750.820 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 750.820 ; gain = 484.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 750.820 ; gain = 484.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 750.820 ; gain = 484.723
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q_reg_reg was removed.  [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/disp_hex_mux.v:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/stop_watch_if.v:30]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/stop_watch_if.v:72]
INFO: [Synth 8-5546] ROM "ms_tick" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element d3_reg_reg was removed.  [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/stop_watch_if.v:22]
WARNING: [Synth 8-6014] Unused sequential element d1_reg_reg was removed.  [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/stop_watch_if.v:24]
WARNING: [Synth 8-6014] Unused sequential element d0_reg_reg was removed.  [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/stop_watch_if.v:25]
INFO: [Synth 8-5546] ROM "ms_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ms_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ms_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d3_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 750.820 ; gain = 484.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 7     
+---Registers : 
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module disp_hex_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module stop_watch_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 7     
+---Registers : 
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "counter_unit/ms_tick" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element disp_unit/q_reg_reg was removed.  [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/disp_hex_mux.v:24]
WARNING: [Synth 8-6014] Unused sequential element counter_unit/d0_reg_reg was removed.  [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/stop_watch_if.v:25]
WARNING: [Synth 8-6014] Unused sequential element counter_unit/d1_reg_reg was removed.  [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/stop_watch_if.v:24]
WARNING: [Synth 8-6014] Unused sequential element counter_unit/d3_reg_reg was removed.  [C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/stop_watch_if.v:22]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 750.820 ; gain = 484.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:09 . Memory (MB): peak = 750.820 ; gain = 484.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 767.953 ; gain = 501.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:10 . Memory (MB): peak = 770.840 ; gain = 504.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:12 . Memory (MB): peak = 770.840 ; gain = 504.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:12 . Memory (MB): peak = 770.840 ; gain = 504.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:12 . Memory (MB): peak = 770.840 ; gain = 504.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:12 . Memory (MB): peak = 770.840 ; gain = 504.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:12 . Memory (MB): peak = 770.840 ; gain = 504.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:12 . Memory (MB): peak = 770.840 ; gain = 504.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     4|
|4     |LUT2   |    30|
|5     |LUT3   |     3|
|6     |LUT4   |    16|
|7     |LUT5   |    19|
|8     |LUT6   |    26|
|9     |FDRE   |    58|
|10    |IBUF   |     4|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------------+------+
|      |Instance       |Module        |Cells |
+------+---------------+--------------+------+
|1     |top            |              |   184|
|2     |  counter_unit |stop_watch_if |   138|
|3     |  disp_unit    |disp_hex_mux  |    29|
+------+---------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:12 . Memory (MB): peak = 770.840 ; gain = 504.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 770.840 ; gain = 169.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 770.840 ; gain = 504.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:20 . Memory (MB): peak = 770.840 ; gain = 516.859
INFO: [Common 17-1381] The checkpoint 'C:/Users/dslog/Documents/College/3C7/3C7-Lab-G/Lab-G.runs/synth_1/stop_watch_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file stop_watch_test_utilization_synth.rpt -pb stop_watch_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 770.840 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 17:19:19 2019...
