Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb 22 00:26:34 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc -file post_route_drc.txt
| Design       : wrapper_bucket
| Device       : xcvu9p-flgc2104-1-e
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 248
+---------+------------------+--------------------------+------------+
| Rule    | Severity         | Description              | Violations |
+---------+------------------+--------------------------+------------+
| LUTLP-1 | Critical Warning | Combinatorial Loop Alert | 248        |
+---------+------------------+--------------------------+------------+

2. REPORT DETAILS
-----------------
LUTLP-1#1 Critical Warning
Combinatorial Loop Alert  
108 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_0Z[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_14.pt[3], muon_sorter_1/top_cand_comb_14.pt_40[3], muon_sorter_1/top_cand_comb_14.pt_52[3], muon_sorter_1/top_cand_comb_14.pt_58[3], muon_sorter_1/top_cand_comb_14.pt_64[3], muon_sorter_1/top_cand_comb_14.pt_76[3], muon_sorter_1/top_cand_comb_14.pt_88[3], muon_sorter_1/top_cand_comb_14.pt_106[3], muon_sorter_1/top_cand_comb_14.pt_106_RNO[3], muon_sorter_1/top_cand_comb_14.pt_112[3], muon_sorter_1/top_cand_comb_14.pt_118[3], muon_sorter_1/top_cand_comb_14.pt_124[3], muon_sorter_1/top_cand_comb_14.pt_130[3], muon_sorter_1/top_cand_comb_14.pt_136[3], muon_sorter_1/top_cand_comb_14.pt_142[3] (the first 15 of 108 listed).
Related violations: <none>

LUTLP-1#2 Critical Warning
Combinatorial Loop Alert  
109 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_0Z[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_14.pt[0], muon_sorter_1/top_cand_comb_14.pt_43[0], muon_sorter_1/top_cand_comb_14.pt_55[0], muon_sorter_1/top_cand_comb_14.pt_61[0], muon_sorter_1/top_cand_comb_14.pt_67[0], muon_sorter_1/top_cand_comb_14.pt_73[0], muon_sorter_1/top_cand_comb_14.pt_85[0], muon_sorter_1/top_cand_comb_14.pt_97[0], muon_sorter_1/top_cand_comb_14.pt_109[0], muon_sorter_1/top_cand_comb_14.pt_115[0], muon_sorter_1/top_cand_comb_14.pt_121[0], muon_sorter_1/top_cand_comb_14.pt_127[0], muon_sorter_1/top_cand_comb_14.pt_133[0], muon_sorter_1/top_cand_comb_14.pt_139[0], muon_sorter_1/top_cand_comb_14.pt_145[0] (the first 15 of 109 listed).
Related violations: <none>

LUTLP-1#3 Critical Warning
Combinatorial Loop Alert  
109 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_4Z[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_12.pt[2], muon_sorter_1/top_cand_comb_12.pt_40[2], muon_sorter_1/top_cand_comb_12.pt_52[2], muon_sorter_1/top_cand_comb_12.pt_58[2], muon_sorter_1/top_cand_comb_12.pt_64[2], muon_sorter_1/top_cand_comb_12.pt_70[2], muon_sorter_1/top_cand_comb_12.pt_82[2], muon_sorter_1/top_cand_comb_12.pt_88[2], muon_sorter_1/top_cand_comb_12.pt_106[2], muon_sorter_1/top_cand_comb_12.pt_106_RNO[2], muon_sorter_1/top_cand_comb_12.pt_112[2], muon_sorter_1/top_cand_comb_12.pt_118[2], muon_sorter_1/top_cand_comb_12.pt_124[2], muon_sorter_1/top_cand_comb_12.pt_130[2], muon_sorter_1/top_cand_comb_12.pt_136[2] (the first 15 of 109 listed).
Related violations: <none>

LUTLP-1#4 Critical Warning
Combinatorial Loop Alert  
110 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_0Z[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_14.pt[1], muon_sorter_1/top_cand_comb_14.pt_37[1], muon_sorter_1/top_cand_comb_14.pt_43[1], muon_sorter_1/top_cand_comb_14.pt_55[1], muon_sorter_1/top_cand_comb_14.pt_61[1], muon_sorter_1/top_cand_comb_14.pt_67[1], muon_sorter_1/top_cand_comb_14.pt_73[1], muon_sorter_1/top_cand_comb_14.pt_85[1], muon_sorter_1/top_cand_comb_14.pt_97[1], muon_sorter_1/top_cand_comb_14.pt_109[1], muon_sorter_1/top_cand_comb_14.pt_115[1], muon_sorter_1/top_cand_comb_14.pt_121[1], muon_sorter_1/top_cand_comb_14.pt_127[1], muon_sorter_1/top_cand_comb_14.pt_133[1], muon_sorter_1/top_cand_comb_14.pt_139[1] (the first 15 of 110 listed).
Related violations: <none>

LUTLP-1#5 Critical Warning
Combinatorial Loop Alert  
110 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_0Z[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_14.pt[2], muon_sorter_1/top_cand_comb_14.pt_37[2], muon_sorter_1/top_cand_comb_14.pt_49[2], muon_sorter_1/top_cand_comb_14.pt_55[2], muon_sorter_1/top_cand_comb_14.pt_61[2], muon_sorter_1/top_cand_comb_14.pt_67[2], muon_sorter_1/top_cand_comb_14.pt_73[2], muon_sorter_1/top_cand_comb_14.pt_85[2], muon_sorter_1/top_cand_comb_14.pt_91[2], muon_sorter_1/top_cand_comb_14.pt_97[2], muon_sorter_1/top_cand_comb_14.pt_109[2], muon_sorter_1/top_cand_comb_14.pt_115[2], muon_sorter_1/top_cand_comb_14.pt_121[2], muon_sorter_1/top_cand_comb_14.pt_127[2], muon_sorter_1/top_cand_comb_14.pt_133[2] (the first 15 of 110 listed).
Related violations: <none>

LUTLP-1#6 Critical Warning
Combinatorial Loop Alert  
110 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_3Z[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_13.pt[0], muon_sorter_1/top_cand_comb_13.pt_40[0], muon_sorter_1/top_cand_comb_13.pt_52[0], muon_sorter_1/top_cand_comb_13.pt_58[0], muon_sorter_1/top_cand_comb_13.pt_64[0], muon_sorter_1/top_cand_comb_13.pt_76[0], muon_sorter_1/top_cand_comb_13.pt_82[0], muon_sorter_1/top_cand_comb_13.pt_88[0], muon_sorter_1/top_cand_comb_13.pt_106[0], muon_sorter_1/top_cand_comb_13.pt_106_RNO[0], muon_sorter_1/top_cand_comb_13.pt_136[0], muon_sorter_1/top_cand_comb_13.pt_136_RNO[0], muon_sorter_1/top_cand_comb_13.pt_136_RNO_0[0], muon_sorter_1/top_cand_comb_13.pt_136_RNO_1[0], muon_sorter_1/top_cand_comb_13.pt_148[0] (the first 15 of 110 listed).
Related violations: <none>

LUTLP-1#7 Critical Warning
Combinatorial Loop Alert  
110 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_3Z[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_13.pt[2], muon_sorter_1/top_cand_comb_13.pt_37[2], muon_sorter_1/top_cand_comb_13.pt_49[2], muon_sorter_1/top_cand_comb_13.pt_55[2], muon_sorter_1/top_cand_comb_13.pt_61[2], muon_sorter_1/top_cand_comb_13.pt_67[2], muon_sorter_1/top_cand_comb_13.pt_73[2], muon_sorter_1/top_cand_comb_13.pt_85[2], muon_sorter_1/top_cand_comb_13.pt_91[2], muon_sorter_1/top_cand_comb_13.pt_112[2], muon_sorter_1/top_cand_comb_13.pt_112_RNO[2], muon_sorter_1/top_cand_comb_13.pt_136[2], muon_sorter_1/top_cand_comb_13.pt_136_RNO[2], muon_sorter_1/top_cand_comb_13.pt_136_RNO_0[2], muon_sorter_1/top_cand_comb_13.pt_136_RNO_1[2] (the first 15 of 110 listed).
Related violations: <none>

LUTLP-1#8 Critical Warning
Combinatorial Loop Alert  
110 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_3Z[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_13.pt[3], muon_sorter_1/top_cand_comb_13.pt_37[3], muon_sorter_1/top_cand_comb_13.pt_49[3], muon_sorter_1/top_cand_comb_13.pt_55[3], muon_sorter_1/top_cand_comb_13.pt_61[3], muon_sorter_1/top_cand_comb_13.pt_67[3], muon_sorter_1/top_cand_comb_13.pt_73[3], muon_sorter_1/top_cand_comb_13.pt_85[3], muon_sorter_1/top_cand_comb_13.pt_91[3], muon_sorter_1/top_cand_comb_13.pt_112[3], muon_sorter_1/top_cand_comb_13.pt_112_RNO[3], muon_sorter_1/top_cand_comb_13.pt_118[3], muon_sorter_1/top_cand_comb_13.pt_136[3], muon_sorter_1/top_cand_comb_13.pt_136_RNO[3], muon_sorter_1/top_cand_comb_13.pt_136_RNO_0[3] (the first 15 of 110 listed).
Related violations: <none>

LUTLP-1#9 Critical Warning
Combinatorial Loop Alert  
110 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_109Z_4[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_7.pt_19[1], muon_sorter_1/top_cand_comb_7.pt_31[1], muon_sorter_1/top_cand_comb_7.pt_37[1], muon_sorter_1/top_cand_comb_7.pt_43[1], muon_sorter_1/top_cand_comb_7.pt_55[1], muon_sorter_1/top_cand_comb_7.pt_61[1], muon_sorter_1/top_cand_comb_7.pt_67[1], muon_sorter_1/top_cand_comb_7.pt_73[1], muon_sorter_1/top_cand_comb_7.pt_85[1], muon_sorter_1/top_cand_comb_7.pt_97[1], muon_sorter_1/top_cand_comb_7.pt_109[1], muon_sorter_1/top_cand_comb_7.pt_115[1], muon_sorter_1/top_cand_comb_7.pt_121[1], muon_sorter_1/top_cand_comb_7.pt_127[1], muon_sorter_1/top_cand_comb_7.pt_133[1] (the first 15 of 110 listed).
Related violations: <none>

LUTLP-1#10 Critical Warning
Combinatorial Loop Alert  
110 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_15Z[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_10.pt[2], muon_sorter_1/top_cand_comb_10.pt_34[2], muon_sorter_1/top_cand_comb_10.pt_46[2], muon_sorter_1/top_cand_comb_10.pt_52[2], muon_sorter_1/top_cand_comb_10.pt_58[2], muon_sorter_1/top_cand_comb_10.pt_64[2], muon_sorter_1/top_cand_comb_10.pt_70[2], muon_sorter_1/top_cand_comb_10.pt_82[2], muon_sorter_1/top_cand_comb_10.pt_88[2], muon_sorter_1/top_cand_comb_10.pt_106[2], muon_sorter_1/top_cand_comb_10.pt_106_RNO[2], muon_sorter_1/top_cand_comb_10.pt_112[2], muon_sorter_1/top_cand_comb_10.pt_118[2], muon_sorter_1/top_cand_comb_10.pt_124[2], muon_sorter_1/top_cand_comb_10.pt_130[2] (the first 15 of 110 listed).
Related violations: <none>

LUTLP-1#11 Critical Warning
Combinatorial Loop Alert  
111 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_3Z[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_13.pt[1], muon_sorter_1/top_cand_comb_13.pt_37[1], muon_sorter_1/top_cand_comb_13.pt_43[1], muon_sorter_1/top_cand_comb_13.pt_55[1], muon_sorter_1/top_cand_comb_13.pt_61[1], muon_sorter_1/top_cand_comb_13.pt_67[1], muon_sorter_1/top_cand_comb_13.pt_79[1], muon_sorter_1/top_cand_comb_13.pt_91[1], muon_sorter_1/top_cand_comb_13.pt_136[1], muon_sorter_1/top_cand_comb_13.pt_136_RNO[1], muon_sorter_1/top_cand_comb_13.pt_136_RNO_0[1], muon_sorter_1/top_cand_comb_13.pt_136_RNO_1[1], muon_sorter_1/top_cand_comb_13.pt_136_RNO_2[1], muon_sorter_1/top_cand_comb_13.pt_136_RNO_3[1], muon_sorter_1/top_cand_comb_13.pt_148[1] (the first 15 of 111 listed).
Related violations: <none>

LUTLP-1#12 Critical Warning
Combinatorial Loop Alert  
111 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_7[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_11.pt[1], muon_sorter_1/top_cand_comb_11.pt_37[1], muon_sorter_1/top_cand_comb_11.pt_43[1], muon_sorter_1/top_cand_comb_11.pt_49[1], muon_sorter_1/top_cand_comb_11.pt_55[1], muon_sorter_1/top_cand_comb_11.pt_61[1], muon_sorter_1/top_cand_comb_11.pt_67[1], muon_sorter_1/top_cand_comb_11.pt_73[1], muon_sorter_1/top_cand_comb_11.pt_85[1], muon_sorter_1/top_cand_comb_11.pt_97[1], muon_sorter_1/top_cand_comb_11.pt_109[1], muon_sorter_1/top_cand_comb_11.pt_115[1], muon_sorter_1/top_cand_comb_11.pt_121[1], muon_sorter_1/top_cand_comb_11.pt_127[1], muon_sorter_1/top_cand_comb_11.pt_139[1] (the first 15 of 111 listed).
Related violations: <none>

LUTLP-1#13 Critical Warning
Combinatorial Loop Alert  
111 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_7[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_11.pt[2], muon_sorter_1/top_cand_comb_11.pt_37[2], muon_sorter_1/top_cand_comb_11.pt_43[2], muon_sorter_1/top_cand_comb_11.pt_49[2], muon_sorter_1/top_cand_comb_11.pt_55[2], muon_sorter_1/top_cand_comb_11.pt_61[2], muon_sorter_1/top_cand_comb_11.pt_67[2], muon_sorter_1/top_cand_comb_11.pt_73[2], muon_sorter_1/top_cand_comb_11.pt_85[2], muon_sorter_1/top_cand_comb_11.pt_91[2], muon_sorter_1/top_cand_comb_11.pt_97[2], muon_sorter_1/top_cand_comb_11.pt_109[2], muon_sorter_1/top_cand_comb_11.pt_115[2], muon_sorter_1/top_cand_comb_11.pt_121[2], muon_sorter_1/top_cand_comb_11.pt_127[2] (the first 15 of 111 listed).
Related violations: <none>

LUTLP-1#14 Critical Warning
Combinatorial Loop Alert  
111 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_109Z_2[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_7.pt_19[0], muon_sorter_1/top_cand_comb_7.pt_31[0], muon_sorter_1/top_cand_comb_7.pt_37[0], muon_sorter_1/top_cand_comb_7.pt_43[0], muon_sorter_1/top_cand_comb_7.pt_55[0], muon_sorter_1/top_cand_comb_7.pt_61[0], muon_sorter_1/top_cand_comb_7.pt_67[0], muon_sorter_1/top_cand_comb_7.pt_73[0], muon_sorter_1/top_cand_comb_7.pt_85[0], muon_sorter_1/top_cand_comb_7.pt_97[0], muon_sorter_1/top_cand_comb_7.pt_109[0], muon_sorter_1/top_cand_comb_7.pt_115[0], muon_sorter_1/top_cand_comb_7.pt_121[0], muon_sorter_1/top_cand_comb_7.pt_127[0], muon_sorter_1/top_cand_comb_7.pt_133[0] (the first 15 of 111 listed).
Related violations: <none>

LUTLP-1#15 Critical Warning
Combinatorial Loop Alert  
111 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_109Z_4[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_7.pt_19[2], muon_sorter_1/top_cand_comb_7.pt_31[2], muon_sorter_1/top_cand_comb_7.pt_37[2], muon_sorter_1/top_cand_comb_7.pt_49[2], muon_sorter_1/top_cand_comb_7.pt_55[2], muon_sorter_1/top_cand_comb_7.pt_61[2], muon_sorter_1/top_cand_comb_7.pt_67[2], muon_sorter_1/top_cand_comb_7.pt_73[2], muon_sorter_1/top_cand_comb_7.pt_85[2], muon_sorter_1/top_cand_comb_7.pt_91[2], muon_sorter_1/top_cand_comb_7.pt_97[2], muon_sorter_1/top_cand_comb_7.pt_109[2], muon_sorter_1/top_cand_comb_7.pt_115[2], muon_sorter_1/top_cand_comb_7.pt_121[2], muon_sorter_1/top_cand_comb_7.pt_127[2] (the first 15 of 111 listed).
Related violations: <none>

LUTLP-1#16 Critical Warning
Combinatorial Loop Alert  
112 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_1Z[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_8.pt[1], muon_sorter_1/top_cand_comb_8.pt_31[1], muon_sorter_1/top_cand_comb_8.pt_37[1], muon_sorter_1/top_cand_comb_8.pt_43[1], muon_sorter_1/top_cand_comb_8.pt_49[1], muon_sorter_1/top_cand_comb_8.pt_55[1], muon_sorter_1/top_cand_comb_8.pt_61[1], muon_sorter_1/top_cand_comb_8.pt_67[1], muon_sorter_1/top_cand_comb_8.pt_73[1], muon_sorter_1/top_cand_comb_8.pt_85[1], muon_sorter_1/top_cand_comb_8.pt_97[1], muon_sorter_1/top_cand_comb_8.pt_109[1], muon_sorter_1/top_cand_comb_8.pt_115[1], muon_sorter_1/top_cand_comb_8.pt_121[1], muon_sorter_1/top_cand_comb_8.pt_127[1] (the first 15 of 112 listed).
Related violations: <none>

LUTLP-1#17 Critical Warning
Combinatorial Loop Alert  
112 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_1Z[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_8.pt[2], muon_sorter_1/top_cand_comb_8.pt_31[2], muon_sorter_1/top_cand_comb_8.pt_37[2], muon_sorter_1/top_cand_comb_8.pt_49[2], muon_sorter_1/top_cand_comb_8.pt_55[2], muon_sorter_1/top_cand_comb_8.pt_61[2], muon_sorter_1/top_cand_comb_8.pt_67[2], muon_sorter_1/top_cand_comb_8.pt_73[2], muon_sorter_1/top_cand_comb_8.pt_79[2], muon_sorter_1/top_cand_comb_8.pt_85[2], muon_sorter_1/top_cand_comb_8.pt_91[2], muon_sorter_1/top_cand_comb_8.pt_97[2], muon_sorter_1/top_cand_comb_8.pt_109[2], muon_sorter_1/top_cand_comb_8.pt_115[2], muon_sorter_1/top_cand_comb_8.pt_121[2] (the first 15 of 112 listed).
Related violations: <none>

LUTLP-1#18 Critical Warning
Combinatorial Loop Alert  
112 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_1Z[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_8.pt[3], muon_sorter_1/top_cand_comb_8.pt_31[3], muon_sorter_1/top_cand_comb_8.pt_37[3], muon_sorter_1/top_cand_comb_8.pt_49[3], muon_sorter_1/top_cand_comb_8.pt_55[3], muon_sorter_1/top_cand_comb_8.pt_61[3], muon_sorter_1/top_cand_comb_8.pt_67[3], muon_sorter_1/top_cand_comb_8.pt_73[3], muon_sorter_1/top_cand_comb_8.pt_79[3], muon_sorter_1/top_cand_comb_8.pt_85[3], muon_sorter_1/top_cand_comb_8.pt_91[3], muon_sorter_1/top_cand_comb_8.pt_97[3], muon_sorter_1/top_cand_comb_8.pt_109[3], muon_sorter_1/top_cand_comb_8.pt_115[3], muon_sorter_1/top_cand_comb_8.pt_121[3] (the first 15 of 112 listed).
Related violations: <none>

LUTLP-1#19 Critical Warning
Combinatorial Loop Alert  
112 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_2Z[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_3.pt[1], muon_sorter_1/top_cand_comb_3.pt_13[1], muon_sorter_1/top_cand_comb_3.pt_25[1], muon_sorter_1/top_cand_comb_3.pt_37[1], muon_sorter_1/top_cand_comb_3.pt_43[1], muon_sorter_1/top_cand_comb_3.pt_49[1], muon_sorter_1/top_cand_comb_3.pt_55[1], muon_sorter_1/top_cand_comb_3.pt_61[1], muon_sorter_1/top_cand_comb_3.pt_67[1], muon_sorter_1/top_cand_comb_3.pt_73[1], muon_sorter_1/top_cand_comb_3.pt_85[1], muon_sorter_1/top_cand_comb_3.pt_97[1], muon_sorter_1/top_cand_comb_3.pt_109[1], muon_sorter_1/top_cand_comb_3.pt_115[1], muon_sorter_1/top_cand_comb_3.pt_121[1] (the first 15 of 112 listed).
Related violations: <none>

LUTLP-1#20 Critical Warning
Combinatorial Loop Alert  
112 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_4Z[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_12.pt[1], muon_sorter_1/top_cand_comb_12.pt_40[1], muon_sorter_1/top_cand_comb_12.pt_52[1], muon_sorter_1/top_cand_comb_12.pt_58[1], muon_sorter_1/top_cand_comb_12.pt_64[1], muon_sorter_1/top_cand_comb_12.pt_76[1], muon_sorter_1/top_cand_comb_12.pt_82[1], muon_sorter_1/top_cand_comb_12.pt_88[1], muon_sorter_1/top_cand_comb_12.pt_106[1], muon_sorter_1/top_cand_comb_12.pt_106_RNO[1], muon_sorter_1/top_cand_comb_12.pt_112[1], muon_sorter_1/top_cand_comb_12.pt_118[1], muon_sorter_1/top_cand_comb_12.pt_124[1], muon_sorter_1/top_cand_comb_12.pt_130[1], muon_sorter_1/top_cand_comb_12.pt_136[1] (the first 15 of 112 listed).
Related violations: <none>

LUTLP-1#21 Critical Warning
Combinatorial Loop Alert  
112 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_4Z[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_12.pt[3], muon_sorter_1/top_cand_comb_12.pt_31[3], muon_sorter_1/top_cand_comb_12.pt_37[3], muon_sorter_1/top_cand_comb_12.pt_43[3], muon_sorter_1/top_cand_comb_12.pt_49[3], muon_sorter_1/top_cand_comb_12.pt_55[3], muon_sorter_1/top_cand_comb_12.pt_61[3], muon_sorter_1/top_cand_comb_12.pt_67[3], muon_sorter_1/top_cand_comb_12.pt_79[3], muon_sorter_1/top_cand_comb_12.pt_85[3], muon_sorter_1/top_cand_comb_12.pt_91[3], muon_sorter_1/top_cand_comb_12.pt_97[3], muon_sorter_1/top_cand_comb_12.pt_109[3], muon_sorter_1/top_cand_comb_12.pt_115[3], muon_sorter_1/top_cand_comb_12.pt_121[3] (the first 15 of 112 listed).
Related violations: <none>

LUTLP-1#22 Critical Warning
Combinatorial Loop Alert  
112 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_5[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_6.pt[1], muon_sorter_1/top_cand_comb_6.pt_19[1], muon_sorter_1/top_cand_comb_6.pt_31[1], muon_sorter_1/top_cand_comb_6.pt_37[1], muon_sorter_1/top_cand_comb_6.pt_43[1], muon_sorter_1/top_cand_comb_6.pt_55[1], muon_sorter_1/top_cand_comb_6.pt_61[1], muon_sorter_1/top_cand_comb_6.pt_67[1], muon_sorter_1/top_cand_comb_6.pt_73[1], muon_sorter_1/top_cand_comb_6.pt_85[1], muon_sorter_1/top_cand_comb_6.pt_97[1], muon_sorter_1/top_cand_comb_6.pt_109[1], muon_sorter_1/top_cand_comb_6.pt_115[1], muon_sorter_1/top_cand_comb_6.pt_121[1], muon_sorter_1/top_cand_comb_6.pt_127[1] (the first 15 of 112 listed).
Related violations: <none>

LUTLP-1#23 Critical Warning
Combinatorial Loop Alert  
112 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_5[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_6.pt[2], muon_sorter_1/top_cand_comb_6.pt_22[2], muon_sorter_1/top_cand_comb_6.pt_34[2], muon_sorter_1/top_cand_comb_6.pt_46[2], muon_sorter_1/top_cand_comb_6.pt_52[2], muon_sorter_1/top_cand_comb_6.pt_58[2], muon_sorter_1/top_cand_comb_6.pt_64[2], muon_sorter_1/top_cand_comb_6.pt_70[2], muon_sorter_1/top_cand_comb_6.pt_82[2], muon_sorter_1/top_cand_comb_6.pt_88[2], muon_sorter_1/top_cand_comb_6.pt_106[2], muon_sorter_1/top_cand_comb_6.pt_106_RNO[2], muon_sorter_1/top_cand_comb_6.pt_112[2], muon_sorter_1/top_cand_comb_6.pt_118[2], muon_sorter_1/top_cand_comb_6.pt_124[2] (the first 15 of 112 listed).
Related violations: <none>

LUTLP-1#24 Critical Warning
Combinatorial Loop Alert  
112 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_5[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_6.pt[3], muon_sorter_1/top_cand_comb_6.pt_22[3], muon_sorter_1/top_cand_comb_6.pt_34[3], muon_sorter_1/top_cand_comb_6.pt_46[3], muon_sorter_1/top_cand_comb_6.pt_52[3], muon_sorter_1/top_cand_comb_6.pt_58[3], muon_sorter_1/top_cand_comb_6.pt_64[3], muon_sorter_1/top_cand_comb_6.pt_76[3], muon_sorter_1/top_cand_comb_6.pt_88[3], muon_sorter_1/top_cand_comb_6.pt_106[3], muon_sorter_1/top_cand_comb_6.pt_106_RNO[3], muon_sorter_1/top_cand_comb_6.pt_112[3], muon_sorter_1/top_cand_comb_6.pt_118[3], muon_sorter_1/top_cand_comb_6.pt_124[3], muon_sorter_1/top_cand_comb_6.pt_130[3] (the first 15 of 112 listed).
Related violations: <none>

LUTLP-1#25 Critical Warning
Combinatorial Loop Alert  
112 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_7[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_11.pt[0], muon_sorter_1/top_cand_comb_11.pt_37[0], muon_sorter_1/top_cand_comb_11.pt_43[0], muon_sorter_1/top_cand_comb_11.pt_49[0], muon_sorter_1/top_cand_comb_11.pt_55[0], muon_sorter_1/top_cand_comb_11.pt_61[0], muon_sorter_1/top_cand_comb_11.pt_67[0], muon_sorter_1/top_cand_comb_11.pt_73[0], muon_sorter_1/top_cand_comb_11.pt_85[0], muon_sorter_1/top_cand_comb_11.pt_97[0], muon_sorter_1/top_cand_comb_11.pt_109[0], muon_sorter_1/top_cand_comb_11.pt_115[0], muon_sorter_1/top_cand_comb_11.pt_121[0], muon_sorter_1/top_cand_comb_11.pt_127[0], muon_sorter_1/top_cand_comb_11.pt_139[0] (the first 15 of 112 listed).
Related violations: <none>

LUTLP-1#26 Critical Warning
Combinatorial Loop Alert  
112 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_7[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_11.pt[3], muon_sorter_1/top_cand_comb_11.pt_37[3], muon_sorter_1/top_cand_comb_11.pt_43[3], muon_sorter_1/top_cand_comb_11.pt_49[3], muon_sorter_1/top_cand_comb_11.pt_55[3], muon_sorter_1/top_cand_comb_11.pt_61[3], muon_sorter_1/top_cand_comb_11.pt_67[3], muon_sorter_1/top_cand_comb_11.pt_73[3], muon_sorter_1/top_cand_comb_11.pt_79[3], muon_sorter_1/top_cand_comb_11.pt_85[3], muon_sorter_1/top_cand_comb_11.pt_91[3], muon_sorter_1/top_cand_comb_11.pt_97[3], muon_sorter_1/top_cand_comb_11.pt_109[3], muon_sorter_1/top_cand_comb_11.pt_115[3], muon_sorter_1/top_cand_comb_11.pt_121[3] (the first 15 of 112 listed).
Related violations: <none>

LUTLP-1#27 Critical Warning
Combinatorial Loop Alert  
112 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_15Z[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_10.pt[0], muon_sorter_1/top_cand_comb_10.pt_34[0], muon_sorter_1/top_cand_comb_10.pt_46[0], muon_sorter_1/top_cand_comb_10.pt_52[0], muon_sorter_1/top_cand_comb_10.pt_58[0], muon_sorter_1/top_cand_comb_10.pt_64[0], muon_sorter_1/top_cand_comb_10.pt_70[0], muon_sorter_1/top_cand_comb_10.pt_82[0], muon_sorter_1/top_cand_comb_10.pt_88[0], muon_sorter_1/top_cand_comb_10.pt_106[0], muon_sorter_1/top_cand_comb_10.pt_106_RNO[0], muon_sorter_1/top_cand_comb_10.pt_112[0], muon_sorter_1/top_cand_comb_10.pt_118[0], muon_sorter_1/top_cand_comb_10.pt_124[0], muon_sorter_1/top_cand_comb_10.pt_130[0] (the first 15 of 112 listed).
Related violations: <none>

LUTLP-1#28 Critical Warning
Combinatorial Loop Alert  
112 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_15Z[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_10.pt[3], muon_sorter_1/top_cand_comb_10.pt_31[3], muon_sorter_1/top_cand_comb_10.pt_37[3], muon_sorter_1/top_cand_comb_10.pt_49[3], muon_sorter_1/top_cand_comb_10.pt_55[3], muon_sorter_1/top_cand_comb_10.pt_61[3], muon_sorter_1/top_cand_comb_10.pt_67[3], muon_sorter_1/top_cand_comb_10.pt_73[3], muon_sorter_1/top_cand_comb_10.pt_79[3], muon_sorter_1/top_cand_comb_10.pt_85[3], muon_sorter_1/top_cand_comb_10.pt_91[3], muon_sorter_1/top_cand_comb_10.pt_97[3], muon_sorter_1/top_cand_comb_10.pt_109[3], muon_sorter_1/top_cand_comb_10.pt_115[3], muon_sorter_1/top_cand_comb_10.pt_121[3] (the first 15 of 112 listed).
Related violations: <none>

LUTLP-1#29 Critical Warning
Combinatorial Loop Alert  
112 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_1_0[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_7.pt[3], muon_sorter_1/top_cand_comb_7.pt_25[3], muon_sorter_1/top_cand_comb_7.pt_31[3], muon_sorter_1/top_cand_comb_7.pt_37[3], muon_sorter_1/top_cand_comb_7.pt_49[3], muon_sorter_1/top_cand_comb_7.pt_55[3], muon_sorter_1/top_cand_comb_7.pt_61[3], muon_sorter_1/top_cand_comb_7.pt_67[3], muon_sorter_1/top_cand_comb_7.pt_73[3], muon_sorter_1/top_cand_comb_7.pt_85[3], muon_sorter_1/top_cand_comb_7.pt_91[3], muon_sorter_1/top_cand_comb_7.pt_97[3], muon_sorter_1/top_cand_comb_7.pt_109[3], muon_sorter_1/top_cand_comb_7.pt_115[3], muon_sorter_1/top_cand_comb_7.pt_121[3] (the first 15 of 112 listed).
Related violations: <none>

LUTLP-1#30 Critical Warning
Combinatorial Loop Alert  
112 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_3_0[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_9.pt[0], muon_sorter_1/top_cand_comb_9.pt_31[0], muon_sorter_1/top_cand_comb_9.pt_37[0], muon_sorter_1/top_cand_comb_9.pt_43[0], muon_sorter_1/top_cand_comb_9.pt_49[0], muon_sorter_1/top_cand_comb_9.pt_55[0], muon_sorter_1/top_cand_comb_9.pt_61[0], muon_sorter_1/top_cand_comb_9.pt_73[0], muon_sorter_1/top_cand_comb_9.pt_85[0], muon_sorter_1/top_cand_comb_9.pt_97[0], muon_sorter_1/top_cand_comb_9.pt_109[0], muon_sorter_1/top_cand_comb_9.pt_115[0], muon_sorter_1/top_cand_comb_9.pt_121[0], muon_sorter_1/top_cand_comb_9.pt_127[0], muon_sorter_1/top_cand_comb_9.pt_133[0] (the first 15 of 112 listed).
Related violations: <none>

LUTLP-1#31 Critical Warning
Combinatorial Loop Alert  
112 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_3_0[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_9.pt[1], muon_sorter_1/top_cand_comb_9.pt_31[1], muon_sorter_1/top_cand_comb_9.pt_37[1], muon_sorter_1/top_cand_comb_9.pt_43[1], muon_sorter_1/top_cand_comb_9.pt_49[1], muon_sorter_1/top_cand_comb_9.pt_55[1], muon_sorter_1/top_cand_comb_9.pt_61[1], muon_sorter_1/top_cand_comb_9.pt_73[1], muon_sorter_1/top_cand_comb_9.pt_85[1], muon_sorter_1/top_cand_comb_9.pt_97[1], muon_sorter_1/top_cand_comb_9.pt_109[1], muon_sorter_1/top_cand_comb_9.pt_115[1], muon_sorter_1/top_cand_comb_9.pt_121[1], muon_sorter_1/top_cand_comb_9.pt_127[1], muon_sorter_1/top_cand_comb_9.pt_133[1] (the first 15 of 112 listed).
Related violations: <none>

LUTLP-1#32 Critical Warning
Combinatorial Loop Alert  
112 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_3_0[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_9.pt[2], muon_sorter_1/top_cand_comb_9.pt_31[2], muon_sorter_1/top_cand_comb_9.pt_37[2], muon_sorter_1/top_cand_comb_9.pt_43[2], muon_sorter_1/top_cand_comb_9.pt_49[2], muon_sorter_1/top_cand_comb_9.pt_55[2], muon_sorter_1/top_cand_comb_9.pt_61[2], muon_sorter_1/top_cand_comb_9.pt_73[2], muon_sorter_1/top_cand_comb_9.pt_85[2], muon_sorter_1/top_cand_comb_9.pt_91[2], muon_sorter_1/top_cand_comb_9.pt_97[2], muon_sorter_1/top_cand_comb_9.pt_109[2], muon_sorter_1/top_cand_comb_9.pt_115[2], muon_sorter_1/top_cand_comb_9.pt_121[2], muon_sorter_1/top_cand_comb_9.pt_127[2] (the first 15 of 112 listed).
Related violations: <none>

LUTLP-1#33 Critical Warning
Combinatorial Loop Alert  
113 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_4Z[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_6.pt[0], muon_sorter_1/top_cand_comb_6.pt_22[0], muon_sorter_1/top_cand_comb_6.pt_34[0], muon_sorter_1/top_cand_comb_6.pt_46[0], muon_sorter_1/top_cand_comb_6.pt_52[0], muon_sorter_1/top_cand_comb_6.pt_58[0], muon_sorter_1/top_cand_comb_6.pt_64[0], muon_sorter_1/top_cand_comb_6.pt_70[0], muon_sorter_1/top_cand_comb_6.pt_82[0], muon_sorter_1/top_cand_comb_6.pt_88[0], muon_sorter_1/top_cand_comb_6.pt_100[0], muon_sorter_1/top_cand_comb_6.pt_112[0], muon_sorter_1/top_cand_comb_6.pt_118[0], muon_sorter_1/top_cand_comb_6.pt_124[0], muon_sorter_1/top_cand_comb_6.pt_130[0] (the first 15 of 113 listed).
Related violations: <none>

LUTLP-1#34 Critical Warning
Combinatorial Loop Alert  
113 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_5[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_12.pt[0], muon_sorter_1/top_cand_comb_12.pt_34[0], muon_sorter_1/top_cand_comb_12.pt_40[0], muon_sorter_1/top_cand_comb_12.pt_52[0], muon_sorter_1/top_cand_comb_12.pt_58[0], muon_sorter_1/top_cand_comb_12.pt_64[0], muon_sorter_1/top_cand_comb_12.pt_76[0], muon_sorter_1/top_cand_comb_12.pt_82[0], muon_sorter_1/top_cand_comb_12.pt_88[0], muon_sorter_1/top_cand_comb_12.pt_106[0], muon_sorter_1/top_cand_comb_12.pt_106_RNO[0], muon_sorter_1/top_cand_comb_12.pt_112[0], muon_sorter_1/top_cand_comb_12.pt_118[0], muon_sorter_1/top_cand_comb_12.pt_124[0], muon_sorter_1/top_cand_comb_12.pt_130[0] (the first 15 of 113 listed).
Related violations: <none>

LUTLP-1#35 Critical Warning
Combinatorial Loop Alert  
113 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_8[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_5.pt[0], muon_sorter_1/top_cand_comb_5.pt_25[0], muon_sorter_1/top_cand_comb_5.pt_37[0], muon_sorter_1/top_cand_comb_5.pt_43[0], muon_sorter_1/top_cand_comb_5.pt_55[0], muon_sorter_1/top_cand_comb_5.pt_61[0], muon_sorter_1/top_cand_comb_5.pt_67[0], muon_sorter_1/top_cand_comb_5.pt_73[0], muon_sorter_1/top_cand_comb_5.pt_85[0], muon_sorter_1/top_cand_comb_5.pt_97[0], muon_sorter_1/top_cand_comb_5.pt_109[0], muon_sorter_1/top_cand_comb_5.pt_115[0], muon_sorter_1/top_cand_comb_5.pt_121[0], muon_sorter_1/top_cand_comb_5.pt_127[0], muon_sorter_1/top_cand_comb_5.pt_133[0] (the first 15 of 113 listed).
Related violations: <none>

LUTLP-1#36 Critical Warning
Combinatorial Loop Alert  
113 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_8[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_5.pt[1], muon_sorter_1/top_cand_comb_5.pt_25[1], muon_sorter_1/top_cand_comb_5.pt_37[1], muon_sorter_1/top_cand_comb_5.pt_43[1], muon_sorter_1/top_cand_comb_5.pt_55[1], muon_sorter_1/top_cand_comb_5.pt_61[1], muon_sorter_1/top_cand_comb_5.pt_67[1], muon_sorter_1/top_cand_comb_5.pt_73[1], muon_sorter_1/top_cand_comb_5.pt_85[1], muon_sorter_1/top_cand_comb_5.pt_97[1], muon_sorter_1/top_cand_comb_5.pt_109[1], muon_sorter_1/top_cand_comb_5.pt_115[1], muon_sorter_1/top_cand_comb_5.pt_121[1], muon_sorter_1/top_cand_comb_5.pt_127[1], muon_sorter_1/top_cand_comb_5.pt_133[1] (the first 15 of 113 listed).
Related violations: <none>

LUTLP-1#37 Critical Warning
Combinatorial Loop Alert  
113 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_8[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_5.pt[3], muon_sorter_1/top_cand_comb_5.pt_16[3], muon_sorter_1/top_cand_comb_5.pt_28[3], muon_sorter_1/top_cand_comb_5.pt_34[3], muon_sorter_1/top_cand_comb_5.pt_46[3], muon_sorter_1/top_cand_comb_5.pt_52[3], muon_sorter_1/top_cand_comb_5.pt_58[3], muon_sorter_1/top_cand_comb_5.pt_64[3], muon_sorter_1/top_cand_comb_5.pt_70[3], muon_sorter_1/top_cand_comb_5.pt_82[3], muon_sorter_1/top_cand_comb_5.pt_88[3], muon_sorter_1/top_cand_comb_5.pt_100[3], muon_sorter_1/top_cand_comb_5.pt_100_RNO[3], muon_sorter_1/top_cand_comb_5.pt_112[3], muon_sorter_1/top_cand_comb_5.pt_118[3] (the first 15 of 113 listed).
Related violations: <none>

LUTLP-1#38 Critical Warning
Combinatorial Loop Alert  
113 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_0_0[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_4.pt[0], muon_sorter_1/top_cand_comb_4.pt_19[0], muon_sorter_1/top_cand_comb_4.pt_31[0], muon_sorter_1/top_cand_comb_4.pt_37[0], muon_sorter_1/top_cand_comb_4.pt_43[0], muon_sorter_1/top_cand_comb_4.pt_55[0], muon_sorter_1/top_cand_comb_4.pt_61[0], muon_sorter_1/top_cand_comb_4.pt_67[0], muon_sorter_1/top_cand_comb_4.pt_73[0], muon_sorter_1/top_cand_comb_4.pt_85[0], muon_sorter_1/top_cand_comb_4.pt_97[0], muon_sorter_1/top_cand_comb_4.pt_109[0], muon_sorter_1/top_cand_comb_4.pt_115[0], muon_sorter_1/top_cand_comb_4.pt_121[0], muon_sorter_1/top_cand_comb_4.pt_127[0] (the first 15 of 113 listed).
Related violations: <none>

LUTLP-1#39 Critical Warning
Combinatorial Loop Alert  
113 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_0_0[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_4.pt[1], muon_sorter_1/top_cand_comb_4.pt_19[1], muon_sorter_1/top_cand_comb_4.pt_31[1], muon_sorter_1/top_cand_comb_4.pt_37[1], muon_sorter_1/top_cand_comb_4.pt_43[1], muon_sorter_1/top_cand_comb_4.pt_55[1], muon_sorter_1/top_cand_comb_4.pt_61[1], muon_sorter_1/top_cand_comb_4.pt_67[1], muon_sorter_1/top_cand_comb_4.pt_73[1], muon_sorter_1/top_cand_comb_4.pt_85[1], muon_sorter_1/top_cand_comb_4.pt_97[1], muon_sorter_1/top_cand_comb_4.pt_109[1], muon_sorter_1/top_cand_comb_4.pt_115[1], muon_sorter_1/top_cand_comb_4.pt_121[1], muon_sorter_1/top_cand_comb_4.pt_127[1] (the first 15 of 113 listed).
Related violations: <none>

LUTLP-1#40 Critical Warning
Combinatorial Loop Alert  
113 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_3_0[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_9.pt[3], muon_sorter_1/top_cand_comb_9.pt_31[3], muon_sorter_1/top_cand_comb_9.pt_37[3], muon_sorter_1/top_cand_comb_9.pt_43[3], muon_sorter_1/top_cand_comb_9.pt_49[3], muon_sorter_1/top_cand_comb_9.pt_55[3], muon_sorter_1/top_cand_comb_9.pt_61[3], muon_sorter_1/top_cand_comb_9.pt_73[3], muon_sorter_1/top_cand_comb_9.pt_79[3], muon_sorter_1/top_cand_comb_9.pt_85[3], muon_sorter_1/top_cand_comb_9.pt_91[3], muon_sorter_1/top_cand_comb_9.pt_97[3], muon_sorter_1/top_cand_comb_9.pt_109[3], muon_sorter_1/top_cand_comb_9.pt_115[3], muon_sorter_1/top_cand_comb_9.pt_121[3] (the first 15 of 113 listed).
Related violations: <none>

LUTLP-1#41 Critical Warning
Combinatorial Loop Alert  
114 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_1Z[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_8.pt[0], muon_sorter_1/top_cand_comb_8.pt_34[0], muon_sorter_1/top_cand_comb_8.pt_46[0], muon_sorter_1/top_cand_comb_8.pt_52[0], muon_sorter_1/top_cand_comb_8.pt_58[0], muon_sorter_1/top_cand_comb_8.pt_64[0], muon_sorter_1/top_cand_comb_8.pt_76[0], muon_sorter_1/top_cand_comb_8.pt_82[0], muon_sorter_1/top_cand_comb_8.pt_88[0], muon_sorter_1/top_cand_comb_8.pt_106[0], muon_sorter_1/top_cand_comb_8.pt_106_RNO[0], muon_sorter_1/top_cand_comb_8.pt_112[0], muon_sorter_1/top_cand_comb_8.pt_118[0], muon_sorter_1/top_cand_comb_8.pt_124[0], muon_sorter_1/top_cand_comb_8.pt_130[0] (the first 15 of 114 listed).
Related violations: <none>

LUTLP-1#42 Critical Warning
Combinatorial Loop Alert  
114 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_6[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_15.pt[0], muon_sorter_1/top_cand_comb_15.pt_37[0], muon_sorter_1/top_cand_comb_15.pt_43[0], muon_sorter_1/top_cand_comb_15.pt_49[0], muon_sorter_1/top_cand_comb_15.pt_55[0], muon_sorter_1/top_cand_comb_15.pt_61[0], muon_sorter_1/top_cand_comb_15.pt_67[0], muon_sorter_1/top_cand_comb_15.pt_73[0], muon_sorter_1/top_cand_comb_15.pt_85[0], muon_sorter_1/top_cand_comb_15.pt_97[0], muon_sorter_1/top_cand_comb_15.pt_103[0], muon_sorter_1/top_cand_comb_15.pt_109[0], muon_sorter_1/top_cand_comb_15.pt_115[0], muon_sorter_1/top_cand_comb_15.pt_121[0], muon_sorter_1/top_cand_comb_15.pt_127[0] (the first 15 of 114 listed).
Related violations: <none>

LUTLP-1#43 Critical Warning
Combinatorial Loop Alert  
114 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_8[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_5.pt[2], muon_sorter_1/top_cand_comb_5.pt_25[2], muon_sorter_1/top_cand_comb_5.pt_31[2], muon_sorter_1/top_cand_comb_5.pt_37[2], muon_sorter_1/top_cand_comb_5.pt_49[2], muon_sorter_1/top_cand_comb_5.pt_55[2], muon_sorter_1/top_cand_comb_5.pt_61[2], muon_sorter_1/top_cand_comb_5.pt_67[2], muon_sorter_1/top_cand_comb_5.pt_73[2], muon_sorter_1/top_cand_comb_5.pt_85[2], muon_sorter_1/top_cand_comb_5.pt_91[2], muon_sorter_1/top_cand_comb_5.pt_97[2], muon_sorter_1/top_cand_comb_5.pt_109[2], muon_sorter_1/top_cand_comb_5.pt_115[2], muon_sorter_1/top_cand_comb_5.pt_121[2] (the first 15 of 114 listed).
Related violations: <none>

LUTLP-1#44 Critical Warning
Combinatorial Loop Alert  
114 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_108Z[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_0.pt_2[3], muon_sorter_1/top_cand_comb_0.pt_12[3], muon_sorter_1/top_cand_comb_0.pt_24[3], muon_sorter_1/top_cand_comb_0.pt_36[3], muon_sorter_1/top_cand_comb_0.pt_48[3], muon_sorter_1/top_cand_comb_0.pt_54[3], muon_sorter_1/top_cand_comb_0.pt_60[3], muon_sorter_1/top_cand_comb_0.pt_66[3], muon_sorter_1/top_cand_comb_0.pt_78[3], muon_sorter_1/top_cand_comb_0.pt_84[3], muon_sorter_1/top_cand_comb_0.pt_90[3], muon_sorter_1/top_cand_comb_0.pt_96[3], muon_sorter_1/top_cand_comb_0.pt_108[3], muon_sorter_1/top_cand_comb_0.pt_114[3], muon_sorter_1/top_cand_comb_0.pt_120[3] (the first 15 of 114 listed).
Related violations: <none>

LUTLP-1#45 Critical Warning
Combinatorial Loop Alert  
114 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_111Z[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_0.pt_9[1], muon_sorter_1/top_cand_comb_0.pt_21[1], muon_sorter_1/top_cand_comb_0.pt_33[1], muon_sorter_1/top_cand_comb_0.pt_39[1], muon_sorter_1/top_cand_comb_0.pt_45[1], muon_sorter_1/top_cand_comb_0.pt_51[1], muon_sorter_1/top_cand_comb_0.pt_57[1], muon_sorter_1/top_cand_comb_0.pt_63[1], muon_sorter_1/top_cand_comb_0.pt_69[1], muon_sorter_1/top_cand_comb_0.pt_75[1], muon_sorter_1/top_cand_comb_0.pt_99[1], muon_sorter_1/top_cand_comb_0.pt_99_RNO[1], muon_sorter_1/top_cand_comb_0.pt_111[1], muon_sorter_1/top_cand_comb_0.pt_117[1], muon_sorter_1/top_cand_comb_0.pt_123[1] (the first 15 of 114 listed).
Related violations: <none>

LUTLP-1#46 Critical Warning
Combinatorial Loop Alert  
114 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_15Z[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_10.pt[1], muon_sorter_1/top_cand_comb_10.pt_34[1], muon_sorter_1/top_cand_comb_10.pt_46[1], muon_sorter_1/top_cand_comb_10.pt_52[1], muon_sorter_1/top_cand_comb_10.pt_58[1], muon_sorter_1/top_cand_comb_10.pt_64[1], muon_sorter_1/top_cand_comb_10.pt_76[1], muon_sorter_1/top_cand_comb_10.pt_82[1], muon_sorter_1/top_cand_comb_10.pt_88[1], muon_sorter_1/top_cand_comb_10.pt_106[1], muon_sorter_1/top_cand_comb_10.pt_106_RNO[1], muon_sorter_1/top_cand_comb_10.pt_112[1], muon_sorter_1/top_cand_comb_10.pt_118[1], muon_sorter_1/top_cand_comb_10.pt_124[1], muon_sorter_1/top_cand_comb_10.pt_130[1] (the first 15 of 114 listed).
Related violations: <none>

LUTLP-1#47 Critical Warning
Combinatorial Loop Alert  
114 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_2_0[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_2.pt[0], muon_sorter_1/top_cand_comb_2.pt_7[0], muon_sorter_1/top_cand_comb_2.pt_19[0], muon_sorter_1/top_cand_comb_2.pt_31[0], muon_sorter_1/top_cand_comb_2.pt_37[0], muon_sorter_1/top_cand_comb_2.pt_49[0], muon_sorter_1/top_cand_comb_2.pt_55[0], muon_sorter_1/top_cand_comb_2.pt_61[0], muon_sorter_1/top_cand_comb_2.pt_67[0], muon_sorter_1/top_cand_comb_2.pt_73[0], muon_sorter_1/top_cand_comb_2.pt_85[0], muon_sorter_1/top_cand_comb_2.pt_97[0], muon_sorter_1/top_cand_comb_2.pt_109[0], muon_sorter_1/top_cand_comb_2.pt_115[0], muon_sorter_1/top_cand_comb_2.pt_121[0] (the first 15 of 114 listed).
Related violations: <none>

LUTLP-1#48 Critical Warning
Combinatorial Loop Alert  
114 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_2_0[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_2.pt[1], muon_sorter_1/top_cand_comb_2.pt_7[1], muon_sorter_1/top_cand_comb_2.pt_19[1], muon_sorter_1/top_cand_comb_2.pt_31[1], muon_sorter_1/top_cand_comb_2.pt_37[1], muon_sorter_1/top_cand_comb_2.pt_49[1], muon_sorter_1/top_cand_comb_2.pt_55[1], muon_sorter_1/top_cand_comb_2.pt_61[1], muon_sorter_1/top_cand_comb_2.pt_67[1], muon_sorter_1/top_cand_comb_2.pt_73[1], muon_sorter_1/top_cand_comb_2.pt_85[1], muon_sorter_1/top_cand_comb_2.pt_97[1], muon_sorter_1/top_cand_comb_2.pt_109[1], muon_sorter_1/top_cand_comb_2.pt_115[1], muon_sorter_1/top_cand_comb_2.pt_121[1] (the first 15 of 114 listed).
Related violations: <none>

LUTLP-1#49 Critical Warning
Combinatorial Loop Alert  
114 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_2_0[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_2.pt[2], muon_sorter_1/top_cand_comb_2.pt_13[2], muon_sorter_1/top_cand_comb_2.pt_25[2], muon_sorter_1/top_cand_comb_2.pt_37[2], muon_sorter_1/top_cand_comb_2.pt_49[2], muon_sorter_1/top_cand_comb_2.pt_55[2], muon_sorter_1/top_cand_comb_2.pt_61[2], muon_sorter_1/top_cand_comb_2.pt_67[2], muon_sorter_1/top_cand_comb_2.pt_73[2], muon_sorter_1/top_cand_comb_2.pt_79[2], muon_sorter_1/top_cand_comb_2.pt_85[2], muon_sorter_1/top_cand_comb_2.pt_91[2], muon_sorter_1/top_cand_comb_2.pt_97[2], muon_sorter_1/top_cand_comb_2.pt_109[2], muon_sorter_1/top_cand_comb_2.pt_115[2] (the first 15 of 114 listed).
Related violations: <none>

LUTLP-1#50 Critical Warning
Combinatorial Loop Alert  
115 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZZ[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_1.pt[2], muon_sorter_1/top_cand_comb_1.pt_10[2], muon_sorter_1/top_cand_comb_1.pt_22[2], muon_sorter_1/top_cand_comb_1.pt_34[2], muon_sorter_1/top_cand_comb_1.pt_46[2], muon_sorter_1/top_cand_comb_1.pt_52[2], muon_sorter_1/top_cand_comb_1.pt_58[2], muon_sorter_1/top_cand_comb_1.pt_64[2], muon_sorter_1/top_cand_comb_1.pt_70[2], muon_sorter_1/top_cand_comb_1.pt_82[2], muon_sorter_1/top_cand_comb_1.pt_88[2], muon_sorter_1/top_cand_comb_1.pt_100[2], muon_sorter_1/top_cand_comb_1.pt_100_RNO[2], muon_sorter_1/top_cand_comb_1.pt_112[2], muon_sorter_1/top_cand_comb_1.pt_118[2] (the first 15 of 115 listed).
Related violations: <none>

LUTLP-1#51 Critical Warning
Combinatorial Loop Alert  
115 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZZ[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_1.pt[3], muon_sorter_1/top_cand_comb_1.pt_4[3], muon_sorter_1/top_cand_comb_1.pt_16[3], muon_sorter_1/top_cand_comb_1.pt_28[3], muon_sorter_1/top_cand_comb_1.pt_34[3], muon_sorter_1/top_cand_comb_1.pt_46[3], muon_sorter_1/top_cand_comb_1.pt_52[3], muon_sorter_1/top_cand_comb_1.pt_58[3], muon_sorter_1/top_cand_comb_1.pt_64[3], muon_sorter_1/top_cand_comb_1.pt_70[3], muon_sorter_1/top_cand_comb_1.pt_82[3], muon_sorter_1/top_cand_comb_1.pt_88[3], muon_sorter_1/top_cand_comb_1.pt_100[3], muon_sorter_1/top_cand_comb_1.pt_100_RNO[3], muon_sorter_1/top_cand_comb_1.pt_112[3] (the first 15 of 115 listed).
Related violations: <none>

LUTLP-1#52 Critical Warning
Combinatorial Loop Alert  
115 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_2Z[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_3.pt[0], muon_sorter_1/top_cand_comb_3.pt_13[0], muon_sorter_1/top_cand_comb_3.pt_25[0], muon_sorter_1/top_cand_comb_3.pt_37[0], muon_sorter_1/top_cand_comb_3.pt_43[0], muon_sorter_1/top_cand_comb_3.pt_49[0], muon_sorter_1/top_cand_comb_3.pt_55[0], muon_sorter_1/top_cand_comb_3.pt_61[0], muon_sorter_1/top_cand_comb_3.pt_67[0], muon_sorter_1/top_cand_comb_3.pt_73[0], muon_sorter_1/top_cand_comb_3.pt_85[0], muon_sorter_1/top_cand_comb_3.pt_97[0], muon_sorter_1/top_cand_comb_3.pt_109[0], muon_sorter_1/top_cand_comb_3.pt_115[0], muon_sorter_1/top_cand_comb_3.pt_121[0] (the first 15 of 115 listed).
Related violations: <none>

LUTLP-1#53 Critical Warning
Combinatorial Loop Alert  
115 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_2Z[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_3.pt[2], muon_sorter_1/top_cand_comb_3.pt_7[2], muon_sorter_1/top_cand_comb_3.pt_13[2], muon_sorter_1/top_cand_comb_3.pt_19[2], muon_sorter_1/top_cand_comb_3.pt_31[2], muon_sorter_1/top_cand_comb_3.pt_37[2], muon_sorter_1/top_cand_comb_3.pt_43[2], muon_sorter_1/top_cand_comb_3.pt_49[2], muon_sorter_1/top_cand_comb_3.pt_55[2], muon_sorter_1/top_cand_comb_3.pt_61[2], muon_sorter_1/top_cand_comb_3.pt_67[2], muon_sorter_1/top_cand_comb_3.pt_79[2], muon_sorter_1/top_cand_comb_3.pt_85[2], muon_sorter_1/top_cand_comb_3.pt_91[2], muon_sorter_1/top_cand_comb_3.pt_97[2] (the first 15 of 115 listed).
Related violations: <none>

LUTLP-1#54 Critical Warning
Combinatorial Loop Alert  
115 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_6[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_15.pt[1], muon_sorter_1/top_cand_comb_15.pt_37[1], muon_sorter_1/top_cand_comb_15.pt_43[1], muon_sorter_1/top_cand_comb_15.pt_49[1], muon_sorter_1/top_cand_comb_15.pt_55[1], muon_sorter_1/top_cand_comb_15.pt_61[1], muon_sorter_1/top_cand_comb_15.pt_67[1], muon_sorter_1/top_cand_comb_15.pt_73[1], muon_sorter_1/top_cand_comb_15.pt_85[1], muon_sorter_1/top_cand_comb_15.pt_97[1], muon_sorter_1/top_cand_comb_15.pt_103[1], muon_sorter_1/top_cand_comb_15.pt_109[1], muon_sorter_1/top_cand_comb_15.pt_115[1], muon_sorter_1/top_cand_comb_15.pt_121[1], muon_sorter_1/top_cand_comb_15.pt_127[1] (the first 15 of 115 listed).
Related violations: <none>

LUTLP-1#55 Critical Warning
Combinatorial Loop Alert  
115 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_0_0[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_4.pt[2], muon_sorter_1/top_cand_comb_4.pt_13[2], muon_sorter_1/top_cand_comb_4.pt_25[2], muon_sorter_1/top_cand_comb_4.pt_31[2], muon_sorter_1/top_cand_comb_4.pt_37[2], muon_sorter_1/top_cand_comb_4.pt_43[2], muon_sorter_1/top_cand_comb_4.pt_49[2], muon_sorter_1/top_cand_comb_4.pt_55[2], muon_sorter_1/top_cand_comb_4.pt_61[2], muon_sorter_1/top_cand_comb_4.pt_67[2], muon_sorter_1/top_cand_comb_4.pt_73[2], muon_sorter_1/top_cand_comb_4.pt_85[2], muon_sorter_1/top_cand_comb_4.pt_91[2], muon_sorter_1/top_cand_comb_4.pt_97[2], muon_sorter_1/top_cand_comb_4.pt_109[2] (the first 15 of 115 listed).
Related violations: <none>

LUTLP-1#56 Critical Warning
Combinatorial Loop Alert  
115 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_0_0[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_4.pt[3], muon_sorter_1/top_cand_comb_4.pt_22[3], muon_sorter_1/top_cand_comb_4.pt_34[3], muon_sorter_1/top_cand_comb_4.pt_40[3], muon_sorter_1/top_cand_comb_4.pt_46[3], muon_sorter_1/top_cand_comb_4.pt_52[3], muon_sorter_1/top_cand_comb_4.pt_58[3], muon_sorter_1/top_cand_comb_4.pt_64[3], muon_sorter_1/top_cand_comb_4.pt_76[3], muon_sorter_1/top_cand_comb_4.pt_82[3], muon_sorter_1/top_cand_comb_4.pt_88[3], muon_sorter_1/top_cand_comb_4.pt_106[3], muon_sorter_1/top_cand_comb_4.pt_106_RNO[3], muon_sorter_1/top_cand_comb_4.pt_112[3], muon_sorter_1/top_cand_comb_4.pt_118[3] (the first 15 of 115 listed).
Related violations: <none>

LUTLP-1#57 Critical Warning
Combinatorial Loop Alert  
115 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_111Z[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_0.pt_9[0], muon_sorter_1/top_cand_comb_0.pt_21[0], muon_sorter_1/top_cand_comb_0.pt_33[0], muon_sorter_1/top_cand_comb_0.pt_39[0], muon_sorter_1/top_cand_comb_0.pt_45[0], muon_sorter_1/top_cand_comb_0.pt_51[0], muon_sorter_1/top_cand_comb_0.pt_57[0], muon_sorter_1/top_cand_comb_0.pt_63[0], muon_sorter_1/top_cand_comb_0.pt_69[0], muon_sorter_1/top_cand_comb_0.pt_75[0], muon_sorter_1/top_cand_comb_0.pt_99[0], muon_sorter_1/top_cand_comb_0.pt_99_RNO[0], muon_sorter_1/top_cand_comb_0.pt_111[0], muon_sorter_1/top_cand_comb_0.pt_117[0], muon_sorter_1/top_cand_comb_0.pt_123[0] (the first 15 of 115 listed).
Related violations: <none>

LUTLP-1#58 Critical Warning
Combinatorial Loop Alert  
115 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/pt_2_0[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_2.pt[3], muon_sorter_1/top_cand_comb_2.pt_7[3], muon_sorter_1/top_cand_comb_2.pt_19[3], muon_sorter_1/top_cand_comb_2.pt_31[3], muon_sorter_1/top_cand_comb_2.pt_37[3], muon_sorter_1/top_cand_comb_2.pt_49[3], muon_sorter_1/top_cand_comb_2.pt_55[3], muon_sorter_1/top_cand_comb_2.pt_61[3], muon_sorter_1/top_cand_comb_2.pt_67[3], muon_sorter_1/top_cand_comb_2.pt_73[3], muon_sorter_1/top_cand_comb_2.pt_79[3], muon_sorter_1/top_cand_comb_2.pt_85[3], muon_sorter_1/top_cand_comb_2.pt_91[3], muon_sorter_1/top_cand_comb_2.pt_97[3], muon_sorter_1/top_cand_comb_2.pt_109[3] (the first 15 of 115 listed).
Related violations: <none>

LUTLP-1#59 Critical Warning
Combinatorial Loop Alert  
116 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZZ[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_1.pt[0], muon_sorter_1/top_cand_comb_1.pt_10[0], muon_sorter_1/top_cand_comb_1.pt_22[0], muon_sorter_1/top_cand_comb_1.pt_34[0], muon_sorter_1/top_cand_comb_1.pt_46[0], muon_sorter_1/top_cand_comb_1.pt_52[0], muon_sorter_1/top_cand_comb_1.pt_58[0], muon_sorter_1/top_cand_comb_1.pt_64[0], muon_sorter_1/top_cand_comb_1.pt_76[0], muon_sorter_1/top_cand_comb_1.pt_82[0], muon_sorter_1/top_cand_comb_1.pt_88[0], muon_sorter_1/top_cand_comb_1.pt_106[0], muon_sorter_1/top_cand_comb_1.pt_106_RNO[0], muon_sorter_1/top_cand_comb_1.pt_112[0], muon_sorter_1/top_cand_comb_1.pt_118[0] (the first 15 of 116 listed).
Related violations: <none>

LUTLP-1#60 Critical Warning
Combinatorial Loop Alert  
116 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_2Z[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_3.pt[3], muon_sorter_1/top_cand_comb_3.pt_7[3], muon_sorter_1/top_cand_comb_3.pt_13[3], muon_sorter_1/top_cand_comb_3.pt_19[3], muon_sorter_1/top_cand_comb_3.pt_31[3], muon_sorter_1/top_cand_comb_3.pt_37[3], muon_sorter_1/top_cand_comb_3.pt_43[3], muon_sorter_1/top_cand_comb_3.pt_49[3], muon_sorter_1/top_cand_comb_3.pt_55[3], muon_sorter_1/top_cand_comb_3.pt_61[3], muon_sorter_1/top_cand_comb_3.pt_67[3], muon_sorter_1/top_cand_comb_3.pt_73[3], muon_sorter_1/top_cand_comb_3.pt_79[3], muon_sorter_1/top_cand_comb_3.pt_85[3], muon_sorter_1/top_cand_comb_3.pt_91[3] (the first 15 of 116 listed).
Related violations: <none>

LUTLP-1#61 Critical Warning
Combinatorial Loop Alert  
116 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_6[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_15.pt[3], muon_sorter_1/top_cand_comb_15.pt_37[3], muon_sorter_1/top_cand_comb_15.pt_43[3], muon_sorter_1/top_cand_comb_15.pt_49[3], muon_sorter_1/top_cand_comb_15.pt_55[3], muon_sorter_1/top_cand_comb_15.pt_61[3], muon_sorter_1/top_cand_comb_15.pt_67[3], muon_sorter_1/top_cand_comb_15.pt_73[3], muon_sorter_1/top_cand_comb_15.pt_85[3], muon_sorter_1/top_cand_comb_15.pt_91[3], muon_sorter_1/top_cand_comb_15.pt_97[3], muon_sorter_1/top_cand_comb_15.pt_103[3], muon_sorter_1/top_cand_comb_15.pt_109[3], muon_sorter_1/top_cand_comb_15.pt_115[3], muon_sorter_1/top_cand_comb_15.pt_121[3] (the first 15 of 116 listed).
Related violations: <none>

LUTLP-1#62 Critical Warning
Combinatorial Loop Alert  
116 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_9[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_0.pt[2], muon_sorter_1/top_cand_comb_0.pt_12[2], muon_sorter_1/top_cand_comb_0.pt_27[2], muon_sorter_1/top_cand_comb_0.pt_33[2], muon_sorter_1/top_cand_comb_0.pt_39[2], muon_sorter_1/top_cand_comb_0.pt_45[2], muon_sorter_1/top_cand_comb_0.pt_51[2], muon_sorter_1/top_cand_comb_0.pt_57[2], muon_sorter_1/top_cand_comb_0.pt_63[2], muon_sorter_1/top_cand_comb_0.pt_69[2], muon_sorter_1/top_cand_comb_0.pt_75[2], muon_sorter_1/top_cand_comb_0.pt_81[2], muon_sorter_1/top_cand_comb_0.pt_93[2], muon_sorter_1/top_cand_comb_0.pt_93_RNO[2], muon_sorter_1/top_cand_comb_0.pt_99[2] (the first 15 of 116 listed).
Related violations: <none>

LUTLP-1#63 Critical Warning
Combinatorial Loop Alert  
117 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZZ[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_1.pt[1], muon_sorter_1/top_cand_comb_1.pt_10[1], muon_sorter_1/top_cand_comb_1.pt_22[1], muon_sorter_1/top_cand_comb_1.pt_34[1], muon_sorter_1/top_cand_comb_1.pt_46[1], muon_sorter_1/top_cand_comb_1.pt_52[1], muon_sorter_1/top_cand_comb_1.pt_58[1], muon_sorter_1/top_cand_comb_1.pt_64[1], muon_sorter_1/top_cand_comb_1.pt_76[1], muon_sorter_1/top_cand_comb_1.pt_82[1], muon_sorter_1/top_cand_comb_1.pt_88[1], muon_sorter_1/top_cand_comb_1.pt_106[1], muon_sorter_1/top_cand_comb_1.pt_106_RNO[1], muon_sorter_1/top_cand_comb_1.pt_112[1], muon_sorter_1/top_cand_comb_1.pt_118[1] (the first 15 of 117 listed).
Related violations: <none>

LUTLP-1#64 Critical Warning
Combinatorial Loop Alert  
117 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/ptZ_6[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_15.pt[2], muon_sorter_1/top_cand_comb_15.pt_37[2], muon_sorter_1/top_cand_comb_15.pt_43[2], muon_sorter_1/top_cand_comb_15.pt_49[2], muon_sorter_1/top_cand_comb_15.pt_55[2], muon_sorter_1/top_cand_comb_15.pt_61[2], muon_sorter_1/top_cand_comb_15.pt_67[2], muon_sorter_1/top_cand_comb_15.pt_73[2], muon_sorter_1/top_cand_comb_15.pt_85[2], muon_sorter_1/top_cand_comb_15.pt_91[2], muon_sorter_1/top_cand_comb_15.pt_97[2], muon_sorter_1/top_cand_comb_15.pt_103[2], muon_sorter_1/top_cand_comb_15.pt_109[2], muon_sorter_1/top_cand_comb_15.pt_115[2], muon_sorter_1/top_cand_comb_15.pt_121[2] (the first 15 of 117 listed).
Related violations: <none>

LUTLP-1#65 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_27[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_14.roi[3], muon_sorter_1/top_cand_comb_14.roi_37[3], muon_sorter_1/top_cand_comb_14.roi_43[3], muon_sorter_1/top_cand_comb_14.roi_49[3], muon_sorter_1/top_cand_comb_14.roi_55[3], muon_sorter_1/top_cand_comb_14.roi_61[3], muon_sorter_1/top_cand_comb_14.roi_67[3], muon_sorter_1/top_cand_comb_14.roi_73[3], muon_sorter_1/top_cand_comb_14.roi_79[3], muon_sorter_1/top_cand_comb_14.roi_85[3], muon_sorter_1/top_cand_comb_14.roi_91[3], muon_sorter_1/top_cand_comb_14.roi_97[3], muon_sorter_1/top_cand_comb_14.roi_103[3], muon_sorter_1/top_cand_comb_14.roi_109[3], muon_sorter_1/top_cand_comb_14.roi_115[3] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#66 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_27[5]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_14.roi[5], muon_sorter_1/top_cand_comb_14.roi_40[5], muon_sorter_1/top_cand_comb_14.roi_46[5], muon_sorter_1/top_cand_comb_14.roi_52[5], muon_sorter_1/top_cand_comb_14.roi_58[5], muon_sorter_1/top_cand_comb_14.roi_64[5], muon_sorter_1/top_cand_comb_14.roi_70[5], muon_sorter_1/top_cand_comb_14.roi_76[5], muon_sorter_1/top_cand_comb_14.roi_82[5], muon_sorter_1/top_cand_comb_14.roi_88[5], muon_sorter_1/top_cand_comb_14.roi_100[5], muon_sorter_1/top_cand_comb_14.roi_100_RNO[5], muon_sorter_1/top_cand_comb_14.roi_106[5], muon_sorter_1/top_cand_comb_14.roi_112[5], muon_sorter_1/top_cand_comb_14.roi_118[5] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#67 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_27[7]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_14.roi[7], muon_sorter_1/top_cand_comb_14.roi_40[7], muon_sorter_1/top_cand_comb_14.roi_46[7], muon_sorter_1/top_cand_comb_14.roi_52[7], muon_sorter_1/top_cand_comb_14.roi_58[7], muon_sorter_1/top_cand_comb_14.roi_64[7], muon_sorter_1/top_cand_comb_14.roi_70[7], muon_sorter_1/top_cand_comb_14.roi_76[7], muon_sorter_1/top_cand_comb_14.roi_82[7], muon_sorter_1/top_cand_comb_14.roi_88[7], muon_sorter_1/top_cand_comb_14.roi_100[7], muon_sorter_1/top_cand_comb_14.roi_100_RNO[7], muon_sorter_1/top_cand_comb_14.roi_106[7], muon_sorter_1/top_cand_comb_14.roi_112[7], muon_sorter_1/top_cand_comb_14.roi_118[7] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#68 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_29[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_15.roi[0], muon_sorter_1/top_cand_comb_15.roi_37[0], muon_sorter_1/top_cand_comb_15.roi_43[0], muon_sorter_1/top_cand_comb_15.roi_49[0], muon_sorter_1/top_cand_comb_15.roi_55[0], muon_sorter_1/top_cand_comb_15.roi_61[0], muon_sorter_1/top_cand_comb_15.roi_67[0], muon_sorter_1/top_cand_comb_15.roi_73[0], muon_sorter_1/top_cand_comb_15.roi_79[0], muon_sorter_1/top_cand_comb_15.roi_85[0], muon_sorter_1/top_cand_comb_15.roi_91[0], muon_sorter_1/top_cand_comb_15.roi_97[0], muon_sorter_1/top_cand_comb_15.roi_103[0], muon_sorter_1/top_cand_comb_15.roi_109[0], muon_sorter_1/top_cand_comb_15.roi_115[0] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#69 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_29[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_14.roi[1], muon_sorter_1/top_cand_comb_14.roi_37[1], muon_sorter_1/top_cand_comb_14.roi_43[1], muon_sorter_1/top_cand_comb_14.roi_49[1], muon_sorter_1/top_cand_comb_14.roi_55[1], muon_sorter_1/top_cand_comb_14.roi_61[1], muon_sorter_1/top_cand_comb_14.roi_67[1], muon_sorter_1/top_cand_comb_14.roi_73[1], muon_sorter_1/top_cand_comb_14.roi_79[1], muon_sorter_1/top_cand_comb_14.roi_85[1], muon_sorter_1/top_cand_comb_14.roi_91[1], muon_sorter_1/top_cand_comb_14.roi_97[1], muon_sorter_1/top_cand_comb_14.roi_103[1], muon_sorter_1/top_cand_comb_14.roi_109[1], muon_sorter_1/top_cand_comb_14.roi_115[1] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#70 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_29[4]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_14.roi[4], muon_sorter_1/top_cand_comb_14.roi_40[4], muon_sorter_1/top_cand_comb_14.roi_46[4], muon_sorter_1/top_cand_comb_14.roi_52[4], muon_sorter_1/top_cand_comb_14.roi_58[4], muon_sorter_1/top_cand_comb_14.roi_64[4], muon_sorter_1/top_cand_comb_14.roi_70[4], muon_sorter_1/top_cand_comb_14.roi_76[4], muon_sorter_1/top_cand_comb_14.roi_82[4], muon_sorter_1/top_cand_comb_14.roi_88[4], muon_sorter_1/top_cand_comb_14.roi_100[4], muon_sorter_1/top_cand_comb_14.roi_100_RNO[4], muon_sorter_1/top_cand_comb_14.roi_106[4], muon_sorter_1/top_cand_comb_14.roi_112[4], muon_sorter_1/top_cand_comb_14.roi_118[4] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#71 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_30[6]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_14.roi[6], muon_sorter_1/top_cand_comb_14.roi_40[6], muon_sorter_1/top_cand_comb_14.roi_46[6], muon_sorter_1/top_cand_comb_14.roi_52[6], muon_sorter_1/top_cand_comb_14.roi_58[6], muon_sorter_1/top_cand_comb_14.roi_64[6], muon_sorter_1/top_cand_comb_14.roi_70[6], muon_sorter_1/top_cand_comb_14.roi_76[6], muon_sorter_1/top_cand_comb_14.roi_82[6], muon_sorter_1/top_cand_comb_14.roi_88[6], muon_sorter_1/top_cand_comb_14.roi_100[6], muon_sorter_1/top_cand_comb_14.roi_100_RNO[6], muon_sorter_1/top_cand_comb_14.roi_106[6], muon_sorter_1/top_cand_comb_14.roi_112[6], muon_sorter_1/top_cand_comb_14.roi_118[6] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#72 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_32[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_14.roi[2], muon_sorter_1/top_cand_comb_14.roi_40[2], muon_sorter_1/top_cand_comb_14.roi_46[2], muon_sorter_1/top_cand_comb_14.roi_52[2], muon_sorter_1/top_cand_comb_14.roi_58[2], muon_sorter_1/top_cand_comb_14.roi_64[2], muon_sorter_1/top_cand_comb_14.roi_70[2], muon_sorter_1/top_cand_comb_14.roi_76[2], muon_sorter_1/top_cand_comb_14.roi_82[2], muon_sorter_1/top_cand_comb_14.roi_88[2], muon_sorter_1/top_cand_comb_14.roi_100[2], muon_sorter_1/top_cand_comb_14.roi_100_RNO[2], muon_sorter_1/top_cand_comb_14.roi_106[2], muon_sorter_1/top_cand_comb_14.roi_112[2], muon_sorter_1/top_cand_comb_14.roi_118[2] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#73 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_34[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_14.roi[0], muon_sorter_1/top_cand_comb_14.roi_40[0], muon_sorter_1/top_cand_comb_14.roi_46[0], muon_sorter_1/top_cand_comb_14.roi_52[0], muon_sorter_1/top_cand_comb_14.roi_58[0], muon_sorter_1/top_cand_comb_14.roi_64[0], muon_sorter_1/top_cand_comb_14.roi_70[0], muon_sorter_1/top_cand_comb_14.roi_76[0], muon_sorter_1/top_cand_comb_14.roi_82[0], muon_sorter_1/top_cand_comb_14.roi_88[0], muon_sorter_1/top_cand_comb_14.roi_100[0], muon_sorter_1/top_cand_comb_14.roi_100_RNO[0], muon_sorter_1/top_cand_comb_14.roi_106[0], muon_sorter_1/top_cand_comb_14.roi_112[0], muon_sorter_1/top_cand_comb_14.roi_118[0] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#74 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_36[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_13.roi[3], muon_sorter_1/top_cand_comb_13.roi_37[3], muon_sorter_1/top_cand_comb_13.roi_43[3], muon_sorter_1/top_cand_comb_13.roi_49[3], muon_sorter_1/top_cand_comb_13.roi_55[3], muon_sorter_1/top_cand_comb_13.roi_61[3], muon_sorter_1/top_cand_comb_13.roi_67[3], muon_sorter_1/top_cand_comb_13.roi_73[3], muon_sorter_1/top_cand_comb_13.roi_79[3], muon_sorter_1/top_cand_comb_13.roi_85[3], muon_sorter_1/top_cand_comb_13.roi_91[3], muon_sorter_1/top_cand_comb_13.roi_103[3], muon_sorter_1/top_cand_comb_13.roi_103_RNO[3], muon_sorter_1/top_cand_comb_13.roi_109[3], muon_sorter_1/top_cand_comb_13.roi_139[3] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#75 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_36[6]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_13.roi[6], muon_sorter_1/top_cand_comb_13.roi_37[6], muon_sorter_1/top_cand_comb_13.roi_43[6], muon_sorter_1/top_cand_comb_13.roi_49[6], muon_sorter_1/top_cand_comb_13.roi_55[6], muon_sorter_1/top_cand_comb_13.roi_61[6], muon_sorter_1/top_cand_comb_13.roi_67[6], muon_sorter_1/top_cand_comb_13.roi_73[6], muon_sorter_1/top_cand_comb_13.roi_79[6], muon_sorter_1/top_cand_comb_13.roi_85[6], muon_sorter_1/top_cand_comb_13.roi_91[6], muon_sorter_1/top_cand_comb_13.roi_103[6], muon_sorter_1/top_cand_comb_13.roi_103_RNO[6], muon_sorter_1/top_cand_comb_13.roi_109[6], muon_sorter_1/top_cand_comb_13.roi_139[6] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#76 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_37[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_13.roi[1], muon_sorter_1/top_cand_comb_13.roi_37[1], muon_sorter_1/top_cand_comb_13.roi_43[1], muon_sorter_1/top_cand_comb_13.roi_49[1], muon_sorter_1/top_cand_comb_13.roi_55[1], muon_sorter_1/top_cand_comb_13.roi_61[1], muon_sorter_1/top_cand_comb_13.roi_67[1], muon_sorter_1/top_cand_comb_13.roi_73[1], muon_sorter_1/top_cand_comb_13.roi_79[1], muon_sorter_1/top_cand_comb_13.roi_85[1], muon_sorter_1/top_cand_comb_13.roi_91[1], muon_sorter_1/top_cand_comb_13.roi_103[1], muon_sorter_1/top_cand_comb_13.roi_103_RNO[1], muon_sorter_1/top_cand_comb_13.roi_109[1], muon_sorter_1/top_cand_comb_13.roi_115[1] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#77 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_37[4]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_13.roi[4], muon_sorter_1/top_cand_comb_13.roi_37[4], muon_sorter_1/top_cand_comb_13.roi_43[4], muon_sorter_1/top_cand_comb_13.roi_49[4], muon_sorter_1/top_cand_comb_13.roi_55[4], muon_sorter_1/top_cand_comb_13.roi_61[4], muon_sorter_1/top_cand_comb_13.roi_67[4], muon_sorter_1/top_cand_comb_13.roi_73[4], muon_sorter_1/top_cand_comb_13.roi_79[4], muon_sorter_1/top_cand_comb_13.roi_85[4], muon_sorter_1/top_cand_comb_13.roi_91[4], muon_sorter_1/top_cand_comb_13.roi_103[4], muon_sorter_1/top_cand_comb_13.roi_103_RNO[4], muon_sorter_1/top_cand_comb_13.roi_109[4], muon_sorter_1/top_cand_comb_13.roi_139[4] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#78 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_37[5]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_13.roi[5], muon_sorter_1/top_cand_comb_13.roi_37[5], muon_sorter_1/top_cand_comb_13.roi_43[5], muon_sorter_1/top_cand_comb_13.roi_49[5], muon_sorter_1/top_cand_comb_13.roi_55[5], muon_sorter_1/top_cand_comb_13.roi_61[5], muon_sorter_1/top_cand_comb_13.roi_67[5], muon_sorter_1/top_cand_comb_13.roi_73[5], muon_sorter_1/top_cand_comb_13.roi_79[5], muon_sorter_1/top_cand_comb_13.roi_85[5], muon_sorter_1/top_cand_comb_13.roi_91[5], muon_sorter_1/top_cand_comb_13.roi_103[5], muon_sorter_1/top_cand_comb_13.roi_103_RNO[5], muon_sorter_1/top_cand_comb_13.roi_109[5], muon_sorter_1/top_cand_comb_13.roi_115[5] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#79 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_38[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_13.roi[0], muon_sorter_1/top_cand_comb_13.roi_37[0], muon_sorter_1/top_cand_comb_13.roi_43[0], muon_sorter_1/top_cand_comb_13.roi_49[0], muon_sorter_1/top_cand_comb_13.roi_55[0], muon_sorter_1/top_cand_comb_13.roi_61[0], muon_sorter_1/top_cand_comb_13.roi_67[0], muon_sorter_1/top_cand_comb_13.roi_73[0], muon_sorter_1/top_cand_comb_13.roi_79[0], muon_sorter_1/top_cand_comb_13.roi_85[0], muon_sorter_1/top_cand_comb_13.roi_91[0], muon_sorter_1/top_cand_comb_13.roi_103[0], muon_sorter_1/top_cand_comb_13.roi_103_RNO[0], muon_sorter_1/top_cand_comb_13.roi_109[0], muon_sorter_1/top_cand_comb_13.roi_139[0] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#80 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_38[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_13.roi[2], muon_sorter_1/top_cand_comb_13.roi_40[2], muon_sorter_1/top_cand_comb_13.roi_46[2], muon_sorter_1/top_cand_comb_13.roi_52[2], muon_sorter_1/top_cand_comb_13.roi_58[2], muon_sorter_1/top_cand_comb_13.roi_64[2], muon_sorter_1/top_cand_comb_13.roi_70[2], muon_sorter_1/top_cand_comb_13.roi_76[2], muon_sorter_1/top_cand_comb_13.roi_82[2], muon_sorter_1/top_cand_comb_13.roi_88[2], muon_sorter_1/top_cand_comb_13.roi_106[2], muon_sorter_1/top_cand_comb_13.roi_106_RNO[2], muon_sorter_1/top_cand_comb_13.roi_106_RNO_0[2], muon_sorter_1/top_cand_comb_13.roi_112[2], muon_sorter_1/top_cand_comb_13.roi_118[2] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#81 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_27[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_15.sector[1], muon_sorter_1/top_cand_comb_15.sector_37[1], muon_sorter_1/top_cand_comb_15.sector_43[1], muon_sorter_1/top_cand_comb_15.sector_49[1], muon_sorter_1/top_cand_comb_15.sector_55[1], muon_sorter_1/top_cand_comb_15.sector_61[1], muon_sorter_1/top_cand_comb_15.sector_67[1], muon_sorter_1/top_cand_comb_15.sector_73[1], muon_sorter_1/top_cand_comb_15.sector_79[1], muon_sorter_1/top_cand_comb_15.sector_85[1], muon_sorter_1/top_cand_comb_15.sector_91[1], muon_sorter_1/top_cand_comb_15.sector_103[1], muon_sorter_1/top_cand_comb_15.sector_103_RNO[1], muon_sorter_1/top_cand_comb_15.sector_109[1], muon_sorter_1/top_cand_comb_15.sector_115[1] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#82 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_27[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_14.sector[2], muon_sorter_1/top_cand_comb_14.sector_37[2], muon_sorter_1/top_cand_comb_14.sector_43[2], muon_sorter_1/top_cand_comb_14.sector_49[2], muon_sorter_1/top_cand_comb_14.sector_55[2], muon_sorter_1/top_cand_comb_14.sector_61[2], muon_sorter_1/top_cand_comb_14.sector_67[2], muon_sorter_1/top_cand_comb_14.sector_73[2], muon_sorter_1/top_cand_comb_14.sector_79[2], muon_sorter_1/top_cand_comb_14.sector_85[2], muon_sorter_1/top_cand_comb_14.sector_91[2], muon_sorter_1/top_cand_comb_14.sector_97[2], muon_sorter_1/top_cand_comb_14.sector_103[2], muon_sorter_1/top_cand_comb_14.sector_109[2], muon_sorter_1/top_cand_comb_14.sector_115[2] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#83 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_30[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_14.sector[1], muon_sorter_1/top_cand_comb_14.sector_40[1], muon_sorter_1/top_cand_comb_14.sector_46[1], muon_sorter_1/top_cand_comb_14.sector_52[1], muon_sorter_1/top_cand_comb_14.sector_58[1], muon_sorter_1/top_cand_comb_14.sector_64[1], muon_sorter_1/top_cand_comb_14.sector_70[1], muon_sorter_1/top_cand_comb_14.sector_76[1], muon_sorter_1/top_cand_comb_14.sector_82[1], muon_sorter_1/top_cand_comb_14.sector_88[1], muon_sorter_1/top_cand_comb_14.sector_94[1], muon_sorter_1/top_cand_comb_14.sector_100[1], muon_sorter_1/top_cand_comb_14.sector_106[1], muon_sorter_1/top_cand_comb_14.sector_112[1], muon_sorter_1/top_cand_comb_14.sector_118[1] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#84 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_30[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_14.sector[3], muon_sorter_1/top_cand_comb_14.sector_37[3], muon_sorter_1/top_cand_comb_14.sector_43[3], muon_sorter_1/top_cand_comb_14.sector_49[3], muon_sorter_1/top_cand_comb_14.sector_55[3], muon_sorter_1/top_cand_comb_14.sector_61[3], muon_sorter_1/top_cand_comb_14.sector_67[3], muon_sorter_1/top_cand_comb_14.sector_73[3], muon_sorter_1/top_cand_comb_14.sector_79[3], muon_sorter_1/top_cand_comb_14.sector_85[3], muon_sorter_1/top_cand_comb_14.sector_91[3], muon_sorter_1/top_cand_comb_14.sector_97[3], muon_sorter_1/top_cand_comb_14.sector_103[3], muon_sorter_1/top_cand_comb_14.sector_109[3], muon_sorter_1/top_cand_comb_14.sector_115[3] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#85 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_36[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_13.sector[3], muon_sorter_1/top_cand_comb_13.sector_37[3], muon_sorter_1/top_cand_comb_13.sector_43[3], muon_sorter_1/top_cand_comb_13.sector_49[3], muon_sorter_1/top_cand_comb_13.sector_55[3], muon_sorter_1/top_cand_comb_13.sector_61[3], muon_sorter_1/top_cand_comb_13.sector_67[3], muon_sorter_1/top_cand_comb_13.sector_73[3], muon_sorter_1/top_cand_comb_13.sector_79[3], muon_sorter_1/top_cand_comb_13.sector_85[3], muon_sorter_1/top_cand_comb_13.sector_91[3], muon_sorter_1/top_cand_comb_13.sector_103[3], muon_sorter_1/top_cand_comb_13.sector_103_RNO[3], muon_sorter_1/top_cand_comb_13.sector_109[3], muon_sorter_1/top_cand_comb_13.sector_139[3] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#86 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_37[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_13.sector[2], muon_sorter_1/top_cand_comb_13.sector_37[2], muon_sorter_1/top_cand_comb_13.sector_43[2], muon_sorter_1/top_cand_comb_13.sector_49[2], muon_sorter_1/top_cand_comb_13.sector_55[2], muon_sorter_1/top_cand_comb_13.sector_61[2], muon_sorter_1/top_cand_comb_13.sector_67[2], muon_sorter_1/top_cand_comb_13.sector_73[2], muon_sorter_1/top_cand_comb_13.sector_79[2], muon_sorter_1/top_cand_comb_13.sector_85[2], muon_sorter_1/top_cand_comb_13.sector_91[2], muon_sorter_1/top_cand_comb_13.sector_103[2], muon_sorter_1/top_cand_comb_13.sector_103_RNO[2], muon_sorter_1/top_cand_comb_13.sector_109[2], muon_sorter_1/top_cand_comb_13.sector_115[2] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#87 Critical Warning
Combinatorial Loop Alert  
122 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_38[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_13.sector[1], muon_sorter_1/top_cand_comb_13.sector_40[1], muon_sorter_1/top_cand_comb_13.sector_46[1], muon_sorter_1/top_cand_comb_13.sector_52[1], muon_sorter_1/top_cand_comb_13.sector_58[1], muon_sorter_1/top_cand_comb_13.sector_64[1], muon_sorter_1/top_cand_comb_13.sector_70[1], muon_sorter_1/top_cand_comb_13.sector_76[1], muon_sorter_1/top_cand_comb_13.sector_82[1], muon_sorter_1/top_cand_comb_13.sector_88[1], muon_sorter_1/top_cand_comb_13.sector_94[1], muon_sorter_1/top_cand_comb_13.sector_100[1], muon_sorter_1/top_cand_comb_13.sector_106[1], muon_sorter_1/top_cand_comb_13.sector_112[1], muon_sorter_1/top_cand_comb_13.sector_118[1] (the first 15 of 122 listed).
Related violations: <none>

LUTLP-1#88 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_11[4]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_15.roi[4], muon_sorter_1/top_cand_comb_15.roi_34[4], muon_sorter_1/top_cand_comb_15.roi_40_i_m2[4], muon_sorter_1/top_cand_comb_15.roi_46_i_m2[4], muon_sorter_1/top_cand_comb_15.roi_52_i_m2[4], muon_sorter_1/top_cand_comb_15.roi_58[4], muon_sorter_1/top_cand_comb_15.roi_64[4], muon_sorter_1/top_cand_comb_15.roi_70[4], muon_sorter_1/top_cand_comb_15.roi_76[4], muon_sorter_1/top_cand_comb_15.roi_82[4], muon_sorter_1/top_cand_comb_15.roi_88[4], muon_sorter_1/top_cand_comb_15.roi_100[4], muon_sorter_1/top_cand_comb_15.roi_100_RNO[4], muon_sorter_1/top_cand_comb_15.roi_106[4], muon_sorter_1/top_cand_comb_15.roi_112[4] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#89 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_12[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_15.roi[3], muon_sorter_1/top_cand_comb_15.roi_34[3], muon_sorter_1/top_cand_comb_15.roi_40[3], muon_sorter_1/top_cand_comb_15.roi_46[3], muon_sorter_1/top_cand_comb_15.roi_52[3], muon_sorter_1/top_cand_comb_15.roi_58[3], muon_sorter_1/top_cand_comb_15.roi_64[3], muon_sorter_1/top_cand_comb_15.roi_70[3], muon_sorter_1/top_cand_comb_15.roi_76[3], muon_sorter_1/top_cand_comb_15.roi_82[3], muon_sorter_1/top_cand_comb_15.roi_88[3], muon_sorter_1/top_cand_comb_15.roi_100[3], muon_sorter_1/top_cand_comb_15.roi_100_RNO[3], muon_sorter_1/top_cand_comb_15.roi_106[3], muon_sorter_1/top_cand_comb_15.roi_112[3] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#90 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_12[5]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_15.roi[5], muon_sorter_1/top_cand_comb_15.roi_34[5], muon_sorter_1/top_cand_comb_15.roi_40[5], muon_sorter_1/top_cand_comb_15.roi_46[5], muon_sorter_1/top_cand_comb_15.roi_52[5], muon_sorter_1/top_cand_comb_15.roi_58[5], muon_sorter_1/top_cand_comb_15.roi_64[5], muon_sorter_1/top_cand_comb_15.roi_70[5], muon_sorter_1/top_cand_comb_15.roi_76[5], muon_sorter_1/top_cand_comb_15.roi_82[5], muon_sorter_1/top_cand_comb_15.roi_88[5], muon_sorter_1/top_cand_comb_15.roi_100[5], muon_sorter_1/top_cand_comb_15.roi_100_RNO[5], muon_sorter_1/top_cand_comb_15.roi_106[5], muon_sorter_1/top_cand_comb_15.roi_112[5] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#91 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_14[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_15.roi[1], muon_sorter_1/top_cand_comb_15.roi_34[1], muon_sorter_1/top_cand_comb_15.roi_40[1], muon_sorter_1/top_cand_comb_15.roi_46[1], muon_sorter_1/top_cand_comb_15.roi_52[1], muon_sorter_1/top_cand_comb_15.roi_58[1], muon_sorter_1/top_cand_comb_15.roi_64[1], muon_sorter_1/top_cand_comb_15.roi_70[1], muon_sorter_1/top_cand_comb_15.roi_76[1], muon_sorter_1/top_cand_comb_15.roi_82[1], muon_sorter_1/top_cand_comb_15.roi_88[1], muon_sorter_1/top_cand_comb_15.roi_100[1], muon_sorter_1/top_cand_comb_15.roi_100_RNO[1], muon_sorter_1/top_cand_comb_15.roi_106[1], muon_sorter_1/top_cand_comb_15.roi_112[1] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#92 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_14[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_11.roi[3], muon_sorter_1/top_cand_comb_11.roi_31[3], muon_sorter_1/top_cand_comb_11.roi_37[3], muon_sorter_1/top_cand_comb_11.roi_43[3], muon_sorter_1/top_cand_comb_11.roi_49[3], muon_sorter_1/top_cand_comb_11.roi_55[3], muon_sorter_1/top_cand_comb_11.roi_61[3], muon_sorter_1/top_cand_comb_11.roi_67[3], muon_sorter_1/top_cand_comb_11.roi_73[3], muon_sorter_1/top_cand_comb_11.roi_79[3], muon_sorter_1/top_cand_comb_11.roi_85[3], muon_sorter_1/top_cand_comb_11.roi_91[3], muon_sorter_1/top_cand_comb_11.roi_97[3], muon_sorter_1/top_cand_comb_11.roi_103[3], muon_sorter_1/top_cand_comb_11.roi_109[3] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#93 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_14[7]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_15.roi[7], muon_sorter_1/top_cand_comb_15.roi_34[7], muon_sorter_1/top_cand_comb_15.roi_40[7], muon_sorter_1/top_cand_comb_15.roi_46[7], muon_sorter_1/top_cand_comb_15.roi_52[7], muon_sorter_1/top_cand_comb_15.roi_58[7], muon_sorter_1/top_cand_comb_15.roi_64[7], muon_sorter_1/top_cand_comb_15.roi_70[7], muon_sorter_1/top_cand_comb_15.roi_76[7], muon_sorter_1/top_cand_comb_15.roi_82[7], muon_sorter_1/top_cand_comb_15.roi_88[7], muon_sorter_1/top_cand_comb_15.roi_100[7], muon_sorter_1/top_cand_comb_15.roi_100_RNO[7], muon_sorter_1/top_cand_comb_15.roi_106[7], muon_sorter_1/top_cand_comb_15.roi_112[7] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#94 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_15[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_11.roi[1], muon_sorter_1/top_cand_comb_11.roi_31[1], muon_sorter_1/top_cand_comb_11.roi_37[1], muon_sorter_1/top_cand_comb_11.roi_43[1], muon_sorter_1/top_cand_comb_11.roi_49[1], muon_sorter_1/top_cand_comb_11.roi_55[1], muon_sorter_1/top_cand_comb_11.roi_61[1], muon_sorter_1/top_cand_comb_11.roi_67[1], muon_sorter_1/top_cand_comb_11.roi_73[1], muon_sorter_1/top_cand_comb_11.roi_79[1], muon_sorter_1/top_cand_comb_11.roi_85[1], muon_sorter_1/top_cand_comb_11.roi_91[1], muon_sorter_1/top_cand_comb_11.roi_97[1], muon_sorter_1/top_cand_comb_11.roi_103[1], muon_sorter_1/top_cand_comb_11.roi_109[1] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#95 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_15[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_12.roi[3], muon_sorter_1/top_cand_comb_12.roi_31[3], muon_sorter_1/top_cand_comb_12.roi_37[3], muon_sorter_1/top_cand_comb_12.roi_43[3], muon_sorter_1/top_cand_comb_12.roi_49[3], muon_sorter_1/top_cand_comb_12.roi_55[3], muon_sorter_1/top_cand_comb_12.roi_61[3], muon_sorter_1/top_cand_comb_12.roi_67[3], muon_sorter_1/top_cand_comb_12.roi_73[3], muon_sorter_1/top_cand_comb_12.roi_79[3], muon_sorter_1/top_cand_comb_12.roi_85[3], muon_sorter_1/top_cand_comb_12.roi_91[3], muon_sorter_1/top_cand_comb_12.roi_97[3], muon_sorter_1/top_cand_comb_12.roi_103[3], muon_sorter_1/top_cand_comb_12.roi_109[3] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#96 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_15[4]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_11.roi[4], muon_sorter_1/top_cand_comb_11.roi_31[4], muon_sorter_1/top_cand_comb_11.roi_37[4], muon_sorter_1/top_cand_comb_11.roi_43[4], muon_sorter_1/top_cand_comb_11.roi_49[4], muon_sorter_1/top_cand_comb_11.roi_55[4], muon_sorter_1/top_cand_comb_11.roi_61[4], muon_sorter_1/top_cand_comb_11.roi_67[4], muon_sorter_1/top_cand_comb_11.roi_73[4], muon_sorter_1/top_cand_comb_11.roi_79[4], muon_sorter_1/top_cand_comb_11.roi_85[4], muon_sorter_1/top_cand_comb_11.roi_91[4], muon_sorter_1/top_cand_comb_11.roi_97[4], muon_sorter_1/top_cand_comb_11.roi_103[4], muon_sorter_1/top_cand_comb_11.roi_109[4] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#97 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_15[7]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_11.roi[7], muon_sorter_1/top_cand_comb_11.roi_31[7], muon_sorter_1/top_cand_comb_11.roi_37[7], muon_sorter_1/top_cand_comb_11.roi_43[7], muon_sorter_1/top_cand_comb_11.roi_49[7], muon_sorter_1/top_cand_comb_11.roi_55[7], muon_sorter_1/top_cand_comb_11.roi_61[7], muon_sorter_1/top_cand_comb_11.roi_67[7], muon_sorter_1/top_cand_comb_11.roi_73[7], muon_sorter_1/top_cand_comb_11.roi_79[7], muon_sorter_1/top_cand_comb_11.roi_85[7], muon_sorter_1/top_cand_comb_11.roi_91[7], muon_sorter_1/top_cand_comb_11.roi_97[7], muon_sorter_1/top_cand_comb_11.roi_103[7], muon_sorter_1/top_cand_comb_11.roi_109[7] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#98 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_17[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_15.roi[2], muon_sorter_1/top_cand_comb_15.roi_34[2], muon_sorter_1/top_cand_comb_15.roi_40[2], muon_sorter_1/top_cand_comb_15.roi_46[2], muon_sorter_1/top_cand_comb_15.roi_52[2], muon_sorter_1/top_cand_comb_15.roi_58[2], muon_sorter_1/top_cand_comb_15.roi_64[2], muon_sorter_1/top_cand_comb_15.roi_70[2], muon_sorter_1/top_cand_comb_15.roi_76[2], muon_sorter_1/top_cand_comb_15.roi_82[2], muon_sorter_1/top_cand_comb_15.roi_88[2], muon_sorter_1/top_cand_comb_15.roi_100[2], muon_sorter_1/top_cand_comb_15.roi_100_RNO[2], muon_sorter_1/top_cand_comb_15.roi_106[2], muon_sorter_1/top_cand_comb_15.roi_112[2] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#99 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_18[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_11.roi[0], muon_sorter_1/top_cand_comb_11.roi_31[0], muon_sorter_1/top_cand_comb_11.roi_37[0], muon_sorter_1/top_cand_comb_11.roi_43[0], muon_sorter_1/top_cand_comb_11.roi_49[0], muon_sorter_1/top_cand_comb_11.roi_55[0], muon_sorter_1/top_cand_comb_11.roi_61[0], muon_sorter_1/top_cand_comb_11.roi_67[0], muon_sorter_1/top_cand_comb_11.roi_73[0], muon_sorter_1/top_cand_comb_11.roi_79[0], muon_sorter_1/top_cand_comb_11.roi_85[0], muon_sorter_1/top_cand_comb_11.roi_91[0], muon_sorter_1/top_cand_comb_11.roi_97[0], muon_sorter_1/top_cand_comb_11.roi_103[0], muon_sorter_1/top_cand_comb_11.roi_109[0] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#100 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_18[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_11.roi[2], muon_sorter_1/top_cand_comb_11.roi_31[2], muon_sorter_1/top_cand_comb_11.roi_37[2], muon_sorter_1/top_cand_comb_11.roi_43[2], muon_sorter_1/top_cand_comb_11.roi_49[2], muon_sorter_1/top_cand_comb_11.roi_55[2], muon_sorter_1/top_cand_comb_11.roi_61[2], muon_sorter_1/top_cand_comb_11.roi_67[2], muon_sorter_1/top_cand_comb_11.roi_73[2], muon_sorter_1/top_cand_comb_11.roi_79[2], muon_sorter_1/top_cand_comb_11.roi_85[2], muon_sorter_1/top_cand_comb_11.roi_91[2], muon_sorter_1/top_cand_comb_11.roi_103[2], muon_sorter_1/top_cand_comb_11.roi_103_RNO[2], muon_sorter_1/top_cand_comb_11.roi_109[2] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#101 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_21[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_12.roi[0], muon_sorter_1/top_cand_comb_12.roi_31[0], muon_sorter_1/top_cand_comb_12.roi_37[0], muon_sorter_1/top_cand_comb_12.roi_43[0], muon_sorter_1/top_cand_comb_12.roi_49[0], muon_sorter_1/top_cand_comb_12.roi_55[0], muon_sorter_1/top_cand_comb_12.roi_61[0], muon_sorter_1/top_cand_comb_12.roi_67[0], muon_sorter_1/top_cand_comb_12.roi_73[0], muon_sorter_1/top_cand_comb_12.roi_79[0], muon_sorter_1/top_cand_comb_12.roi_85[0], muon_sorter_1/top_cand_comb_12.roi_91[0], muon_sorter_1/top_cand_comb_12.roi_97[0], muon_sorter_1/top_cand_comb_12.roi_103[0], muon_sorter_1/top_cand_comb_12.roi_109[0] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#102 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_23[6]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_15.roi[6], muon_sorter_1/top_cand_comb_15.roi_34[6], muon_sorter_1/top_cand_comb_15.roi_40[6], muon_sorter_1/top_cand_comb_15.roi_46[6], muon_sorter_1/top_cand_comb_15.roi_52[6], muon_sorter_1/top_cand_comb_15.roi_58[6], muon_sorter_1/top_cand_comb_15.roi_64[6], muon_sorter_1/top_cand_comb_15.roi_70[6], muon_sorter_1/top_cand_comb_15.roi_76[6], muon_sorter_1/top_cand_comb_15.roi_82[6], muon_sorter_1/top_cand_comb_15.roi_88[6], muon_sorter_1/top_cand_comb_15.roi_100[6], muon_sorter_1/top_cand_comb_15.roi_100_RNO[6], muon_sorter_1/top_cand_comb_15.roi_106[6], muon_sorter_1/top_cand_comb_15.roi_112[6] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#103 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_24[6]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_11.roi[6], muon_sorter_1/top_cand_comb_11.roi_31[6], muon_sorter_1/top_cand_comb_11.roi_37[6], muon_sorter_1/top_cand_comb_11.roi_43[6], muon_sorter_1/top_cand_comb_11.roi_49[6], muon_sorter_1/top_cand_comb_11.roi_55[6], muon_sorter_1/top_cand_comb_11.roi_61[6], muon_sorter_1/top_cand_comb_11.roi_67[6], muon_sorter_1/top_cand_comb_11.roi_73[6], muon_sorter_1/top_cand_comb_11.roi_79[6], muon_sorter_1/top_cand_comb_11.roi_85[6], muon_sorter_1/top_cand_comb_11.roi_91[6], muon_sorter_1/top_cand_comb_11.roi_97[6], muon_sorter_1/top_cand_comb_11.roi_103[6], muon_sorter_1/top_cand_comb_11.roi_109[6] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#104 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_26[4]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_12.roi[4], muon_sorter_1/top_cand_comb_12.roi_34[4], muon_sorter_1/top_cand_comb_12.roi_40[4], muon_sorter_1/top_cand_comb_12.roi_46[4], muon_sorter_1/top_cand_comb_12.roi_52[4], muon_sorter_1/top_cand_comb_12.roi_58[4], muon_sorter_1/top_cand_comb_12.roi_64[4], muon_sorter_1/top_cand_comb_12.roi_70[4], muon_sorter_1/top_cand_comb_12.roi_76[4], muon_sorter_1/top_cand_comb_12.roi_82[4], muon_sorter_1/top_cand_comb_12.roi_88[4], muon_sorter_1/top_cand_comb_12.roi_100[4], muon_sorter_1/top_cand_comb_12.roi_100_RNO[4], muon_sorter_1/top_cand_comb_12.roi_106[4], muon_sorter_1/top_cand_comb_12.roi_112[4] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#105 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_26[5]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_12.roi[5], muon_sorter_1/top_cand_comb_12.roi_34[5], muon_sorter_1/top_cand_comb_12.roi_40[5], muon_sorter_1/top_cand_comb_12.roi_46[5], muon_sorter_1/top_cand_comb_12.roi_52[5], muon_sorter_1/top_cand_comb_12.roi_58[5], muon_sorter_1/top_cand_comb_12.roi_64[5], muon_sorter_1/top_cand_comb_12.roi_70[5], muon_sorter_1/top_cand_comb_12.roi_76[5], muon_sorter_1/top_cand_comb_12.roi_82[5], muon_sorter_1/top_cand_comb_12.roi_88[5], muon_sorter_1/top_cand_comb_12.roi_100[5], muon_sorter_1/top_cand_comb_12.roi_100_RNO[5], muon_sorter_1/top_cand_comb_12.roi_106[5], muon_sorter_1/top_cand_comb_12.roi_112[5] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#106 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_26[6]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_12.roi[6], muon_sorter_1/top_cand_comb_12.roi_31[6], muon_sorter_1/top_cand_comb_12.roi_37[6], muon_sorter_1/top_cand_comb_12.roi_43[6], muon_sorter_1/top_cand_comb_12.roi_49[6], muon_sorter_1/top_cand_comb_12.roi_55[6], muon_sorter_1/top_cand_comb_12.roi_61[6], muon_sorter_1/top_cand_comb_12.roi_67[6], muon_sorter_1/top_cand_comb_12.roi_73[6], muon_sorter_1/top_cand_comb_12.roi_79[6], muon_sorter_1/top_cand_comb_12.roi_85[6], muon_sorter_1/top_cand_comb_12.roi_91[6], muon_sorter_1/top_cand_comb_12.roi_97[6], muon_sorter_1/top_cand_comb_12.roi_103[6], muon_sorter_1/top_cand_comb_12.roi_109[6] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#107 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_26[7]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_12.roi[7], muon_sorter_1/top_cand_comb_12.roi_34[7], muon_sorter_1/top_cand_comb_12.roi_40[7], muon_sorter_1/top_cand_comb_12.roi_46[7], muon_sorter_1/top_cand_comb_12.roi_52[7], muon_sorter_1/top_cand_comb_12.roi_58[7], muon_sorter_1/top_cand_comb_12.roi_64[7], muon_sorter_1/top_cand_comb_12.roi_70[7], muon_sorter_1/top_cand_comb_12.roi_76[7], muon_sorter_1/top_cand_comb_12.roi_82[7], muon_sorter_1/top_cand_comb_12.roi_88[7], muon_sorter_1/top_cand_comb_12.roi_100[7], muon_sorter_1/top_cand_comb_12.roi_100_RNO[7], muon_sorter_1/top_cand_comb_12.roi_106[7], muon_sorter_1/top_cand_comb_12.roi_112[7] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#108 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_27[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_12.roi[1], muon_sorter_1/top_cand_comb_12.roi_34[1], muon_sorter_1/top_cand_comb_12.roi_40[1], muon_sorter_1/top_cand_comb_12.roi_46[1], muon_sorter_1/top_cand_comb_12.roi_52[1], muon_sorter_1/top_cand_comb_12.roi_58[1], muon_sorter_1/top_cand_comb_12.roi_64[1], muon_sorter_1/top_cand_comb_12.roi_70[1], muon_sorter_1/top_cand_comb_12.roi_76[1], muon_sorter_1/top_cand_comb_12.roi_82[1], muon_sorter_1/top_cand_comb_12.roi_88[1], muon_sorter_1/top_cand_comb_12.roi_100[1], muon_sorter_1/top_cand_comb_12.roi_100_RNO[1], muon_sorter_1/top_cand_comb_12.roi_106[1], muon_sorter_1/top_cand_comb_12.roi_112[1] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#109 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_30[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_12.roi[2], muon_sorter_1/top_cand_comb_12.roi_34[2], muon_sorter_1/top_cand_comb_12.roi_40[2], muon_sorter_1/top_cand_comb_12.roi_46[2], muon_sorter_1/top_cand_comb_12.roi_52[2], muon_sorter_1/top_cand_comb_12.roi_58[2], muon_sorter_1/top_cand_comb_12.roi_64[2], muon_sorter_1/top_cand_comb_12.roi_70[2], muon_sorter_1/top_cand_comb_12.roi_76[2], muon_sorter_1/top_cand_comb_12.roi_82[2], muon_sorter_1/top_cand_comb_12.roi_88[2], muon_sorter_1/top_cand_comb_12.roi_100[2], muon_sorter_1/top_cand_comb_12.roi_100_RNO[2], muon_sorter_1/top_cand_comb_12.roi_106[2], muon_sorter_1/top_cand_comb_12.roi_112[2] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#110 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_35[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_10.roi[3], muon_sorter_1/top_cand_comb_10.roi_31[3], muon_sorter_1/top_cand_comb_10.roi_37[3], muon_sorter_1/top_cand_comb_10.roi_43[3], muon_sorter_1/top_cand_comb_10.roi_49[3], muon_sorter_1/top_cand_comb_10.roi_55[3], muon_sorter_1/top_cand_comb_10.roi_61[3], muon_sorter_1/top_cand_comb_10.roi_67[3], muon_sorter_1/top_cand_comb_10.roi_73[3], muon_sorter_1/top_cand_comb_10.roi_79[3], muon_sorter_1/top_cand_comb_10.roi_85[3], muon_sorter_1/top_cand_comb_10.roi_91[3], muon_sorter_1/top_cand_comb_10.roi_97[3], muon_sorter_1/top_cand_comb_10.roi_103[3], muon_sorter_1/top_cand_comb_10.roi_109[3] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#111 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_35[5]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_11.roi[5], muon_sorter_1/top_cand_comb_11.roi_34[5], muon_sorter_1/top_cand_comb_11.roi_40[5], muon_sorter_1/top_cand_comb_11.roi_46[5], muon_sorter_1/top_cand_comb_11.roi_52[5], muon_sorter_1/top_cand_comb_11.roi_58[5], muon_sorter_1/top_cand_comb_11.roi_64[5], muon_sorter_1/top_cand_comb_11.roi_70[5], muon_sorter_1/top_cand_comb_11.roi_76[5], muon_sorter_1/top_cand_comb_11.roi_82[5], muon_sorter_1/top_cand_comb_11.roi_88[5], muon_sorter_1/top_cand_comb_11.roi_106[5], muon_sorter_1/top_cand_comb_11.roi_106_RNO[5], muon_sorter_1/top_cand_comb_11.roi_106_RNO_0[5], muon_sorter_1/top_cand_comb_11.roi_112[5] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#112 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_35[6]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_10.roi[6], muon_sorter_1/top_cand_comb_10.roi_31[6], muon_sorter_1/top_cand_comb_10.roi_37[6], muon_sorter_1/top_cand_comb_10.roi_43[6], muon_sorter_1/top_cand_comb_10.roi_49[6], muon_sorter_1/top_cand_comb_10.roi_55[6], muon_sorter_1/top_cand_comb_10.roi_61[6], muon_sorter_1/top_cand_comb_10.roi_67[6], muon_sorter_1/top_cand_comb_10.roi_73[6], muon_sorter_1/top_cand_comb_10.roi_79[6], muon_sorter_1/top_cand_comb_10.roi_85[6], muon_sorter_1/top_cand_comb_10.roi_91[6], muon_sorter_1/top_cand_comb_10.roi_97[6], muon_sorter_1/top_cand_comb_10.roi_103[6], muon_sorter_1/top_cand_comb_10.roi_109[6] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#113 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_35[7]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_10.roi[7], muon_sorter_1/top_cand_comb_10.roi_31[7], muon_sorter_1/top_cand_comb_10.roi_37[7], muon_sorter_1/top_cand_comb_10.roi_43[7], muon_sorter_1/top_cand_comb_10.roi_49[7], muon_sorter_1/top_cand_comb_10.roi_55[7], muon_sorter_1/top_cand_comb_10.roi_61[7], muon_sorter_1/top_cand_comb_10.roi_67[7], muon_sorter_1/top_cand_comb_10.roi_73[7], muon_sorter_1/top_cand_comb_10.roi_79[7], muon_sorter_1/top_cand_comb_10.roi_85[7], muon_sorter_1/top_cand_comb_10.roi_91[7], muon_sorter_1/top_cand_comb_10.roi_97[7], muon_sorter_1/top_cand_comb_10.roi_103[7], muon_sorter_1/top_cand_comb_10.roi_109[7] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#114 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_36[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_10.roi[1], muon_sorter_1/top_cand_comb_10.roi_31[1], muon_sorter_1/top_cand_comb_10.roi_37[1], muon_sorter_1/top_cand_comb_10.roi_43[1], muon_sorter_1/top_cand_comb_10.roi_49[1], muon_sorter_1/top_cand_comb_10.roi_55[1], muon_sorter_1/top_cand_comb_10.roi_61[1], muon_sorter_1/top_cand_comb_10.roi_67[1], muon_sorter_1/top_cand_comb_10.roi_73[1], muon_sorter_1/top_cand_comb_10.roi_79[1], muon_sorter_1/top_cand_comb_10.roi_85[1], muon_sorter_1/top_cand_comb_10.roi_91[1], muon_sorter_1/top_cand_comb_10.roi_97[1], muon_sorter_1/top_cand_comb_10.roi_103[1], muon_sorter_1/top_cand_comb_10.roi_109[1] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#115 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_36[5]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_10.roi[5], muon_sorter_1/top_cand_comb_10.roi_31[5], muon_sorter_1/top_cand_comb_10.roi_37[5], muon_sorter_1/top_cand_comb_10.roi_43[5], muon_sorter_1/top_cand_comb_10.roi_49[5], muon_sorter_1/top_cand_comb_10.roi_55[5], muon_sorter_1/top_cand_comb_10.roi_61[5], muon_sorter_1/top_cand_comb_10.roi_67[5], muon_sorter_1/top_cand_comb_10.roi_73[5], muon_sorter_1/top_cand_comb_10.roi_79[5], muon_sorter_1/top_cand_comb_10.roi_85[5], muon_sorter_1/top_cand_comb_10.roi_91[5], muon_sorter_1/top_cand_comb_10.roi_97[5], muon_sorter_1/top_cand_comb_10.roi_103[5], muon_sorter_1/top_cand_comb_10.roi_109[5] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#116 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_36[7]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_13.roi[7], muon_sorter_1/top_cand_comb_13.roi_37[7], muon_sorter_1/top_cand_comb_13.roi_43[7], muon_sorter_1/top_cand_comb_13.roi_49[7], muon_sorter_1/top_cand_comb_13.roi_55[7], muon_sorter_1/top_cand_comb_13.roi_61[7], muon_sorter_1/top_cand_comb_13.roi_67[7], muon_sorter_1/top_cand_comb_13.roi_73[7], muon_sorter_1/top_cand_comb_13.roi_79[7], muon_sorter_1/top_cand_comb_13.roi_85[7], muon_sorter_1/top_cand_comb_13.roi_91[7], muon_sorter_1/top_cand_comb_13.roi_106[7], muon_sorter_1/top_cand_comb_13.roi_106_RNO[7], muon_sorter_1/top_cand_comb_13.roi_106_RNO_0[7], muon_sorter_1/top_cand_comb_13.roi_112[7] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#117 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_14[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_15.sector[2], muon_sorter_1/top_cand_comb_15.sector_34[2], muon_sorter_1/top_cand_comb_15.sector_40[2], muon_sorter_1/top_cand_comb_15.sector_46[2], muon_sorter_1/top_cand_comb_15.sector_52[2], muon_sorter_1/top_cand_comb_15.sector_58[2], muon_sorter_1/top_cand_comb_15.sector_64[2], muon_sorter_1/top_cand_comb_15.sector_70[2], muon_sorter_1/top_cand_comb_15.sector_76[2], muon_sorter_1/top_cand_comb_15.sector_82[2], muon_sorter_1/top_cand_comb_15.sector_88[2], muon_sorter_1/top_cand_comb_15.sector_100[2], muon_sorter_1/top_cand_comb_15.sector_100_RNO[2], muon_sorter_1/top_cand_comb_15.sector_106[2], muon_sorter_1/top_cand_comb_15.sector_112[2] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#118 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_15[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_12.sector[2], muon_sorter_1/top_cand_comb_12.sector_31[2], muon_sorter_1/top_cand_comb_12.sector_37[2], muon_sorter_1/top_cand_comb_12.sector_43[2], muon_sorter_1/top_cand_comb_12.sector_49[2], muon_sorter_1/top_cand_comb_12.sector_55[2], muon_sorter_1/top_cand_comb_12.sector_61[2], muon_sorter_1/top_cand_comb_12.sector_67[2], muon_sorter_1/top_cand_comb_12.sector_73[2], muon_sorter_1/top_cand_comb_12.sector_79[2], muon_sorter_1/top_cand_comb_12.sector_85[2], muon_sorter_1/top_cand_comb_12.sector_91[2], muon_sorter_1/top_cand_comb_12.sector_97[2], muon_sorter_1/top_cand_comb_12.sector_103[2], muon_sorter_1/top_cand_comb_12.sector_109[2] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#119 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_15[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_15.sector[3], muon_sorter_1/top_cand_comb_15.sector_34[3], muon_sorter_1/top_cand_comb_15.sector_40[3], muon_sorter_1/top_cand_comb_15.sector_46[3], muon_sorter_1/top_cand_comb_15.sector_52[3], muon_sorter_1/top_cand_comb_15.sector_58[3], muon_sorter_1/top_cand_comb_15.sector_64[3], muon_sorter_1/top_cand_comb_15.sector_70[3], muon_sorter_1/top_cand_comb_15.sector_76[3], muon_sorter_1/top_cand_comb_15.sector_82[3], muon_sorter_1/top_cand_comb_15.sector_88[3], muon_sorter_1/top_cand_comb_15.sector_100[3], muon_sorter_1/top_cand_comb_15.sector_100_RNO[3], muon_sorter_1/top_cand_comb_15.sector_106[3], muon_sorter_1/top_cand_comb_15.sector_112[3] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#120 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_20[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_12.sector[1], muon_sorter_1/top_cand_comb_12.sector_31[1], muon_sorter_1/top_cand_comb_12.sector_37[1], muon_sorter_1/top_cand_comb_12.sector_43[1], muon_sorter_1/top_cand_comb_12.sector_49[1], muon_sorter_1/top_cand_comb_12.sector_55[1], muon_sorter_1/top_cand_comb_12.sector_61[1], muon_sorter_1/top_cand_comb_12.sector_67[1], muon_sorter_1/top_cand_comb_12.sector_73[1], muon_sorter_1/top_cand_comb_12.sector_79[1], muon_sorter_1/top_cand_comb_12.sector_85[1], muon_sorter_1/top_cand_comb_12.sector_91[1], muon_sorter_1/top_cand_comb_12.sector_103[1], muon_sorter_1/top_cand_comb_12.sector_103_RNO[1], muon_sorter_1/top_cand_comb_12.sector_109[1] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#121 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_27[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_12.sector[3], muon_sorter_1/top_cand_comb_12.sector_34[3], muon_sorter_1/top_cand_comb_12.sector_40[3], muon_sorter_1/top_cand_comb_12.sector_46[3], muon_sorter_1/top_cand_comb_12.sector_52[3], muon_sorter_1/top_cand_comb_12.sector_58[3], muon_sorter_1/top_cand_comb_12.sector_64[3], muon_sorter_1/top_cand_comb_12.sector_70[3], muon_sorter_1/top_cand_comb_12.sector_76[3], muon_sorter_1/top_cand_comb_12.sector_82[3], muon_sorter_1/top_cand_comb_12.sector_88[3], muon_sorter_1/top_cand_comb_12.sector_100[3], muon_sorter_1/top_cand_comb_12.sector_100_RNO[3], muon_sorter_1/top_cand_comb_12.sector_106[3], muon_sorter_1/top_cand_comb_12.sector_112[3] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#122 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_35[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_11.sector[3], muon_sorter_1/top_cand_comb_11.sector_34[3], muon_sorter_1/top_cand_comb_11.sector_40[3], muon_sorter_1/top_cand_comb_11.sector_46[3], muon_sorter_1/top_cand_comb_11.sector_52[3], muon_sorter_1/top_cand_comb_11.sector_58[3], muon_sorter_1/top_cand_comb_11.sector_64[3], muon_sorter_1/top_cand_comb_11.sector_70[3], muon_sorter_1/top_cand_comb_11.sector_76[3], muon_sorter_1/top_cand_comb_11.sector_82[3], muon_sorter_1/top_cand_comb_11.sector_88[3], muon_sorter_1/top_cand_comb_11.sector_106[3], muon_sorter_1/top_cand_comb_11.sector_106_RNO[3], muon_sorter_1/top_cand_comb_11.sector_106_RNO_0[3], muon_sorter_1/top_cand_comb_11.sector_112[3] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#123 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_36[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_11.sector[1], muon_sorter_1/top_cand_comb_11.sector_34[1], muon_sorter_1/top_cand_comb_11.sector_40[1], muon_sorter_1/top_cand_comb_11.sector_46[1], muon_sorter_1/top_cand_comb_11.sector_52[1], muon_sorter_1/top_cand_comb_11.sector_58[1], muon_sorter_1/top_cand_comb_11.sector_64[1], muon_sorter_1/top_cand_comb_11.sector_70[1], muon_sorter_1/top_cand_comb_11.sector_76[1], muon_sorter_1/top_cand_comb_11.sector_82[1], muon_sorter_1/top_cand_comb_11.sector_88[1], muon_sorter_1/top_cand_comb_11.sector_94[1], muon_sorter_1/top_cand_comb_11.sector_106[1], muon_sorter_1/top_cand_comb_11.sector_106_RNO[1], muon_sorter_1/top_cand_comb_11.sector_112[1] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#124 Critical Warning
Combinatorial Loop Alert  
123 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_36[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_11.sector[2], muon_sorter_1/top_cand_comb_11.sector_34[2], muon_sorter_1/top_cand_comb_11.sector_40[2], muon_sorter_1/top_cand_comb_11.sector_46[2], muon_sorter_1/top_cand_comb_11.sector_52[2], muon_sorter_1/top_cand_comb_11.sector_58[2], muon_sorter_1/top_cand_comb_11.sector_64[2], muon_sorter_1/top_cand_comb_11.sector_70[2], muon_sorter_1/top_cand_comb_11.sector_76[2], muon_sorter_1/top_cand_comb_11.sector_82[2], muon_sorter_1/top_cand_comb_11.sector_88[2], muon_sorter_1/top_cand_comb_11.sector_100[2], muon_sorter_1/top_cand_comb_11.sector_100_RNO[2], muon_sorter_1/top_cand_comb_11.sector_106[2], muon_sorter_1/top_cand_comb_11.sector_112[2] (the first 15 of 123 listed).
Related violations: <none>

LUTLP-1#125 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_10_1[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_8.roi[1], muon_sorter_1/top_cand_comb_8.roi_25[1], muon_sorter_1/top_cand_comb_8.roi_31[1], muon_sorter_1/top_cand_comb_8.roi_37[1], muon_sorter_1/top_cand_comb_8.roi_43[1], muon_sorter_1/top_cand_comb_8.roi_49[1], muon_sorter_1/top_cand_comb_8.roi_55[1], muon_sorter_1/top_cand_comb_8.roi_61[1], muon_sorter_1/top_cand_comb_8.roi_67[1], muon_sorter_1/top_cand_comb_8.roi_73[1], muon_sorter_1/top_cand_comb_8.roi_79[1], muon_sorter_1/top_cand_comb_8.roi_85[1], muon_sorter_1/top_cand_comb_8.roi_91[1], muon_sorter_1/top_cand_comb_8.roi_97[1], muon_sorter_1/top_cand_comb_8.roi_103[1] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#126 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_10_1[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_9.roi[3], muon_sorter_1/top_cand_comb_9.roi_25[3], muon_sorter_1/top_cand_comb_9.roi_31[3], muon_sorter_1/top_cand_comb_9.roi_37[3], muon_sorter_1/top_cand_comb_9.roi_43[3], muon_sorter_1/top_cand_comb_9.roi_49[3], muon_sorter_1/top_cand_comb_9.roi_55[3], muon_sorter_1/top_cand_comb_9.roi_61[3], muon_sorter_1/top_cand_comb_9.roi_67[3], muon_sorter_1/top_cand_comb_9.roi_73[3], muon_sorter_1/top_cand_comb_9.roi_79[3], muon_sorter_1/top_cand_comb_9.roi_85[3], muon_sorter_1/top_cand_comb_9.roi_91[3], muon_sorter_1/top_cand_comb_9.roi_97[3], muon_sorter_1/top_cand_comb_9.roi_103[3] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#127 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_11_0[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_9.roi[1], muon_sorter_1/top_cand_comb_9.roi_25[1], muon_sorter_1/top_cand_comb_9.roi_31[1], muon_sorter_1/top_cand_comb_9.roi_37[1], muon_sorter_1/top_cand_comb_9.roi_43[1], muon_sorter_1/top_cand_comb_9.roi_49[1], muon_sorter_1/top_cand_comb_9.roi_55[1], muon_sorter_1/top_cand_comb_9.roi_61[1], muon_sorter_1/top_cand_comb_9.roi_67[1], muon_sorter_1/top_cand_comb_9.roi_73[1], muon_sorter_1/top_cand_comb_9.roi_79[1], muon_sorter_1/top_cand_comb_9.roi_85[1], muon_sorter_1/top_cand_comb_9.roi_91[1], muon_sorter_1/top_cand_comb_9.roi_97[1], muon_sorter_1/top_cand_comb_9.roi_103[1] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#128 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_11_0[5]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_8.roi[5], muon_sorter_1/top_cand_comb_8.roi_25[5], muon_sorter_1/top_cand_comb_8.roi_31[5], muon_sorter_1/top_cand_comb_8.roi_37[5], muon_sorter_1/top_cand_comb_8.roi_43[5], muon_sorter_1/top_cand_comb_8.roi_49[5], muon_sorter_1/top_cand_comb_8.roi_55[5], muon_sorter_1/top_cand_comb_8.roi_61[5], muon_sorter_1/top_cand_comb_8.roi_67[5], muon_sorter_1/top_cand_comb_8.roi_73[5], muon_sorter_1/top_cand_comb_8.roi_79[5], muon_sorter_1/top_cand_comb_8.roi_85[5], muon_sorter_1/top_cand_comb_8.roi_91[5], muon_sorter_1/top_cand_comb_8.roi_97[5], muon_sorter_1/top_cand_comb_8.roi_103[5] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#129 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_11_0[7]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_8.roi[7], muon_sorter_1/top_cand_comb_8.roi_25[7], muon_sorter_1/top_cand_comb_8.roi_31[7], muon_sorter_1/top_cand_comb_8.roi_37[7], muon_sorter_1/top_cand_comb_8.roi_43[7], muon_sorter_1/top_cand_comb_8.roi_49[7], muon_sorter_1/top_cand_comb_8.roi_55[7], muon_sorter_1/top_cand_comb_8.roi_61[7], muon_sorter_1/top_cand_comb_8.roi_67[7], muon_sorter_1/top_cand_comb_8.roi_73[7], muon_sorter_1/top_cand_comb_8.roi_79[7], muon_sorter_1/top_cand_comb_8.roi_85[7], muon_sorter_1/top_cand_comb_8.roi_91[7], muon_sorter_1/top_cand_comb_8.roi_97[7], muon_sorter_1/top_cand_comb_8.roi_103[7] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#130 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_12_0Z[7]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_9.roi[7], muon_sorter_1/top_cand_comb_9.roi_25[7], muon_sorter_1/top_cand_comb_9.roi_31[7], muon_sorter_1/top_cand_comb_9.roi_37[7], muon_sorter_1/top_cand_comb_9.roi_43[7], muon_sorter_1/top_cand_comb_9.roi_49[7], muon_sorter_1/top_cand_comb_9.roi_55[7], muon_sorter_1/top_cand_comb_9.roi_61[7], muon_sorter_1/top_cand_comb_9.roi_67[7], muon_sorter_1/top_cand_comb_9.roi_73[7], muon_sorter_1/top_cand_comb_9.roi_79[7], muon_sorter_1/top_cand_comb_9.roi_85[7], muon_sorter_1/top_cand_comb_9.roi_91[7], muon_sorter_1/top_cand_comb_9.roi_97[7], muon_sorter_1/top_cand_comb_9.roi_103[7] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#131 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_13_3[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_8.roi[2], muon_sorter_1/top_cand_comb_8.roi_25[2], muon_sorter_1/top_cand_comb_8.roi_31[2], muon_sorter_1/top_cand_comb_8.roi_37[2], muon_sorter_1/top_cand_comb_8.roi_43[2], muon_sorter_1/top_cand_comb_8.roi_49[2], muon_sorter_1/top_cand_comb_8.roi_55[2], muon_sorter_1/top_cand_comb_8.roi_61[2], muon_sorter_1/top_cand_comb_8.roi_67[2], muon_sorter_1/top_cand_comb_8.roi_73[2], muon_sorter_1/top_cand_comb_8.roi_79[2], muon_sorter_1/top_cand_comb_8.roi_85[2], muon_sorter_1/top_cand_comb_8.roi_91[2], muon_sorter_1/top_cand_comb_8.roi_97[2], muon_sorter_1/top_cand_comb_8.roi_103[2] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#132 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_14_0Z[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_9.roi[2], muon_sorter_1/top_cand_comb_9.roi_25[2], muon_sorter_1/top_cand_comb_9.roi_31[2], muon_sorter_1/top_cand_comb_9.roi_37[2], muon_sorter_1/top_cand_comb_9.roi_43[2], muon_sorter_1/top_cand_comb_9.roi_49[2], muon_sorter_1/top_cand_comb_9.roi_55[2], muon_sorter_1/top_cand_comb_9.roi_61[2], muon_sorter_1/top_cand_comb_9.roi_67[2], muon_sorter_1/top_cand_comb_9.roi_73[2], muon_sorter_1/top_cand_comb_9.roi_79[2], muon_sorter_1/top_cand_comb_9.roi_85[2], muon_sorter_1/top_cand_comb_9.roi_91[2], muon_sorter_1/top_cand_comb_9.roi_97[2], muon_sorter_1/top_cand_comb_9.roi_103[2] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#133 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_14_0Z[4]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_9.roi[4], muon_sorter_1/top_cand_comb_9.roi_28[4], muon_sorter_1/top_cand_comb_9.roi_34[4], muon_sorter_1/top_cand_comb_9.roi_40[4], muon_sorter_1/top_cand_comb_9.roi_46[4], muon_sorter_1/top_cand_comb_9.roi_52[4], muon_sorter_1/top_cand_comb_9.roi_58[4], muon_sorter_1/top_cand_comb_9.roi_64[4], muon_sorter_1/top_cand_comb_9.roi_70[4], muon_sorter_1/top_cand_comb_9.roi_76[4], muon_sorter_1/top_cand_comb_9.roi_82[4], muon_sorter_1/top_cand_comb_9.roi_88[4], muon_sorter_1/top_cand_comb_9.roi_100[4], muon_sorter_1/top_cand_comb_9.roi_100_RNO[4], muon_sorter_1/top_cand_comb_9.roi_106[4] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#134 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_14_0Z[5]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_9.roi[5], muon_sorter_1/top_cand_comb_9.roi_28[5], muon_sorter_1/top_cand_comb_9.roi_34[5], muon_sorter_1/top_cand_comb_9.roi_40[5], muon_sorter_1/top_cand_comb_9.roi_46[5], muon_sorter_1/top_cand_comb_9.roi_52[5], muon_sorter_1/top_cand_comb_9.roi_58[5], muon_sorter_1/top_cand_comb_9.roi_64[5], muon_sorter_1/top_cand_comb_9.roi_70[5], muon_sorter_1/top_cand_comb_9.roi_76[5], muon_sorter_1/top_cand_comb_9.roi_82[5], muon_sorter_1/top_cand_comb_9.roi_88[5], muon_sorter_1/top_cand_comb_9.roi_100[5], muon_sorter_1/top_cand_comb_9.roi_100_RNO[5], muon_sorter_1/top_cand_comb_9.roi_106[5] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#135 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_16_1[4]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_10.roi[4], muon_sorter_1/top_cand_comb_10.roi_28[4], muon_sorter_1/top_cand_comb_10.roi_34[4], muon_sorter_1/top_cand_comb_10.roi_40[4], muon_sorter_1/top_cand_comb_10.roi_46[4], muon_sorter_1/top_cand_comb_10.roi_52[4], muon_sorter_1/top_cand_comb_10.roi_58[4], muon_sorter_1/top_cand_comb_10.roi_64[4], muon_sorter_1/top_cand_comb_10.roi_70[4], muon_sorter_1/top_cand_comb_10.roi_76[4], muon_sorter_1/top_cand_comb_10.roi_82[4], muon_sorter_1/top_cand_comb_10.roi_88[4], muon_sorter_1/top_cand_comb_10.roi_100[4], muon_sorter_1/top_cand_comb_10.roi_100_RNO[4], muon_sorter_1/top_cand_comb_10.roi_106[4] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#136 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_17_0[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_9.roi[0], muon_sorter_1/top_cand_comb_9.roi_25[0], muon_sorter_1/top_cand_comb_9.roi_31[0], muon_sorter_1/top_cand_comb_9.roi_37[0], muon_sorter_1/top_cand_comb_9.roi_43[0], muon_sorter_1/top_cand_comb_9.roi_49[0], muon_sorter_1/top_cand_comb_9.roi_55[0], muon_sorter_1/top_cand_comb_9.roi_61[0], muon_sorter_1/top_cand_comb_9.roi_67[0], muon_sorter_1/top_cand_comb_9.roi_73[0], muon_sorter_1/top_cand_comb_9.roi_79[0], muon_sorter_1/top_cand_comb_9.roi_85[0], muon_sorter_1/top_cand_comb_9.roi_91[0], muon_sorter_1/top_cand_comb_9.roi_97[0], muon_sorter_1/top_cand_comb_9.roi_103[0] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#137 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_21_1[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_10.roi[2], muon_sorter_1/top_cand_comb_10.roi_28[2], muon_sorter_1/top_cand_comb_10.roi_34[2], muon_sorter_1/top_cand_comb_10.roi_40[2], muon_sorter_1/top_cand_comb_10.roi_46[2], muon_sorter_1/top_cand_comb_10.roi_52[2], muon_sorter_1/top_cand_comb_10.roi_58[2], muon_sorter_1/top_cand_comb_10.roi_64[2], muon_sorter_1/top_cand_comb_10.roi_70[2], muon_sorter_1/top_cand_comb_10.roi_76[2], muon_sorter_1/top_cand_comb_10.roi_82[2], muon_sorter_1/top_cand_comb_10.roi_88[2], muon_sorter_1/top_cand_comb_10.roi_100[2], muon_sorter_1/top_cand_comb_10.roi_100_RNO[2], muon_sorter_1/top_cand_comb_10.roi_106[2] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#138 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_21_1[6]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_9.roi[6], muon_sorter_1/top_cand_comb_9.roi_25[6], muon_sorter_1/top_cand_comb_9.roi_31[6], muon_sorter_1/top_cand_comb_9.roi_37[6], muon_sorter_1/top_cand_comb_9.roi_43[6], muon_sorter_1/top_cand_comb_9.roi_49[6], muon_sorter_1/top_cand_comb_9.roi_55[6], muon_sorter_1/top_cand_comb_9.roi_61[6], muon_sorter_1/top_cand_comb_9.roi_67[6], muon_sorter_1/top_cand_comb_9.roi_73[6], muon_sorter_1/top_cand_comb_9.roi_79[6], muon_sorter_1/top_cand_comb_9.roi_85[6], muon_sorter_1/top_cand_comb_9.roi_91[6], muon_sorter_1/top_cand_comb_9.roi_97[6], muon_sorter_1/top_cand_comb_9.roi_103[6] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#139 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_24_0[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_10.roi[0], muon_sorter_1/top_cand_comb_10.roi_28[0], muon_sorter_1/top_cand_comb_10.roi_34[0], muon_sorter_1/top_cand_comb_10.roi_40[0], muon_sorter_1/top_cand_comb_10.roi_46[0], muon_sorter_1/top_cand_comb_10.roi_52[0], muon_sorter_1/top_cand_comb_10.roi_58[0], muon_sorter_1/top_cand_comb_10.roi_64[0], muon_sorter_1/top_cand_comb_10.roi_70[0], muon_sorter_1/top_cand_comb_10.roi_76[0], muon_sorter_1/top_cand_comb_10.roi_82[0], muon_sorter_1/top_cand_comb_10.roi_88[0], muon_sorter_1/top_cand_comb_10.roi_100[0], muon_sorter_1/top_cand_comb_10.roi_100_RNO[0], muon_sorter_1/top_cand_comb_10.roi_106[0] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#140 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_9_1[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_8.roi[3], muon_sorter_1/top_cand_comb_8.roi_25[3], muon_sorter_1/top_cand_comb_8.roi_31[3], muon_sorter_1/top_cand_comb_8.roi_37[3], muon_sorter_1/top_cand_comb_8.roi_43[3], muon_sorter_1/top_cand_comb_8.roi_49[3], muon_sorter_1/top_cand_comb_8.roi_55[3], muon_sorter_1/top_cand_comb_8.roi_61[3], muon_sorter_1/top_cand_comb_8.roi_67[3], muon_sorter_1/top_cand_comb_8.roi_73[3], muon_sorter_1/top_cand_comb_8.roi_79[3], muon_sorter_1/top_cand_comb_8.roi_85[3], muon_sorter_1/top_cand_comb_8.roi_91[3], muon_sorter_1/top_cand_comb_8.roi_97[3], muon_sorter_1/top_cand_comb_8.roi_103[3] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#141 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_9_1[4]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_8.roi[4], muon_sorter_1/top_cand_comb_8.roi_25[4], muon_sorter_1/top_cand_comb_8.roi_31[4], muon_sorter_1/top_cand_comb_8.roi_37[4], muon_sorter_1/top_cand_comb_8.roi_43[4], muon_sorter_1/top_cand_comb_8.roi_49[4], muon_sorter_1/top_cand_comb_8.roi_55[4], muon_sorter_1/top_cand_comb_8.roi_61[4], muon_sorter_1/top_cand_comb_8.roi_67[4], muon_sorter_1/top_cand_comb_8.roi_73[4], muon_sorter_1/top_cand_comb_8.roi_79[4], muon_sorter_1/top_cand_comb_8.roi_85[4], muon_sorter_1/top_cand_comb_8.roi_91[4], muon_sorter_1/top_cand_comb_8.roi_97[4], muon_sorter_1/top_cand_comb_8.roi_103[4] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#142 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_11_0[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_8.sector[2], muon_sorter_1/top_cand_comb_8.sector_25[2], muon_sorter_1/top_cand_comb_8.sector_31[2], muon_sorter_1/top_cand_comb_8.sector_37[2], muon_sorter_1/top_cand_comb_8.sector_43[2], muon_sorter_1/top_cand_comb_8.sector_49[2], muon_sorter_1/top_cand_comb_8.sector_55[2], muon_sorter_1/top_cand_comb_8.sector_61[2], muon_sorter_1/top_cand_comb_8.sector_67[2], muon_sorter_1/top_cand_comb_8.sector_73[2], muon_sorter_1/top_cand_comb_8.sector_79[2], muon_sorter_1/top_cand_comb_8.sector_85[2], muon_sorter_1/top_cand_comb_8.sector_91[2], muon_sorter_1/top_cand_comb_8.sector_97[2], muon_sorter_1/top_cand_comb_8.sector_103[2] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#143 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_12_0[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_9.sector[2], muon_sorter_1/top_cand_comb_9.sector_25[2], muon_sorter_1/top_cand_comb_9.sector_31[2], muon_sorter_1/top_cand_comb_9.sector_37[2], muon_sorter_1/top_cand_comb_9.sector_43[2], muon_sorter_1/top_cand_comb_9.sector_49[2], muon_sorter_1/top_cand_comb_9.sector_55[2], muon_sorter_1/top_cand_comb_9.sector_61[2], muon_sorter_1/top_cand_comb_9.sector_67[2], muon_sorter_1/top_cand_comb_9.sector_73[2], muon_sorter_1/top_cand_comb_9.sector_79[2], muon_sorter_1/top_cand_comb_9.sector_85[2], muon_sorter_1/top_cand_comb_9.sector_91[2], muon_sorter_1/top_cand_comb_9.sector_97[2], muon_sorter_1/top_cand_comb_9.sector_103[2] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#144 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_14_0Z[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_8.sector[3], muon_sorter_1/top_cand_comb_8.sector_25[3], muon_sorter_1/top_cand_comb_8.sector_31[3], muon_sorter_1/top_cand_comb_8.sector_37[3], muon_sorter_1/top_cand_comb_8.sector_43[3], muon_sorter_1/top_cand_comb_8.sector_49[3], muon_sorter_1/top_cand_comb_8.sector_55[3], muon_sorter_1/top_cand_comb_8.sector_61[3], muon_sorter_1/top_cand_comb_8.sector_67[3], muon_sorter_1/top_cand_comb_8.sector_73[3], muon_sorter_1/top_cand_comb_8.sector_79[3], muon_sorter_1/top_cand_comb_8.sector_85[3], muon_sorter_1/top_cand_comb_8.sector_91[3], muon_sorter_1/top_cand_comb_8.sector_97[3], muon_sorter_1/top_cand_comb_8.sector_103[3] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#145 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_15_1[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_9.sector[1], muon_sorter_1/top_cand_comb_9.sector_28[1], muon_sorter_1/top_cand_comb_9.sector_34[1], muon_sorter_1/top_cand_comb_9.sector_40[1], muon_sorter_1/top_cand_comb_9.sector_46[1], muon_sorter_1/top_cand_comb_9.sector_52[1], muon_sorter_1/top_cand_comb_9.sector_58[1], muon_sorter_1/top_cand_comb_9.sector_64[1], muon_sorter_1/top_cand_comb_9.sector_70[1], muon_sorter_1/top_cand_comb_9.sector_76[1], muon_sorter_1/top_cand_comb_9.sector_82[1], muon_sorter_1/top_cand_comb_9.sector_88[1], muon_sorter_1/top_cand_comb_9.sector_94[1], muon_sorter_1/top_cand_comb_9.sector_100[1], muon_sorter_1/top_cand_comb_9.sector_106[1] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#146 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_17_0[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_10.sector[1], muon_sorter_1/top_cand_comb_10.sector_28[1], muon_sorter_1/top_cand_comb_10.sector_34[1], muon_sorter_1/top_cand_comb_10.sector_40[1], muon_sorter_1/top_cand_comb_10.sector_46[1], muon_sorter_1/top_cand_comb_10.sector_52[1], muon_sorter_1/top_cand_comb_10.sector_58[1], muon_sorter_1/top_cand_comb_10.sector_64[1], muon_sorter_1/top_cand_comb_10.sector_70[1], muon_sorter_1/top_cand_comb_10.sector_76[1], muon_sorter_1/top_cand_comb_10.sector_82[1], muon_sorter_1/top_cand_comb_10.sector_88[1], muon_sorter_1/top_cand_comb_10.sector_94[1], muon_sorter_1/top_cand_comb_10.sector_100[1], muon_sorter_1/top_cand_comb_10.sector_106[1] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#147 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_17_0[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_10.sector[2], muon_sorter_1/top_cand_comb_10.sector_28[2], muon_sorter_1/top_cand_comb_10.sector_34[2], muon_sorter_1/top_cand_comb_10.sector_40[2], muon_sorter_1/top_cand_comb_10.sector_46[2], muon_sorter_1/top_cand_comb_10.sector_52[2], muon_sorter_1/top_cand_comb_10.sector_58[2], muon_sorter_1/top_cand_comb_10.sector_64[2], muon_sorter_1/top_cand_comb_10.sector_70[2], muon_sorter_1/top_cand_comb_10.sector_76[2], muon_sorter_1/top_cand_comb_10.sector_82[2], muon_sorter_1/top_cand_comb_10.sector_88[2], muon_sorter_1/top_cand_comb_10.sector_100[2], muon_sorter_1/top_cand_comb_10.sector_100_RNO[2], muon_sorter_1/top_cand_comb_10.sector_106[2] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#148 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_17_0[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_9.sector[3], muon_sorter_1/top_cand_comb_9.sector_28[3], muon_sorter_1/top_cand_comb_9.sector_34[3], muon_sorter_1/top_cand_comb_9.sector_40[3], muon_sorter_1/top_cand_comb_9.sector_46[3], muon_sorter_1/top_cand_comb_9.sector_52[3], muon_sorter_1/top_cand_comb_9.sector_58[3], muon_sorter_1/top_cand_comb_9.sector_64[3], muon_sorter_1/top_cand_comb_9.sector_70[3], muon_sorter_1/top_cand_comb_9.sector_76[3], muon_sorter_1/top_cand_comb_9.sector_82[3], muon_sorter_1/top_cand_comb_9.sector_88[3], muon_sorter_1/top_cand_comb_9.sector_100[3], muon_sorter_1/top_cand_comb_9.sector_100_RNO[3], muon_sorter_1/top_cand_comb_9.sector_106[3] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#149 Critical Warning
Combinatorial Loop Alert  
124 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_18_0[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_10.sector[3], muon_sorter_1/top_cand_comb_10.sector_28[3], muon_sorter_1/top_cand_comb_10.sector_34[3], muon_sorter_1/top_cand_comb_10.sector_40[3], muon_sorter_1/top_cand_comb_10.sector_46[3], muon_sorter_1/top_cand_comb_10.sector_52[3], muon_sorter_1/top_cand_comb_10.sector_58[3], muon_sorter_1/top_cand_comb_10.sector_64[3], muon_sorter_1/top_cand_comb_10.sector_70[3], muon_sorter_1/top_cand_comb_10.sector_76[3], muon_sorter_1/top_cand_comb_10.sector_82[3], muon_sorter_1/top_cand_comb_10.sector_88[3], muon_sorter_1/top_cand_comb_10.sector_100[3], muon_sorter_1/top_cand_comb_10.sector_100_RNO[3], muon_sorter_1/top_cand_comb_10.sector_106[3] (the first 15 of 124 listed).
Related violations: <none>

LUTLP-1#150 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_10_1[5]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_7.roi[5], muon_sorter_1/top_cand_comb_7.roi_22[5], muon_sorter_1/top_cand_comb_7.roi_28[5], muon_sorter_1/top_cand_comb_7.roi_34[5], muon_sorter_1/top_cand_comb_7.roi_40[5], muon_sorter_1/top_cand_comb_7.roi_46[5], muon_sorter_1/top_cand_comb_7.roi_52[5], muon_sorter_1/top_cand_comb_7.roi_58[5], muon_sorter_1/top_cand_comb_7.roi_64[5], muon_sorter_1/top_cand_comb_7.roi_70[5], muon_sorter_1/top_cand_comb_7.roi_76[5], muon_sorter_1/top_cand_comb_7.roi_82[5], muon_sorter_1/top_cand_comb_7.roi_88[5], muon_sorter_1/top_cand_comb_7.roi_100[5], muon_sorter_1/top_cand_comb_7.roi_100_RNO[5] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#151 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_10_1[7]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_7.roi[7], muon_sorter_1/top_cand_comb_7.roi_19[7], muon_sorter_1/top_cand_comb_7.roi_25[7], muon_sorter_1/top_cand_comb_7.roi_31[7], muon_sorter_1/top_cand_comb_7.roi_37[7], muon_sorter_1/top_cand_comb_7.roi_43[7], muon_sorter_1/top_cand_comb_7.roi_49[7], muon_sorter_1/top_cand_comb_7.roi_55[7], muon_sorter_1/top_cand_comb_7.roi_61[7], muon_sorter_1/top_cand_comb_7.roi_67[7], muon_sorter_1/top_cand_comb_7.roi_73[7], muon_sorter_1/top_cand_comb_7.roi_79[7], muon_sorter_1/top_cand_comb_7.roi_85[7], muon_sorter_1/top_cand_comb_7.roi_91[7], muon_sorter_1/top_cand_comb_7.roi_97[7] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#152 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_12_0Z[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_7.roi[2], muon_sorter_1/top_cand_comb_7.roi_22[2], muon_sorter_1/top_cand_comb_7.roi_28[2], muon_sorter_1/top_cand_comb_7.roi_34[2], muon_sorter_1/top_cand_comb_7.roi_40[2], muon_sorter_1/top_cand_comb_7.roi_46[2], muon_sorter_1/top_cand_comb_7.roi_52[2], muon_sorter_1/top_cand_comb_7.roi_58[2], muon_sorter_1/top_cand_comb_7.roi_64[2], muon_sorter_1/top_cand_comb_7.roi_70[2], muon_sorter_1/top_cand_comb_7.roi_76[2], muon_sorter_1/top_cand_comb_7.roi_82[2], muon_sorter_1/top_cand_comb_7.roi_88[2], muon_sorter_1/top_cand_comb_7.roi_100[2], muon_sorter_1/top_cand_comb_7.roi_100_RNO[2] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#153 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_13_2[6]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_0.roi[6], muon_sorter_1/top_cand_comb_0.roi_2[6], muon_sorter_1/top_cand_comb_0.roi_6[6], muon_sorter_1/top_cand_comb_0.roi_12[6], muon_sorter_1/top_cand_comb_0.roi_21[6], muon_sorter_1/top_cand_comb_0.roi_27[6], muon_sorter_1/top_cand_comb_0.roi_33[6], muon_sorter_1/top_cand_comb_0.roi_39[6], muon_sorter_1/top_cand_comb_0.roi_45[6], muon_sorter_1/top_cand_comb_0.roi_51[6], muon_sorter_1/top_cand_comb_0.roi_57[6], muon_sorter_1/top_cand_comb_0.roi_63[6], muon_sorter_1/top_cand_comb_0.roi_69[6], muon_sorter_1/top_cand_comb_0.roi_75[6], muon_sorter_1/top_cand_comb_0.roi_81[6] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#154 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_14_0Z[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_7.roi[0], muon_sorter_1/top_cand_comb_7.roi_19[0], muon_sorter_1/top_cand_comb_7.roi_25[0], muon_sorter_1/top_cand_comb_7.roi_31[0], muon_sorter_1/top_cand_comb_7.roi_37[0], muon_sorter_1/top_cand_comb_7.roi_43[0], muon_sorter_1/top_cand_comb_7.roi_49[0], muon_sorter_1/top_cand_comb_7.roi_55[0], muon_sorter_1/top_cand_comb_7.roi_61[0], muon_sorter_1/top_cand_comb_7.roi_67[0], muon_sorter_1/top_cand_comb_7.roi_73[0], muon_sorter_1/top_cand_comb_7.roi_79[0], muon_sorter_1/top_cand_comb_7.roi_85[0], muon_sorter_1/top_cand_comb_7.roi_91[0], muon_sorter_1/top_cand_comb_7.roi_97[0] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#155 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_15_1[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_8.roi[0], muon_sorter_1/top_cand_comb_8.roi_22[0], muon_sorter_1/top_cand_comb_8.roi_28[0], muon_sorter_1/top_cand_comb_8.roi_34[0], muon_sorter_1/top_cand_comb_8.roi_40[0], muon_sorter_1/top_cand_comb_8.roi_46[0], muon_sorter_1/top_cand_comb_8.roi_52[0], muon_sorter_1/top_cand_comb_8.roi_58[0], muon_sorter_1/top_cand_comb_8.roi_64[0], muon_sorter_1/top_cand_comb_8.roi_70[0], muon_sorter_1/top_cand_comb_8.roi_76[0], muon_sorter_1/top_cand_comb_8.roi_82[0], muon_sorter_1/top_cand_comb_8.roi_88[0], muon_sorter_1/top_cand_comb_8.roi_100[0], muon_sorter_1/top_cand_comb_8.roi_100_RNO[0] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#156 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_18_0[6]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_7.roi[6], muon_sorter_1/top_cand_comb_7.roi_22[6], muon_sorter_1/top_cand_comb_7.roi_28[6], muon_sorter_1/top_cand_comb_7.roi_34[6], muon_sorter_1/top_cand_comb_7.roi_40[6], muon_sorter_1/top_cand_comb_7.roi_46[6], muon_sorter_1/top_cand_comb_7.roi_52[6], muon_sorter_1/top_cand_comb_7.roi_58[6], muon_sorter_1/top_cand_comb_7.roi_64[6], muon_sorter_1/top_cand_comb_7.roi_70[6], muon_sorter_1/top_cand_comb_7.roi_76[6], muon_sorter_1/top_cand_comb_7.roi_82[6], muon_sorter_1/top_cand_comb_7.roi_88[6], muon_sorter_1/top_cand_comb_7.roi_100[6], muon_sorter_1/top_cand_comb_7.roi_100_RNO[6] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#157 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_20_0[6]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_8.roi[6], muon_sorter_1/top_cand_comb_8.roi_22[6], muon_sorter_1/top_cand_comb_8.roi_28[6], muon_sorter_1/top_cand_comb_8.roi_34[6], muon_sorter_1/top_cand_comb_8.roi_40[6], muon_sorter_1/top_cand_comb_8.roi_46[6], muon_sorter_1/top_cand_comb_8.roi_52[6], muon_sorter_1/top_cand_comb_8.roi_58[6], muon_sorter_1/top_cand_comb_8.roi_64[6], muon_sorter_1/top_cand_comb_8.roi_70[6], muon_sorter_1/top_cand_comb_8.roi_76[6], muon_sorter_1/top_cand_comb_8.roi_82[6], muon_sorter_1/top_cand_comb_8.roi_88[6], muon_sorter_1/top_cand_comb_8.roi_100[6], muon_sorter_1/top_cand_comb_8.roi_100_RNO[6] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#158 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_33_0[5]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_0.roi[5], muon_sorter_1/top_cand_comb_0.roi_4[5], muon_sorter_1/top_cand_comb_0.roi_12[5], muon_sorter_1/top_cand_comb_0.roi_18[5], muon_sorter_1/top_cand_comb_0.roi_24[5], muon_sorter_1/top_cand_comb_0.roi_30[5], muon_sorter_1/top_cand_comb_0.roi_36[5], muon_sorter_1/top_cand_comb_0.roi_42[5], muon_sorter_1/top_cand_comb_0.roi_48[5], muon_sorter_1/top_cand_comb_0.roi_54[5], muon_sorter_1/top_cand_comb_0.roi_60[5], muon_sorter_1/top_cand_comb_0.roi_66[5], muon_sorter_1/top_cand_comb_0.roi_72[5], muon_sorter_1/top_cand_comb_0.roi_78[5], muon_sorter_1/top_cand_comb_0.roi_84[5] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#159 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_33_1[7]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_0.roi[7], muon_sorter_1/top_cand_comb_0.roi_4[7], muon_sorter_1/top_cand_comb_0.roi_9[7], muon_sorter_1/top_cand_comb_0.roi_15[7], muon_sorter_1/top_cand_comb_0.roi_21[7], muon_sorter_1/top_cand_comb_0.roi_27[7], muon_sorter_1/top_cand_comb_0.roi_33[7], muon_sorter_1/top_cand_comb_0.roi_39[7], muon_sorter_1/top_cand_comb_0.roi_45[7], muon_sorter_1/top_cand_comb_0.roi_51[7], muon_sorter_1/top_cand_comb_0.roi_57[7], muon_sorter_1/top_cand_comb_0.roi_63[7], muon_sorter_1/top_cand_comb_0.roi_69[7], muon_sorter_1/top_cand_comb_0.roi_75[7], muon_sorter_1/top_cand_comb_0.roi_81[7] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#160 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_5_0[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_6.roi[3], muon_sorter_1/top_cand_comb_6.roi_19[3], muon_sorter_1/top_cand_comb_6.roi_25[3], muon_sorter_1/top_cand_comb_6.roi_31[3], muon_sorter_1/top_cand_comb_6.roi_37[3], muon_sorter_1/top_cand_comb_6.roi_43[3], muon_sorter_1/top_cand_comb_6.roi_49[3], muon_sorter_1/top_cand_comb_6.roi_55[3], muon_sorter_1/top_cand_comb_6.roi_61[3], muon_sorter_1/top_cand_comb_6.roi_67[3], muon_sorter_1/top_cand_comb_6.roi_73[3], muon_sorter_1/top_cand_comb_6.roi_79[3], muon_sorter_1/top_cand_comb_6.roi_85[3], muon_sorter_1/top_cand_comb_6.roi_91[3], muon_sorter_1/top_cand_comb_6.roi_97[3] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#161 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_5_0[4]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_6.roi[4], muon_sorter_1/top_cand_comb_6.roi_19[4], muon_sorter_1/top_cand_comb_6.roi_25[4], muon_sorter_1/top_cand_comb_6.roi_31[4], muon_sorter_1/top_cand_comb_6.roi_37[4], muon_sorter_1/top_cand_comb_6.roi_43[4], muon_sorter_1/top_cand_comb_6.roi_49[4], muon_sorter_1/top_cand_comb_6.roi_55[4], muon_sorter_1/top_cand_comb_6.roi_61[4], muon_sorter_1/top_cand_comb_6.roi_67[4], muon_sorter_1/top_cand_comb_6.roi_73[4], muon_sorter_1/top_cand_comb_6.roi_79[4], muon_sorter_1/top_cand_comb_6.roi_85[4], muon_sorter_1/top_cand_comb_6.roi_91[4], muon_sorter_1/top_cand_comb_6.roi_97[4] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#162 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_8_0[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_7.roi[3], muon_sorter_1/top_cand_comb_7.roi_22[3], muon_sorter_1/top_cand_comb_7.roi_28[3], muon_sorter_1/top_cand_comb_7.roi_34[3], muon_sorter_1/top_cand_comb_7.roi_40[3], muon_sorter_1/top_cand_comb_7.roi_46[3], muon_sorter_1/top_cand_comb_7.roi_52[3], muon_sorter_1/top_cand_comb_7.roi_58[3], muon_sorter_1/top_cand_comb_7.roi_64[3], muon_sorter_1/top_cand_comb_7.roi_70[3], muon_sorter_1/top_cand_comb_7.roi_76[3], muon_sorter_1/top_cand_comb_7.roi_82[3], muon_sorter_1/top_cand_comb_7.roi_88[3], muon_sorter_1/top_cand_comb_7.roi_100[3], muon_sorter_1/top_cand_comb_7.roi_100_RNO[3] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#163 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_8_0[4]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_7.roi[4], muon_sorter_1/top_cand_comb_7.roi_22[4], muon_sorter_1/top_cand_comb_7.roi_28[4], muon_sorter_1/top_cand_comb_7.roi_34[4], muon_sorter_1/top_cand_comb_7.roi_40[4], muon_sorter_1/top_cand_comb_7.roi_46[4], muon_sorter_1/top_cand_comb_7.roi_52[4], muon_sorter_1/top_cand_comb_7.roi_58[4], muon_sorter_1/top_cand_comb_7.roi_64[4], muon_sorter_1/top_cand_comb_7.roi_70[4], muon_sorter_1/top_cand_comb_7.roi_76[4], muon_sorter_1/top_cand_comb_7.roi_82[4], muon_sorter_1/top_cand_comb_7.roi_88[4], muon_sorter_1/top_cand_comb_7.roi_100[4], muon_sorter_1/top_cand_comb_7.roi_100_RNO[4] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#164 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_9_0[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_7.roi[1], muon_sorter_1/top_cand_comb_7.roi_22[1], muon_sorter_1/top_cand_comb_7.roi_28[1], muon_sorter_1/top_cand_comb_7.roi_34[1], muon_sorter_1/top_cand_comb_7.roi_40[1], muon_sorter_1/top_cand_comb_7.roi_46[1], muon_sorter_1/top_cand_comb_7.roi_52[1], muon_sorter_1/top_cand_comb_7.roi_58[1], muon_sorter_1/top_cand_comb_7.roi_64[1], muon_sorter_1/top_cand_comb_7.roi_70[1], muon_sorter_1/top_cand_comb_7.roi_76[1], muon_sorter_1/top_cand_comb_7.roi_82[1], muon_sorter_1/top_cand_comb_7.roi_88[1], muon_sorter_1/top_cand_comb_7.roi_100[1], muon_sorter_1/top_cand_comb_7.roi_100_RNO[1] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#165 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_10_0[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_7.sector[2], muon_sorter_1/top_cand_comb_7.sector_19[2], muon_sorter_1/top_cand_comb_7.sector_25[2], muon_sorter_1/top_cand_comb_7.sector_31[2], muon_sorter_1/top_cand_comb_7.sector_37[2], muon_sorter_1/top_cand_comb_7.sector_43[2], muon_sorter_1/top_cand_comb_7.sector_49[2], muon_sorter_1/top_cand_comb_7.sector_55[2], muon_sorter_1/top_cand_comb_7.sector_61[2], muon_sorter_1/top_cand_comb_7.sector_67[2], muon_sorter_1/top_cand_comb_7.sector_73[2], muon_sorter_1/top_cand_comb_7.sector_79[2], muon_sorter_1/top_cand_comb_7.sector_85[2], muon_sorter_1/top_cand_comb_7.sector_91[2], muon_sorter_1/top_cand_comb_7.sector_97[2] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#166 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_10_1[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_7.sector[1], muon_sorter_1/top_cand_comb_7.sector_19[1], muon_sorter_1/top_cand_comb_7.sector_25[1], muon_sorter_1/top_cand_comb_7.sector_31[1], muon_sorter_1/top_cand_comb_7.sector_37[1], muon_sorter_1/top_cand_comb_7.sector_43[1], muon_sorter_1/top_cand_comb_7.sector_49[1], muon_sorter_1/top_cand_comb_7.sector_55[1], muon_sorter_1/top_cand_comb_7.sector_61[1], muon_sorter_1/top_cand_comb_7.sector_67[1], muon_sorter_1/top_cand_comb_7.sector_73[1], muon_sorter_1/top_cand_comb_7.sector_79[1], muon_sorter_1/top_cand_comb_7.sector_85[1], muon_sorter_1/top_cand_comb_7.sector_91[1], muon_sorter_1/top_cand_comb_7.sector_103[1] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#167 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_12_0[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_8.sector[1], muon_sorter_1/top_cand_comb_8.sector_22[1], muon_sorter_1/top_cand_comb_8.sector_28[1], muon_sorter_1/top_cand_comb_8.sector_34[1], muon_sorter_1/top_cand_comb_8.sector_40[1], muon_sorter_1/top_cand_comb_8.sector_46[1], muon_sorter_1/top_cand_comb_8.sector_52[1], muon_sorter_1/top_cand_comb_8.sector_58[1], muon_sorter_1/top_cand_comb_8.sector_64[1], muon_sorter_1/top_cand_comb_8.sector_70[1], muon_sorter_1/top_cand_comb_8.sector_76[1], muon_sorter_1/top_cand_comb_8.sector_82[1], muon_sorter_1/top_cand_comb_8.sector_88[1], muon_sorter_1/top_cand_comb_8.sector_94[1], muon_sorter_1/top_cand_comb_8.sector_100[1] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#168 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_13_1[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_7.sector[3], muon_sorter_1/top_cand_comb_7.sector_19[3], muon_sorter_1/top_cand_comb_7.sector_25[3], muon_sorter_1/top_cand_comb_7.sector_31[3], muon_sorter_1/top_cand_comb_7.sector_37[3], muon_sorter_1/top_cand_comb_7.sector_43[3], muon_sorter_1/top_cand_comb_7.sector_49[3], muon_sorter_1/top_cand_comb_7.sector_55[3], muon_sorter_1/top_cand_comb_7.sector_61[3], muon_sorter_1/top_cand_comb_7.sector_67[3], muon_sorter_1/top_cand_comb_7.sector_73[3], muon_sorter_1/top_cand_comb_7.sector_79[3], muon_sorter_1/top_cand_comb_7.sector_85[3], muon_sorter_1/top_cand_comb_7.sector_91[3], muon_sorter_1/top_cand_comb_7.sector_97[3] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#169 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_26[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_5.sector[3], muon_sorter_1/top_cand_comb_5.sector_19_mb[3], muon_sorter_1/top_cand_comb_5.sector_25[3], muon_sorter_1/top_cand_comb_5.sector_31[3], muon_sorter_1/top_cand_comb_5.sector_37[3], muon_sorter_1/top_cand_comb_5.sector_43[3], muon_sorter_1/top_cand_comb_5.sector_49[3], muon_sorter_1/top_cand_comb_5.sector_55[3], muon_sorter_1/top_cand_comb_5.sector_61[3], muon_sorter_1/top_cand_comb_5.sector_67[3], muon_sorter_1/top_cand_comb_5.sector_73[3], muon_sorter_1/top_cand_comb_5.sector_79[3], muon_sorter_1/top_cand_comb_5.sector_85[3], muon_sorter_1/top_cand_comb_5.sector_91[3], muon_sorter_1/top_cand_comb_5.sector_97[3] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#170 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_33_1[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_0.sector[3], muon_sorter_1/top_cand_comb_0.sector_4[3], muon_sorter_1/top_cand_comb_0.sector_9[3], muon_sorter_1/top_cand_comb_0.sector_15[3], muon_sorter_1/top_cand_comb_0.sector_21[3], muon_sorter_1/top_cand_comb_0.sector_27[3], muon_sorter_1/top_cand_comb_0.sector_33[3], muon_sorter_1/top_cand_comb_0.sector_39[3], muon_sorter_1/top_cand_comb_0.sector_45[3], muon_sorter_1/top_cand_comb_0.sector_51[3], muon_sorter_1/top_cand_comb_0.sector_57[3], muon_sorter_1/top_cand_comb_0.sector_63[3], muon_sorter_1/top_cand_comb_0.sector_69[3], muon_sorter_1/top_cand_comb_0.sector_75[3], muon_sorter_1/top_cand_comb_0.sector_81[3] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#171 Critical Warning
Combinatorial Loop Alert  
125 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_35[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_0.sector[2], muon_sorter_1/top_cand_comb_0.sector_4[2], muon_sorter_1/top_cand_comb_0.sector_9[2], muon_sorter_1/top_cand_comb_0.sector_15[2], muon_sorter_1/top_cand_comb_0.sector_21[2], muon_sorter_1/top_cand_comb_0.sector_27[2], muon_sorter_1/top_cand_comb_0.sector_33[2], muon_sorter_1/top_cand_comb_0.sector_39[2], muon_sorter_1/top_cand_comb_0.sector_45[2], muon_sorter_1/top_cand_comb_0.sector_51[2], muon_sorter_1/top_cand_comb_0.sector_57[2], muon_sorter_1/top_cand_comb_0.sector_63[2], muon_sorter_1/top_cand_comb_0.sector_69[2], muon_sorter_1/top_cand_comb_0.sector_75[2], muon_sorter_1/top_cand_comb_0.sector_81[2] (the first 15 of 125 listed).
Related violations: <none>

LUTLP-1#172 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_17_0[6]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_6.roi[6], muon_sorter_1/top_cand_comb_6.roi_16[6], muon_sorter_1/top_cand_comb_6.roi_22[6], muon_sorter_1/top_cand_comb_6.roi_28[6], muon_sorter_1/top_cand_comb_6.roi_34[6], muon_sorter_1/top_cand_comb_6.roi_40[6], muon_sorter_1/top_cand_comb_6.roi_46[6], muon_sorter_1/top_cand_comb_6.roi_52[6], muon_sorter_1/top_cand_comb_6.roi_58[6], muon_sorter_1/top_cand_comb_6.roi_64[6], muon_sorter_1/top_cand_comb_6.roi_70[6], muon_sorter_1/top_cand_comb_6.roi_76[6], muon_sorter_1/top_cand_comb_6.roi_82[6], muon_sorter_1/top_cand_comb_6.roi_88[6], muon_sorter_1/top_cand_comb_6.roi_100[6] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#173 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_26_0[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_5.roi[1], muon_sorter_1/top_cand_comb_5.roi_13[1], muon_sorter_1/top_cand_comb_5.roi_19[1], muon_sorter_1/top_cand_comb_5.roi_25[1], muon_sorter_1/top_cand_comb_5.roi_31[1], muon_sorter_1/top_cand_comb_5.roi_37[1], muon_sorter_1/top_cand_comb_5.roi_43[1], muon_sorter_1/top_cand_comb_5.roi_49[1], muon_sorter_1/top_cand_comb_5.roi_55[1], muon_sorter_1/top_cand_comb_5.roi_61[1], muon_sorter_1/top_cand_comb_5.roi_67[1], muon_sorter_1/top_cand_comb_5.roi_73[1], muon_sorter_1/top_cand_comb_5.roi_79[1], muon_sorter_1/top_cand_comb_5.roi_85[1], muon_sorter_1/top_cand_comb_5.roi_91[1] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#174 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_28_3[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_4.roi[3], muon_sorter_1/top_cand_comb_4.roi_13[3], muon_sorter_1/top_cand_comb_4.roi_19[3], muon_sorter_1/top_cand_comb_4.roi_25[3], muon_sorter_1/top_cand_comb_4.roi_31[3], muon_sorter_1/top_cand_comb_4.roi_37[3], muon_sorter_1/top_cand_comb_4.roi_43[3], muon_sorter_1/top_cand_comb_4.roi_49[3], muon_sorter_1/top_cand_comb_4.roi_55[3], muon_sorter_1/top_cand_comb_4.roi_61[3], muon_sorter_1/top_cand_comb_4.roi_67[3], muon_sorter_1/top_cand_comb_4.roi_73[3], muon_sorter_1/top_cand_comb_4.roi_79[3], muon_sorter_1/top_cand_comb_4.roi_85[3], muon_sorter_1/top_cand_comb_4.roi_91[3] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#175 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_29_0[7]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_4.roi[7], muon_sorter_1/top_cand_comb_4.roi_13[7], muon_sorter_1/top_cand_comb_4.roi_19[7], muon_sorter_1/top_cand_comb_4.roi_25[7], muon_sorter_1/top_cand_comb_4.roi_31[7], muon_sorter_1/top_cand_comb_4.roi_37[7], muon_sorter_1/top_cand_comb_4.roi_43[7], muon_sorter_1/top_cand_comb_4.roi_49[7], muon_sorter_1/top_cand_comb_4.roi_55[7], muon_sorter_1/top_cand_comb_4.roi_61[7], muon_sorter_1/top_cand_comb_4.roi_67[7], muon_sorter_1/top_cand_comb_4.roi_73[7], muon_sorter_1/top_cand_comb_4.roi_79[7], muon_sorter_1/top_cand_comb_4.roi_85[7], muon_sorter_1/top_cand_comb_4.roi_91[7] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#176 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_30_0Z[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_5.roi[3], muon_sorter_1/top_cand_comb_5.roi_16[3], muon_sorter_1/top_cand_comb_5.roi_22[3], muon_sorter_1/top_cand_comb_5.roi_28[3], muon_sorter_1/top_cand_comb_5.roi_34[3], muon_sorter_1/top_cand_comb_5.roi_40[3], muon_sorter_1/top_cand_comb_5.roi_46[3], muon_sorter_1/top_cand_comb_5.roi_52[3], muon_sorter_1/top_cand_comb_5.roi_58[3], muon_sorter_1/top_cand_comb_5.roi_64[3], muon_sorter_1/top_cand_comb_5.roi_70[3], muon_sorter_1/top_cand_comb_5.roi_76[3], muon_sorter_1/top_cand_comb_5.roi_82[3], muon_sorter_1/top_cand_comb_5.roi_88[3], muon_sorter_1/top_cand_comb_5.roi_100[3] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#177 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_30_0Z[4]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_4.roi[4], muon_sorter_1/top_cand_comb_4.roi_13[4], muon_sorter_1/top_cand_comb_4.roi_19[4], muon_sorter_1/top_cand_comb_4.roi_25[4], muon_sorter_1/top_cand_comb_4.roi_31[4], muon_sorter_1/top_cand_comb_4.roi_37[4], muon_sorter_1/top_cand_comb_4.roi_43[4], muon_sorter_1/top_cand_comb_4.roi_49[4], muon_sorter_1/top_cand_comb_4.roi_55[4], muon_sorter_1/top_cand_comb_4.roi_61[4], muon_sorter_1/top_cand_comb_4.roi_67[4], muon_sorter_1/top_cand_comb_4.roi_73[4], muon_sorter_1/top_cand_comb_4.roi_79[4], muon_sorter_1/top_cand_comb_4.roi_85[4], muon_sorter_1/top_cand_comb_4.roi_91[4] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#178 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_30_0Z[7]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_5.roi[7], muon_sorter_1/top_cand_comb_5.roi_13[7], muon_sorter_1/top_cand_comb_5.roi_19[7], muon_sorter_1/top_cand_comb_5.roi_25[7], muon_sorter_1/top_cand_comb_5.roi_31[7], muon_sorter_1/top_cand_comb_5.roi_37[7], muon_sorter_1/top_cand_comb_5.roi_43[7], muon_sorter_1/top_cand_comb_5.roi_49[7], muon_sorter_1/top_cand_comb_5.roi_55[7], muon_sorter_1/top_cand_comb_5.roi_61[7], muon_sorter_1/top_cand_comb_5.roi_67[7], muon_sorter_1/top_cand_comb_5.roi_73[7], muon_sorter_1/top_cand_comb_5.roi_79[7], muon_sorter_1/top_cand_comb_5.roi_85[7], muon_sorter_1/top_cand_comb_5.roi_91[7] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#179 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_30_1Z[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_4.roi[1], muon_sorter_1/top_cand_comb_4.roi_13[1], muon_sorter_1/top_cand_comb_4.roi_19[1], muon_sorter_1/top_cand_comb_4.roi_25[1], muon_sorter_1/top_cand_comb_4.roi_31[1], muon_sorter_1/top_cand_comb_4.roi_37[1], muon_sorter_1/top_cand_comb_4.roi_43[1], muon_sorter_1/top_cand_comb_4.roi_49[1], muon_sorter_1/top_cand_comb_4.roi_55[1], muon_sorter_1/top_cand_comb_4.roi_61[1], muon_sorter_1/top_cand_comb_4.roi_67[1], muon_sorter_1/top_cand_comb_4.roi_73[1], muon_sorter_1/top_cand_comb_4.roi_79[1], muon_sorter_1/top_cand_comb_4.roi_85[1], muon_sorter_1/top_cand_comb_4.roi_91[1] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#180 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_30_1Z[5]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_4.roi[5], muon_sorter_1/top_cand_comb_4.roi_13[5], muon_sorter_1/top_cand_comb_4.roi_19[5], muon_sorter_1/top_cand_comb_4.roi_25[5], muon_sorter_1/top_cand_comb_4.roi_31[5], muon_sorter_1/top_cand_comb_4.roi_37[5], muon_sorter_1/top_cand_comb_4.roi_43[5], muon_sorter_1/top_cand_comb_4.roi_49[5], muon_sorter_1/top_cand_comb_4.roi_55[5], muon_sorter_1/top_cand_comb_4.roi_61[5], muon_sorter_1/top_cand_comb_4.roi_67[5], muon_sorter_1/top_cand_comb_4.roi_73[5], muon_sorter_1/top_cand_comb_4.roi_79[5], muon_sorter_1/top_cand_comb_4.roi_85[5], muon_sorter_1/top_cand_comb_4.roi_91[5] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#181 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_31_5[5]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_5.roi[5], muon_sorter_1/top_cand_comb_5.roi_16[5], muon_sorter_1/top_cand_comb_5.roi_22[5], muon_sorter_1/top_cand_comb_5.roi_28[5], muon_sorter_1/top_cand_comb_5.roi_34[5], muon_sorter_1/top_cand_comb_5.roi_40[5], muon_sorter_1/top_cand_comb_5.roi_46[5], muon_sorter_1/top_cand_comb_5.roi_52[5], muon_sorter_1/top_cand_comb_5.roi_58[5], muon_sorter_1/top_cand_comb_5.roi_64[5], muon_sorter_1/top_cand_comb_5.roi_70[5], muon_sorter_1/top_cand_comb_5.roi_76[5], muon_sorter_1/top_cand_comb_5.roi_82[5], muon_sorter_1/top_cand_comb_5.roi_88[5], muon_sorter_1/top_cand_comb_5.roi_100[5] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#182 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_32_0[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_5.roi[0], muon_sorter_1/top_cand_comb_5.roi_13[0], muon_sorter_1/top_cand_comb_5.roi_19[0], muon_sorter_1/top_cand_comb_5.roi_25[0], muon_sorter_1/top_cand_comb_5.roi_31[0], muon_sorter_1/top_cand_comb_5.roi_37[0], muon_sorter_1/top_cand_comb_5.roi_43[0], muon_sorter_1/top_cand_comb_5.roi_49[0], muon_sorter_1/top_cand_comb_5.roi_55[0], muon_sorter_1/top_cand_comb_5.roi_61[0], muon_sorter_1/top_cand_comb_5.roi_67[0], muon_sorter_1/top_cand_comb_5.roi_73[0], muon_sorter_1/top_cand_comb_5.roi_79[0], muon_sorter_1/top_cand_comb_5.roi_85[0], muon_sorter_1/top_cand_comb_5.roi_91[0] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#183 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_33_1[4]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_5.roi[4], muon_sorter_1/top_cand_comb_5.roi_13[4], muon_sorter_1/top_cand_comb_5.roi_19[4], muon_sorter_1/top_cand_comb_5.roi_25[4], muon_sorter_1/top_cand_comb_5.roi_31[4], muon_sorter_1/top_cand_comb_5.roi_37[4], muon_sorter_1/top_cand_comb_5.roi_43[4], muon_sorter_1/top_cand_comb_5.roi_49[4], muon_sorter_1/top_cand_comb_5.roi_55[4], muon_sorter_1/top_cand_comb_5.roi_61[4], muon_sorter_1/top_cand_comb_5.roi_67[4], muon_sorter_1/top_cand_comb_5.roi_73[4], muon_sorter_1/top_cand_comb_5.roi_79[4], muon_sorter_1/top_cand_comb_5.roi_85[4], muon_sorter_1/top_cand_comb_5.roi_91[4] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#184 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_33_1[6]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_5.roi[6], muon_sorter_1/top_cand_comb_5.roi_13[6], muon_sorter_1/top_cand_comb_5.roi_19[6], muon_sorter_1/top_cand_comb_5.roi_25[6], muon_sorter_1/top_cand_comb_5.roi_31[6], muon_sorter_1/top_cand_comb_5.roi_37[6], muon_sorter_1/top_cand_comb_5.roi_43[6], muon_sorter_1/top_cand_comb_5.roi_49[6], muon_sorter_1/top_cand_comb_5.roi_55[6], muon_sorter_1/top_cand_comb_5.roi_61[6], muon_sorter_1/top_cand_comb_5.roi_67[6], muon_sorter_1/top_cand_comb_5.roi_73[6], muon_sorter_1/top_cand_comb_5.roi_79[6], muon_sorter_1/top_cand_comb_5.roi_85[6], muon_sorter_1/top_cand_comb_5.roi_91[6] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#185 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_35[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_4.roi[2], muon_sorter_1/top_cand_comb_4.roi_13[2], muon_sorter_1/top_cand_comb_4.roi_19[2], muon_sorter_1/top_cand_comb_4.roi_25[2], muon_sorter_1/top_cand_comb_4.roi_31[2], muon_sorter_1/top_cand_comb_4.roi_37[2], muon_sorter_1/top_cand_comb_4.roi_43[2], muon_sorter_1/top_cand_comb_4.roi_49[2], muon_sorter_1/top_cand_comb_4.roi_55[2], muon_sorter_1/top_cand_comb_4.roi_61[2], muon_sorter_1/top_cand_comb_4.roi_67[2], muon_sorter_1/top_cand_comb_4.roi_73[2], muon_sorter_1/top_cand_comb_4.roi_79[2], muon_sorter_1/top_cand_comb_4.roi_85[2], muon_sorter_1/top_cand_comb_4.roi_91[2] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#186 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_36[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_5.roi[2], muon_sorter_1/top_cand_comb_5.roi_13[2], muon_sorter_1/top_cand_comb_5.roi_19[2], muon_sorter_1/top_cand_comb_5.roi_25[2], muon_sorter_1/top_cand_comb_5.roi_31[2], muon_sorter_1/top_cand_comb_5.roi_37[2], muon_sorter_1/top_cand_comb_5.roi_43[2], muon_sorter_1/top_cand_comb_5.roi_49[2], muon_sorter_1/top_cand_comb_5.roi_55[2], muon_sorter_1/top_cand_comb_5.roi_61[2], muon_sorter_1/top_cand_comb_5.roi_67[2], muon_sorter_1/top_cand_comb_5.roi_73[2], muon_sorter_1/top_cand_comb_5.roi_79[2], muon_sorter_1/top_cand_comb_5.roi_85[2], muon_sorter_1/top_cand_comb_5.roi_91[2] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#187 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_3_0[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_4.roi[0], muon_sorter_1/top_cand_comb_4.roi_16_mb[0], muon_sorter_1/top_cand_comb_4.roi_22[0], muon_sorter_1/top_cand_comb_4.roi_28[0], muon_sorter_1/top_cand_comb_4.roi_34[0], muon_sorter_1/top_cand_comb_4.roi_40[0], muon_sorter_1/top_cand_comb_4.roi_46[0], muon_sorter_1/top_cand_comb_4.roi_52[0], muon_sorter_1/top_cand_comb_4.roi_58[0], muon_sorter_1/top_cand_comb_4.roi_64[0], muon_sorter_1/top_cand_comb_4.roi_70[0], muon_sorter_1/top_cand_comb_4.roi_76[0], muon_sorter_1/top_cand_comb_4.roi_82[0], muon_sorter_1/top_cand_comb_4.roi_88[0], muon_sorter_1/top_cand_comb_4.roi_100[0] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#188 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_6_1[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_6.roi[1], muon_sorter_1/top_cand_comb_6.roi_16[1], muon_sorter_1/top_cand_comb_6.roi_22[1], muon_sorter_1/top_cand_comb_6.roi_28[1], muon_sorter_1/top_cand_comb_6.roi_34[1], muon_sorter_1/top_cand_comb_6.roi_40[1], muon_sorter_1/top_cand_comb_6.roi_46[1], muon_sorter_1/top_cand_comb_6.roi_52[1], muon_sorter_1/top_cand_comb_6.roi_58[1], muon_sorter_1/top_cand_comb_6.roi_64[1], muon_sorter_1/top_cand_comb_6.roi_70[1], muon_sorter_1/top_cand_comb_6.roi_76[1], muon_sorter_1/top_cand_comb_6.roi_82[1], muon_sorter_1/top_cand_comb_6.roi_88[1], muon_sorter_1/top_cand_comb_6.roi_100[1] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#189 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_7_1[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_6.roi[2], muon_sorter_1/top_cand_comb_6.roi_16[2], muon_sorter_1/top_cand_comb_6.roi_22[2], muon_sorter_1/top_cand_comb_6.roi_28[2], muon_sorter_1/top_cand_comb_6.roi_34[2], muon_sorter_1/top_cand_comb_6.roi_40[2], muon_sorter_1/top_cand_comb_6.roi_46[2], muon_sorter_1/top_cand_comb_6.roi_52[2], muon_sorter_1/top_cand_comb_6.roi_58[2], muon_sorter_1/top_cand_comb_6.roi_64[2], muon_sorter_1/top_cand_comb_6.roi_70[2], muon_sorter_1/top_cand_comb_6.roi_76[2], muon_sorter_1/top_cand_comb_6.roi_82[2], muon_sorter_1/top_cand_comb_6.roi_88[2], muon_sorter_1/top_cand_comb_6.roi_100[2] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#190 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_9_0[5]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_6.roi[5], muon_sorter_1/top_cand_comb_6.roi_16[5], muon_sorter_1/top_cand_comb_6.roi_22[5], muon_sorter_1/top_cand_comb_6.roi_28[5], muon_sorter_1/top_cand_comb_6.roi_34[5], muon_sorter_1/top_cand_comb_6.roi_40[5], muon_sorter_1/top_cand_comb_6.roi_46[5], muon_sorter_1/top_cand_comb_6.roi_52[5], muon_sorter_1/top_cand_comb_6.roi_58[5], muon_sorter_1/top_cand_comb_6.roi_64[5], muon_sorter_1/top_cand_comb_6.roi_70[5], muon_sorter_1/top_cand_comb_6.roi_76[5], muon_sorter_1/top_cand_comb_6.roi_82[5], muon_sorter_1/top_cand_comb_6.roi_88[5], muon_sorter_1/top_cand_comb_6.roi_100[5] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#191 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_9_0[6]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_4.roi[6], muon_sorter_1/top_cand_comb_4.roi_16_mb[6], muon_sorter_1/top_cand_comb_4.roi_22[6], muon_sorter_1/top_cand_comb_4.roi_28[6], muon_sorter_1/top_cand_comb_4.roi_34[6], muon_sorter_1/top_cand_comb_4.roi_40[6], muon_sorter_1/top_cand_comb_4.roi_46[6], muon_sorter_1/top_cand_comb_4.roi_52[6], muon_sorter_1/top_cand_comb_4.roi_58[6], muon_sorter_1/top_cand_comb_4.roi_64[6], muon_sorter_1/top_cand_comb_4.roi_70[6], muon_sorter_1/top_cand_comb_4.roi_76[6], muon_sorter_1/top_cand_comb_4.roi_82[6], muon_sorter_1/top_cand_comb_4.roi_88[6], muon_sorter_1/top_cand_comb_4.roi_100[6] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#192 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_9_1[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_6.roi[0], muon_sorter_1/top_cand_comb_6.roi_16[0], muon_sorter_1/top_cand_comb_6.roi_22[0], muon_sorter_1/top_cand_comb_6.roi_28[0], muon_sorter_1/top_cand_comb_6.roi_34[0], muon_sorter_1/top_cand_comb_6.roi_40[0], muon_sorter_1/top_cand_comb_6.roi_46[0], muon_sorter_1/top_cand_comb_6.roi_52[0], muon_sorter_1/top_cand_comb_6.roi_58[0], muon_sorter_1/top_cand_comb_6.roi_64[0], muon_sorter_1/top_cand_comb_6.roi_70[0], muon_sorter_1/top_cand_comb_6.roi_76[0], muon_sorter_1/top_cand_comb_6.roi_82[0], muon_sorter_1/top_cand_comb_6.roi_88[0], muon_sorter_1/top_cand_comb_6.roi_100[0] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#193 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_9_1[7]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_6.roi[7], muon_sorter_1/top_cand_comb_6.roi_16[7], muon_sorter_1/top_cand_comb_6.roi_22[7], muon_sorter_1/top_cand_comb_6.roi_28[7], muon_sorter_1/top_cand_comb_6.roi_34[7], muon_sorter_1/top_cand_comb_6.roi_40[7], muon_sorter_1/top_cand_comb_6.roi_46[7], muon_sorter_1/top_cand_comb_6.roi_52[7], muon_sorter_1/top_cand_comb_6.roi_58[7], muon_sorter_1/top_cand_comb_6.roi_64[7], muon_sorter_1/top_cand_comb_6.roi_70[7], muon_sorter_1/top_cand_comb_6.roi_76[7], muon_sorter_1/top_cand_comb_6.roi_82[7], muon_sorter_1/top_cand_comb_6.roi_88[7], muon_sorter_1/top_cand_comb_6.roi_100[7] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#194 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_12_0[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_6.sector[3], muon_sorter_1/top_cand_comb_6.sector_16[3], muon_sorter_1/top_cand_comb_6.sector_22[3], muon_sorter_1/top_cand_comb_6.sector_28[3], muon_sorter_1/top_cand_comb_6.sector_34[3], muon_sorter_1/top_cand_comb_6.sector_40[3], muon_sorter_1/top_cand_comb_6.sector_46[3], muon_sorter_1/top_cand_comb_6.sector_52[3], muon_sorter_1/top_cand_comb_6.sector_58[3], muon_sorter_1/top_cand_comb_6.sector_64[3], muon_sorter_1/top_cand_comb_6.sector_70[3], muon_sorter_1/top_cand_comb_6.sector_76[3], muon_sorter_1/top_cand_comb_6.sector_82[3], muon_sorter_1/top_cand_comb_6.sector_88[3], muon_sorter_1/top_cand_comb_6.sector_100[3] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#195 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_29_0[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_4.sector[2], muon_sorter_1/top_cand_comb_4.sector_13[2], muon_sorter_1/top_cand_comb_4.sector_19[2], muon_sorter_1/top_cand_comb_4.sector_25[2], muon_sorter_1/top_cand_comb_4.sector_31[2], muon_sorter_1/top_cand_comb_4.sector_37[2], muon_sorter_1/top_cand_comb_4.sector_43[2], muon_sorter_1/top_cand_comb_4.sector_49[2], muon_sorter_1/top_cand_comb_4.sector_55[2], muon_sorter_1/top_cand_comb_4.sector_61[2], muon_sorter_1/top_cand_comb_4.sector_67[2], muon_sorter_1/top_cand_comb_4.sector_73[2], muon_sorter_1/top_cand_comb_4.sector_79[2], muon_sorter_1/top_cand_comb_4.sector_85[2], muon_sorter_1/top_cand_comb_4.sector_91[2] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#196 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_31_4[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_4.sector[3], muon_sorter_1/top_cand_comb_4.sector_13[3], muon_sorter_1/top_cand_comb_4.sector_19[3], muon_sorter_1/top_cand_comb_4.sector_25[3], muon_sorter_1/top_cand_comb_4.sector_31[3], muon_sorter_1/top_cand_comb_4.sector_37[3], muon_sorter_1/top_cand_comb_4.sector_43[3], muon_sorter_1/top_cand_comb_4.sector_49[3], muon_sorter_1/top_cand_comb_4.sector_55[3], muon_sorter_1/top_cand_comb_4.sector_61[3], muon_sorter_1/top_cand_comb_4.sector_67[3], muon_sorter_1/top_cand_comb_4.sector_73[3], muon_sorter_1/top_cand_comb_4.sector_79[3], muon_sorter_1/top_cand_comb_4.sector_85[3], muon_sorter_1/top_cand_comb_4.sector_91[3] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#197 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_32_0[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_5.sector[2], muon_sorter_1/top_cand_comb_5.sector_13[2], muon_sorter_1/top_cand_comb_5.sector_19[2], muon_sorter_1/top_cand_comb_5.sector_25[2], muon_sorter_1/top_cand_comb_5.sector_31[2], muon_sorter_1/top_cand_comb_5.sector_37[2], muon_sorter_1/top_cand_comb_5.sector_43[2], muon_sorter_1/top_cand_comb_5.sector_49[2], muon_sorter_1/top_cand_comb_5.sector_55[2], muon_sorter_1/top_cand_comb_5.sector_61[2], muon_sorter_1/top_cand_comb_5.sector_67[2], muon_sorter_1/top_cand_comb_5.sector_73[2], muon_sorter_1/top_cand_comb_5.sector_79[2], muon_sorter_1/top_cand_comb_5.sector_85[2], muon_sorter_1/top_cand_comb_5.sector_91[2] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#198 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_33_1[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_5.sector[1], muon_sorter_1/top_cand_comb_5.sector_13[1], muon_sorter_1/top_cand_comb_5.sector_19[1], muon_sorter_1/top_cand_comb_5.sector_25[1], muon_sorter_1/top_cand_comb_5.sector_31[1], muon_sorter_1/top_cand_comb_5.sector_37[1], muon_sorter_1/top_cand_comb_5.sector_43[1], muon_sorter_1/top_cand_comb_5.sector_49[1], muon_sorter_1/top_cand_comb_5.sector_55[1], muon_sorter_1/top_cand_comb_5.sector_61[1], muon_sorter_1/top_cand_comb_5.sector_67[1], muon_sorter_1/top_cand_comb_5.sector_73[1], muon_sorter_1/top_cand_comb_5.sector_79[1], muon_sorter_1/top_cand_comb_5.sector_85[1], muon_sorter_1/top_cand_comb_5.sector_91[1] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#199 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_3_0[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_4.sector[1], muon_sorter_1/top_cand_comb_4.sector_16_mb[1], muon_sorter_1/top_cand_comb_4.sector_22[1], muon_sorter_1/top_cand_comb_4.sector_28[1], muon_sorter_1/top_cand_comb_4.sector_34[1], muon_sorter_1/top_cand_comb_4.sector_40[1], muon_sorter_1/top_cand_comb_4.sector_46[1], muon_sorter_1/top_cand_comb_4.sector_52[1], muon_sorter_1/top_cand_comb_4.sector_58[1], muon_sorter_1/top_cand_comb_4.sector_64[1], muon_sorter_1/top_cand_comb_4.sector_70[1], muon_sorter_1/top_cand_comb_4.sector_76[1], muon_sorter_1/top_cand_comb_4.sector_82[1], muon_sorter_1/top_cand_comb_4.sector_88[1], muon_sorter_1/top_cand_comb_4.sector_94[1] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#200 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_8_0[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_6.sector[1], muon_sorter_1/top_cand_comb_6.sector_16[1], muon_sorter_1/top_cand_comb_6.sector_22[1], muon_sorter_1/top_cand_comb_6.sector_28[1], muon_sorter_1/top_cand_comb_6.sector_34[1], muon_sorter_1/top_cand_comb_6.sector_40[1], muon_sorter_1/top_cand_comb_6.sector_46[1], muon_sorter_1/top_cand_comb_6.sector_52[1], muon_sorter_1/top_cand_comb_6.sector_58[1], muon_sorter_1/top_cand_comb_6.sector_64[1], muon_sorter_1/top_cand_comb_6.sector_70[1], muon_sorter_1/top_cand_comb_6.sector_76[1], muon_sorter_1/top_cand_comb_6.sector_82[1], muon_sorter_1/top_cand_comb_6.sector_88[1], muon_sorter_1/top_cand_comb_6.sector_94[1] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#201 Critical Warning
Combinatorial Loop Alert  
126 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_9_1[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_6.sector[2], muon_sorter_1/top_cand_comb_6.sector_16[2], muon_sorter_1/top_cand_comb_6.sector_22[2], muon_sorter_1/top_cand_comb_6.sector_28[2], muon_sorter_1/top_cand_comb_6.sector_34[2], muon_sorter_1/top_cand_comb_6.sector_40[2], muon_sorter_1/top_cand_comb_6.sector_46[2], muon_sorter_1/top_cand_comb_6.sector_52[2], muon_sorter_1/top_cand_comb_6.sector_58[2], muon_sorter_1/top_cand_comb_6.sector_64[2], muon_sorter_1/top_cand_comb_6.sector_70[2], muon_sorter_1/top_cand_comb_6.sector_76[2], muon_sorter_1/top_cand_comb_6.sector_82[2], muon_sorter_1/top_cand_comb_6.sector_88[2], muon_sorter_1/top_cand_comb_6.sector_100[2] (the first 15 of 126 listed).
Related violations: <none>

LUTLP-1#202 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_105[4]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_0.roi_4[4], muon_sorter_1/top_cand_comb_0.roi_9[4], muon_sorter_1/top_cand_comb_0.roi_15[4], muon_sorter_1/top_cand_comb_0.roi_21[4], muon_sorter_1/top_cand_comb_0.roi_27[4], muon_sorter_1/top_cand_comb_0.roi_33[4], muon_sorter_1/top_cand_comb_0.roi_39[4], muon_sorter_1/top_cand_comb_0.roi_45[4], muon_sorter_1/top_cand_comb_0.roi_51[4], muon_sorter_1/top_cand_comb_0.roi_57[4], muon_sorter_1/top_cand_comb_0.roi_63[4], muon_sorter_1/top_cand_comb_0.roi_69[4], muon_sorter_1/top_cand_comb_0.roi_75[4], muon_sorter_1/top_cand_comb_0.roi_81[4], muon_sorter_1/top_cand_comb_0.roi_93[4] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#203 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_15_0Z[6]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_2.roi[6], muon_sorter_1/top_cand_comb_2.roi_4[6], muon_sorter_1/top_cand_comb_2.roi_10[6], muon_sorter_1/top_cand_comb_2.roi_16[6], muon_sorter_1/top_cand_comb_2.roi_22[6], muon_sorter_1/top_cand_comb_2.roi_28[6], muon_sorter_1/top_cand_comb_2.roi_34[6], muon_sorter_1/top_cand_comb_2.roi_40[6], muon_sorter_1/top_cand_comb_2.roi_46[6], muon_sorter_1/top_cand_comb_2.roi_52[6], muon_sorter_1/top_cand_comb_2.roi_58[6], muon_sorter_1/top_cand_comb_2.roi_64[6], muon_sorter_1/top_cand_comb_2.roi_70[6], muon_sorter_1/top_cand_comb_2.roi_76[6], muon_sorter_1/top_cand_comb_2.roi_82[6] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#204 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_24_0[7]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_3.roi[7], muon_sorter_1/top_cand_comb_3.roi_7[7], muon_sorter_1/top_cand_comb_3.roi_13[7], muon_sorter_1/top_cand_comb_3.roi_19[7], muon_sorter_1/top_cand_comb_3.roi_25[7], muon_sorter_1/top_cand_comb_3.roi_31[7], muon_sorter_1/top_cand_comb_3.roi_37[7], muon_sorter_1/top_cand_comb_3.roi_43[7], muon_sorter_1/top_cand_comb_3.roi_49[7], muon_sorter_1/top_cand_comb_3.roi_55[7], muon_sorter_1/top_cand_comb_3.roi_61[7], muon_sorter_1/top_cand_comb_3.roi_67[7], muon_sorter_1/top_cand_comb_3.roi_73[7], muon_sorter_1/top_cand_comb_3.roi_79[7], muon_sorter_1/top_cand_comb_3.roi_85[7] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#205 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_24_1[5]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_3.roi[5], muon_sorter_1/top_cand_comb_3.roi_7[5], muon_sorter_1/top_cand_comb_3.roi_13[5], muon_sorter_1/top_cand_comb_3.roi_19[5], muon_sorter_1/top_cand_comb_3.roi_25[5], muon_sorter_1/top_cand_comb_3.roi_31[5], muon_sorter_1/top_cand_comb_3.roi_37[5], muon_sorter_1/top_cand_comb_3.roi_43[5], muon_sorter_1/top_cand_comb_3.roi_49[5], muon_sorter_1/top_cand_comb_3.roi_55[5], muon_sorter_1/top_cand_comb_3.roi_61[5], muon_sorter_1/top_cand_comb_3.roi_67[5], muon_sorter_1/top_cand_comb_3.roi_73[5], muon_sorter_1/top_cand_comb_3.roi_79[5], muon_sorter_1/top_cand_comb_3.roi_85[5] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#206 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_26_0[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_3.roi[3], muon_sorter_1/top_cand_comb_3.roi_7[3], muon_sorter_1/top_cand_comb_3.roi_13[3], muon_sorter_1/top_cand_comb_3.roi_19[3], muon_sorter_1/top_cand_comb_3.roi_25[3], muon_sorter_1/top_cand_comb_3.roi_31[3], muon_sorter_1/top_cand_comb_3.roi_37[3], muon_sorter_1/top_cand_comb_3.roi_43[3], muon_sorter_1/top_cand_comb_3.roi_49[3], muon_sorter_1/top_cand_comb_3.roi_55[3], muon_sorter_1/top_cand_comb_3.roi_61[3], muon_sorter_1/top_cand_comb_3.roi_67[3], muon_sorter_1/top_cand_comb_3.roi_73[3], muon_sorter_1/top_cand_comb_3.roi_79[3], muon_sorter_1/top_cand_comb_3.roi_85[3] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#207 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_27_1[4]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_3.roi[4], muon_sorter_1/top_cand_comb_3.roi_7[4], muon_sorter_1/top_cand_comb_3.roi_13[4], muon_sorter_1/top_cand_comb_3.roi_19[4], muon_sorter_1/top_cand_comb_3.roi_25[4], muon_sorter_1/top_cand_comb_3.roi_31[4], muon_sorter_1/top_cand_comb_3.roi_37[4], muon_sorter_1/top_cand_comb_3.roi_43[4], muon_sorter_1/top_cand_comb_3.roi_49[4], muon_sorter_1/top_cand_comb_3.roi_55[4], muon_sorter_1/top_cand_comb_3.roi_61[4], muon_sorter_1/top_cand_comb_3.roi_67[4], muon_sorter_1/top_cand_comb_3.roi_73[4], muon_sorter_1/top_cand_comb_3.roi_79[4], muon_sorter_1/top_cand_comb_3.roi_85[4] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#208 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_28_3[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_3.roi[1], muon_sorter_1/top_cand_comb_3.roi_7[1], muon_sorter_1/top_cand_comb_3.roi_13[1], muon_sorter_1/top_cand_comb_3.roi_19[1], muon_sorter_1/top_cand_comb_3.roi_25[1], muon_sorter_1/top_cand_comb_3.roi_31[1], muon_sorter_1/top_cand_comb_3.roi_37[1], muon_sorter_1/top_cand_comb_3.roi_43[1], muon_sorter_1/top_cand_comb_3.roi_49[1], muon_sorter_1/top_cand_comb_3.roi_55[1], muon_sorter_1/top_cand_comb_3.roi_61[1], muon_sorter_1/top_cand_comb_3.roi_67[1], muon_sorter_1/top_cand_comb_3.roi_73[1], muon_sorter_1/top_cand_comb_3.roi_79[1], muon_sorter_1/top_cand_comb_3.roi_85[1] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#209 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_29_0[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_3.roi[2], muon_sorter_1/top_cand_comb_3.roi_7[2], muon_sorter_1/top_cand_comb_3.roi_13[2], muon_sorter_1/top_cand_comb_3.roi_19[2], muon_sorter_1/top_cand_comb_3.roi_25[2], muon_sorter_1/top_cand_comb_3.roi_31[2], muon_sorter_1/top_cand_comb_3.roi_37[2], muon_sorter_1/top_cand_comb_3.roi_43[2], muon_sorter_1/top_cand_comb_3.roi_49[2], muon_sorter_1/top_cand_comb_3.roi_55[2], muon_sorter_1/top_cand_comb_3.roi_61[2], muon_sorter_1/top_cand_comb_3.roi_67[2], muon_sorter_1/top_cand_comb_3.roi_73[2], muon_sorter_1/top_cand_comb_3.roi_79[2], muon_sorter_1/top_cand_comb_3.roi_85[2] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#210 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_29_0[6]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_3.roi[6], muon_sorter_1/top_cand_comb_3.roi_7[6], muon_sorter_1/top_cand_comb_3.roi_13[6], muon_sorter_1/top_cand_comb_3.roi_19[6], muon_sorter_1/top_cand_comb_3.roi_25[6], muon_sorter_1/top_cand_comb_3.roi_31[6], muon_sorter_1/top_cand_comb_3.roi_37[6], muon_sorter_1/top_cand_comb_3.roi_43[6], muon_sorter_1/top_cand_comb_3.roi_49[6], muon_sorter_1/top_cand_comb_3.roi_55[6], muon_sorter_1/top_cand_comb_3.roi_61[6], muon_sorter_1/top_cand_comb_3.roi_67[6], muon_sorter_1/top_cand_comb_3.roi_73[6], muon_sorter_1/top_cand_comb_3.roi_79[6], muon_sorter_1/top_cand_comb_3.roi_85[6] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#211 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_32_0[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_2.roi[3], muon_sorter_1/top_cand_comb_2.roi_7[3], muon_sorter_1/top_cand_comb_2.roi_13[3], muon_sorter_1/top_cand_comb_2.roi_19[3], muon_sorter_1/top_cand_comb_2.roi_25[3], muon_sorter_1/top_cand_comb_2.roi_31[3], muon_sorter_1/top_cand_comb_2.roi_37[3], muon_sorter_1/top_cand_comb_2.roi_43[3], muon_sorter_1/top_cand_comb_2.roi_49[3], muon_sorter_1/top_cand_comb_2.roi_55[3], muon_sorter_1/top_cand_comb_2.roi_61[3], muon_sorter_1/top_cand_comb_2.roi_67[3], muon_sorter_1/top_cand_comb_2.roi_73[3], muon_sorter_1/top_cand_comb_2.roi_79[3], muon_sorter_1/top_cand_comb_2.roi_85[3] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#212 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_32_0[5]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_2.roi[5], muon_sorter_1/top_cand_comb_2.roi_7[5], muon_sorter_1/top_cand_comb_2.roi_13[5], muon_sorter_1/top_cand_comb_2.roi_19[5], muon_sorter_1/top_cand_comb_2.roi_25[5], muon_sorter_1/top_cand_comb_2.roi_31[5], muon_sorter_1/top_cand_comb_2.roi_37[5], muon_sorter_1/top_cand_comb_2.roi_43[5], muon_sorter_1/top_cand_comb_2.roi_49[5], muon_sorter_1/top_cand_comb_2.roi_55[5], muon_sorter_1/top_cand_comb_2.roi_61[5], muon_sorter_1/top_cand_comb_2.roi_67[5], muon_sorter_1/top_cand_comb_2.roi_73[5], muon_sorter_1/top_cand_comb_2.roi_79[5], muon_sorter_1/top_cand_comb_2.roi_85[5] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#213 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_32_0[7]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_2.roi[7], muon_sorter_1/top_cand_comb_2.roi_7[7], muon_sorter_1/top_cand_comb_2.roi_13[7], muon_sorter_1/top_cand_comb_2.roi_19[7], muon_sorter_1/top_cand_comb_2.roi_25[7], muon_sorter_1/top_cand_comb_2.roi_31[7], muon_sorter_1/top_cand_comb_2.roi_37[7], muon_sorter_1/top_cand_comb_2.roi_43[7], muon_sorter_1/top_cand_comb_2.roi_49[7], muon_sorter_1/top_cand_comb_2.roi_55[7], muon_sorter_1/top_cand_comb_2.roi_61[7], muon_sorter_1/top_cand_comb_2.roi_67[7], muon_sorter_1/top_cand_comb_2.roi_73[7], muon_sorter_1/top_cand_comb_2.roi_79[7], muon_sorter_1/top_cand_comb_2.roi_85[7] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#214 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_33_0[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_2.roi[1], muon_sorter_1/top_cand_comb_2.roi_7[1], muon_sorter_1/top_cand_comb_2.roi_13[1], muon_sorter_1/top_cand_comb_2.roi_19[1], muon_sorter_1/top_cand_comb_2.roi_25[1], muon_sorter_1/top_cand_comb_2.roi_31[1], muon_sorter_1/top_cand_comb_2.roi_37[1], muon_sorter_1/top_cand_comb_2.roi_43[1], muon_sorter_1/top_cand_comb_2.roi_49[1], muon_sorter_1/top_cand_comb_2.roi_55[1], muon_sorter_1/top_cand_comb_2.roi_61[1], muon_sorter_1/top_cand_comb_2.roi_67[1], muon_sorter_1/top_cand_comb_2.roi_73[1], muon_sorter_1/top_cand_comb_2.roi_79[1], muon_sorter_1/top_cand_comb_2.roi_85[1] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#215 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_33_1[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_3.roi[0], muon_sorter_1/top_cand_comb_3.roi_7[0], muon_sorter_1/top_cand_comb_3.roi_13[0], muon_sorter_1/top_cand_comb_3.roi_19[0], muon_sorter_1/top_cand_comb_3.roi_25[0], muon_sorter_1/top_cand_comb_3.roi_31[0], muon_sorter_1/top_cand_comb_3.roi_37[0], muon_sorter_1/top_cand_comb_3.roi_43[0], muon_sorter_1/top_cand_comb_3.roi_49[0], muon_sorter_1/top_cand_comb_3.roi_55[0], muon_sorter_1/top_cand_comb_3.roi_61[0], muon_sorter_1/top_cand_comb_3.roi_67[0], muon_sorter_1/top_cand_comb_3.roi_73[0], muon_sorter_1/top_cand_comb_3.roi_79[0], muon_sorter_1/top_cand_comb_3.roi_85[0] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#216 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_35[4]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_2.roi[4], muon_sorter_1/top_cand_comb_2.roi_7[4], muon_sorter_1/top_cand_comb_2.roi_13[4], muon_sorter_1/top_cand_comb_2.roi_19[4], muon_sorter_1/top_cand_comb_2.roi_25[4], muon_sorter_1/top_cand_comb_2.roi_31[4], muon_sorter_1/top_cand_comb_2.roi_37[4], muon_sorter_1/top_cand_comb_2.roi_43[4], muon_sorter_1/top_cand_comb_2.roi_49[4], muon_sorter_1/top_cand_comb_2.roi_55[4], muon_sorter_1/top_cand_comb_2.roi_61[4], muon_sorter_1/top_cand_comb_2.roi_67[4], muon_sorter_1/top_cand_comb_2.roi_73[4], muon_sorter_1/top_cand_comb_2.roi_79[4], muon_sorter_1/top_cand_comb_2.roi_85[4] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#217 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_4_3[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_2.roi[2], muon_sorter_1/top_cand_comb_2.roi_4[2], muon_sorter_1/top_cand_comb_2.roi_10[2], muon_sorter_1/top_cand_comb_2.roi_16[2], muon_sorter_1/top_cand_comb_2.roi_22[2], muon_sorter_1/top_cand_comb_2.roi_28[2], muon_sorter_1/top_cand_comb_2.roi_34[2], muon_sorter_1/top_cand_comb_2.roi_40[2], muon_sorter_1/top_cand_comb_2.roi_46[2], muon_sorter_1/top_cand_comb_2.roi_52[2], muon_sorter_1/top_cand_comb_2.roi_58[2], muon_sorter_1/top_cand_comb_2.roi_64[2], muon_sorter_1/top_cand_comb_2.roi_70[2], muon_sorter_1/top_cand_comb_2.roi_76[2], muon_sorter_1/top_cand_comb_2.roi_82[2] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#218 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_8_0[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_2.roi[0], muon_sorter_1/top_cand_comb_2.roi_4[0], muon_sorter_1/top_cand_comb_2.roi_10[0], muon_sorter_1/top_cand_comb_2.roi_16[0], muon_sorter_1/top_cand_comb_2.roi_22[0], muon_sorter_1/top_cand_comb_2.roi_28[0], muon_sorter_1/top_cand_comb_2.roi_34[0], muon_sorter_1/top_cand_comb_2.roi_40[0], muon_sorter_1/top_cand_comb_2.roi_46[0], muon_sorter_1/top_cand_comb_2.roi_52[0], muon_sorter_1/top_cand_comb_2.roi_58[0], muon_sorter_1/top_cand_comb_2.roi_64[0], muon_sorter_1/top_cand_comb_2.roi_70[0], muon_sorter_1/top_cand_comb_2.roi_76[0], muon_sorter_1/top_cand_comb_2.roi_82[0] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#219 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_105[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_0.sector_4[1], muon_sorter_1/top_cand_comb_0.sector_9[1], muon_sorter_1/top_cand_comb_0.sector_15[1], muon_sorter_1/top_cand_comb_0.sector_21[1], muon_sorter_1/top_cand_comb_0.sector_27[1], muon_sorter_1/top_cand_comb_0.sector_33[1], muon_sorter_1/top_cand_comb_0.sector_39[1], muon_sorter_1/top_cand_comb_0.sector_45[1], muon_sorter_1/top_cand_comb_0.sector_51[1], muon_sorter_1/top_cand_comb_0.sector_57[1], muon_sorter_1/top_cand_comb_0.sector_63[1], muon_sorter_1/top_cand_comb_0.sector_69[1], muon_sorter_1/top_cand_comb_0.sector_75[1], muon_sorter_1/top_cand_comb_0.sector_81[1], muon_sorter_1/top_cand_comb_0.sector_87[1] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#220 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_10_3[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_2.sector[3], muon_sorter_1/top_cand_comb_2.sector_4[3], muon_sorter_1/top_cand_comb_2.sector_10[3], muon_sorter_1/top_cand_comb_2.sector_16[3], muon_sorter_1/top_cand_comb_2.sector_22[3], muon_sorter_1/top_cand_comb_2.sector_28[3], muon_sorter_1/top_cand_comb_2.sector_34[3], muon_sorter_1/top_cand_comb_2.sector_40[3], muon_sorter_1/top_cand_comb_2.sector_46[3], muon_sorter_1/top_cand_comb_2.sector_52[3], muon_sorter_1/top_cand_comb_2.sector_58[3], muon_sorter_1/top_cand_comb_2.sector_64[3], muon_sorter_1/top_cand_comb_2.sector_70[3], muon_sorter_1/top_cand_comb_2.sector_76[3], muon_sorter_1/top_cand_comb_2.sector_82[3] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#221 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_26_0[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_3.sector[2], muon_sorter_1/top_cand_comb_3.sector_7[2], muon_sorter_1/top_cand_comb_3.sector_13[2], muon_sorter_1/top_cand_comb_3.sector_19[2], muon_sorter_1/top_cand_comb_3.sector_25[2], muon_sorter_1/top_cand_comb_3.sector_31[2], muon_sorter_1/top_cand_comb_3.sector_37[2], muon_sorter_1/top_cand_comb_3.sector_43[2], muon_sorter_1/top_cand_comb_3.sector_49[2], muon_sorter_1/top_cand_comb_3.sector_55[2], muon_sorter_1/top_cand_comb_3.sector_61[2], muon_sorter_1/top_cand_comb_3.sector_67[2], muon_sorter_1/top_cand_comb_3.sector_73[2], muon_sorter_1/top_cand_comb_3.sector_79[2], muon_sorter_1/top_cand_comb_3.sector_85[2] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#222 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_29_0[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_3.sector[1], muon_sorter_1/top_cand_comb_3.sector_10[1], muon_sorter_1/top_cand_comb_3.sector_16[1], muon_sorter_1/top_cand_comb_3.sector_22[1], muon_sorter_1/top_cand_comb_3.sector_28[1], muon_sorter_1/top_cand_comb_3.sector_34[1], muon_sorter_1/top_cand_comb_3.sector_40[1], muon_sorter_1/top_cand_comb_3.sector_46[1], muon_sorter_1/top_cand_comb_3.sector_52[1], muon_sorter_1/top_cand_comb_3.sector_58[1], muon_sorter_1/top_cand_comb_3.sector_64[1], muon_sorter_1/top_cand_comb_3.sector_70[1], muon_sorter_1/top_cand_comb_3.sector_76[1], muon_sorter_1/top_cand_comb_3.sector_82[1], muon_sorter_1/top_cand_comb_3.sector_88[1] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#223 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_29_0[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_3.sector[3], muon_sorter_1/top_cand_comb_3.sector_10[3], muon_sorter_1/top_cand_comb_3.sector_16[3], muon_sorter_1/top_cand_comb_3.sector_22[3], muon_sorter_1/top_cand_comb_3.sector_28[3], muon_sorter_1/top_cand_comb_3.sector_34[3], muon_sorter_1/top_cand_comb_3.sector_40[3], muon_sorter_1/top_cand_comb_3.sector_46[3], muon_sorter_1/top_cand_comb_3.sector_52[3], muon_sorter_1/top_cand_comb_3.sector_58[3], muon_sorter_1/top_cand_comb_3.sector_64[3], muon_sorter_1/top_cand_comb_3.sector_70[3], muon_sorter_1/top_cand_comb_3.sector_76[3], muon_sorter_1/top_cand_comb_3.sector_82[3], muon_sorter_1/top_cand_comb_3.sector_88[3] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#224 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_33_1[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_2.sector[2], muon_sorter_1/top_cand_comb_2.sector_7[2], muon_sorter_1/top_cand_comb_2.sector_13[2], muon_sorter_1/top_cand_comb_2.sector_19[2], muon_sorter_1/top_cand_comb_2.sector_25[2], muon_sorter_1/top_cand_comb_2.sector_31[2], muon_sorter_1/top_cand_comb_2.sector_37[2], muon_sorter_1/top_cand_comb_2.sector_43[2], muon_sorter_1/top_cand_comb_2.sector_49[2], muon_sorter_1/top_cand_comb_2.sector_55[2], muon_sorter_1/top_cand_comb_2.sector_61[2], muon_sorter_1/top_cand_comb_2.sector_67[2], muon_sorter_1/top_cand_comb_2.sector_73[2], muon_sorter_1/top_cand_comb_2.sector_79[2], muon_sorter_1/top_cand_comb_2.sector_85[2] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#225 Critical Warning
Combinatorial Loop Alert  
127 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_34[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_2.sector[1], muon_sorter_1/top_cand_comb_2.sector_7[1], muon_sorter_1/top_cand_comb_2.sector_13[1], muon_sorter_1/top_cand_comb_2.sector_19[1], muon_sorter_1/top_cand_comb_2.sector_25[1], muon_sorter_1/top_cand_comb_2.sector_31[1], muon_sorter_1/top_cand_comb_2.sector_37[1], muon_sorter_1/top_cand_comb_2.sector_43[1], muon_sorter_1/top_cand_comb_2.sector_49[1], muon_sorter_1/top_cand_comb_2.sector_55[1], muon_sorter_1/top_cand_comb_2.sector_61[1], muon_sorter_1/top_cand_comb_2.sector_67[1], muon_sorter_1/top_cand_comb_2.sector_73[1], muon_sorter_1/top_cand_comb_2.sector_79[1], muon_sorter_1/top_cand_comb_2.sector_85[1] (the first 15 of 127 listed).
Related violations: <none>

LUTLP-1#226 Critical Warning
Combinatorial Loop Alert  
128 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_102[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_0.roi_6[1], muon_sorter_1/top_cand_comb_0.roi_6_RNO[1], muon_sorter_1/top_cand_comb_0.roi_12[1], muon_sorter_1/top_cand_comb_0.roi_18[1], muon_sorter_1/top_cand_comb_0.roi_24[1], muon_sorter_1/top_cand_comb_0.roi_30[1], muon_sorter_1/top_cand_comb_0.roi_36[1], muon_sorter_1/top_cand_comb_0.roi_42[1], muon_sorter_1/top_cand_comb_0.roi_48[1], muon_sorter_1/top_cand_comb_0.roi_54[1], muon_sorter_1/top_cand_comb_0.roi_60[1], muon_sorter_1/top_cand_comb_0.roi_66[1], muon_sorter_1/top_cand_comb_0.roi_72[1], muon_sorter_1/top_cand_comb_0.roi_78[1], muon_sorter_1/top_cand_comb_0.roi_84[1] (the first 15 of 128 listed).
Related violations: <none>

LUTLP-1#227 Critical Warning
Combinatorial Loop Alert  
128 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_28_2[7]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_1.roi[7], muon_sorter_1/top_cand_comb_1.roi_4[7], muon_sorter_1/top_cand_comb_1.roi_10[7], muon_sorter_1/top_cand_comb_1.roi_16[7], muon_sorter_1/top_cand_comb_1.roi_22[7], muon_sorter_1/top_cand_comb_1.roi_28[7], muon_sorter_1/top_cand_comb_1.roi_34[7], muon_sorter_1/top_cand_comb_1.roi_40[7], muon_sorter_1/top_cand_comb_1.roi_46[7], muon_sorter_1/top_cand_comb_1.roi_52[7], muon_sorter_1/top_cand_comb_1.roi_58[7], muon_sorter_1/top_cand_comb_1.roi_64[7], muon_sorter_1/top_cand_comb_1.roi_70[7], muon_sorter_1/top_cand_comb_1.roi_76[7], muon_sorter_1/top_cand_comb_1.roi_82[7] (the first 15 of 128 listed).
Related violations: <none>

LUTLP-1#228 Critical Warning
Combinatorial Loop Alert  
128 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_29_0[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_1.roi[3], muon_sorter_1/top_cand_comb_1.roi_4[3], muon_sorter_1/top_cand_comb_1.roi_10[3], muon_sorter_1/top_cand_comb_1.roi_16[3], muon_sorter_1/top_cand_comb_1.roi_22[3], muon_sorter_1/top_cand_comb_1.roi_28[3], muon_sorter_1/top_cand_comb_1.roi_34[3], muon_sorter_1/top_cand_comb_1.roi_40[3], muon_sorter_1/top_cand_comb_1.roi_46[3], muon_sorter_1/top_cand_comb_1.roi_52[3], muon_sorter_1/top_cand_comb_1.roi_58[3], muon_sorter_1/top_cand_comb_1.roi_64[3], muon_sorter_1/top_cand_comb_1.roi_70[3], muon_sorter_1/top_cand_comb_1.roi_76[3], muon_sorter_1/top_cand_comb_1.roi_82[3] (the first 15 of 128 listed).
Related violations: <none>

LUTLP-1#229 Critical Warning
Combinatorial Loop Alert  
128 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_29_0[5]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_1.roi[5], muon_sorter_1/top_cand_comb_1.roi_4[5], muon_sorter_1/top_cand_comb_1.roi_10[5], muon_sorter_1/top_cand_comb_1.roi_16[5], muon_sorter_1/top_cand_comb_1.roi_22[5], muon_sorter_1/top_cand_comb_1.roi_28[5], muon_sorter_1/top_cand_comb_1.roi_34[5], muon_sorter_1/top_cand_comb_1.roi_40[5], muon_sorter_1/top_cand_comb_1.roi_46[5], muon_sorter_1/top_cand_comb_1.roi_52[5], muon_sorter_1/top_cand_comb_1.roi_58[5], muon_sorter_1/top_cand_comb_1.roi_64[5], muon_sorter_1/top_cand_comb_1.roi_70[5], muon_sorter_1/top_cand_comb_1.roi_76[5], muon_sorter_1/top_cand_comb_1.roi_82[5] (the first 15 of 128 listed).
Related violations: <none>

LUTLP-1#230 Critical Warning
Combinatorial Loop Alert  
128 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_32_0[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_1.roi[1], muon_sorter_1/top_cand_comb_1.roi_4[1], muon_sorter_1/top_cand_comb_1.roi_10[1], muon_sorter_1/top_cand_comb_1.roi_16[1], muon_sorter_1/top_cand_comb_1.roi_22[1], muon_sorter_1/top_cand_comb_1.roi_28[1], muon_sorter_1/top_cand_comb_1.roi_34[1], muon_sorter_1/top_cand_comb_1.roi_40[1], muon_sorter_1/top_cand_comb_1.roi_46[1], muon_sorter_1/top_cand_comb_1.roi_52[1], muon_sorter_1/top_cand_comb_1.roi_58[1], muon_sorter_1/top_cand_comb_1.roi_64[1], muon_sorter_1/top_cand_comb_1.roi_70[1], muon_sorter_1/top_cand_comb_1.roi_76[1], muon_sorter_1/top_cand_comb_1.roi_82[1] (the first 15 of 128 listed).
Related violations: <none>

LUTLP-1#231 Critical Warning
Combinatorial Loop Alert  
128 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_32_0[4]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_1.roi[4], muon_sorter_1/top_cand_comb_1.roi_4[4], muon_sorter_1/top_cand_comb_1.roi_10[4], muon_sorter_1/top_cand_comb_1.roi_16[4], muon_sorter_1/top_cand_comb_1.roi_22[4], muon_sorter_1/top_cand_comb_1.roi_28[4], muon_sorter_1/top_cand_comb_1.roi_34[4], muon_sorter_1/top_cand_comb_1.roi_40[4], muon_sorter_1/top_cand_comb_1.roi_46[4], muon_sorter_1/top_cand_comb_1.roi_52[4], muon_sorter_1/top_cand_comb_1.roi_58[4], muon_sorter_1/top_cand_comb_1.roi_64[4], muon_sorter_1/top_cand_comb_1.roi_70[4], muon_sorter_1/top_cand_comb_1.roi_76[4], muon_sorter_1/top_cand_comb_1.roi_82[4] (the first 15 of 128 listed).
Related violations: <none>

LUTLP-1#232 Critical Warning
Combinatorial Loop Alert  
128 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_32_0[6]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_1.roi[6], muon_sorter_1/top_cand_comb_1.roi_4[6], muon_sorter_1/top_cand_comb_1.roi_10[6], muon_sorter_1/top_cand_comb_1.roi_16[6], muon_sorter_1/top_cand_comb_1.roi_22[6], muon_sorter_1/top_cand_comb_1.roi_28[6], muon_sorter_1/top_cand_comb_1.roi_34[6], muon_sorter_1/top_cand_comb_1.roi_40[6], muon_sorter_1/top_cand_comb_1.roi_46[6], muon_sorter_1/top_cand_comb_1.roi_52[6], muon_sorter_1/top_cand_comb_1.roi_58[6], muon_sorter_1/top_cand_comb_1.roi_64[6], muon_sorter_1/top_cand_comb_1.roi_70[6], muon_sorter_1/top_cand_comb_1.roi_76[6], muon_sorter_1/top_cand_comb_1.roi_82[6] (the first 15 of 128 listed).
Related violations: <none>

LUTLP-1#233 Critical Warning
Combinatorial Loop Alert  
128 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_33_1[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_1.roi[2], muon_sorter_1/top_cand_comb_1.roi_4[2], muon_sorter_1/top_cand_comb_1.roi_10[2], muon_sorter_1/top_cand_comb_1.roi_16[2], muon_sorter_1/top_cand_comb_1.roi_22[2], muon_sorter_1/top_cand_comb_1.roi_28[2], muon_sorter_1/top_cand_comb_1.roi_34[2], muon_sorter_1/top_cand_comb_1.roi_40[2], muon_sorter_1/top_cand_comb_1.roi_46[2], muon_sorter_1/top_cand_comb_1.roi_52[2], muon_sorter_1/top_cand_comb_1.roi_58[2], muon_sorter_1/top_cand_comb_1.roi_64[2], muon_sorter_1/top_cand_comb_1.roi_70[2], muon_sorter_1/top_cand_comb_1.roi_76[2], muon_sorter_1/top_cand_comb_1.roi_82[2] (the first 15 of 128 listed).
Related violations: <none>

LUTLP-1#234 Critical Warning
Combinatorial Loop Alert  
128 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_33_1[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_0.roi[3], muon_sorter_1/top_cand_comb_0.roi_4[3], muon_sorter_1/top_cand_comb_0.roi_9[3], muon_sorter_1/top_cand_comb_0.roi_15[3], muon_sorter_1/top_cand_comb_0.roi_21[3], muon_sorter_1/top_cand_comb_0.roi_27[3], muon_sorter_1/top_cand_comb_0.roi_33[3], muon_sorter_1/top_cand_comb_0.roi_39[3], muon_sorter_1/top_cand_comb_0.roi_45[3], muon_sorter_1/top_cand_comb_0.roi_51[3], muon_sorter_1/top_cand_comb_0.roi_57[3], muon_sorter_1/top_cand_comb_0.roi_63[3], muon_sorter_1/top_cand_comb_0.roi_69[3], muon_sorter_1/top_cand_comb_0.roi_75[3], muon_sorter_1/top_cand_comb_0.roi_81[3] (the first 15 of 128 listed).
Related violations: <none>

LUTLP-1#235 Critical Warning
Combinatorial Loop Alert  
128 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_35[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_1.roi[0], muon_sorter_1/top_cand_comb_1.roi_2[0], muon_sorter_1/top_cand_comb_1.roi_7[0], muon_sorter_1/top_cand_comb_1.roi_13[0], muon_sorter_1/top_cand_comb_1.roi_19[0], muon_sorter_1/top_cand_comb_1.roi_25[0], muon_sorter_1/top_cand_comb_1.roi_31[0], muon_sorter_1/top_cand_comb_1.roi_37[0], muon_sorter_1/top_cand_comb_1.roi_43[0], muon_sorter_1/top_cand_comb_1.roi_49[0], muon_sorter_1/top_cand_comb_1.roi_55[0], muon_sorter_1/top_cand_comb_1.roi_61[0], muon_sorter_1/top_cand_comb_1.roi_67[0], muon_sorter_1/top_cand_comb_1.roi_73[0], muon_sorter_1/top_cand_comb_1.roi_79[0] (the first 15 of 128 listed).
Related violations: <none>

LUTLP-1#236 Critical Warning
Combinatorial Loop Alert  
128 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_36[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_0.roi[0], muon_sorter_1/top_cand_comb_0.roi_4[0], muon_sorter_1/top_cand_comb_0.roi_9[0], muon_sorter_1/top_cand_comb_0.roi_15[0], muon_sorter_1/top_cand_comb_0.roi_21[0], muon_sorter_1/top_cand_comb_0.roi_27[0], muon_sorter_1/top_cand_comb_0.roi_33[0], muon_sorter_1/top_cand_comb_0.roi_39[0], muon_sorter_1/top_cand_comb_0.roi_45[0], muon_sorter_1/top_cand_comb_0.roi_51[0], muon_sorter_1/top_cand_comb_0.roi_57[0], muon_sorter_1/top_cand_comb_0.roi_63[0], muon_sorter_1/top_cand_comb_0.roi_69[0], muon_sorter_1/top_cand_comb_0.roi_75[0], muon_sorter_1/top_cand_comb_0.roi_81[0] (the first 15 of 128 listed).
Related violations: <none>

LUTLP-1#237 Critical Warning
Combinatorial Loop Alert  
128 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/roi_37[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_0.roi[2], muon_sorter_1/top_cand_comb_0.roi_4[2], muon_sorter_1/top_cand_comb_0.roi_9[2], muon_sorter_1/top_cand_comb_0.roi_15[2], muon_sorter_1/top_cand_comb_0.roi_21[2], muon_sorter_1/top_cand_comb_0.roi_27[2], muon_sorter_1/top_cand_comb_0.roi_33[2], muon_sorter_1/top_cand_comb_0.roi_39[2], muon_sorter_1/top_cand_comb_0.roi_45[2], muon_sorter_1/top_cand_comb_0.roi_51[2], muon_sorter_1/top_cand_comb_0.roi_57[2], muon_sorter_1/top_cand_comb_0.roi_63[2], muon_sorter_1/top_cand_comb_0.roi_69[2], muon_sorter_1/top_cand_comb_0.roi_75[2], muon_sorter_1/top_cand_comb_0.roi_81[2] (the first 15 of 128 listed).
Related violations: <none>

LUTLP-1#238 Critical Warning
Combinatorial Loop Alert  
128 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_30_0Z[2]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_1.sector[2], muon_sorter_1/top_cand_comb_1.sector_2[2], muon_sorter_1/top_cand_comb_1.sector_7[2], muon_sorter_1/top_cand_comb_1.sector_13[2], muon_sorter_1/top_cand_comb_1.sector_19[2], muon_sorter_1/top_cand_comb_1.sector_25[2], muon_sorter_1/top_cand_comb_1.sector_31[2], muon_sorter_1/top_cand_comb_1.sector_37[2], muon_sorter_1/top_cand_comb_1.sector_43[2], muon_sorter_1/top_cand_comb_1.sector_49[2], muon_sorter_1/top_cand_comb_1.sector_55[2], muon_sorter_1/top_cand_comb_1.sector_61[2], muon_sorter_1/top_cand_comb_1.sector_67[2], muon_sorter_1/top_cand_comb_1.sector_73[2], muon_sorter_1/top_cand_comb_1.sector_79[2] (the first 15 of 128 listed).
Related violations: <none>

LUTLP-1#239 Critical Warning
Combinatorial Loop Alert  
128 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_32_0[1]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_1.sector[1], muon_sorter_1/top_cand_comb_1.sector_2[1], muon_sorter_1/top_cand_comb_1.sector_7[1], muon_sorter_1/top_cand_comb_1.sector_13[1], muon_sorter_1/top_cand_comb_1.sector_19[1], muon_sorter_1/top_cand_comb_1.sector_25[1], muon_sorter_1/top_cand_comb_1.sector_31[1], muon_sorter_1/top_cand_comb_1.sector_37[1], muon_sorter_1/top_cand_comb_1.sector_43[1], muon_sorter_1/top_cand_comb_1.sector_49[1], muon_sorter_1/top_cand_comb_1.sector_55[1], muon_sorter_1/top_cand_comb_1.sector_61[1], muon_sorter_1/top_cand_comb_1.sector_67[1], muon_sorter_1/top_cand_comb_1.sector_73[1], muon_sorter_1/top_cand_comb_1.sector_79[1] (the first 15 of 128 listed).
Related violations: <none>

LUTLP-1#240 Critical Warning
Combinatorial Loop Alert  
128 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_32_0[3]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_1.sector[3], muon_sorter_1/top_cand_comb_1.sector_4[3], muon_sorter_1/top_cand_comb_1.sector_10[3], muon_sorter_1/top_cand_comb_1.sector_16[3], muon_sorter_1/top_cand_comb_1.sector_22[3], muon_sorter_1/top_cand_comb_1.sector_28[3], muon_sorter_1/top_cand_comb_1.sector_34[3], muon_sorter_1/top_cand_comb_1.sector_40[3], muon_sorter_1/top_cand_comb_1.sector_46[3], muon_sorter_1/top_cand_comb_1.sector_52[3], muon_sorter_1/top_cand_comb_1.sector_58[3], muon_sorter_1/top_cand_comb_1.sector_64[3], muon_sorter_1/top_cand_comb_1.sector_70[3], muon_sorter_1/top_cand_comb_1.sector_76[3], muon_sorter_1/top_cand_comb_1.sector_82[3] (the first 15 of 128 listed).
Related violations: <none>

LUTLP-1#241 Critical Warning
Combinatorial Loop Alert  
3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/N_8772. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_4.sector_19_2[0], muon_sorter_1/top_cand_comb_4.sector_iv[0], muon_sorter_1/top_cand_comb_4.sector_iv_9[0].
Related violations: <none>

LUTLP-1#242 Critical Warning
Combinatorial Loop Alert  
3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_19_m_0_a2_0[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_7.sector_19_m_0_a2[0], muon_sorter_1/top_cand_comb_7.sector_19_u[0], muon_sorter_1/top_cand_comb_7.sector_iv[0].
Related violations: <none>

LUTLP-1#243 Critical Warning
Combinatorial Loop Alert  
3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_19_u_1[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_5.sector_19_u[0], muon_sorter_1/top_cand_comb_5.sector_iv[0], muon_sorter_1/top_cand_comb_5.sector_iv_3[0].
Related violations: <none>

LUTLP-1#244 Critical Warning
Combinatorial Loop Alert  
4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/N_8739. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_0.sector_15_3[0], muon_sorter_1/top_cand_comb_0.sector_15_u[0], muon_sorter_1/top_cand_comb_0.sector_iv[0], muon_sorter_1/top_cand_comb_0.sector_iv_2[0].
Related violations: <none>

LUTLP-1#245 Critical Warning
Combinatorial Loop Alert  
4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_19_3_0[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_3.sector_19_3[0], muon_sorter_1/top_cand_comb_3.sector_19_m_0_a3[0], muon_sorter_1/top_cand_comb_3.sector_19_u[0], muon_sorter_1/top_cand_comb_3.sector_iv[0].
Related violations: <none>

LUTLP-1#246 Critical Warning
Combinatorial Loop Alert  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_19_3_1[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_2.sector_19_3[0], muon_sorter_1/top_cand_comb_2.sector_19_m_0_a3[0], muon_sorter_1/top_cand_comb_2.sector_19_u[0], muon_sorter_1/top_cand_comb_2.sector_iv[0], muon_sorter_1/top_cand_comb_2.sector_iv_2[0].
Related violations: <none>

LUTLP-1#247 Critical Warning
Combinatorial Loop Alert  
5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_19_iv_3_2[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/top_cand_comb_1.sector_19_iv_3_2[0], muon_sorter_1/top_cand_comb_1.sector_19_iv_3_2_RNO_0[0], muon_sorter_1/top_cand_comb_1.sector_19_m_0_a3_1[0], muon_sorter_1/top_cand_comb_1.sector_iv[0], muon_sorter_1/top_cand_comb_1.sector_iv_4_1[0].
Related violations: <none>

LUTLP-1#248 Critical Warning
Combinatorial Loop Alert  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is muon_sorter_1/sector_0_1[0]. Please evaluate your design. The cells in the loop are: muon_sorter_1/sr_1_6.sector_RNO[0], muon_sorter_1/top_cand_comb_6.sector_19_m_0_a2_2[0], muon_sorter_1/top_cand_comb_6.sector_19_m_0_a5_3[0], muon_sorter_1/top_cand_comb_6.sector_19_u[0], muon_sorter_1/top_cand_comb_6.sector_iv_4[0], muon_sorter_1/top_cand_comb_6.sector_iv_9[0].
Related violations: <none>


