
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000255                       # Number of seconds simulated
sim_ticks                                   255118500                       # Number of ticks simulated
final_tick                                  255118500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 278600                       # Simulator instruction rate (inst/s)
host_op_rate                                   280800                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16810975                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665892                       # Number of bytes of host memory used
host_seconds                                    15.18                       # Real time elapsed on the host
sim_insts                                     4227943                       # Number of instructions simulated
sim_ops                                       4261337                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          35712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         115264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             153216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        35712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37120                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2394                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         139982008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         451805729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           4013821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           1003455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst            501728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           1003455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           1003455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           1254319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             600567971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    139982008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      4013821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst       501728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      1003455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        145501012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        139982008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        451805729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          4013821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          1003455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst           501728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          1003455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          1003455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          1254319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            600567971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2394                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2394                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 153216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  153216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           21                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     255079000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2394                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    518.794521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   307.437659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   423.061756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           71     24.32%     24.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           51     17.47%     41.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26      8.90%     50.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      3.42%     54.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      3.77%     57.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.05%     59.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.71%     61.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.71%     63.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          107     36.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          292                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     15087250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                59974750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11970000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      6302.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25052.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       600.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    600.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2092                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     106549.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1466640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   800250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9952800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             16273920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             59340420                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             97590750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              185424780                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            743.464849                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    164113750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       8320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      79289250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   695520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   379500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8275800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             16273920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             61301790                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             95870250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              182796780                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            732.927824                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    161535000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      82417000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  88170                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            85535                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             2238                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               85779                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  82024                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.622472                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    961                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  37                       # Number of system calls
system.cpu0.numCycles                          510238                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            163632                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       1176611                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      88170                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             82985                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       299868                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   4617                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                   149761                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  717                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            465814                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.597642                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.519115                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  292795     62.86%     62.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    3851      0.83%     63.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    5721      1.23%     64.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    1105      0.24%     65.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    6590      1.41%     66.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     991      0.21%     66.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    5099      1.09%     67.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   67795     14.55%     82.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   81867     17.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              465814                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.172802                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.306004                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  147073                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               150304                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   156512                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 9963                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1962                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1182                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  356                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               1201534                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1343                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1962                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  152377                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   3982                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8439                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   161076                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               137978                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               1190247                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   11                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  1981                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 11467                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                121356                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            1526716                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              5892414                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         1961079                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              1481223                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   45493                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               139                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           140                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    59411                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              277183                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              49596                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             2676                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             548                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   1179100                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                285                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  1170073                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued               92                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          26548                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        72337                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            96                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       465814                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.511889                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.639654                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             147601     31.69%     31.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              72899     15.65%     47.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              48295     10.37%     57.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              62885     13.50%     71.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              48608     10.44%     81.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              13814      2.97%     84.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               9559      2.05%     86.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               6151      1.32%     87.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              56002     12.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         465814                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                     53      0.18%      0.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 29369     98.21%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   281      0.94%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  202      0.68%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               639905     54.69%     54.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              205118     17.53%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              276385     23.62%     95.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              48662      4.16%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               1170073                       # Type of FU issued
system.cpu0.iq.rate                          2.293191                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      29905                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.025558                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           2835895                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          1205981                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      1163295                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 62                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               1199944                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     34                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             128                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         7525                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1647                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          173                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           95                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1962                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2840                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  761                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            1179392                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              264                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               277183                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               49596                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               131                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    35                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  719                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            81                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          1366                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          663                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                2029                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              1167613                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               275211                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             2460                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                      323665                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   82812                       # Number of branches executed
system.cpu0.iew.exec_stores                     48454                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.288369                       # Inst execution rate
system.cpu0.iew.wb_sent                       1163918                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      1163323                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   918641                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  1362800                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.279962                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.674084                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          26568                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            189                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1892                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       461909                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.495810                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     3.059454                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       185011     40.05%     40.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       102065     22.10%     62.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        20343      4.40%     66.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         3991      0.86%     67.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        11382      2.46%     69.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        47730     10.33%     80.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         7385      1.60%     81.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         2391      0.52%     82.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        81611     17.67%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       461909                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             1123233                       # Number of instructions committed
system.cpu0.commit.committedOps               1152837                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        317607                       # Number of memory references committed
system.cpu0.commit.loads                       269658                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                     81477                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  1071941                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 325                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          630377     54.68%     54.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         204850     17.77%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         269658     23.39%     95.84% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         47949      4.16%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1152837                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                81611                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     1559442                       # The number of ROB reads
system.cpu0.rob.rob_writes                    2362735                       # The number of ROB writes
system.cpu0.timesIdled                            446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          44424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    1123233                       # Number of Instructions Simulated
system.cpu0.committedOps                      1152837                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.454258                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.454258                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.201390                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.201390                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 1904192                       # number of integer regfile reads
system.cpu0.int_regfile_writes                1020722                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  4317305                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  472809                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 324761                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements             4408                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          855.772019                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             268718                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5432                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            49.469440                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         70649250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   855.772019                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.835715                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.835715                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          815                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           650557                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          650557                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       262392                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         262392                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         6133                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          6133                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       268525                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          268525                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       268530                       # number of overall hits
system.cpu0.dcache.overall_hits::total         268530                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        12257                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12257                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        41663                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        41663                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        53920                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         53920                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        53921                       # number of overall misses
system.cpu0.dcache.overall_misses::total        53921                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    133139962                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    133139962                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   2080480295                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2080480295                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       189000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       189000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        17000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2213620257                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2213620257                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2213620257                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2213620257                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       274649                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       274649                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        47796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        47796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       322445                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       322445                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       322451                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       322451                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.044628                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.044628                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.871684                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.871684                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.167222                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.167222                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.167222                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.167222                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 10862.361263                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10862.361263                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 49935.921441                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49935.921441                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        47250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        47250                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         8500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         8500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 41053.788149                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41053.788149                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 41053.026780                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41053.026780                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          866                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.238095                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3586                       # number of writebacks
system.cpu0.dcache.writebacks::total             3586                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        10303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10303                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        38143                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        38143                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        48446                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        48446                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        48446                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        48446                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         1954                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1954                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         3520                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3520                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         5474                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5474                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         5475                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5475                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     32242520                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     32242520                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    146969724                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    146969724                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    179212244                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    179212244                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    179288494                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    179288494                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.007115                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007115                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.073646                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.073646                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.016977                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.016977                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.016979                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.016979                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 16500.777892                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16500.777892                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 41752.762500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41752.762500                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         7000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 32738.809646                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32738.809646                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 32746.756895                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32746.756895                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              259                       # number of replacements
system.cpu0.icache.tags.tagsinuse          335.714297                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             148878                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              655                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           227.294656                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   335.714297                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.655692                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.655692                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           300177                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          300177                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       148878                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         148878                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       148878                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          148878                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       148878                       # number of overall hits
system.cpu0.icache.overall_hits::total         148878                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          883                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          883                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          883                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           883                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          883                       # number of overall misses
system.cpu0.icache.overall_misses::total          883                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     57353736                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     57353736                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     57353736                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     57353736                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     57353736                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     57353736                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       149761                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       149761                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       149761                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       149761                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       149761                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       149761                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.005896                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005896                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.005896                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005896                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.005896                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005896                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 64953.268403                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64953.268403                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 64953.268403                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64953.268403                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 64953.268403                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64953.268403                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           32                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          226                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          226                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          226                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          226                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          226                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          226                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          657                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          657                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          657                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          657                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          657                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          657                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     44605764                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     44605764                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     44605764                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     44605764                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     44605764                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     44605764                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.004387                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004387                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.004387                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004387                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.004387                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004387                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 67893.095890                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67893.095890                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 67893.095890                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67893.095890                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 67893.095890                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67893.095890                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  78092                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            77831                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             1157                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               73411                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  72695                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.024669                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    111                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          284380                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            136972                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       1062157                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      78092                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             72806                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       144339                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   2341                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                   135745                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   64                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            282489                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.766770                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.767564                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  139508     49.39%     49.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    1110      0.39%     49.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      94      0.03%     49.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                      52      0.02%     49.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    1058      0.37%     50.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                      65      0.02%     50.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     101      0.04%     50.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   66554     23.56%     73.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   73947     26.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              282489                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.274604                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.734992                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  136164                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 2373                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   141812                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 1000                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  1139                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 107                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               1063198                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  113                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  1139                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  137658                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    214                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           839                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   141313                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 1325                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               1054684                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                   494                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   457                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands            1420140                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              5200124                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         1741109                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps              1396270                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   23855                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                15                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            15                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     4405                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              276042                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               3566                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             2169                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              41                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   1046814                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 37                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  1045368                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               13                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          10302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        33355                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       282489                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.700562                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.633218                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               8422      2.98%      2.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              63784     22.58%     25.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              34754     12.30%     37.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              69819     24.72%     62.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              28201      9.98%     72.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               4941      1.75%     74.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               4210      1.49%     75.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               7014      2.48%     78.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              61344     21.72%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         282489                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   3341      9.14%      9.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 33012     90.30%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   188      0.51%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   19      0.05%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               568859     54.42%     54.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              196612     18.81%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              276530     26.45%     99.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               3367      0.32%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               1045368                       # Type of FU issued
system.cpu1.iq.rate                          3.675955                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      36560                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.034973                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           2409798                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          1057164                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      1039722                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               1081928                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              18                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         4648                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          254                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          650                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  1139                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    211                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            1046854                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               10                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               276042                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                3566                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                13                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          1052                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                1133                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              1043534                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               275347                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1834                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                      278701                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   76566                       # Number of branches executed
system.cpu1.iew.exec_stores                      3354                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.669506                       # Inst execution rate
system.cpu1.iew.wb_sent                       1039800                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      1039722                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   862542                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  1169335                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      3.656101                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.737635                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          10240                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             1126                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       281138                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.686976                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.030948                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        15105      5.37%      5.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       121753     43.31%     48.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         7475      2.66%     51.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         3125      1.11%     52.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         1184      0.42%     52.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        55800     19.85%     72.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         2333      0.83%     73.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         2167      0.77%     74.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        72196     25.68%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       281138                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             1035283                       # Number of instructions committed
system.cpu1.commit.committedOps               1036549                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        274706                       # Number of memory references committed
system.cpu1.commit.loads                       271394                       # Number of loads committed
system.cpu1.commit.membars                         15                       # Number of memory barriers committed
system.cpu1.commit.branches                     76466                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   960126                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  29                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          565232     54.53%     54.53% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         196611     18.97%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         271394     26.18%     99.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          3312      0.32%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          1036549                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                72196                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     1255653                       # The number of ROB reads
system.cpu1.rob.rob_writes                    2095002                       # The number of ROB writes
system.cpu1.timesIdled                             33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      225857                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    1035283                       # Number of Instructions Simulated
system.cpu1.committedOps                      1036549                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.274688                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.274688                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              3.640492                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        3.640492                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 1722049                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 944216                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  3945447                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  455550                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 283589                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    26                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             2792                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          328.836035                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             268774                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             3456                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            77.770255                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   328.836035                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.321129                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.321129                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          664                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          473                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.648438                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           559460                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          559460                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       267515                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         267515                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         1258                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1258                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            2                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data       268773                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          268773                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       268775                       # number of overall hits
system.cpu1.dcache.overall_hits::total         268775                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         7141                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7141                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         2045                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2045                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         9186                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9186                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         9190                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9190                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     34855254                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     34855254                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     28452750                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     28452750                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        25000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        21000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        21000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     63308004                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     63308004                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     63308004                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     63308004                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       274656                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       274656                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         3303                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         3303                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       277959                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       277959                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       277965                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       277965                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.026000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026000                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.619134                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.619134                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.033048                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.033048                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.033062                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.033062                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  4881.004621                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4881.004621                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 13913.325183                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13913.325183                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         6250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         6250                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         5250                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         5250                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  6891.792293                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  6891.792293                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  6888.792601                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  6888.792601                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          384                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              132                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     2.909091                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1067                       # number of writebacks
system.cpu1.dcache.writebacks::total             1067                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         4658                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         4658                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         1024                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1024                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         5682                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5682                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         5682                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5682                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         2483                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         2483                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1021                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1021                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         3504                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3504                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         3507                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3507                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      8127642                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      8127642                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     12194750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     12194750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     20322392                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     20322392                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     20347892                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     20347892                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.009040                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009040                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.309113                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.309113                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.012606                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012606                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.012617                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012617                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  3273.315344                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  3273.315344                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 11943.927522                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11943.927522                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         8500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         8500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         4750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         4125                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         4125                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  5799.769406                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  5799.769406                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  5802.079270                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  5802.079270                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           23.927271                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             135680                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2609.230769                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    23.927271                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.046733                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.046733                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           271542                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          271542                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       135680                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         135680                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       135680                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          135680                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       135680                       # number of overall hits
system.cpu1.icache.overall_hits::total         135680                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           65                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           65                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           65                       # number of overall misses
system.cpu1.icache.overall_misses::total           65                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2929973                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2929973                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2929973                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2929973                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2929973                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2929973                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       135745                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135745                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       135745                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135745                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       135745                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135745                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000479                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000479                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000479                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000479                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000479                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000479                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 45076.507692                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45076.507692                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 45076.507692                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45076.507692                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 45076.507692                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45076.507692                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2219018                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2219018                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2219018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2219018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2219018                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2219018                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000383                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000383                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000383                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000383                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 42673.423077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42673.423077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 42673.423077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42673.423077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 42673.423077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42673.423077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  77942                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            77657                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             1160                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               72853                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  72645                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.714494                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    127                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                          283830                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles            137025                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       1061862                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      77942                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             72772                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       144184                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   2345                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                   135884                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   71                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            282389                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.767548                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.766921                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  139386     49.36%     49.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    1114      0.39%     49.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      98      0.03%     49.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                      77      0.03%     49.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    1069      0.38%     50.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                      82      0.03%     50.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     108      0.04%     50.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   66601     23.58%     73.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   73854     26.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              282389                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.274608                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       3.741190                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  135197                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 3269                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   141309                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 1468                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  1145                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 119                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               1062953                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                   99                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  1145                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  136809                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    320                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles           582                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   141157                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 2375                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               1054494                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                   733                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                  1137                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands            1419097                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              5199148                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         1740875                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps              1394380                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   24702                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                23                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            24                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     6883                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              275977                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               3690                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             2159                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              30                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   1046554                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 33                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  1044526                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued               41                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          11053                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        35204                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       282389                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.698891                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.619151                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               8200      2.90%      2.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              64593     22.87%     25.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              25686      9.10%     34.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              86156     30.51%     65.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              20089      7.11%     72.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5               5176      1.83%     74.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               4360      1.54%     75.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               7335      2.60%     78.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              60794     21.53%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         282389                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   3255      7.25%      7.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                 41486     92.43%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   126      0.28%     99.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   19      0.04%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               568239     54.40%     54.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              196612     18.82%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.22% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              276216     26.44%     99.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               3459      0.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               1044526                       # Type of FU issued
system.cpu2.iq.rate                          3.680111                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      44886                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.042973                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           2416368                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          1057651                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      1039308                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               1089412                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              18                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         4707                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          384                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          408                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  1145                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    307                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            1046590                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               275977                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                3690                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                13                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          1053                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                1140                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              1042889                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               275060                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             1637                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                      278472                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   76367                       # Number of branches executed
system.cpu2.iew.exec_stores                      3412                       # Number of stores executed
system.cpu2.iew.exec_rate                    3.674344                       # Inst execution rate
system.cpu2.iew.wb_sent                       1039469                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      1039308                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   870395                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  1177108                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      3.661727                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.739435                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          10983                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             1133                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       280936                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     3.686014                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     3.049567                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        17120      6.09%      6.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       120194     42.78%     48.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         7257      2.58%     51.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         3047      1.08%     52.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          840      0.30%     52.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        54766     19.49%     72.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         2430      0.86%     73.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         2341      0.83%     74.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        72941     25.96%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       280936                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             1034272                       # Number of instructions committed
system.cpu2.commit.committedOps               1035534                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        274576                       # Number of memory references committed
system.cpu2.commit.loads                       271270                       # Number of loads committed
system.cpu2.commit.membars                         15                       # Number of memory barriers committed
system.cpu2.commit.branches                     76217                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   959360                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  29                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          564347     54.50%     54.50% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         196611     18.99%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.48% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         271270     26.20%     99.68% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          3306      0.32%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          1035534                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                72941                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     1254447                       # The number of ROB reads
system.cpu2.rob.rob_writes                    2094569                       # The number of ROB writes
system.cpu2.timesIdled                             32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           1441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      226407                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    1034272                       # Number of Instructions Simulated
system.cpu2.committedOps                      1035534                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.274425                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.274425                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              3.643984                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        3.643984                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 1721037                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 944364                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  3943593                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  454266                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                 280852                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements             2764                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          328.399711                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             267860                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             3426                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            78.184472                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   328.399711                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.320703                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.320703                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          662                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          475                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.646484                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           559319                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          559319                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       266606                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         266606                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         1250                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          1250                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data       267856                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          267856                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       267858                       # number of overall hits
system.cpu2.dcache.overall_hits::total         267858                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         8002                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8002                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         2048                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2048                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        10050                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10050                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        10054                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10054                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     46198004                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     46198004                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     28515748                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     28515748                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        20000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        20000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     74713752                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     74713752                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     74713752                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     74713752                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       274608                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       274608                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         3298                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         3298                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       277906                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       277906                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       277912                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       277912                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.029140                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029140                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.620982                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.620982                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.036163                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.036163                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.036177                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.036177                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data  5773.307173                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  5773.307173                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 13923.705078                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 13923.705078                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         4000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data  7434.204179                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7434.204179                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data  7431.246469                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7431.246469                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          300                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              105                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     2.857143                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1172                       # number of writebacks
system.cpu2.dcache.writebacks::total             1172                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         5552                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         5552                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         1028                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1028                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         6580                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6580                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         6580                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6580                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         2450                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         2450                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         1020                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1020                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         3470                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3470                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         3473                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3473                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      9189372                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      9189372                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     12127251                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     12127251                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        12500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        12500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     21316623                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     21316623                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     21333123                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     21333123                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.008922                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008922                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.309278                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.309278                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.012486                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012486                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.012497                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012497                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  3750.764082                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  3750.764082                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 11889.461765                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 11889.461765                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         5500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data  6143.119020                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  6143.119020                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data  6142.563490                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  6142.563490                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           23.899484                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             135821                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2716.420000                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    23.899484                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.046679                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.046679                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           271818                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          271818                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst       135821                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         135821                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       135821                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          135821                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       135821                       # number of overall hits
system.cpu2.icache.overall_hits::total         135821                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           63                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           63                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           63                       # number of overall misses
system.cpu2.icache.overall_misses::total           63                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      2256710                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2256710                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      2256710                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2256710                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      2256710                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2256710                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       135884                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       135884                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       135884                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       135884                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       135884                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       135884                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000464                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000464                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000464                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000464                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000464                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000464                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 35820.793651                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 35820.793651                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 35820.793651                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 35820.793651                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 35820.793651                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 35820.793651                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           50                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           50                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           50                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      1711028                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1711028                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      1711028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1711028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      1711028                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1711028                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000368                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000368                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000368                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000368                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000368                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000368                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 34220.560000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 34220.560000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 34220.560000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 34220.560000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 34220.560000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 34220.560000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  78100                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            77823                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             1160                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               72907                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  72704                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.721563                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    122                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                          283490                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles            136679                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       1062309                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      78100                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             72826                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                       144404                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   2345                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                   135782                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   66                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            282263                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.770685                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.767344                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  139229     49.33%     49.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    1115      0.40%     49.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      94      0.03%     49.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                      62      0.02%     49.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    1071      0.38%     50.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                      71      0.03%     50.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     103      0.04%     50.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   66565     23.58%     73.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   73953     26.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              282263                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.275495                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       3.747254                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  136274                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 2007                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   141942                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  894                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  1145                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 117                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               1063433                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                   99                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                  1145                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  137750                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    253                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles           617                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   141353                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 1144                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               1054902                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                   445                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   340                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands            1420213                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              5201113                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         1741392                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps              1396051                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   24159                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                20                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            21                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     4024                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              276055                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               3668                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             2166                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              39                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   1047020                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 32                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  1045315                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued               32                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          10635                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        34038                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       282263                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        3.703337                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.613618                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               7649      2.71%      2.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              65749     23.29%     26.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              13004      4.61%     30.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             111106     39.36%     69.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               7482      2.65%     72.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5               4666      1.65%     74.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               3233      1.15%     75.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               7408      2.62%     78.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              61966     21.95%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         282263                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   3333      5.84%      5.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                 53538     93.84%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     99.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   158      0.28%     99.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   22      0.04%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               568881     54.42%     54.42% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              196612     18.81%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              276374     26.44%     99.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               3448      0.33%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               1045315                       # Type of FU issued
system.cpu3.iq.rate                          3.687308                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      57051                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.054578                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           2429976                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          1057698                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      1040001                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               1102366                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              20                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         4675                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          363                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          482                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  1145                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    249                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            1047055                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               276055                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                3668                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                12                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          1053                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                1140                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              1043704                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               275236                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             1611                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                      278640                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   76570                       # Number of branches executed
system.cpu3.iew.exec_stores                      3404                       # Number of stores executed
system.cpu3.iew.exec_rate                    3.681625                       # Inst execution rate
system.cpu3.iew.wb_sent                       1040085                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      1040001                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   882942                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  1189839                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      3.668563                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.742068                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts          10557                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             24                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             1133                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       280868                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     3.690050                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     3.033684                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        14474      5.15%      5.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       123200     43.86%     49.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         6841      2.44%     51.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         2564      0.91%     52.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          509      0.18%     52.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        56565     20.14%     72.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         2359      0.84%     73.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         2020      0.72%     74.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        72336     25.75%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       280868                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             1035155                       # Number of instructions committed
system.cpu3.commit.committedOps               1036417                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                        274685                       # Number of memory references committed
system.cpu3.commit.loads                       271380                       # Number of loads committed
system.cpu3.commit.membars                         15                       # Number of memory barriers committed
system.cpu3.commit.branches                     76438                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   960022                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  29                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          565121     54.53%     54.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         196611     18.97%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.50% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         271380     26.18%     99.68% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          3305      0.32%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          1036417                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                72336                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                     1255441                       # The number of ROB reads
system.cpu3.rob.rob_writes                    2095433                       # The number of ROB writes
system.cpu3.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1227                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      226747                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    1035155                       # Number of Instructions Simulated
system.cpu3.committedOps                      1036417                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.273862                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.273862                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              3.651469                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        3.651469                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 1722163                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 944496                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  3945963                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  455439                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                 280806                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements             2733                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          330.789777                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             269153                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3400                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            79.162647                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   330.789777                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.323037                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.323037                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          667                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.651367                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           559491                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          559491                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       267898                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         267898                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         1252                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          1252                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data       269150                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          269150                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       269152                       # number of overall hits
system.cpu3.dcache.overall_hits::total         269152                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         6810                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6810                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         2046                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2046                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            4                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            4                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         8856                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8856                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         8860                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8860                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     33225777                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     33225777                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     28319000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     28319000                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        24000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        24000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     61544777                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     61544777                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     61544777                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     61544777                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       274708                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       274708                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         3298                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3298                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       278006                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       278006                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       278012                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       278012                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.024790                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.024790                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.620376                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.620376                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.031855                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.031855                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.031869                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.031869                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data  4878.968722                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  4878.968722                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 13841.153470                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 13841.153470                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         6000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         6000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data  6949.500565                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  6949.500565                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data  6946.363093                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  6946.363093                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          310                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              109                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     2.844037                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1048                       # number of writebacks
system.cpu3.dcache.writebacks::total             1048                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         4384                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4384                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         1027                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1027                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         5411                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5411                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         5411                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5411                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         2426                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         2426                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         1019                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1019                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         3445                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3445                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         3448                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3448                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      7929370                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      7929370                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     12064750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     12064750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data     19994120                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     19994120                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data     20010620                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     20010620                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.008831                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008831                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.308975                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.308975                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.012392                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.012392                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.012402                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.012402                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  3268.495466                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  3268.495466                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 11839.793916                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 11839.793916                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         5500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         4500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  5803.808418                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  5803.808418                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  5803.544084                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  5803.544084                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           23.890760                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             135719                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2714.380000                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    23.890760                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.046662                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.046662                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           271614                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          271614                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       135719                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         135719                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       135719                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          135719                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       135719                       # number of overall hits
system.cpu3.icache.overall_hits::total         135719                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           63                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           63                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           63                       # number of overall misses
system.cpu3.icache.overall_misses::total           63                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      2177709                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2177709                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      2177709                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2177709                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      2177709                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2177709                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       135782                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       135782                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       135782                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       135782                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       135782                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       135782                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000464                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000464                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000464                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000464                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000464                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000464                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 34566.809524                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 34566.809524                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 34566.809524                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 34566.809524                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 34566.809524                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 34566.809524                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           50                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           50                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           50                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      1647776                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1647776                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      1647776                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1647776                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      1647776                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1647776                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000368                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000368                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000368                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000368                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000368                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000368                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 32955.520000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 32955.520000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 32955.520000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 32955.520000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 32955.520000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 32955.520000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1110.010040                       # Cycle average of tags in use
system.l2.tags.total_refs                        7453                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1633                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.563993                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      534.971809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       459.126839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       104.784763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         7.255729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.106848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         2.210314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.553737                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.016326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.014011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.003198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.033875                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1633                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          476                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1046                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.049835                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    140303                       # Number of tag accesses
system.l2.tags.data_accesses                   140303                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  92                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                1763                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  79                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                 209                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  29                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                  67                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2296                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6873                       # number of Writeback hits
system.l2.Writeback_hits::total                  6873                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              1808                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              1013                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              1013                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              1012                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4846                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   92                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 3571                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   27                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 1092                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   30                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 1222                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   29                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 1079                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7142                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  92                       # number of overall hits
system.l2.overall_hits::cpu0.data                3571                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  27                       # number of overall hits
system.l2.overall_hits::cpu1.data                1092                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  30                       # number of overall hits
system.l2.overall_hits::cpu2.data                1222                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  29                       # number of overall hits
system.l2.overall_hits::cpu3.data                1079                       # number of overall hits
system.l2.overall_hits::total                    7142                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               565                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               143                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                25                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   782                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data             21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 21                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1675                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1687                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                565                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1818                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2469                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               565                       # number of overall misses
system.l2.overall_misses::cpu0.data              1818                       # number of overall misses
system.l2.overall_misses::cpu1.inst                25                       # number of overall misses
system.l2.overall_misses::cpu1.data                 6                       # number of overall misses
system.l2.overall_misses::cpu2.inst                20                       # number of overall misses
system.l2.overall_misses::cpu2.data                 7                       # number of overall misses
system.l2.overall_misses::cpu3.inst                21                       # number of overall misses
system.l2.overall_misses::cpu3.data                 7                       # number of overall misses
system.l2.overall_misses::total                  2469                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     42973250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     11803750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1872000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       131000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      1336500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       186250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1285750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       190750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        59779250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data       220493                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       220493                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    123609250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       503250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       441750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       340250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     124894500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     42973250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    135413000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1872000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       634250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      1336500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       628000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1285750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       531000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        184673750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     42973250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    135413000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1872000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       634250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      1336500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       628000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1285750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       531000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       184673750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             657                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data            1906                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              81                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data             212                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              70                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                3078                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6873                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6873                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               29                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          3483                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          1017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          1017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          1016                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6533                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              657                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             5389                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             1098                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               50                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             1229                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               50                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data             1086                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9611                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             657                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            5389                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            1098                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              50                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            1229                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              50                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data            1086                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9611                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.859970                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.075026                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.480769                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.024691                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.400000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.014151                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.420000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.042857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.254061                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.724138                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.724138                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.480907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.003933                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.003933                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.003937                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.258227                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.859970                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.337354                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.480769                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.005464                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.005696                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.420000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.006446                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.256893                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.859970                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.337354                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.480769                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.005464                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.005696                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.420000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.006446                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.256893                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 76058.849558                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 82543.706294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst        74880                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        65500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst        66825                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 62083.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 61226.190476                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 63583.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76444.053708                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 10499.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10499.666667                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 73796.567164                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 125812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 110437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 85062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74033.491405                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 76058.849558                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 74484.598460                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst        74880                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 105708.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst        66825                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 89714.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 61226.190476                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 75857.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74796.982584                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 76058.849558                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 74484.598460                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst        74880                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 105708.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst        66825                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 89714.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 61226.190476                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 75857.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74796.982584                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 74                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  74                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 74                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          559                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              708                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            21                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1675                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1687                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2395                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2395                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     35678500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      9034500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1103250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       268000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data        63500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     46260750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       373021                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       373021                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    102716250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       452750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       391250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       290250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    103850500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     35678500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    111750750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1103250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       452750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       391250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       268000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       353750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    150111250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     35678500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    111750750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1103250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       452750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       391250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       268000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       353750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    150111250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.850837                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.066107                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.307692                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.040000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.080000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.014286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.230019                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.724138                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.724138                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.480907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.003933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.003933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.003937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.258227                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.850837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.334199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.307692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.003643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.040000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.003255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.080000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.004604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.249194                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.850837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.334199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.307692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.003643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.040000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.003255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.080000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.004604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.249194                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 63825.581395                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 71702.380952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 68953.125000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst        56500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        67000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data        63500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65340.042373                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17762.904762                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17762.904762                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 61323.134328                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 113187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 97812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 72562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61559.276823                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 63825.581395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 62049.278179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 68953.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 113187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst        56500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 97812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        67000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data        70750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62676.931106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 63825.581395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 62049.278179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 68953.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 113187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst        56500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 97812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        67000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data        70750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62676.931106                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 707                       # Transaction distribution
system.membus.trans_dist::ReadResp                706                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               43                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              9                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              21                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1687                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1687                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       153152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  153152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               31                       # Total snoops (count)
system.membus.snoop_fanout::samples              2446                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2446    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2446                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2661000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12660229                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              10148                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             10146                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             6873                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              51                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             62                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6539                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6539                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         5882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         5589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 33263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        41920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       574400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       138560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       153664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       136576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1054848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7108                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            23623                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  23623    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              23623                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           18684500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1087736                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8567001                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             83482                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           5326608                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             81472                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           5264377                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            80724                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          5225380                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
