<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32L4xx_HAL_Driver: Inc/stm32l4xx_ll_rcc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32L4xx_HAL_Driver
   &#160;<span id="projectnumber">1.14.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32l4xx__ll__rcc_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32l4xx_ll_rcc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC LL module.  
<a href="#details">More...</a></p>

<p><a href="stm32l4xx__ll__rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structLL__RCC__ClocksTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LL__ES__CLOCK__FREQ.html#structLL__RCC__ClocksTypeDef">LL_RCC_ClocksTypeDef</a></td></tr>
<tr class="memdesc:structLL__RCC__ClocksTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clocks Frequency Structure.  <a href="group__LL__ES__CLOCK__FREQ.html#structLL__RCC__ClocksTypeDef">More...</a><br /></td></tr>
<tr class="separator:structLL__RCC__ClocksTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac9185c0d34b7774d5c5b96c2799ae776"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSE.html#gac9185c0d34b7774d5c5b96c2799ae776">LL_RCC_HSE_EnableCSS</a> (void)</td></tr>
<tr class="memdesc:gac9185c0d34b7774d5c5b96c2799ae776"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the Clock Security System. @rmtoll CR CSSON LL_RCC_HSE_EnableCSS.  <a href="group__RCC__LL__EF__HSE.html#gac9185c0d34b7774d5c5b96c2799ae776">More...</a><br /></td></tr>
<tr class="separator:gac9185c0d34b7774d5c5b96c2799ae776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe89f332b1d8d6be385e0ac742102faf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSE.html#gabe89f332b1d8d6be385e0ac742102faf">LL_RCC_HSE_EnableBypass</a> (void)</td></tr>
<tr class="memdesc:gabe89f332b1d8d6be385e0ac742102faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSE external oscillator (HSE Bypass) @rmtoll CR HSEBYP LL_RCC_HSE_EnableBypass.  <a href="group__RCC__LL__EF__HSE.html#gabe89f332b1d8d6be385e0ac742102faf">More...</a><br /></td></tr>
<tr class="separator:gabe89f332b1d8d6be385e0ac742102faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff0a43387450b9e82bdc850c3d85c77"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSE.html#ga3ff0a43387450b9e82bdc850c3d85c77">LL_RCC_HSE_DisableBypass</a> (void)</td></tr>
<tr class="memdesc:ga3ff0a43387450b9e82bdc850c3d85c77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSE external oscillator (HSE Bypass) @rmtoll CR HSEBYP LL_RCC_HSE_DisableBypass.  <a href="group__RCC__LL__EF__HSE.html#ga3ff0a43387450b9e82bdc850c3d85c77">More...</a><br /></td></tr>
<tr class="separator:ga3ff0a43387450b9e82bdc850c3d85c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f1df72bbbe1079a10d290e01797afc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSE.html#ga03f1df72bbbe1079a10d290e01797afc">LL_RCC_HSE_Enable</a> (void)</td></tr>
<tr class="memdesc:ga03f1df72bbbe1079a10d290e01797afc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSE crystal oscillator (HSE ON) @rmtoll CR HSEON LL_RCC_HSE_Enable.  <a href="group__RCC__LL__EF__HSE.html#ga03f1df72bbbe1079a10d290e01797afc">More...</a><br /></td></tr>
<tr class="separator:ga03f1df72bbbe1079a10d290e01797afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb26387b241a14f93d1d8310aff74078"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSE.html#gacb26387b241a14f93d1d8310aff74078">LL_RCC_HSE_Disable</a> (void)</td></tr>
<tr class="memdesc:gacb26387b241a14f93d1d8310aff74078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSE crystal oscillator (HSE ON) @rmtoll CR HSEON LL_RCC_HSE_Disable.  <a href="group__RCC__LL__EF__HSE.html#gacb26387b241a14f93d1d8310aff74078">More...</a><br /></td></tr>
<tr class="separator:gacb26387b241a14f93d1d8310aff74078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e974a4c506e1983f3cc34031473037e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSE.html#ga6e974a4c506e1983f3cc34031473037e">LL_RCC_HSE_IsReady</a> (void)</td></tr>
<tr class="memdesc:ga6e974a4c506e1983f3cc34031473037e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSE oscillator Ready @rmtoll CR HSERDY LL_RCC_HSE_IsReady.  <a href="group__RCC__LL__EF__HSE.html#ga6e974a4c506e1983f3cc34031473037e">More...</a><br /></td></tr>
<tr class="separator:ga6e974a4c506e1983f3cc34031473037e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69fc96a7bd05f2d221c8c57ade09cde5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI.html#ga69fc96a7bd05f2d221c8c57ade09cde5">LL_RCC_HSI_EnableInStopMode</a> (void)</td></tr>
<tr class="memdesc:ga69fc96a7bd05f2d221c8c57ade09cde5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSI even in stop mode.  <a href="group__RCC__LL__EF__HSI.html#ga69fc96a7bd05f2d221c8c57ade09cde5">More...</a><br /></td></tr>
<tr class="separator:ga69fc96a7bd05f2d221c8c57ade09cde5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d4fd158c616677a19398a9ace73706"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI.html#ga38d4fd158c616677a19398a9ace73706">LL_RCC_HSI_DisableInStopMode</a> (void)</td></tr>
<tr class="memdesc:ga38d4fd158c616677a19398a9ace73706"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSI in stop mode @rmtoll CR HSIKERON LL_RCC_HSI_DisableInStopMode.  <a href="group__RCC__LL__EF__HSI.html#ga38d4fd158c616677a19398a9ace73706">More...</a><br /></td></tr>
<tr class="separator:ga38d4fd158c616677a19398a9ace73706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf1d57a8a948c49637fb202110daf37"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI.html#gabdf1d57a8a948c49637fb202110daf37">LL_RCC_HSI_IsEnabledInStopMode</a> (void)</td></tr>
<tr class="memdesc:gabdf1d57a8a948c49637fb202110daf37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSI is enabled in stop mode @rmtoll CR HSIKERON LL_RCC_HSI_IsEnabledInStopMode.  <a href="group__RCC__LL__EF__HSI.html#gabdf1d57a8a948c49637fb202110daf37">More...</a><br /></td></tr>
<tr class="separator:gabdf1d57a8a948c49637fb202110daf37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df3a3681aaf5d6fffc190698e66fbc6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI.html#ga7df3a3681aaf5d6fffc190698e66fbc6">LL_RCC_HSI_Enable</a> (void)</td></tr>
<tr class="memdesc:ga7df3a3681aaf5d6fffc190698e66fbc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSI oscillator @rmtoll CR HSION LL_RCC_HSI_Enable.  <a href="group__RCC__LL__EF__HSI.html#ga7df3a3681aaf5d6fffc190698e66fbc6">More...</a><br /></td></tr>
<tr class="separator:ga7df3a3681aaf5d6fffc190698e66fbc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7378e93867ba13383054e284b8ec4b46"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI.html#ga7378e93867ba13383054e284b8ec4b46">LL_RCC_HSI_Disable</a> (void)</td></tr>
<tr class="memdesc:ga7378e93867ba13383054e284b8ec4b46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSI oscillator @rmtoll CR HSION LL_RCC_HSI_Disable.  <a href="group__RCC__LL__EF__HSI.html#ga7378e93867ba13383054e284b8ec4b46">More...</a><br /></td></tr>
<tr class="separator:ga7378e93867ba13383054e284b8ec4b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b799f34d7a32793c6298c66034e65f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI.html#ga80b799f34d7a32793c6298c66034e65f">LL_RCC_HSI_IsReady</a> (void)</td></tr>
<tr class="memdesc:ga80b799f34d7a32793c6298c66034e65f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSI clock is ready @rmtoll CR HSIRDY LL_RCC_HSI_IsReady.  <a href="group__RCC__LL__EF__HSI.html#ga80b799f34d7a32793c6298c66034e65f">More...</a><br /></td></tr>
<tr class="separator:ga80b799f34d7a32793c6298c66034e65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81cf579bb8461ad9f7a4b72e89f436a8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI.html#ga81cf579bb8461ad9f7a4b72e89f436a8">LL_RCC_HSI_EnableAutoFromStop</a> (void)</td></tr>
<tr class="memdesc:ga81cf579bb8461ad9f7a4b72e89f436a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSI Automatic from stop mode @rmtoll CR HSIASFS LL_RCC_HSI_EnableAutoFromStop.  <a href="group__RCC__LL__EF__HSI.html#ga81cf579bb8461ad9f7a4b72e89f436a8">More...</a><br /></td></tr>
<tr class="separator:ga81cf579bb8461ad9f7a4b72e89f436a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134c7753e9d218eef26f301985fdcc85"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI.html#ga134c7753e9d218eef26f301985fdcc85">LL_RCC_HSI_DisableAutoFromStop</a> (void)</td></tr>
<tr class="memdesc:ga134c7753e9d218eef26f301985fdcc85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSI Automatic from stop mode @rmtoll CR HSIASFS LL_RCC_HSI_DisableAutoFromStop.  <a href="group__RCC__LL__EF__HSI.html#ga134c7753e9d218eef26f301985fdcc85">More...</a><br /></td></tr>
<tr class="separator:ga134c7753e9d218eef26f301985fdcc85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944e422d8e8429f77f68216f00017cd1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI.html#ga944e422d8e8429f77f68216f00017cd1">LL_RCC_HSI_GetCalibration</a> (void)</td></tr>
<tr class="memdesc:ga944e422d8e8429f77f68216f00017cd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get HSI Calibration value.  <a href="group__RCC__LL__EF__HSI.html#ga944e422d8e8429f77f68216f00017cd1">More...</a><br /></td></tr>
<tr class="separator:ga944e422d8e8429f77f68216f00017cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8cfa820b4109a38cad940831419719d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI.html#gae8cfa820b4109a38cad940831419719d">LL_RCC_HSI_SetCalibTrimming</a> (uint32_t Value)</td></tr>
<tr class="memdesc:gae8cfa820b4109a38cad940831419719d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set HSI Calibration trimming.  <a href="group__RCC__LL__EF__HSI.html#gae8cfa820b4109a38cad940831419719d">More...</a><br /></td></tr>
<tr class="separator:gae8cfa820b4109a38cad940831419719d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a3798ae9bf99631ec710e5e5978d4e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI.html#gaf5a3798ae9bf99631ec710e5e5978d4e">LL_RCC_HSI_GetCalibTrimming</a> (void)</td></tr>
<tr class="memdesc:gaf5a3798ae9bf99631ec710e5e5978d4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get HSI Calibration trimming @rmtoll ICSCR HSITRIM LL_RCC_HSI_GetCalibTrimming.  <a href="group__RCC__LL__EF__HSI.html#gaf5a3798ae9bf99631ec710e5e5978d4e">More...</a><br /></td></tr>
<tr class="separator:gaf5a3798ae9bf99631ec710e5e5978d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae500243e0a9ac7fe177b6c72d03ee84f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI48.html#gae500243e0a9ac7fe177b6c72d03ee84f">LL_RCC_HSI48_Enable</a> (void)</td></tr>
<tr class="memdesc:gae500243e0a9ac7fe177b6c72d03ee84f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSI48 @rmtoll CRRCR HSI48ON LL_RCC_HSI48_Enable.  <a href="group__RCC__LL__EF__HSI48.html#gae500243e0a9ac7fe177b6c72d03ee84f">More...</a><br /></td></tr>
<tr class="separator:gae500243e0a9ac7fe177b6c72d03ee84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad134aeb01e6a2f522027eee74861fee2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI48.html#gad134aeb01e6a2f522027eee74861fee2">LL_RCC_HSI48_Disable</a> (void)</td></tr>
<tr class="memdesc:gad134aeb01e6a2f522027eee74861fee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSI48 @rmtoll CRRCR HSI48ON LL_RCC_HSI48_Disable.  <a href="group__RCC__LL__EF__HSI48.html#gad134aeb01e6a2f522027eee74861fee2">More...</a><br /></td></tr>
<tr class="separator:gad134aeb01e6a2f522027eee74861fee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fe802f294ffda3cc71d997f77b4e85"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI48.html#gad4fe802f294ffda3cc71d997f77b4e85">LL_RCC_HSI48_IsReady</a> (void)</td></tr>
<tr class="memdesc:gad4fe802f294ffda3cc71d997f77b4e85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSI48 oscillator Ready @rmtoll CRRCR HSI48RDY LL_RCC_HSI48_IsReady.  <a href="group__RCC__LL__EF__HSI48.html#gad4fe802f294ffda3cc71d997f77b4e85">More...</a><br /></td></tr>
<tr class="separator:gad4fe802f294ffda3cc71d997f77b4e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdadc0acb74e9fe44000b0b9ffe89d25"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI48.html#gacdadc0acb74e9fe44000b0b9ffe89d25">LL_RCC_HSI48_GetCalibration</a> (void)</td></tr>
<tr class="memdesc:gacdadc0acb74e9fe44000b0b9ffe89d25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get HSI48 Calibration value @rmtoll CRRCR HSI48CAL LL_RCC_HSI48_GetCalibration.  <a href="group__RCC__LL__EF__HSI48.html#gacdadc0acb74e9fe44000b0b9ffe89d25">More...</a><br /></td></tr>
<tr class="separator:gacdadc0acb74e9fe44000b0b9ffe89d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga936246430a6af1b5655b1b7c9173c36a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSE.html#ga936246430a6af1b5655b1b7c9173c36a">LL_RCC_LSE_Enable</a> (void)</td></tr>
<tr class="memdesc:ga936246430a6af1b5655b1b7c9173c36a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL_RCC_LSE_Enable.  <a href="group__RCC__LL__EF__LSE.html#ga936246430a6af1b5655b1b7c9173c36a">More...</a><br /></td></tr>
<tr class="separator:ga936246430a6af1b5655b1b7c9173c36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7d65f46d5f2a53e20aee053a20e432"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSE.html#ga2d7d65f46d5f2a53e20aee053a20e432">LL_RCC_LSE_Disable</a> (void)</td></tr>
<tr class="memdesc:ga2d7d65f46d5f2a53e20aee053a20e432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL_RCC_LSE_Disable.  <a href="group__RCC__LL__EF__LSE.html#ga2d7d65f46d5f2a53e20aee053a20e432">More...</a><br /></td></tr>
<tr class="separator:ga2d7d65f46d5f2a53e20aee053a20e432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6549e6703b0b96fc154f7b014961f890"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSE.html#ga6549e6703b0b96fc154f7b014961f890">LL_RCC_LSE_EnableBypass</a> (void)</td></tr>
<tr class="memdesc:ga6549e6703b0b96fc154f7b014961f890"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL_RCC_LSE_EnableBypass.  <a href="group__RCC__LL__EF__LSE.html#ga6549e6703b0b96fc154f7b014961f890">More...</a><br /></td></tr>
<tr class="separator:ga6549e6703b0b96fc154f7b014961f890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6dd89879b0a57f02d7fea00ed894844"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSE.html#gae6dd89879b0a57f02d7fea00ed894844">LL_RCC_LSE_DisableBypass</a> (void)</td></tr>
<tr class="memdesc:gae6dd89879b0a57f02d7fea00ed894844"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL_RCC_LSE_DisableBypass.  <a href="group__RCC__LL__EF__LSE.html#gae6dd89879b0a57f02d7fea00ed894844">More...</a><br /></td></tr>
<tr class="separator:gae6dd89879b0a57f02d7fea00ed894844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7fa11426f1ecc40dfbe1b2b7b253876"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSE.html#gaf7fa11426f1ecc40dfbe1b2b7b253876">LL_RCC_LSE_SetDriveCapability</a> (uint32_t LSEDrive)</td></tr>
<tr class="memdesc:gaf7fa11426f1ecc40dfbe1b2b7b253876"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set LSE oscillator drive capability.  <a href="group__RCC__LL__EF__LSE.html#gaf7fa11426f1ecc40dfbe1b2b7b253876">More...</a><br /></td></tr>
<tr class="separator:gaf7fa11426f1ecc40dfbe1b2b7b253876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c81420b7f4d8f799aeee46785511df"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSE.html#ga88c81420b7f4d8f799aeee46785511df">LL_RCC_LSE_GetDriveCapability</a> (void)</td></tr>
<tr class="memdesc:ga88c81420b7f4d8f799aeee46785511df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get LSE oscillator drive capability @rmtoll BDCR LSEDRV LL_RCC_LSE_GetDriveCapability.  <a href="group__RCC__LL__EF__LSE.html#ga88c81420b7f4d8f799aeee46785511df">More...</a><br /></td></tr>
<tr class="separator:ga88c81420b7f4d8f799aeee46785511df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fd67e99fb33e348169a8a79862e9ef"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSE.html#gaf9fd67e99fb33e348169a8a79862e9ef">LL_RCC_LSE_EnableCSS</a> (void)</td></tr>
<tr class="memdesc:gaf9fd67e99fb33e348169a8a79862e9ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Clock security system on LSE. @rmtoll BDCR LSECSSON LL_RCC_LSE_EnableCSS.  <a href="group__RCC__LL__EF__LSE.html#gaf9fd67e99fb33e348169a8a79862e9ef">More...</a><br /></td></tr>
<tr class="separator:gaf9fd67e99fb33e348169a8a79862e9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a021c25347c18d772f9d2643897578b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSE.html#ga7a021c25347c18d772f9d2643897578b">LL_RCC_LSE_DisableCSS</a> (void)</td></tr>
<tr class="memdesc:ga7a021c25347c18d772f9d2643897578b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Clock security system on LSE.  <a href="group__RCC__LL__EF__LSE.html#ga7a021c25347c18d772f9d2643897578b">More...</a><br /></td></tr>
<tr class="separator:ga7a021c25347c18d772f9d2643897578b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7753068082fb56a76c8dd718d8ab7c1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSE.html#gae7753068082fb56a76c8dd718d8ab7c1">LL_RCC_LSE_IsReady</a> (void)</td></tr>
<tr class="memdesc:gae7753068082fb56a76c8dd718d8ab7c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSE oscillator Ready @rmtoll BDCR LSERDY LL_RCC_LSE_IsReady.  <a href="group__RCC__LL__EF__LSE.html#gae7753068082fb56a76c8dd718d8ab7c1">More...</a><br /></td></tr>
<tr class="separator:gae7753068082fb56a76c8dd718d8ab7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd858ce9856a68d2d893cf75f37745f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSE.html#gaffd858ce9856a68d2d893cf75f37745f">LL_RCC_LSE_IsCSSDetected</a> (void)</td></tr>
<tr class="memdesc:gaffd858ce9856a68d2d893cf75f37745f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if CSS on LSE failure Detection @rmtoll BDCR LSECSSD LL_RCC_LSE_IsCSSDetected.  <a href="group__RCC__LL__EF__LSE.html#gaffd858ce9856a68d2d893cf75f37745f">More...</a><br /></td></tr>
<tr class="separator:gaffd858ce9856a68d2d893cf75f37745f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2dff428897e4ee542d177251a65faf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSE.html#ga1b2dff428897e4ee542d177251a65faf">LL_RCC_LSE_DisablePropagation</a> (void)</td></tr>
<tr class="memdesc:ga1b2dff428897e4ee542d177251a65faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LSE oscillator propagation.  <a href="group__RCC__LL__EF__LSE.html#ga1b2dff428897e4ee542d177251a65faf">More...</a><br /></td></tr>
<tr class="separator:ga1b2dff428897e4ee542d177251a65faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0482b06545f54f862ebf6fe8a5e8567"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSE.html#gaa0482b06545f54f862ebf6fe8a5e8567">LL_RCC_LSE_EnablePropagation</a> (void)</td></tr>
<tr class="memdesc:gaa0482b06545f54f862ebf6fe8a5e8567"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LSE oscillator propagation.  <a href="group__RCC__LL__EF__LSE.html#gaa0482b06545f54f862ebf6fe8a5e8567">More...</a><br /></td></tr>
<tr class="separator:gaa0482b06545f54f862ebf6fe8a5e8567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f7bda62cc87cee95baaf9ea4d7fff96"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSE.html#ga5f7bda62cc87cee95baaf9ea4d7fff96">LL_RCC_LSE_IsPropagationEnabled</a> (void)</td></tr>
<tr class="memdesc:ga5f7bda62cc87cee95baaf9ea4d7fff96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSE oscillator propagation is enabled @rmtoll BDCR LSESYSDIS LL_RCC_LSE_IsPropagationEnabled.  <a href="group__RCC__LL__EF__LSE.html#ga5f7bda62cc87cee95baaf9ea4d7fff96">More...</a><br /></td></tr>
<tr class="separator:ga5f7bda62cc87cee95baaf9ea4d7fff96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4165b73b9d05a0b0ebf283acc6db2f35"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSI.html#ga4165b73b9d05a0b0ebf283acc6db2f35">LL_RCC_LSI_Enable</a> (void)</td></tr>
<tr class="memdesc:ga4165b73b9d05a0b0ebf283acc6db2f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LSI Oscillator @rmtoll CSR LSION LL_RCC_LSI_Enable.  <a href="group__RCC__LL__EF__LSI.html#ga4165b73b9d05a0b0ebf283acc6db2f35">More...</a><br /></td></tr>
<tr class="separator:ga4165b73b9d05a0b0ebf283acc6db2f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e7ebb7d4d7c88df0dbd9293e6a685b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSI.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b">LL_RCC_LSI_Disable</a> (void)</td></tr>
<tr class="memdesc:gaf5e7ebb7d4d7c88df0dbd9293e6a685b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LSI Oscillator @rmtoll CSR LSION LL_RCC_LSI_Disable.  <a href="group__RCC__LL__EF__LSI.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b">More...</a><br /></td></tr>
<tr class="separator:gaf5e7ebb7d4d7c88df0dbd9293e6a685b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7661c6b0a8edd9d0f4466b22b11aae2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSI.html#gaa7661c6b0a8edd9d0f4466b22b11aae2">LL_RCC_LSI_IsReady</a> (void)</td></tr>
<tr class="memdesc:gaa7661c6b0a8edd9d0f4466b22b11aae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSI is Ready @rmtoll CSR LSIRDY LL_RCC_LSI_IsReady.  <a href="group__RCC__LL__EF__LSI.html#gaa7661c6b0a8edd9d0f4466b22b11aae2">More...</a><br /></td></tr>
<tr class="separator:gaa7661c6b0a8edd9d0f4466b22b11aae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422ba870c17de2fc9d95edc21be0d010"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSI.html#ga422ba870c17de2fc9d95edc21be0d010">LL_RCC_LSI_SetPrediv</a> (uint32_t LSI_PREDIV)</td></tr>
<tr class="memdesc:ga422ba870c17de2fc9d95edc21be0d010"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set LSI division factor @rmtoll CSR LSIPREDIV LL_RCC_LSI_SetPrediv.  <a href="group__RCC__LL__EF__LSI.html#ga422ba870c17de2fc9d95edc21be0d010">More...</a><br /></td></tr>
<tr class="separator:ga422ba870c17de2fc9d95edc21be0d010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554c13db72d0bdd29546968a013c07a1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSI.html#ga554c13db72d0bdd29546968a013c07a1">LL_RCC_LSI_GetPrediv</a> (void)</td></tr>
<tr class="memdesc:ga554c13db72d0bdd29546968a013c07a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get LSI division factor @rmtoll CSR LSIPREDIV LL_RCC_LSI_GetPrediv.  <a href="group__RCC__LL__EF__LSI.html#ga554c13db72d0bdd29546968a013c07a1">More...</a><br /></td></tr>
<tr class="separator:ga554c13db72d0bdd29546968a013c07a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3295e078ee4386d400c168bcef0813d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__MSI.html#gac3295e078ee4386d400c168bcef0813d">LL_RCC_MSI_Enable</a> (void)</td></tr>
<tr class="memdesc:gac3295e078ee4386d400c168bcef0813d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MSI oscillator @rmtoll CR MSION LL_RCC_MSI_Enable.  <a href="group__RCC__LL__EF__MSI.html#gac3295e078ee4386d400c168bcef0813d">More...</a><br /></td></tr>
<tr class="separator:gac3295e078ee4386d400c168bcef0813d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a0d5a1263e623686faa9a00edb160b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__MSI.html#gae7a0d5a1263e623686faa9a00edb160b">LL_RCC_MSI_Disable</a> (void)</td></tr>
<tr class="memdesc:gae7a0d5a1263e623686faa9a00edb160b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MSI oscillator @rmtoll CR MSION LL_RCC_MSI_Disable.  <a href="group__RCC__LL__EF__MSI.html#gae7a0d5a1263e623686faa9a00edb160b">More...</a><br /></td></tr>
<tr class="separator:gae7a0d5a1263e623686faa9a00edb160b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab278ee2cb2e66b975bd64fd02d77be9a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__MSI.html#gab278ee2cb2e66b975bd64fd02d77be9a">LL_RCC_MSI_IsReady</a> (void)</td></tr>
<tr class="memdesc:gab278ee2cb2e66b975bd64fd02d77be9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if MSI oscillator Ready @rmtoll CR MSIRDY LL_RCC_MSI_IsReady.  <a href="group__RCC__LL__EF__MSI.html#gab278ee2cb2e66b975bd64fd02d77be9a">More...</a><br /></td></tr>
<tr class="separator:gab278ee2cb2e66b975bd64fd02d77be9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga941f12d85e5af27820eca98f1923c97c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__MSI.html#ga941f12d85e5af27820eca98f1923c97c">LL_RCC_MSI_EnablePLLMode</a> (void)</td></tr>
<tr class="memdesc:ga941f12d85e5af27820eca98f1923c97c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MSI PLL-mode (Hardware auto calibration with LSE)  <a href="group__RCC__LL__EF__MSI.html#ga941f12d85e5af27820eca98f1923c97c">More...</a><br /></td></tr>
<tr class="separator:ga941f12d85e5af27820eca98f1923c97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a0d1b28f13d8e622c50eb5990ed5d9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__MSI.html#ga54a0d1b28f13d8e622c50eb5990ed5d9">LL_RCC_MSI_DisablePLLMode</a> (void)</td></tr>
<tr class="memdesc:ga54a0d1b28f13d8e622c50eb5990ed5d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MSI-PLL mode.  <a href="group__RCC__LL__EF__MSI.html#ga54a0d1b28f13d8e622c50eb5990ed5d9">More...</a><br /></td></tr>
<tr class="separator:ga54a0d1b28f13d8e622c50eb5990ed5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc1875f7187d193e177844ed32eb3ab5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__MSI.html#gabc1875f7187d193e177844ed32eb3ab5">LL_RCC_MSI_EnableRangeSelection</a> (void)</td></tr>
<tr class="memdesc:gabc1875f7187d193e177844ed32eb3ab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MSI clock range selection with MSIRANGE register.  <a href="group__RCC__LL__EF__MSI.html#gabc1875f7187d193e177844ed32eb3ab5">More...</a><br /></td></tr>
<tr class="separator:gabc1875f7187d193e177844ed32eb3ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd94d6c4ed7c10b71e2c3a1ed4a58cb1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__MSI.html#gafd94d6c4ed7c10b71e2c3a1ed4a58cb1">LL_RCC_MSI_IsEnabledRangeSelect</a> (void)</td></tr>
<tr class="memdesc:gafd94d6c4ed7c10b71e2c3a1ed4a58cb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if MSI clock range is selected with MSIRANGE register @rmtoll CR MSIRGSEL LL_RCC_MSI_IsEnabledRangeSelect.  <a href="group__RCC__LL__EF__MSI.html#gafd94d6c4ed7c10b71e2c3a1ed4a58cb1">More...</a><br /></td></tr>
<tr class="separator:gafd94d6c4ed7c10b71e2c3a1ed4a58cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f00f20eae11a9110d9964461f6d6e9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__MSI.html#gae3f00f20eae11a9110d9964461f6d6e9">LL_RCC_MSI_SetRange</a> (uint32_t Range)</td></tr>
<tr class="memdesc:gae3f00f20eae11a9110d9964461f6d6e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the Internal Multi Speed oscillator (MSI) clock range in run mode. @rmtoll CR MSIRANGE LL_RCC_MSI_SetRange.  <a href="group__RCC__LL__EF__MSI.html#gae3f00f20eae11a9110d9964461f6d6e9">More...</a><br /></td></tr>
<tr class="separator:gae3f00f20eae11a9110d9964461f6d6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacedc967e43c401bcabb5b940e7a36e97"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__MSI.html#gacedc967e43c401bcabb5b940e7a36e97">LL_RCC_MSI_GetRange</a> (void)</td></tr>
<tr class="memdesc:gacedc967e43c401bcabb5b940e7a36e97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Internal Multi Speed oscillator (MSI) clock range in run mode. @rmtoll CR MSIRANGE LL_RCC_MSI_GetRange.  <a href="group__RCC__LL__EF__MSI.html#gacedc967e43c401bcabb5b940e7a36e97">More...</a><br /></td></tr>
<tr class="separator:gacedc967e43c401bcabb5b940e7a36e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee79aefcd6f8b0ea325d4a394ced2937"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__MSI.html#gaee79aefcd6f8b0ea325d4a394ced2937">LL_RCC_MSI_SetRangeAfterStandby</a> (uint32_t Range)</td></tr>
<tr class="memdesc:gaee79aefcd6f8b0ea325d4a394ced2937"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure MSI range used after standby @rmtoll CSR MSISRANGE LL_RCC_MSI_SetRangeAfterStandby.  <a href="group__RCC__LL__EF__MSI.html#gaee79aefcd6f8b0ea325d4a394ced2937">More...</a><br /></td></tr>
<tr class="separator:gaee79aefcd6f8b0ea325d4a394ced2937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa55d8691b3e8e5ff4a9dbcdbae3c33be"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__MSI.html#gaa55d8691b3e8e5ff4a9dbcdbae3c33be">LL_RCC_MSI_GetRangeAfterStandby</a> (void)</td></tr>
<tr class="memdesc:gaa55d8691b3e8e5ff4a9dbcdbae3c33be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get MSI range used after standby @rmtoll CSR MSISRANGE LL_RCC_MSI_GetRangeAfterStandby.  <a href="group__RCC__LL__EF__MSI.html#gaa55d8691b3e8e5ff4a9dbcdbae3c33be">More...</a><br /></td></tr>
<tr class="separator:gaa55d8691b3e8e5ff4a9dbcdbae3c33be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46e59ff682c12e5a68d7d755dc3c5740"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__MSI.html#ga46e59ff682c12e5a68d7d755dc3c5740">LL_RCC_MSI_GetCalibration</a> (void)</td></tr>
<tr class="memdesc:ga46e59ff682c12e5a68d7d755dc3c5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get MSI Calibration value.  <a href="group__RCC__LL__EF__MSI.html#ga46e59ff682c12e5a68d7d755dc3c5740">More...</a><br /></td></tr>
<tr class="separator:ga46e59ff682c12e5a68d7d755dc3c5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa721dc25ac3112e5f8c0aefdc83e237a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__MSI.html#gaa721dc25ac3112e5f8c0aefdc83e237a">LL_RCC_MSI_SetCalibTrimming</a> (uint32_t Value)</td></tr>
<tr class="memdesc:gaa721dc25ac3112e5f8c0aefdc83e237a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set MSI Calibration trimming.  <a href="group__RCC__LL__EF__MSI.html#gaa721dc25ac3112e5f8c0aefdc83e237a">More...</a><br /></td></tr>
<tr class="separator:gaa721dc25ac3112e5f8c0aefdc83e237a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1638d8f0e755060cee90eb4704f728c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__MSI.html#gaf1638d8f0e755060cee90eb4704f728c">LL_RCC_MSI_GetCalibTrimming</a> (void)</td></tr>
<tr class="memdesc:gaf1638d8f0e755060cee90eb4704f728c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get MSI Calibration trimming @rmtoll ICSCR MSITRIM LL_RCC_MSI_GetCalibTrimming.  <a href="group__RCC__LL__EF__MSI.html#gaf1638d8f0e755060cee90eb4704f728c">More...</a><br /></td></tr>
<tr class="separator:gaf1638d8f0e755060cee90eb4704f728c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1577e2f8d09be3181b65e0c05b9beb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSCO.html#ga2f1577e2f8d09be3181b65e0c05b9beb">LL_RCC_LSCO_Enable</a> (void)</td></tr>
<tr class="memdesc:ga2f1577e2f8d09be3181b65e0c05b9beb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Low speed clock @rmtoll BDCR LSCOEN LL_RCC_LSCO_Enable.  <a href="group__RCC__LL__EF__LSCO.html#ga2f1577e2f8d09be3181b65e0c05b9beb">More...</a><br /></td></tr>
<tr class="separator:ga2f1577e2f8d09be3181b65e0c05b9beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c03ff9010071adf2196caa5b55e9d7b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSCO.html#ga0c03ff9010071adf2196caa5b55e9d7b">LL_RCC_LSCO_Disable</a> (void)</td></tr>
<tr class="memdesc:ga0c03ff9010071adf2196caa5b55e9d7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Low speed clock @rmtoll BDCR LSCOEN LL_RCC_LSCO_Disable.  <a href="group__RCC__LL__EF__LSCO.html#ga0c03ff9010071adf2196caa5b55e9d7b">More...</a><br /></td></tr>
<tr class="separator:ga0c03ff9010071adf2196caa5b55e9d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a5c131f74a18545e4cd993ac5ec2a37"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSCO.html#ga4a5c131f74a18545e4cd993ac5ec2a37">LL_RCC_LSCO_SetSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:ga4a5c131f74a18545e4cd993ac5ec2a37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Low speed clock selection @rmtoll BDCR LSCOSEL LL_RCC_LSCO_SetSource.  <a href="group__RCC__LL__EF__LSCO.html#ga4a5c131f74a18545e4cd993ac5ec2a37">More...</a><br /></td></tr>
<tr class="separator:ga4a5c131f74a18545e4cd993ac5ec2a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9012b6d17ca8d8993dd543c55bc3517a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSCO.html#ga9012b6d17ca8d8993dd543c55bc3517a">LL_RCC_LSCO_GetSource</a> (void)</td></tr>
<tr class="memdesc:ga9012b6d17ca8d8993dd543c55bc3517a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Low speed clock selection @rmtoll BDCR LSCOSEL LL_RCC_LSCO_GetSource.  <a href="group__RCC__LL__EF__LSCO.html#ga9012b6d17ca8d8993dd543c55bc3517a">More...</a><br /></td></tr>
<tr class="separator:ga9012b6d17ca8d8993dd543c55bc3517a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade07cf0061a8196c45276d7d87caa74e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__System.html#gade07cf0061a8196c45276d7d87caa74e">LL_RCC_SetSysClkSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:gade07cf0061a8196c45276d7d87caa74e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the system clock source @rmtoll CFGR SW LL_RCC_SetSysClkSource.  <a href="group__RCC__LL__EF__System.html#gade07cf0061a8196c45276d7d87caa74e">More...</a><br /></td></tr>
<tr class="separator:gade07cf0061a8196c45276d7d87caa74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46141696cad09a131c4a0d6d799269aa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__System.html#ga46141696cad09a131c4a0d6d799269aa">LL_RCC_GetSysClkSource</a> (void)</td></tr>
<tr class="memdesc:ga46141696cad09a131c4a0d6d799269aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the system clock source @rmtoll CFGR SWS LL_RCC_GetSysClkSource.  <a href="group__RCC__LL__EF__System.html#ga46141696cad09a131c4a0d6d799269aa">More...</a><br /></td></tr>
<tr class="separator:ga46141696cad09a131c4a0d6d799269aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e26a68b86dfe285aabaa5d6707086e4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__System.html#ga2e26a68b86dfe285aabaa5d6707086e4">LL_RCC_SetAHBPrescaler</a> (uint32_t Prescaler)</td></tr>
<tr class="memdesc:ga2e26a68b86dfe285aabaa5d6707086e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set AHB prescaler @rmtoll CFGR HPRE LL_RCC_SetAHBPrescaler.  <a href="group__RCC__LL__EF__System.html#ga2e26a68b86dfe285aabaa5d6707086e4">More...</a><br /></td></tr>
<tr class="separator:ga2e26a68b86dfe285aabaa5d6707086e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a644ead8a37cf74b0544d45db576285"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__System.html#ga7a644ead8a37cf74b0544d45db576285">LL_RCC_SetAPB1Prescaler</a> (uint32_t Prescaler)</td></tr>
<tr class="memdesc:ga7a644ead8a37cf74b0544d45db576285"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set APB1 prescaler @rmtoll CFGR PPRE1 LL_RCC_SetAPB1Prescaler.  <a href="group__RCC__LL__EF__System.html#ga7a644ead8a37cf74b0544d45db576285">More...</a><br /></td></tr>
<tr class="separator:ga7a644ead8a37cf74b0544d45db576285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1ff004532ea545d151b41b6820b7cf4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__System.html#gaa1ff004532ea545d151b41b6820b7cf4">LL_RCC_SetAPB2Prescaler</a> (uint32_t Prescaler)</td></tr>
<tr class="memdesc:gaa1ff004532ea545d151b41b6820b7cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set APB2 prescaler @rmtoll CFGR PPRE2 LL_RCC_SetAPB2Prescaler.  <a href="group__RCC__LL__EF__System.html#gaa1ff004532ea545d151b41b6820b7cf4">More...</a><br /></td></tr>
<tr class="separator:gaa1ff004532ea545d151b41b6820b7cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c9cd16c74bf79bc08e75e1a182d98b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__System.html#ga19c9cd16c74bf79bc08e75e1a182d98b">LL_RCC_GetAHBPrescaler</a> (void)</td></tr>
<tr class="memdesc:ga19c9cd16c74bf79bc08e75e1a182d98b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get AHB prescaler @rmtoll CFGR HPRE LL_RCC_GetAHBPrescaler.  <a href="group__RCC__LL__EF__System.html#ga19c9cd16c74bf79bc08e75e1a182d98b">More...</a><br /></td></tr>
<tr class="separator:ga19c9cd16c74bf79bc08e75e1a182d98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c3940f271ef48caf597abe88668ecf1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__System.html#ga0c3940f271ef48caf597abe88668ecf1">LL_RCC_GetAPB1Prescaler</a> (void)</td></tr>
<tr class="memdesc:ga0c3940f271ef48caf597abe88668ecf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get APB1 prescaler @rmtoll CFGR PPRE1 LL_RCC_GetAPB1Prescaler.  <a href="group__RCC__LL__EF__System.html#ga0c3940f271ef48caf597abe88668ecf1">More...</a><br /></td></tr>
<tr class="separator:ga0c3940f271ef48caf597abe88668ecf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae36073790d83b6245c874b3f61cca3f3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__System.html#gae36073790d83b6245c874b3f61cca3f3">LL_RCC_GetAPB2Prescaler</a> (void)</td></tr>
<tr class="memdesc:gae36073790d83b6245c874b3f61cca3f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get APB2 prescaler @rmtoll CFGR PPRE2 LL_RCC_GetAPB2Prescaler.  <a href="group__RCC__LL__EF__System.html#gae36073790d83b6245c874b3f61cca3f3">More...</a><br /></td></tr>
<tr class="separator:gae36073790d83b6245c874b3f61cca3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0780d565c87cff93b98c56f20d92b825"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__System.html#ga0780d565c87cff93b98c56f20d92b825">LL_RCC_SetClkAfterWakeFromStop</a> (uint32_t Clock)</td></tr>
<tr class="memdesc:ga0780d565c87cff93b98c56f20d92b825"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Clock After Wake-Up From Stop mode @rmtoll CFGR STOPWUCK LL_RCC_SetClkAfterWakeFromStop.  <a href="group__RCC__LL__EF__System.html#ga0780d565c87cff93b98c56f20d92b825">More...</a><br /></td></tr>
<tr class="separator:ga0780d565c87cff93b98c56f20d92b825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34aeae31b8e621dd832986110724932b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__System.html#ga34aeae31b8e621dd832986110724932b">LL_RCC_GetClkAfterWakeFromStop</a> (void)</td></tr>
<tr class="memdesc:ga34aeae31b8e621dd832986110724932b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Clock After Wake-Up From Stop mode @rmtoll CFGR STOPWUCK LL_RCC_GetClkAfterWakeFromStop.  <a href="group__RCC__LL__EF__System.html#ga34aeae31b8e621dd832986110724932b">More...</a><br /></td></tr>
<tr class="separator:ga34aeae31b8e621dd832986110724932b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga531fbb087ed71e95a1c47c848fad6638"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__MCO.html#ga531fbb087ed71e95a1c47c848fad6638">LL_RCC_ConfigMCO</a> (uint32_t MCOxSource, uint32_t MCOxPrescaler)</td></tr>
<tr class="memdesc:ga531fbb087ed71e95a1c47c848fad6638"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure MCOx @rmtoll CFGR MCOSEL LL_RCC_ConfigMCO<br  />
 CFGR MCOPRE LL_RCC_ConfigMCO.  <a href="group__RCC__LL__EF__MCO.html#ga531fbb087ed71e95a1c47c848fad6638">More...</a><br /></td></tr>
<tr class="separator:ga531fbb087ed71e95a1c47c848fad6638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288672391403904722b1f3dd2110aa02"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga288672391403904722b1f3dd2110aa02">LL_RCC_SetUSARTClockSource</a> (uint32_t USARTxSource)</td></tr>
<tr class="memdesc:ga288672391403904722b1f3dd2110aa02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure USARTx clock source @rmtoll CCIPR USARTxSEL LL_RCC_SetUSARTClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga288672391403904722b1f3dd2110aa02">More...</a><br /></td></tr>
<tr class="separator:ga288672391403904722b1f3dd2110aa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b70628360824acb7aaa20429c1d17e4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga5b70628360824acb7aaa20429c1d17e4">LL_RCC_SetUARTClockSource</a> (uint32_t UARTxSource)</td></tr>
<tr class="memdesc:ga5b70628360824acb7aaa20429c1d17e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure UARTx clock source @rmtoll CCIPR UARTxSEL LL_RCC_SetUARTClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga5b70628360824acb7aaa20429c1d17e4">More...</a><br /></td></tr>
<tr class="separator:ga5b70628360824acb7aaa20429c1d17e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0908786ed2341af7205871be632d2f7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaa0908786ed2341af7205871be632d2f7">LL_RCC_SetLPUARTClockSource</a> (uint32_t LPUARTxSource)</td></tr>
<tr class="memdesc:gaa0908786ed2341af7205871be632d2f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure LPUART1x clock source @rmtoll CCIPR LPUART1SEL LL_RCC_SetLPUARTClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaa0908786ed2341af7205871be632d2f7">More...</a><br /></td></tr>
<tr class="separator:gaa0908786ed2341af7205871be632d2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd46129fa862aeadf9d63a4c5af5804"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6fd46129fa862aeadf9d63a4c5af5804">LL_RCC_SetI2CClockSource</a> (uint32_t I2CxSource)</td></tr>
<tr class="memdesc:ga6fd46129fa862aeadf9d63a4c5af5804"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure I2Cx clock source @rmtoll CCIPR I2CxSEL LL_RCC_SetI2CClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6fd46129fa862aeadf9d63a4c5af5804">More...</a><br /></td></tr>
<tr class="separator:ga6fd46129fa862aeadf9d63a4c5af5804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8c19ec0e2ef7490fa7f1894fa2ec29"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga8b8c19ec0e2ef7490fa7f1894fa2ec29">LL_RCC_SetLPTIMClockSource</a> (uint32_t LPTIMxSource)</td></tr>
<tr class="memdesc:ga8b8c19ec0e2ef7490fa7f1894fa2ec29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure LPTIMx clock source @rmtoll CCIPR LPTIMxSEL LL_RCC_SetLPTIMClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga8b8c19ec0e2ef7490fa7f1894fa2ec29">More...</a><br /></td></tr>
<tr class="separator:ga8b8c19ec0e2ef7490fa7f1894fa2ec29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40076a8498dfb238311e64e035ebf352"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga40076a8498dfb238311e64e035ebf352">LL_RCC_SetSAIClockSource</a> (uint32_t SAIxSource)</td></tr>
<tr class="memdesc:ga40076a8498dfb238311e64e035ebf352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure SAIx clock source @rmtoll CCIPR SAIxSEL LL_RCC_SetSAIClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga40076a8498dfb238311e64e035ebf352">More...</a><br /></td></tr>
<tr class="separator:ga40076a8498dfb238311e64e035ebf352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bdc9f97d035ba58a2b1a641a761978"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga04bdc9f97d035ba58a2b1a641a761978">LL_RCC_SetSDMMCKernelClockSource</a> (uint32_t SDMMCxSource)</td></tr>
<tr class="memdesc:ga04bdc9f97d035ba58a2b1a641a761978"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure SDMMC1 kernel clock source @rmtoll CCIPR2 SDMMCSEL LL_RCC_SetSDMMCKernelClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga04bdc9f97d035ba58a2b1a641a761978">More...</a><br /></td></tr>
<tr class="separator:ga04bdc9f97d035ba58a2b1a641a761978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a39bd112832d9a6caed0b234344257b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga8a39bd112832d9a6caed0b234344257b">LL_RCC_SetSDMMCClockSource</a> (uint32_t SDMMCxSource)</td></tr>
<tr class="memdesc:ga8a39bd112832d9a6caed0b234344257b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure SDMMC1 clock source @rmtoll CCIPR CLK48SEL LL_RCC_SetSDMMCClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga8a39bd112832d9a6caed0b234344257b">More...</a><br /></td></tr>
<tr class="separator:ga8a39bd112832d9a6caed0b234344257b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84816623364baa5eedd967cc8a34cd97"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga84816623364baa5eedd967cc8a34cd97">LL_RCC_SetRNGClockSource</a> (uint32_t RNGxSource)</td></tr>
<tr class="memdesc:ga84816623364baa5eedd967cc8a34cd97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure RNG clock source @rmtoll CCIPR CLK48SEL LL_RCC_SetRNGClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga84816623364baa5eedd967cc8a34cd97">More...</a><br /></td></tr>
<tr class="separator:ga84816623364baa5eedd967cc8a34cd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc995cb54503060fa5ddd21ac2050f0f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gabc995cb54503060fa5ddd21ac2050f0f">LL_RCC_SetUSBClockSource</a> (uint32_t USBxSource)</td></tr>
<tr class="memdesc:gabc995cb54503060fa5ddd21ac2050f0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure USB clock source @rmtoll CCIPR CLK48SEL LL_RCC_SetUSBClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gabc995cb54503060fa5ddd21ac2050f0f">More...</a><br /></td></tr>
<tr class="separator:gabc995cb54503060fa5ddd21ac2050f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga805a723838574f6b0a0f7bfbf504c605"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga805a723838574f6b0a0f7bfbf504c605">LL_RCC_SetADCClockSource</a> (uint32_t ADCxSource)</td></tr>
<tr class="memdesc:ga805a723838574f6b0a0f7bfbf504c605"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure ADC clock source @rmtoll CCIPR ADCSEL LL_RCC_SetADCClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga805a723838574f6b0a0f7bfbf504c605">More...</a><br /></td></tr>
<tr class="separator:ga805a723838574f6b0a0f7bfbf504c605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfe1ad756e6da6ecba8a7528783a339"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6dfe1ad756e6da6ecba8a7528783a339">LL_RCC_SetSWPMIClockSource</a> (uint32_t SWPMIxSource)</td></tr>
<tr class="memdesc:ga6dfe1ad756e6da6ecba8a7528783a339"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure SWPMI clock source @rmtoll CCIPR SWPMI1SEL LL_RCC_SetSWPMIClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6dfe1ad756e6da6ecba8a7528783a339">More...</a><br /></td></tr>
<tr class="separator:ga6dfe1ad756e6da6ecba8a7528783a339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae32945a2cb1390be4148b7167dcfe017"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gae32945a2cb1390be4148b7167dcfe017">LL_RCC_SetDFSDMAudioClockSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:gae32945a2cb1390be4148b7167dcfe017"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DFSDM Audio clock source @rmtoll CCIPR2 ADFSDM1SEL LL_RCC_SetDFSDMAudioClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gae32945a2cb1390be4148b7167dcfe017">More...</a><br /></td></tr>
<tr class="separator:gae32945a2cb1390be4148b7167dcfe017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9638428efe96950818bc1b4e46e181b9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga9638428efe96950818bc1b4e46e181b9">LL_RCC_SetDFSDMClockSource</a> (uint32_t DFSDMxSource)</td></tr>
<tr class="memdesc:ga9638428efe96950818bc1b4e46e181b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DFSDM Kernel clock source @rmtoll CCIPR DFSDM1SEL LL_RCC_SetDFSDMClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga9638428efe96950818bc1b4e46e181b9">More...</a><br /></td></tr>
<tr class="separator:ga9638428efe96950818bc1b4e46e181b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a67a4cd2451c454ac3570b235d6feaf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga2a67a4cd2451c454ac3570b235d6feaf">LL_RCC_SetDSIClockSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:ga2a67a4cd2451c454ac3570b235d6feaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DSI clock source @rmtoll CCIPR2 DSISEL LL_RCC_SetDSIClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga2a67a4cd2451c454ac3570b235d6feaf">More...</a><br /></td></tr>
<tr class="separator:ga2a67a4cd2451c454ac3570b235d6feaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f88ea26dd1f7364dbeb554c121e6188"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga4f88ea26dd1f7364dbeb554c121e6188">LL_RCC_SetLTDCClockSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:ga4f88ea26dd1f7364dbeb554c121e6188"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure LTDC Clock Source @rmtoll CCIPR2 PLLSAI2DIVR LL_RCC_SetLTDCClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga4f88ea26dd1f7364dbeb554c121e6188">More...</a><br /></td></tr>
<tr class="separator:ga4f88ea26dd1f7364dbeb554c121e6188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c33be3956497f51f7934e11c434b82a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga8c33be3956497f51f7934e11c434b82a">LL_RCC_SetOCTOSPIClockSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:ga8c33be3956497f51f7934e11c434b82a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure OCTOSPI clock source @rmtoll CCIPR2 OSPISEL LL_RCC_SetOCTOSPIClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga8c33be3956497f51f7934e11c434b82a">More...</a><br /></td></tr>
<tr class="separator:ga8c33be3956497f51f7934e11c434b82a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75d659a6d7a98ef34b4444ddc57b5e7b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga75d659a6d7a98ef34b4444ddc57b5e7b">LL_RCC_GetUSARTClockSource</a> (uint32_t USARTx)</td></tr>
<tr class="memdesc:ga75d659a6d7a98ef34b4444ddc57b5e7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get USARTx clock source @rmtoll CCIPR USARTxSEL LL_RCC_GetUSARTClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga75d659a6d7a98ef34b4444ddc57b5e7b">More...</a><br /></td></tr>
<tr class="separator:ga75d659a6d7a98ef34b4444ddc57b5e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6009089f23c97b142fa35b2b260e2159"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6009089f23c97b142fa35b2b260e2159">LL_RCC_GetUARTClockSource</a> (uint32_t UARTx)</td></tr>
<tr class="memdesc:ga6009089f23c97b142fa35b2b260e2159"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get UARTx clock source @rmtoll CCIPR UARTxSEL LL_RCC_GetUARTClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6009089f23c97b142fa35b2b260e2159">More...</a><br /></td></tr>
<tr class="separator:ga6009089f23c97b142fa35b2b260e2159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f41525892cbb58c7df0eaafd5596f7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaa0f41525892cbb58c7df0eaafd5596f7">LL_RCC_GetLPUARTClockSource</a> (uint32_t LPUARTx)</td></tr>
<tr class="memdesc:gaa0f41525892cbb58c7df0eaafd5596f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get LPUARTx clock source @rmtoll CCIPR LPUART1SEL LL_RCC_GetLPUARTClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaa0f41525892cbb58c7df0eaafd5596f7">More...</a><br /></td></tr>
<tr class="separator:gaa0f41525892cbb58c7df0eaafd5596f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad758b03a0bc66710b19b02b2337024ec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gad758b03a0bc66710b19b02b2337024ec">LL_RCC_GetI2CClockSource</a> (uint32_t I2Cx)</td></tr>
<tr class="memdesc:gad758b03a0bc66710b19b02b2337024ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2Cx clock source @rmtoll CCIPR I2CxSEL LL_RCC_GetI2CClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gad758b03a0bc66710b19b02b2337024ec">More...</a><br /></td></tr>
<tr class="separator:gad758b03a0bc66710b19b02b2337024ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8d8c7f8d3660828000b0bbef9dacef"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gabc8d8c7f8d3660828000b0bbef9dacef">LL_RCC_GetLPTIMClockSource</a> (uint32_t LPTIMx)</td></tr>
<tr class="memdesc:gabc8d8c7f8d3660828000b0bbef9dacef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get LPTIMx clock source @rmtoll CCIPR LPTIMxSEL LL_RCC_GetLPTIMClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gabc8d8c7f8d3660828000b0bbef9dacef">More...</a><br /></td></tr>
<tr class="separator:gabc8d8c7f8d3660828000b0bbef9dacef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885fc4f302fc2c94d362c6f430c1f409"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga885fc4f302fc2c94d362c6f430c1f409">LL_RCC_GetSAIClockSource</a> (uint32_t SAIx)</td></tr>
<tr class="memdesc:ga885fc4f302fc2c94d362c6f430c1f409"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SAIx clock source @rmtoll CCIPR SAIxSEL LL_RCC_GetSAIClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga885fc4f302fc2c94d362c6f430c1f409">More...</a><br /></td></tr>
<tr class="separator:ga885fc4f302fc2c94d362c6f430c1f409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf3c1bd1fc732dbfe0859d31e8b40999"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gacf3c1bd1fc732dbfe0859d31e8b40999">LL_RCC_GetSDMMCKernelClockSource</a> (uint32_t SDMMCx)</td></tr>
<tr class="memdesc:gacf3c1bd1fc732dbfe0859d31e8b40999"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SDMMCx kernel clock source @rmtoll CCIPR2 SDMMCSEL LL_RCC_GetSDMMCKernelClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gacf3c1bd1fc732dbfe0859d31e8b40999">More...</a><br /></td></tr>
<tr class="separator:gacf3c1bd1fc732dbfe0859d31e8b40999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6636cac9831d60fc025de66c7239195c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6636cac9831d60fc025de66c7239195c">LL_RCC_GetSDMMCClockSource</a> (uint32_t SDMMCx)</td></tr>
<tr class="memdesc:ga6636cac9831d60fc025de66c7239195c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SDMMCx clock source @rmtoll CCIPR CLK48SEL LL_RCC_GetSDMMCClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6636cac9831d60fc025de66c7239195c">More...</a><br /></td></tr>
<tr class="separator:ga6636cac9831d60fc025de66c7239195c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d996455f1d3262334a768759c21dcb9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga2d996455f1d3262334a768759c21dcb9">LL_RCC_GetRNGClockSource</a> (uint32_t RNGx)</td></tr>
<tr class="memdesc:ga2d996455f1d3262334a768759c21dcb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get RNGx clock source @rmtoll CCIPR CLK48SEL LL_RCC_GetRNGClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga2d996455f1d3262334a768759c21dcb9">More...</a><br /></td></tr>
<tr class="separator:ga2d996455f1d3262334a768759c21dcb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd2971a16f3fb323324233cdc1c20f76"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gadd2971a16f3fb323324233cdc1c20f76">LL_RCC_GetUSBClockSource</a> (uint32_t USBx)</td></tr>
<tr class="memdesc:gadd2971a16f3fb323324233cdc1c20f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get USBx clock source @rmtoll CCIPR CLK48SEL LL_RCC_GetUSBClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gadd2971a16f3fb323324233cdc1c20f76">More...</a><br /></td></tr>
<tr class="separator:gadd2971a16f3fb323324233cdc1c20f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb85b3dbfb4a2dbf1d4954c5899af3d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga3cb85b3dbfb4a2dbf1d4954c5899af3d">LL_RCC_GetADCClockSource</a> (uint32_t ADCx)</td></tr>
<tr class="memdesc:ga3cb85b3dbfb4a2dbf1d4954c5899af3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADCx clock source @rmtoll CCIPR ADCSEL LL_RCC_GetADCClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga3cb85b3dbfb4a2dbf1d4954c5899af3d">More...</a><br /></td></tr>
<tr class="separator:ga3cb85b3dbfb4a2dbf1d4954c5899af3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6f0733e6772488f3f6a4ef1ca648e7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga2d6f0733e6772488f3f6a4ef1ca648e7">LL_RCC_GetSWPMIClockSource</a> (uint32_t SPWMIx)</td></tr>
<tr class="memdesc:ga2d6f0733e6772488f3f6a4ef1ca648e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SWPMIx clock source @rmtoll CCIPR SWPMI1SEL LL_RCC_GetSWPMIClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga2d6f0733e6772488f3f6a4ef1ca648e7">More...</a><br /></td></tr>
<tr class="separator:ga2d6f0733e6772488f3f6a4ef1ca648e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga377006e9145961c5c78715f0822afd63"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga377006e9145961c5c78715f0822afd63">LL_RCC_GetDFSDMAudioClockSource</a> (uint32_t DFSDMx)</td></tr>
<tr class="memdesc:ga377006e9145961c5c78715f0822afd63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DFSDM Audio Clock Source @rmtoll CCIPR2 ADFSDM1SEL LL_RCC_GetDFSDMAudioClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga377006e9145961c5c78715f0822afd63">More...</a><br /></td></tr>
<tr class="separator:ga377006e9145961c5c78715f0822afd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14dff69d0c79b289c2eca8a68e1a86a6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga14dff69d0c79b289c2eca8a68e1a86a6">LL_RCC_GetDFSDMClockSource</a> (uint32_t DFSDMx)</td></tr>
<tr class="memdesc:ga14dff69d0c79b289c2eca8a68e1a86a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DFSDMx Kernel clock source @rmtoll CCIPR DFSDM1SEL LL_RCC_GetDFSDMClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga14dff69d0c79b289c2eca8a68e1a86a6">More...</a><br /></td></tr>
<tr class="separator:ga14dff69d0c79b289c2eca8a68e1a86a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbae82d7966d64c90a73867f99d06a62"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gafbae82d7966d64c90a73867f99d06a62">LL_RCC_GetDSIClockSource</a> (uint32_t DSIx)</td></tr>
<tr class="memdesc:gafbae82d7966d64c90a73867f99d06a62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DSI Clock Source @rmtoll CCIPR2 DSISEL LL_RCC_GetDSIClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gafbae82d7966d64c90a73867f99d06a62">More...</a><br /></td></tr>
<tr class="separator:gafbae82d7966d64c90a73867f99d06a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga223e026308f374fdf3f789e24ec9c9af"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga223e026308f374fdf3f789e24ec9c9af">LL_RCC_GetLTDCClockSource</a> (uint32_t LTDCx)</td></tr>
<tr class="memdesc:ga223e026308f374fdf3f789e24ec9c9af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get LTDC Clock Source @rmtoll CCIPR2 PLLSAI2DIVR LL_RCC_GetLTDCClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga223e026308f374fdf3f789e24ec9c9af">More...</a><br /></td></tr>
<tr class="separator:ga223e026308f374fdf3f789e24ec9c9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb46b84de9e20d8939ea047ebb4cfaec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaeb46b84de9e20d8939ea047ebb4cfaec">LL_RCC_GetOCTOSPIClockSource</a> (uint32_t OCTOSPIx)</td></tr>
<tr class="memdesc:gaeb46b84de9e20d8939ea047ebb4cfaec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OCTOSPI clock source @rmtoll CCIPR2 OSPISEL LL_RCC_GetOCTOSPIClockSource.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaeb46b84de9e20d8939ea047ebb4cfaec">More...</a><br /></td></tr>
<tr class="separator:gaeb46b84de9e20d8939ea047ebb4cfaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5916910fa30029f1741fa6835d23db6b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__RTC.html#ga5916910fa30029f1741fa6835d23db6b">LL_RCC_SetRTCClockSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:ga5916910fa30029f1741fa6835d23db6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RTC Clock Source.  <a href="group__RCC__LL__EF__RTC.html#ga5916910fa30029f1741fa6835d23db6b">More...</a><br /></td></tr>
<tr class="separator:ga5916910fa30029f1741fa6835d23db6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a628a30073b69f94c6141ecd58295d6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__RTC.html#ga2a628a30073b69f94c6141ecd58295d6">LL_RCC_GetRTCClockSource</a> (void)</td></tr>
<tr class="memdesc:ga2a628a30073b69f94c6141ecd58295d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get RTC Clock Source @rmtoll BDCR RTCSEL LL_RCC_GetRTCClockSource.  <a href="group__RCC__LL__EF__RTC.html#ga2a628a30073b69f94c6141ecd58295d6">More...</a><br /></td></tr>
<tr class="separator:ga2a628a30073b69f94c6141ecd58295d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd55bc3513e4b60cf5341efb57d49789"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__RTC.html#gafd55bc3513e4b60cf5341efb57d49789">LL_RCC_EnableRTC</a> (void)</td></tr>
<tr class="memdesc:gafd55bc3513e4b60cf5341efb57d49789"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RTC @rmtoll BDCR RTCEN LL_RCC_EnableRTC.  <a href="group__RCC__LL__EF__RTC.html#gafd55bc3513e4b60cf5341efb57d49789">More...</a><br /></td></tr>
<tr class="separator:gafd55bc3513e4b60cf5341efb57d49789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6141a9d0d986192babfb1b5b0849b5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__RTC.html#gacb6141a9d0d986192babfb1b5b0849b5">LL_RCC_DisableRTC</a> (void)</td></tr>
<tr class="memdesc:gacb6141a9d0d986192babfb1b5b0849b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RTC @rmtoll BDCR RTCEN LL_RCC_DisableRTC.  <a href="group__RCC__LL__EF__RTC.html#gacb6141a9d0d986192babfb1b5b0849b5">More...</a><br /></td></tr>
<tr class="separator:gacb6141a9d0d986192babfb1b5b0849b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fad22a32a0f7132868e28289b16f88"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__RTC.html#ga47fad22a32a0f7132868e28289b16f88">LL_RCC_IsEnabledRTC</a> (void)</td></tr>
<tr class="memdesc:ga47fad22a32a0f7132868e28289b16f88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RTC has been enabled or not @rmtoll BDCR RTCEN LL_RCC_IsEnabledRTC.  <a href="group__RCC__LL__EF__RTC.html#ga47fad22a32a0f7132868e28289b16f88">More...</a><br /></td></tr>
<tr class="separator:ga47fad22a32a0f7132868e28289b16f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga227a3b3aa0575d595313790175e76435"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__RTC.html#ga227a3b3aa0575d595313790175e76435">LL_RCC_ForceBackupDomainReset</a> (void)</td></tr>
<tr class="memdesc:ga227a3b3aa0575d595313790175e76435"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force the Backup domain reset @rmtoll BDCR BDRST LL_RCC_ForceBackupDomainReset.  <a href="group__RCC__LL__EF__RTC.html#ga227a3b3aa0575d595313790175e76435">More...</a><br /></td></tr>
<tr class="separator:ga227a3b3aa0575d595313790175e76435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac52a1db0154301559c493145c3e5a37d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__RTC.html#gac52a1db0154301559c493145c3e5a37d">LL_RCC_ReleaseBackupDomainReset</a> (void)</td></tr>
<tr class="memdesc:gac52a1db0154301559c493145c3e5a37d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release the Backup domain reset @rmtoll BDCR BDRST LL_RCC_ReleaseBackupDomainReset.  <a href="group__RCC__LL__EF__RTC.html#gac52a1db0154301559c493145c3e5a37d">More...</a><br /></td></tr>
<tr class="separator:gac52a1db0154301559c493145c3e5a37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86d714579aac9b2f9b3216b6825c369b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#ga86d714579aac9b2f9b3216b6825c369b">LL_RCC_PLL_Enable</a> (void)</td></tr>
<tr class="memdesc:ga86d714579aac9b2f9b3216b6825c369b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL @rmtoll CR PLLON LL_RCC_PLL_Enable.  <a href="group__RCC__LL__EF__PLL.html#ga86d714579aac9b2f9b3216b6825c369b">More...</a><br /></td></tr>
<tr class="separator:ga86d714579aac9b2f9b3216b6825c369b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3b0e21f16147d992e0df9b87c410bd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#ga9e3b0e21f16147d992e0df9b87c410bd">LL_RCC_PLL_Disable</a> (void)</td></tr>
<tr class="memdesc:ga9e3b0e21f16147d992e0df9b87c410bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL.  <a href="group__RCC__LL__EF__PLL.html#ga9e3b0e21f16147d992e0df9b87c410bd">More...</a><br /></td></tr>
<tr class="separator:ga9e3b0e21f16147d992e0df9b87c410bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86334eeeb7d86032a1087bf1b0fb1860"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#ga86334eeeb7d86032a1087bf1b0fb1860">LL_RCC_PLL_IsReady</a> (void)</td></tr>
<tr class="memdesc:ga86334eeeb7d86032a1087bf1b0fb1860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLL Ready @rmtoll CR PLLRDY LL_RCC_PLL_IsReady.  <a href="group__RCC__LL__EF__PLL.html#ga86334eeeb7d86032a1087bf1b0fb1860">More...</a><br /></td></tr>
<tr class="separator:ga86334eeeb7d86032a1087bf1b0fb1860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2750df8ba57b39f426e73de366444bd2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#ga2750df8ba57b39f426e73de366444bd2">LL_RCC_PLL_ConfigDomain_SYS</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</td></tr>
<tr class="memdesc:ga2750df8ba57b39f426e73de366444bd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL used for SYSCLK Domain.  <a href="group__RCC__LL__EF__PLL.html#ga2750df8ba57b39f426e73de366444bd2">More...</a><br /></td></tr>
<tr class="separator:ga2750df8ba57b39f426e73de366444bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad340bee91222854445dad317aecbf0eb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#gad340bee91222854445dad317aecbf0eb">LL_RCC_PLL_ConfigDomain_SAI</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</td></tr>
<tr class="memdesc:gad340bee91222854445dad317aecbf0eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL used for SAI domain clock.  <a href="group__RCC__LL__EF__PLL.html#gad340bee91222854445dad317aecbf0eb">More...</a><br /></td></tr>
<tr class="separator:gad340bee91222854445dad317aecbf0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5073ee320f5b0711bba681f9364f46ec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#ga5073ee320f5b0711bba681f9364f46ec">LL_RCC_PLL_ConfigDomain_48M</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</td></tr>
<tr class="memdesc:ga5073ee320f5b0711bba681f9364f46ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL used for 48Mhz domain clock.  <a href="group__RCC__LL__EF__PLL.html#ga5073ee320f5b0711bba681f9364f46ec">More...</a><br /></td></tr>
<tr class="separator:ga5073ee320f5b0711bba681f9364f46ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab03a55b3dfe05c5901bbd9b6c6fee0a0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0">LL_RCC_PLL_SetMainSource</a> (uint32_t PLLSource)</td></tr>
<tr class="memdesc:gab03a55b3dfe05c5901bbd9b6c6fee0a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL clock source @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_SetMainSource.  <a href="group__RCC__LL__EF__PLL.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0">More...</a><br /></td></tr>
<tr class="separator:gab03a55b3dfe05c5901bbd9b6c6fee0a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d9b3802b37694ec9290e80438637a85"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#ga9d9b3802b37694ec9290e80438637a85">LL_RCC_PLL_GetMainSource</a> (void)</td></tr>
<tr class="memdesc:ga9d9b3802b37694ec9290e80438637a85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the oscillator used as PLL clock source. @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_GetMainSource.  <a href="group__RCC__LL__EF__PLL.html#ga9d9b3802b37694ec9290e80438637a85">More...</a><br /></td></tr>
<tr class="separator:ga9d9b3802b37694ec9290e80438637a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a634beb13d8d21b62ba996eeab53c4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#gad6a634beb13d8d21b62ba996eeab53c4">LL_RCC_PLL_GetN</a> (void)</td></tr>
<tr class="memdesc:gad6a634beb13d8d21b62ba996eeab53c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL multiplication factor for VCO @rmtoll PLLCFGR PLLN LL_RCC_PLL_GetN.  <a href="group__RCC__LL__EF__PLL.html#gad6a634beb13d8d21b62ba996eeab53c4">More...</a><br /></td></tr>
<tr class="separator:gad6a634beb13d8d21b62ba996eeab53c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fe1b554c8f04d8fed520689c3ec3b8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#ga99fe1b554c8f04d8fed520689c3ec3b8">LL_RCC_PLL_GetP</a> (void)</td></tr>
<tr class="memdesc:ga99fe1b554c8f04d8fed520689c3ec3b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL division factor for PLLP.  <a href="group__RCC__LL__EF__PLL.html#ga99fe1b554c8f04d8fed520689c3ec3b8">More...</a><br /></td></tr>
<tr class="separator:ga99fe1b554c8f04d8fed520689c3ec3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa76fbe2c7f4db07eee43dc259c53fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#ga2fa76fbe2c7f4db07eee43dc259c53fd">LL_RCC_PLL_GetQ</a> (void)</td></tr>
<tr class="memdesc:ga2fa76fbe2c7f4db07eee43dc259c53fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL division factor for PLLQ.  <a href="group__RCC__LL__EF__PLL.html#ga2fa76fbe2c7f4db07eee43dc259c53fd">More...</a><br /></td></tr>
<tr class="separator:ga2fa76fbe2c7f4db07eee43dc259c53fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2eda08d7c23715c04620e5dfac0fd1d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#gab2eda08d7c23715c04620e5dfac0fd1d">LL_RCC_PLL_GetR</a> (void)</td></tr>
<tr class="memdesc:gab2eda08d7c23715c04620e5dfac0fd1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL division factor for PLLR.  <a href="group__RCC__LL__EF__PLL.html#gab2eda08d7c23715c04620e5dfac0fd1d">More...</a><br /></td></tr>
<tr class="separator:gab2eda08d7c23715c04620e5dfac0fd1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d5975a2bb7111ff9dc46cfbffd3d832"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#ga0d5975a2bb7111ff9dc46cfbffd3d832">LL_RCC_PLL_GetDivider</a> (void)</td></tr>
<tr class="memdesc:ga0d5975a2bb7111ff9dc46cfbffd3d832"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Division factor for the main PLL and other PLL @rmtoll PLLCFGR PLLM LL_RCC_PLL_GetDivider.  <a href="group__RCC__LL__EF__PLL.html#ga0d5975a2bb7111ff9dc46cfbffd3d832">More...</a><br /></td></tr>
<tr class="separator:ga0d5975a2bb7111ff9dc46cfbffd3d832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144a7e26808b526dfe5f30497d6a14f3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#ga144a7e26808b526dfe5f30497d6a14f3">LL_RCC_PLL_EnableDomain_SAI</a> (void)</td></tr>
<tr class="memdesc:ga144a7e26808b526dfe5f30497d6a14f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL output mapped on SAI domain clock @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_EnableDomain_SAI.  <a href="group__RCC__LL__EF__PLL.html#ga144a7e26808b526dfe5f30497d6a14f3">More...</a><br /></td></tr>
<tr class="separator:ga144a7e26808b526dfe5f30497d6a14f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06cc5a6daf9bed059ebe20e6563fbd0f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#ga06cc5a6daf9bed059ebe20e6563fbd0f">LL_RCC_PLL_DisableDomain_SAI</a> (void)</td></tr>
<tr class="memdesc:ga06cc5a6daf9bed059ebe20e6563fbd0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL output mapped on SAI domain clock.  <a href="group__RCC__LL__EF__PLL.html#ga06cc5a6daf9bed059ebe20e6563fbd0f">More...</a><br /></td></tr>
<tr class="separator:ga06cc5a6daf9bed059ebe20e6563fbd0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1ee48fdb4cfaf2d758b5e169b4f51e9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#gaf1ee48fdb4cfaf2d758b5e169b4f51e9">LL_RCC_PLL_EnableDomain_48M</a> (void)</td></tr>
<tr class="memdesc:gaf1ee48fdb4cfaf2d758b5e169b4f51e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL output mapped on 48MHz domain clock @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_EnableDomain_48M.  <a href="group__RCC__LL__EF__PLL.html#gaf1ee48fdb4cfaf2d758b5e169b4f51e9">More...</a><br /></td></tr>
<tr class="separator:gaf1ee48fdb4cfaf2d758b5e169b4f51e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ded7a3fe19720a3818098b097a6d777"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#ga4ded7a3fe19720a3818098b097a6d777">LL_RCC_PLL_DisableDomain_48M</a> (void)</td></tr>
<tr class="memdesc:ga4ded7a3fe19720a3818098b097a6d777"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL output mapped on 48MHz domain clock.  <a href="group__RCC__LL__EF__PLL.html#ga4ded7a3fe19720a3818098b097a6d777">More...</a><br /></td></tr>
<tr class="separator:ga4ded7a3fe19720a3818098b097a6d777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaed1b53cb0a74900e6636eaa447e421"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#gacaed1b53cb0a74900e6636eaa447e421">LL_RCC_PLL_EnableDomain_SYS</a> (void)</td></tr>
<tr class="memdesc:gacaed1b53cb0a74900e6636eaa447e421"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL output mapped on SYSCLK domain @rmtoll PLLCFGR PLLREN LL_RCC_PLL_EnableDomain_SYS.  <a href="group__RCC__LL__EF__PLL.html#gacaed1b53cb0a74900e6636eaa447e421">More...</a><br /></td></tr>
<tr class="separator:gacaed1b53cb0a74900e6636eaa447e421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b78c3e1c52643b0770e59fa6b27b30"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#ga88b78c3e1c52643b0770e59fa6b27b30">LL_RCC_PLL_DisableDomain_SYS</a> (void)</td></tr>
<tr class="memdesc:ga88b78c3e1c52643b0770e59fa6b27b30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL output mapped on SYSCLK domain.  <a href="group__RCC__LL__EF__PLL.html#ga88b78c3e1c52643b0770e59fa6b27b30">More...</a><br /></td></tr>
<tr class="separator:ga88b78c3e1c52643b0770e59fa6b27b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f09d3fc26e5bf766efeaf79fb0adb15"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#ga1f09d3fc26e5bf766efeaf79fb0adb15">LL_RCC_PLLSAI1_Enable</a> (void)</td></tr>
<tr class="memdesc:ga1f09d3fc26e5bf766efeaf79fb0adb15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI1 @rmtoll CR PLLSAI1ON LL_RCC_PLLSAI1_Enable.  <a href="group__RCC__LL__EF__PLLSAI1.html#ga1f09d3fc26e5bf766efeaf79fb0adb15">More...</a><br /></td></tr>
<tr class="separator:ga1f09d3fc26e5bf766efeaf79fb0adb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338892528d151e123764541d9cbdc6de"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#ga338892528d151e123764541d9cbdc6de">LL_RCC_PLLSAI1_Disable</a> (void)</td></tr>
<tr class="memdesc:ga338892528d151e123764541d9cbdc6de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI1 @rmtoll CR PLLSAI1ON LL_RCC_PLLSAI1_Disable.  <a href="group__RCC__LL__EF__PLLSAI1.html#ga338892528d151e123764541d9cbdc6de">More...</a><br /></td></tr>
<tr class="separator:ga338892528d151e123764541d9cbdc6de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac667b1cd2e2f0a10c36476c30f4b722b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#gac667b1cd2e2f0a10c36476c30f4b722b">LL_RCC_PLLSAI1_IsReady</a> (void)</td></tr>
<tr class="memdesc:gac667b1cd2e2f0a10c36476c30f4b722b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLLSAI1 Ready @rmtoll CR PLLSAI1RDY LL_RCC_PLLSAI1_IsReady.  <a href="group__RCC__LL__EF__PLLSAI1.html#gac667b1cd2e2f0a10c36476c30f4b722b">More...</a><br /></td></tr>
<tr class="separator:gac667b1cd2e2f0a10c36476c30f4b722b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99817a8ea8ad8b2aa79853a61351fae6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#ga99817a8ea8ad8b2aa79853a61351fae6">LL_RCC_PLLSAI1_ConfigDomain_48M</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</td></tr>
<tr class="memdesc:ga99817a8ea8ad8b2aa79853a61351fae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLLSAI1 used for 48Mhz domain clock.  <a href="group__RCC__LL__EF__PLLSAI1.html#ga99817a8ea8ad8b2aa79853a61351fae6">More...</a><br /></td></tr>
<tr class="separator:ga99817a8ea8ad8b2aa79853a61351fae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaee04a0b7dcc94e26fd3a6a830703b8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#gabaee04a0b7dcc94e26fd3a6a830703b8">LL_RCC_PLLSAI1_ConfigDomain_SAI</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</td></tr>
<tr class="memdesc:gabaee04a0b7dcc94e26fd3a6a830703b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLLSAI1 used for SAI domain clock.  <a href="group__RCC__LL__EF__PLLSAI1.html#gabaee04a0b7dcc94e26fd3a6a830703b8">More...</a><br /></td></tr>
<tr class="separator:gabaee04a0b7dcc94e26fd3a6a830703b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaaef6aab0cd95b008be009efa588cf3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#gaeaaef6aab0cd95b008be009efa588cf3">LL_RCC_PLLSAI1_ConfigDomain_ADC</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</td></tr>
<tr class="memdesc:gaeaaef6aab0cd95b008be009efa588cf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLLSAI1 used for ADC domain clock.  <a href="group__RCC__LL__EF__PLLSAI1.html#gaeaaef6aab0cd95b008be009efa588cf3">More...</a><br /></td></tr>
<tr class="separator:gaeaaef6aab0cd95b008be009efa588cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f77d72f1567250c37575ccdb5a938d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#gae0f77d72f1567250c37575ccdb5a938d">LL_RCC_PLLSAI1_GetN</a> (void)</td></tr>
<tr class="memdesc:gae0f77d72f1567250c37575ccdb5a938d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SAI1PLL multiplication factor for VCO @rmtoll PLLSAI1CFGR PLLSAI1N LL_RCC_PLLSAI1_GetN.  <a href="group__RCC__LL__EF__PLLSAI1.html#gae0f77d72f1567250c37575ccdb5a938d">More...</a><br /></td></tr>
<tr class="separator:gae0f77d72f1567250c37575ccdb5a938d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d8df348ea086090a8cbd8171144e2d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#ga66d8df348ea086090a8cbd8171144e2d">LL_RCC_PLLSAI1_GetP</a> (void)</td></tr>
<tr class="memdesc:ga66d8df348ea086090a8cbd8171144e2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SAI1PLL division factor for PLLSAI1P.  <a href="group__RCC__LL__EF__PLLSAI1.html#ga66d8df348ea086090a8cbd8171144e2d">More...</a><br /></td></tr>
<tr class="separator:ga66d8df348ea086090a8cbd8171144e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55089aac83ae4914750745ac29c3dcf0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#ga55089aac83ae4914750745ac29c3dcf0">LL_RCC_PLLSAI1_GetQ</a> (void)</td></tr>
<tr class="memdesc:ga55089aac83ae4914750745ac29c3dcf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SAI1PLL division factor for PLLSAI1Q.  <a href="group__RCC__LL__EF__PLLSAI1.html#ga55089aac83ae4914750745ac29c3dcf0">More...</a><br /></td></tr>
<tr class="separator:ga55089aac83ae4914750745ac29c3dcf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afeccc08a591fefe9329e51e0779cb9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#ga6afeccc08a591fefe9329e51e0779cb9">LL_RCC_PLLSAI1_GetR</a> (void)</td></tr>
<tr class="memdesc:ga6afeccc08a591fefe9329e51e0779cb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PLLSAI1 division factor for PLLSAIR.  <a href="group__RCC__LL__EF__PLLSAI1.html#ga6afeccc08a591fefe9329e51e0779cb9">More...</a><br /></td></tr>
<tr class="separator:ga6afeccc08a591fefe9329e51e0779cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae868baa3f39b0aa7f4c4ba7ddf4792f7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#gae868baa3f39b0aa7f4c4ba7ddf4792f7">LL_RCC_PLLSAI1_GetDivider</a> (void)</td></tr>
<tr class="memdesc:gae868baa3f39b0aa7f4c4ba7ddf4792f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Division factor for the PLLSAI1 @rmtoll PLLSAI1CFGR PLLSAI1M LL_RCC_PLLSAI1_GetDivider.  <a href="group__RCC__LL__EF__PLLSAI1.html#gae868baa3f39b0aa7f4c4ba7ddf4792f7">More...</a><br /></td></tr>
<tr class="separator:gae868baa3f39b0aa7f4c4ba7ddf4792f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa06b08b8bf703ccc436ef56d71396c16"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#gaa06b08b8bf703ccc436ef56d71396c16">LL_RCC_PLLSAI1_EnableDomain_SAI</a> (void)</td></tr>
<tr class="memdesc:gaa06b08b8bf703ccc436ef56d71396c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI1 output mapped on SAI domain clock @rmtoll PLLSAI1CFGR PLLSAI1PEN LL_RCC_PLLSAI1_EnableDomain_SAI.  <a href="group__RCC__LL__EF__PLLSAI1.html#gaa06b08b8bf703ccc436ef56d71396c16">More...</a><br /></td></tr>
<tr class="separator:gaa06b08b8bf703ccc436ef56d71396c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5795f2008ff25e4f37e5368b7341bdd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#gac5795f2008ff25e4f37e5368b7341bdd">LL_RCC_PLLSAI1_DisableDomain_SAI</a> (void)</td></tr>
<tr class="memdesc:gac5795f2008ff25e4f37e5368b7341bdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI1 output mapped on SAI domain clock.  <a href="group__RCC__LL__EF__PLLSAI1.html#gac5795f2008ff25e4f37e5368b7341bdd">More...</a><br /></td></tr>
<tr class="separator:gac5795f2008ff25e4f37e5368b7341bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552a4c5dcb2abb9148621babe90baf1f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#ga552a4c5dcb2abb9148621babe90baf1f">LL_RCC_PLLSAI1_EnableDomain_48M</a> (void)</td></tr>
<tr class="memdesc:ga552a4c5dcb2abb9148621babe90baf1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI1 output mapped on 48MHz domain clock @rmtoll PLLSAI1CFGR PLLSAI1QEN LL_RCC_PLLSAI1_EnableDomain_48M.  <a href="group__RCC__LL__EF__PLLSAI1.html#ga552a4c5dcb2abb9148621babe90baf1f">More...</a><br /></td></tr>
<tr class="separator:ga552a4c5dcb2abb9148621babe90baf1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36986581167a8eb1b1a01710aa71ea11"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#ga36986581167a8eb1b1a01710aa71ea11">LL_RCC_PLLSAI1_DisableDomain_48M</a> (void)</td></tr>
<tr class="memdesc:ga36986581167a8eb1b1a01710aa71ea11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI1 output mapped on 48MHz domain clock.  <a href="group__RCC__LL__EF__PLLSAI1.html#ga36986581167a8eb1b1a01710aa71ea11">More...</a><br /></td></tr>
<tr class="separator:ga36986581167a8eb1b1a01710aa71ea11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad384ae184381483286e723adcee0f569"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#gad384ae184381483286e723adcee0f569">LL_RCC_PLLSAI1_EnableDomain_ADC</a> (void)</td></tr>
<tr class="memdesc:gad384ae184381483286e723adcee0f569"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI1 output mapped on ADC domain clock @rmtoll PLLSAI1CFGR PLLSAI1REN LL_RCC_PLLSAI1_EnableDomain_ADC.  <a href="group__RCC__LL__EF__PLLSAI1.html#gad384ae184381483286e723adcee0f569">More...</a><br /></td></tr>
<tr class="separator:gad384ae184381483286e723adcee0f569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61510fde4bdbd947002c58c7f7dcb75d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#ga61510fde4bdbd947002c58c7f7dcb75d">LL_RCC_PLLSAI1_DisableDomain_ADC</a> (void)</td></tr>
<tr class="memdesc:ga61510fde4bdbd947002c58c7f7dcb75d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI1 output mapped on ADC domain clock.  <a href="group__RCC__LL__EF__PLLSAI1.html#ga61510fde4bdbd947002c58c7f7dcb75d">More...</a><br /></td></tr>
<tr class="separator:ga61510fde4bdbd947002c58c7f7dcb75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c1303facf7a196705cfb392a5161585"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#ga7c1303facf7a196705cfb392a5161585">LL_RCC_PLLSAI2_Enable</a> (void)</td></tr>
<tr class="memdesc:ga7c1303facf7a196705cfb392a5161585"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI2 @rmtoll CR PLLSAI2ON LL_RCC_PLLSAI2_Enable.  <a href="group__RCC__LL__EF__PLLSAI2.html#ga7c1303facf7a196705cfb392a5161585">More...</a><br /></td></tr>
<tr class="separator:ga7c1303facf7a196705cfb392a5161585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c9333a969ab162e32bc9b2664938ab6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#ga7c9333a969ab162e32bc9b2664938ab6">LL_RCC_PLLSAI2_Disable</a> (void)</td></tr>
<tr class="memdesc:ga7c9333a969ab162e32bc9b2664938ab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI2 @rmtoll CR PLLSAI2ON LL_RCC_PLLSAI2_Disable.  <a href="group__RCC__LL__EF__PLLSAI2.html#ga7c9333a969ab162e32bc9b2664938ab6">More...</a><br /></td></tr>
<tr class="separator:ga7c9333a969ab162e32bc9b2664938ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9756c55181e045906053a2a888d01c49"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#ga9756c55181e045906053a2a888d01c49">LL_RCC_PLLSAI2_IsReady</a> (void)</td></tr>
<tr class="memdesc:ga9756c55181e045906053a2a888d01c49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLLSAI2 Ready @rmtoll CR PLLSAI2RDY LL_RCC_PLLSAI2_IsReady.  <a href="group__RCC__LL__EF__PLLSAI2.html#ga9756c55181e045906053a2a888d01c49">More...</a><br /></td></tr>
<tr class="separator:ga9756c55181e045906053a2a888d01c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f295fd82c9658b3b09eec11c2d1ebfd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#ga8f295fd82c9658b3b09eec11c2d1ebfd">LL_RCC_PLLSAI2_ConfigDomain_SAI</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</td></tr>
<tr class="memdesc:ga8f295fd82c9658b3b09eec11c2d1ebfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLLSAI2 used for SAI domain clock.  <a href="group__RCC__LL__EF__PLLSAI2.html#ga8f295fd82c9658b3b09eec11c2d1ebfd">More...</a><br /></td></tr>
<tr class="separator:ga8f295fd82c9658b3b09eec11c2d1ebfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaf4427d27b868c06308d6e4f5483dbd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#gadaf4427d27b868c06308d6e4f5483dbd">LL_RCC_PLLSAI2_ConfigDomain_DSI</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</td></tr>
<tr class="memdesc:gadaf4427d27b868c06308d6e4f5483dbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLLSAI2 used for DSI domain clock.  <a href="group__RCC__LL__EF__PLLSAI2.html#gadaf4427d27b868c06308d6e4f5483dbd">More...</a><br /></td></tr>
<tr class="separator:gadaf4427d27b868c06308d6e4f5483dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8a047abc86f2d2cee2dda234bddd40"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#ga4a8a047abc86f2d2cee2dda234bddd40">LL_RCC_PLLSAI2_ConfigDomain_LTDC</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR, uint32_t PLLDIVR)</td></tr>
<tr class="memdesc:ga4a8a047abc86f2d2cee2dda234bddd40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLLSAI2 used for LTDC domain clock.  <a href="group__RCC__LL__EF__PLLSAI2.html#ga4a8a047abc86f2d2cee2dda234bddd40">More...</a><br /></td></tr>
<tr class="separator:ga4a8a047abc86f2d2cee2dda234bddd40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3def3778d8fd7ad0eb46159d83c88605"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#ga3def3778d8fd7ad0eb46159d83c88605">LL_RCC_PLLSAI2_ConfigDomain_ADC</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</td></tr>
<tr class="memdesc:ga3def3778d8fd7ad0eb46159d83c88605"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLLSAI2 used for ADC domain clock.  <a href="group__RCC__LL__EF__PLLSAI2.html#ga3def3778d8fd7ad0eb46159d83c88605">More...</a><br /></td></tr>
<tr class="separator:ga3def3778d8fd7ad0eb46159d83c88605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e97d891b0a4a7b80e110496607913c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#gae1e97d891b0a4a7b80e110496607913c">LL_RCC_PLLSAI2_GetN</a> (void)</td></tr>
<tr class="memdesc:gae1e97d891b0a4a7b80e110496607913c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SAI2PLL multiplication factor for VCO @rmtoll PLLSAI2CFGR PLLSAI2N LL_RCC_PLLSAI2_GetN.  <a href="group__RCC__LL__EF__PLLSAI2.html#gae1e97d891b0a4a7b80e110496607913c">More...</a><br /></td></tr>
<tr class="separator:gae1e97d891b0a4a7b80e110496607913c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc248d17eba3701d5dc3b6c1dd8c0031"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#gacc248d17eba3701d5dc3b6c1dd8c0031">LL_RCC_PLLSAI2_GetP</a> (void)</td></tr>
<tr class="memdesc:gacc248d17eba3701d5dc3b6c1dd8c0031"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SAI2PLL division factor for PLLSAI2P.  <a href="group__RCC__LL__EF__PLLSAI2.html#gacc248d17eba3701d5dc3b6c1dd8c0031">More...</a><br /></td></tr>
<tr class="separator:gacc248d17eba3701d5dc3b6c1dd8c0031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b20036f2c6a8b7abd88ca3cef98971d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#ga3b20036f2c6a8b7abd88ca3cef98971d">LL_RCC_PLLSAI2_GetQ</a> (void)</td></tr>
<tr class="memdesc:ga3b20036f2c6a8b7abd88ca3cef98971d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get division factor for PLLSAI2Q.  <a href="group__RCC__LL__EF__PLLSAI2.html#ga3b20036f2c6a8b7abd88ca3cef98971d">More...</a><br /></td></tr>
<tr class="separator:ga3b20036f2c6a8b7abd88ca3cef98971d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a471d6a099c72bea8acaebe4202727d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#ga5a471d6a099c72bea8acaebe4202727d">LL_RCC_PLLSAI2_GetR</a> (void)</td></tr>
<tr class="memdesc:ga5a471d6a099c72bea8acaebe4202727d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SAI2PLL division factor for PLLSAI2R.  <a href="group__RCC__LL__EF__PLLSAI2.html#ga5a471d6a099c72bea8acaebe4202727d">More...</a><br /></td></tr>
<tr class="separator:ga5a471d6a099c72bea8acaebe4202727d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d75b4b97d3fd3c3463a7018800c98d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#gab9d75b4b97d3fd3c3463a7018800c98d">LL_RCC_PLLSAI2_GetDivider</a> (void)</td></tr>
<tr class="memdesc:gab9d75b4b97d3fd3c3463a7018800c98d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Division factor for the PLLSAI2 @rmtoll PLLSAI2CFGR PLLSAI2M LL_RCC_PLLSAI2_GetDivider.  <a href="group__RCC__LL__EF__PLLSAI2.html#gab9d75b4b97d3fd3c3463a7018800c98d">More...</a><br /></td></tr>
<tr class="separator:gab9d75b4b97d3fd3c3463a7018800c98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b7fb2e4d3dbdcd25498ed88a2cbdbe"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#ga74b7fb2e4d3dbdcd25498ed88a2cbdbe">LL_RCC_PLLSAI2_GetDIVR</a> (void)</td></tr>
<tr class="memdesc:ga74b7fb2e4d3dbdcd25498ed88a2cbdbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PLLSAI2 division factor for PLLSAI2DIVR.  <a href="group__RCC__LL__EF__PLLSAI2.html#ga74b7fb2e4d3dbdcd25498ed88a2cbdbe">More...</a><br /></td></tr>
<tr class="separator:ga74b7fb2e4d3dbdcd25498ed88a2cbdbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d684ef6218ef4411cf44a648222a9c4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#ga4d684ef6218ef4411cf44a648222a9c4">LL_RCC_PLLSAI2_EnableDomain_SAI</a> (void)</td></tr>
<tr class="memdesc:ga4d684ef6218ef4411cf44a648222a9c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI2 output mapped on SAI domain clock @rmtoll PLLSAI2CFGR PLLSAI2PEN LL_RCC_PLLSAI2_EnableDomain_SAI.  <a href="group__RCC__LL__EF__PLLSAI2.html#ga4d684ef6218ef4411cf44a648222a9c4">More...</a><br /></td></tr>
<tr class="separator:ga4d684ef6218ef4411cf44a648222a9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae45330208bcc8e193c712b1065f92e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#ga5ae45330208bcc8e193c712b1065f92e">LL_RCC_PLLSAI2_DisableDomain_SAI</a> (void)</td></tr>
<tr class="memdesc:ga5ae45330208bcc8e193c712b1065f92e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI2 output mapped on SAI domain clock.  <a href="group__RCC__LL__EF__PLLSAI2.html#ga5ae45330208bcc8e193c712b1065f92e">More...</a><br /></td></tr>
<tr class="separator:ga5ae45330208bcc8e193c712b1065f92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7c64c61a8fac78e83d5fb3108541a7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#gaca7c64c61a8fac78e83d5fb3108541a7">LL_RCC_PLLSAI2_EnableDomain_DSI</a> (void)</td></tr>
<tr class="memdesc:gaca7c64c61a8fac78e83d5fb3108541a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI2 output mapped on DSI domain clock @rmtoll PLLSAI2CFGR PLLSAI2QEN LL_RCC_PLLSAI2_EnableDomain_DSI.  <a href="group__RCC__LL__EF__PLLSAI2.html#gaca7c64c61a8fac78e83d5fb3108541a7">More...</a><br /></td></tr>
<tr class="separator:gaca7c64c61a8fac78e83d5fb3108541a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de744cb69bd97f5fc5c44a0d689630f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#ga6de744cb69bd97f5fc5c44a0d689630f">LL_RCC_PLLSAI2_DisableDomain_DSI</a> (void)</td></tr>
<tr class="memdesc:ga6de744cb69bd97f5fc5c44a0d689630f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI2 output mapped on DSI domain clock.  <a href="group__RCC__LL__EF__PLLSAI2.html#ga6de744cb69bd97f5fc5c44a0d689630f">More...</a><br /></td></tr>
<tr class="separator:ga6de744cb69bd97f5fc5c44a0d689630f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga267a34e5d99703ee036f855bd5657b7d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#ga267a34e5d99703ee036f855bd5657b7d">LL_RCC_PLLSAI2_EnableDomain_LTDC</a> (void)</td></tr>
<tr class="memdesc:ga267a34e5d99703ee036f855bd5657b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI2 output mapped on LTDC domain clock @rmtoll PLLSAI2CFGR PLLSAI2REN LL_RCC_PLLSAI2_EnableDomain_LTDC.  <a href="group__RCC__LL__EF__PLLSAI2.html#ga267a34e5d99703ee036f855bd5657b7d">More...</a><br /></td></tr>
<tr class="separator:ga267a34e5d99703ee036f855bd5657b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1afb5c5592908896aebc452ca6ba64"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#gaca1afb5c5592908896aebc452ca6ba64">LL_RCC_PLLSAI2_DisableDomain_LTDC</a> (void)</td></tr>
<tr class="memdesc:gaca1afb5c5592908896aebc452ca6ba64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI2 output mapped on LTDC domain clock.  <a href="group__RCC__LL__EF__PLLSAI2.html#gaca1afb5c5592908896aebc452ca6ba64">More...</a><br /></td></tr>
<tr class="separator:gaca1afb5c5592908896aebc452ca6ba64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac59d9a1c1a6a3ea3d8f67f1988316f1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#gaac59d9a1c1a6a3ea3d8f67f1988316f1">LL_RCC_PLLSAI2_EnableDomain_ADC</a> (void)</td></tr>
<tr class="memdesc:gaac59d9a1c1a6a3ea3d8f67f1988316f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI2 output mapped on ADC domain clock @rmtoll PLLSAI2CFGR PLLSAI2REN LL_RCC_PLLSAI2_EnableDomain_ADC.  <a href="group__RCC__LL__EF__PLLSAI2.html#gaac59d9a1c1a6a3ea3d8f67f1988316f1">More...</a><br /></td></tr>
<tr class="separator:gaac59d9a1c1a6a3ea3d8f67f1988316f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e98fee18c880ae246370c4988d2447"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI2.html#ga56e98fee18c880ae246370c4988d2447">LL_RCC_PLLSAI2_DisableDomain_ADC</a> (void)</td></tr>
<tr class="memdesc:ga56e98fee18c880ae246370c4988d2447"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI2 output mapped on ADC domain clock.  <a href="group__RCC__LL__EF__PLLSAI2.html#ga56e98fee18c880ae246370c4988d2447">More...</a><br /></td></tr>
<tr class="separator:ga56e98fee18c880ae246370c4988d2447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59419749c6b98cd0e35346cb0dd521ce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga59419749c6b98cd0e35346cb0dd521ce">LL_RCC_ClearFlag_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga59419749c6b98cd0e35346cb0dd521ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear LSI ready interrupt flag @rmtoll CICR LSIRDYC LL_RCC_ClearFlag_LSIRDY.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga59419749c6b98cd0e35346cb0dd521ce">More...</a><br /></td></tr>
<tr class="separator:ga59419749c6b98cd0e35346cb0dd521ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199e2bf0b316d313385cd7daab65150b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga199e2bf0b316d313385cd7daab65150b">LL_RCC_ClearFlag_LSERDY</a> (void)</td></tr>
<tr class="memdesc:ga199e2bf0b316d313385cd7daab65150b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear LSE ready interrupt flag @rmtoll CICR LSERDYC LL_RCC_ClearFlag_LSERDY.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga199e2bf0b316d313385cd7daab65150b">More...</a><br /></td></tr>
<tr class="separator:ga199e2bf0b316d313385cd7daab65150b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c59bc8e73b47eb952f23cf38319fc8b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga3c59bc8e73b47eb952f23cf38319fc8b">LL_RCC_ClearFlag_MSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga3c59bc8e73b47eb952f23cf38319fc8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear MSI ready interrupt flag @rmtoll CICR MSIRDYC LL_RCC_ClearFlag_MSIRDY.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga3c59bc8e73b47eb952f23cf38319fc8b">More...</a><br /></td></tr>
<tr class="separator:ga3c59bc8e73b47eb952f23cf38319fc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864ca67fd541996b3698a26fce641fb6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga864ca67fd541996b3698a26fce641fb6">LL_RCC_ClearFlag_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga864ca67fd541996b3698a26fce641fb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear HSI ready interrupt flag @rmtoll CICR HSIRDYC LL_RCC_ClearFlag_HSIRDY.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga864ca67fd541996b3698a26fce641fb6">More...</a><br /></td></tr>
<tr class="separator:ga864ca67fd541996b3698a26fce641fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae05d5688ca8491724652ab6243685c65"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#gae05d5688ca8491724652ab6243685c65">LL_RCC_ClearFlag_HSERDY</a> (void)</td></tr>
<tr class="memdesc:gae05d5688ca8491724652ab6243685c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear HSE ready interrupt flag @rmtoll CICR HSERDYC LL_RCC_ClearFlag_HSERDY.  <a href="group__RCC__LL__EF__FLAG__Management.html#gae05d5688ca8491724652ab6243685c65">More...</a><br /></td></tr>
<tr class="separator:gae05d5688ca8491724652ab6243685c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b4e9e482781bd59f8ea7f573694fbc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#gac1b4e9e482781bd59f8ea7f573694fbc">LL_RCC_ClearFlag_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:gac1b4e9e482781bd59f8ea7f573694fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear PLL ready interrupt flag @rmtoll CICR PLLRDYC LL_RCC_ClearFlag_PLLRDY.  <a href="group__RCC__LL__EF__FLAG__Management.html#gac1b4e9e482781bd59f8ea7f573694fbc">More...</a><br /></td></tr>
<tr class="separator:gac1b4e9e482781bd59f8ea7f573694fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab720be8166a7f08639d8a0e5476a8078"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#gab720be8166a7f08639d8a0e5476a8078">LL_RCC_ClearFlag_HSI48RDY</a> (void)</td></tr>
<tr class="memdesc:gab720be8166a7f08639d8a0e5476a8078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear HSI48 ready interrupt flag @rmtoll CICR HSI48RDYC LL_RCC_ClearFlag_HSI48RDY.  <a href="group__RCC__LL__EF__FLAG__Management.html#gab720be8166a7f08639d8a0e5476a8078">More...</a><br /></td></tr>
<tr class="separator:gab720be8166a7f08639d8a0e5476a8078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338a619d97423d15e00488c9fcf61cd1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga338a619d97423d15e00488c9fcf61cd1">LL_RCC_ClearFlag_PLLSAI1RDY</a> (void)</td></tr>
<tr class="memdesc:ga338a619d97423d15e00488c9fcf61cd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear PLLSAI1 ready interrupt flag @rmtoll CICR PLLSAI1RDYC LL_RCC_ClearFlag_PLLSAI1RDY.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga338a619d97423d15e00488c9fcf61cd1">More...</a><br /></td></tr>
<tr class="separator:ga338a619d97423d15e00488c9fcf61cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f0374545bfca45cb2a677459814f14e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga8f0374545bfca45cb2a677459814f14e">LL_RCC_ClearFlag_PLLSAI2RDY</a> (void)</td></tr>
<tr class="memdesc:ga8f0374545bfca45cb2a677459814f14e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear PLLSAI1 ready interrupt flag @rmtoll CICR PLLSAI2RDYC LL_RCC_ClearFlag_PLLSAI2RDY.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga8f0374545bfca45cb2a677459814f14e">More...</a><br /></td></tr>
<tr class="separator:ga8f0374545bfca45cb2a677459814f14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc9f1f6f55e23c9a7c3d8f7dabca4df"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df">LL_RCC_ClearFlag_HSECSS</a> (void)</td></tr>
<tr class="memdesc:gaabc9f1f6f55e23c9a7c3d8f7dabca4df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Clock security system interrupt flag @rmtoll CICR CSSC LL_RCC_ClearFlag_HSECSS.  <a href="group__RCC__LL__EF__FLAG__Management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df">More...</a><br /></td></tr>
<tr class="separator:gaabc9f1f6f55e23c9a7c3d8f7dabca4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e12ff611d18a1a937425f507b59955"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga59e12ff611d18a1a937425f507b59955">LL_RCC_ClearFlag_LSECSS</a> (void)</td></tr>
<tr class="memdesc:ga59e12ff611d18a1a937425f507b59955"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear LSE Clock security system interrupt flag @rmtoll CICR LSECSSC LL_RCC_ClearFlag_LSECSS.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga59e12ff611d18a1a937425f507b59955">More...</a><br /></td></tr>
<tr class="separator:ga59e12ff611d18a1a937425f507b59955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40cc11ad218ea6afe9a357d2ba842db0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga40cc11ad218ea6afe9a357d2ba842db0">LL_RCC_IsActiveFlag_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga40cc11ad218ea6afe9a357d2ba842db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSI ready interrupt occurred or not @rmtoll CIFR LSIRDYF LL_RCC_IsActiveFlag_LSIRDY.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga40cc11ad218ea6afe9a357d2ba842db0">More...</a><br /></td></tr>
<tr class="separator:ga40cc11ad218ea6afe9a357d2ba842db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c57d5122b8aeac3a3743cec6abf00c0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga2c57d5122b8aeac3a3743cec6abf00c0">LL_RCC_IsActiveFlag_LSERDY</a> (void)</td></tr>
<tr class="memdesc:ga2c57d5122b8aeac3a3743cec6abf00c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSE ready interrupt occurred or not @rmtoll CIFR LSERDYF LL_RCC_IsActiveFlag_LSERDY.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga2c57d5122b8aeac3a3743cec6abf00c0">More...</a><br /></td></tr>
<tr class="separator:ga2c57d5122b8aeac3a3743cec6abf00c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d289e019eb6013e2e1fddd8498c0397"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga9d289e019eb6013e2e1fddd8498c0397">LL_RCC_IsActiveFlag_MSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga9d289e019eb6013e2e1fddd8498c0397"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if MSI ready interrupt occurred or not @rmtoll CIFR MSIRDYF LL_RCC_IsActiveFlag_MSIRDY.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga9d289e019eb6013e2e1fddd8498c0397">More...</a><br /></td></tr>
<tr class="separator:ga9d289e019eb6013e2e1fddd8498c0397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8adac88d2ed06a18eaecb7aeeb35fea5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5">LL_RCC_IsActiveFlag_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga8adac88d2ed06a18eaecb7aeeb35fea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSI ready interrupt occurred or not @rmtoll CIFR HSIRDYF LL_RCC_IsActiveFlag_HSIRDY.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5">More...</a><br /></td></tr>
<tr class="separator:ga8adac88d2ed06a18eaecb7aeeb35fea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776f8f14237167c515e37ae8d4a4dc1c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga776f8f14237167c515e37ae8d4a4dc1c">LL_RCC_IsActiveFlag_HSERDY</a> (void)</td></tr>
<tr class="memdesc:ga776f8f14237167c515e37ae8d4a4dc1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSE ready interrupt occurred or not @rmtoll CIFR HSERDYF LL_RCC_IsActiveFlag_HSERDY.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga776f8f14237167c515e37ae8d4a4dc1c">More...</a><br /></td></tr>
<tr class="separator:ga776f8f14237167c515e37ae8d4a4dc1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeffbf3feb91809ca66880737cb0043f0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#gaeffbf3feb91809ca66880737cb0043f0">LL_RCC_IsActiveFlag_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:gaeffbf3feb91809ca66880737cb0043f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLL ready interrupt occurred or not @rmtoll CIFR PLLRDYF LL_RCC_IsActiveFlag_PLLRDY.  <a href="group__RCC__LL__EF__FLAG__Management.html#gaeffbf3feb91809ca66880737cb0043f0">More...</a><br /></td></tr>
<tr class="separator:gaeffbf3feb91809ca66880737cb0043f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077ad7472f9bfdb96536f8617670c974"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga077ad7472f9bfdb96536f8617670c974">LL_RCC_IsActiveFlag_HSI48RDY</a> (void)</td></tr>
<tr class="memdesc:ga077ad7472f9bfdb96536f8617670c974"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSI48 ready interrupt occurred or not @rmtoll CIR HSI48RDYF LL_RCC_IsActiveFlag_HSI48RDY.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga077ad7472f9bfdb96536f8617670c974">More...</a><br /></td></tr>
<tr class="separator:ga077ad7472f9bfdb96536f8617670c974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b3d3377e56b13448cf5ab0f38f52af"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#gab9b3d3377e56b13448cf5ab0f38f52af">LL_RCC_IsActiveFlag_PLLSAI1RDY</a> (void)</td></tr>
<tr class="memdesc:gab9b3d3377e56b13448cf5ab0f38f52af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLLSAI1 ready interrupt occurred or not @rmtoll CIFR PLLSAI1RDYF LL_RCC_IsActiveFlag_PLLSAI1RDY.  <a href="group__RCC__LL__EF__FLAG__Management.html#gab9b3d3377e56b13448cf5ab0f38f52af">More...</a><br /></td></tr>
<tr class="separator:gab9b3d3377e56b13448cf5ab0f38f52af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9bcbcec9f944772c33cd8278883161"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga5a9bcbcec9f944772c33cd8278883161">LL_RCC_IsActiveFlag_PLLSAI2RDY</a> (void)</td></tr>
<tr class="memdesc:ga5a9bcbcec9f944772c33cd8278883161"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLLSAI1 ready interrupt occurred or not @rmtoll CIFR PLLSAI2RDYF LL_RCC_IsActiveFlag_PLLSAI2RDY.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga5a9bcbcec9f944772c33cd8278883161">More...</a><br /></td></tr>
<tr class="separator:ga5a9bcbcec9f944772c33cd8278883161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c7daaeb707dcf1a6e1487f37314e74"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga28c7daaeb707dcf1a6e1487f37314e74">LL_RCC_IsActiveFlag_HSECSS</a> (void)</td></tr>
<tr class="memdesc:ga28c7daaeb707dcf1a6e1487f37314e74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Clock security system interrupt occurred or not @rmtoll CIFR CSSF LL_RCC_IsActiveFlag_HSECSS.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga28c7daaeb707dcf1a6e1487f37314e74">More...</a><br /></td></tr>
<tr class="separator:ga28c7daaeb707dcf1a6e1487f37314e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75256a4edeb3869e15056b8b3975e92d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga75256a4edeb3869e15056b8b3975e92d">LL_RCC_IsActiveFlag_LSECSS</a> (void)</td></tr>
<tr class="memdesc:ga75256a4edeb3869e15056b8b3975e92d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSE Clock security system interrupt occurred or not @rmtoll CIFR LSECSSF LL_RCC_IsActiveFlag_LSECSS.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga75256a4edeb3869e15056b8b3975e92d">More...</a><br /></td></tr>
<tr class="separator:ga75256a4edeb3869e15056b8b3975e92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacac7021924379fe897aa323b0d87ed07"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#gacac7021924379fe897aa323b0d87ed07">LL_RCC_IsActiveFlag_FWRST</a> (void)</td></tr>
<tr class="memdesc:gacac7021924379fe897aa323b0d87ed07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag FW reset is set or not. @rmtoll CSR FWRSTF LL_RCC_IsActiveFlag_FWRST.  <a href="group__RCC__LL__EF__FLAG__Management.html#gacac7021924379fe897aa323b0d87ed07">More...</a><br /></td></tr>
<tr class="separator:gacac7021924379fe897aa323b0d87ed07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f59d03837414fda32efaf766a756a57"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga1f59d03837414fda32efaf766a756a57">LL_RCC_IsActiveFlag_IWDGRST</a> (void)</td></tr>
<tr class="memdesc:ga1f59d03837414fda32efaf766a756a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Independent Watchdog reset is set or not. @rmtoll CSR IWDGRSTF LL_RCC_IsActiveFlag_IWDGRST.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga1f59d03837414fda32efaf766a756a57">More...</a><br /></td></tr>
<tr class="separator:ga1f59d03837414fda32efaf766a756a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b21463ff921d3c6df3260161d097f03"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga7b21463ff921d3c6df3260161d097f03">LL_RCC_IsActiveFlag_LPWRRST</a> (void)</td></tr>
<tr class="memdesc:ga7b21463ff921d3c6df3260161d097f03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Low Power reset is set or not. @rmtoll CSR LPWRRSTF LL_RCC_IsActiveFlag_LPWRRST.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga7b21463ff921d3c6df3260161d097f03">More...</a><br /></td></tr>
<tr class="separator:ga7b21463ff921d3c6df3260161d097f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892f827893a8a11d8af24d561574c9a1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga892f827893a8a11d8af24d561574c9a1">LL_RCC_IsActiveFlag_OBLRST</a> (void)</td></tr>
<tr class="memdesc:ga892f827893a8a11d8af24d561574c9a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag is set or not. @rmtoll CSR OBLRSTF LL_RCC_IsActiveFlag_OBLRST.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga892f827893a8a11d8af24d561574c9a1">More...</a><br /></td></tr>
<tr class="separator:ga892f827893a8a11d8af24d561574c9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efd60d7f7935b86a4d3d380ac3b6298"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga2efd60d7f7935b86a4d3d380ac3b6298">LL_RCC_IsActiveFlag_PINRST</a> (void)</td></tr>
<tr class="memdesc:ga2efd60d7f7935b86a4d3d380ac3b6298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Pin reset is set or not. @rmtoll CSR PINRSTF LL_RCC_IsActiveFlag_PINRST.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga2efd60d7f7935b86a4d3d380ac3b6298">More...</a><br /></td></tr>
<tr class="separator:ga2efd60d7f7935b86a4d3d380ac3b6298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc90ee97c37c0ab453b70fc429a840c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga3cc90ee97c37c0ab453b70fc429a840c">LL_RCC_IsActiveFlag_SFTRST</a> (void)</td></tr>
<tr class="memdesc:ga3cc90ee97c37c0ab453b70fc429a840c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Software reset is set or not. @rmtoll CSR SFTRSTF LL_RCC_IsActiveFlag_SFTRST.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga3cc90ee97c37c0ab453b70fc429a840c">More...</a><br /></td></tr>
<tr class="separator:ga3cc90ee97c37c0ab453b70fc429a840c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b73340c1ea5ce32f4e06b7af655ab1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga77b73340c1ea5ce32f4e06b7af655ab1">LL_RCC_IsActiveFlag_WWDGRST</a> (void)</td></tr>
<tr class="memdesc:ga77b73340c1ea5ce32f4e06b7af655ab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Window Watchdog reset is set or not. @rmtoll CSR WWDGRSTF LL_RCC_IsActiveFlag_WWDGRST.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga77b73340c1ea5ce32f4e06b7af655ab1">More...</a><br /></td></tr>
<tr class="separator:ga77b73340c1ea5ce32f4e06b7af655ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1da3c3690c268b28f120bfd7c3857f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga0b1da3c3690c268b28f120bfd7c3857f">LL_RCC_IsActiveFlag_BORRST</a> (void)</td></tr>
<tr class="memdesc:ga0b1da3c3690c268b28f120bfd7c3857f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag BOR reset is set or not. @rmtoll CSR BORRSTF LL_RCC_IsActiveFlag_BORRST.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga0b1da3c3690c268b28f120bfd7c3857f">More...</a><br /></td></tr>
<tr class="separator:ga0b1da3c3690c268b28f120bfd7c3857f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a420ff865f5aac33a3ab6956add866a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga5a420ff865f5aac33a3ab6956add866a">LL_RCC_ClearResetFlags</a> (void)</td></tr>
<tr class="memdesc:ga5a420ff865f5aac33a3ab6956add866a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RMVF bit to clear the reset flags. @rmtoll CSR RMVF LL_RCC_ClearResetFlags.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga5a420ff865f5aac33a3ab6956add866a">More...</a><br /></td></tr>
<tr class="separator:ga5a420ff865f5aac33a3ab6956add866a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe55dd64d4da300ce613afca3f7ba66"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gaafe55dd64d4da300ce613afca3f7ba66">LL_RCC_EnableIT_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:gaafe55dd64d4da300ce613afca3f7ba66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LSI ready interrupt @rmtoll CIER LSIRDYIE LL_RCC_EnableIT_LSIRDY.  <a href="group__RCC__LL__EF__IT__Management.html#gaafe55dd64d4da300ce613afca3f7ba66">More...</a><br /></td></tr>
<tr class="separator:gaafe55dd64d4da300ce613afca3f7ba66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5623fca17b94ba2c0cb92257acff82be"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga5623fca17b94ba2c0cb92257acff82be">LL_RCC_EnableIT_LSERDY</a> (void)</td></tr>
<tr class="memdesc:ga5623fca17b94ba2c0cb92257acff82be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LSE ready interrupt @rmtoll CIER LSERDYIE LL_RCC_EnableIT_LSERDY.  <a href="group__RCC__LL__EF__IT__Management.html#ga5623fca17b94ba2c0cb92257acff82be">More...</a><br /></td></tr>
<tr class="separator:ga5623fca17b94ba2c0cb92257acff82be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfbcc24bc01999f750d82eec5c1afe2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga1dfbcc24bc01999f750d82eec5c1afe2">LL_RCC_EnableIT_MSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga1dfbcc24bc01999f750d82eec5c1afe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MSI ready interrupt @rmtoll CIER MSIRDYIE LL_RCC_EnableIT_MSIRDY.  <a href="group__RCC__LL__EF__IT__Management.html#ga1dfbcc24bc01999f750d82eec5c1afe2">More...</a><br /></td></tr>
<tr class="separator:ga1dfbcc24bc01999f750d82eec5c1afe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37bf674135c2aba7f1a4dc9e6eebbbe1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1">LL_RCC_EnableIT_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga37bf674135c2aba7f1a4dc9e6eebbbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSI ready interrupt @rmtoll CIER HSIRDYIE LL_RCC_EnableIT_HSIRDY.  <a href="group__RCC__LL__EF__IT__Management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1">More...</a><br /></td></tr>
<tr class="separator:ga37bf674135c2aba7f1a4dc9e6eebbbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237dba6e7cfc2ce2db8293948b5955e0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga237dba6e7cfc2ce2db8293948b5955e0">LL_RCC_EnableIT_HSERDY</a> (void)</td></tr>
<tr class="memdesc:ga237dba6e7cfc2ce2db8293948b5955e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSE ready interrupt @rmtoll CIER HSERDYIE LL_RCC_EnableIT_HSERDY.  <a href="group__RCC__LL__EF__IT__Management.html#ga237dba6e7cfc2ce2db8293948b5955e0">More...</a><br /></td></tr>
<tr class="separator:ga237dba6e7cfc2ce2db8293948b5955e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4a5f02eec2dc17771b5a832c8f7cc20"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gab4a5f02eec2dc17771b5a832c8f7cc20">LL_RCC_EnableIT_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:gab4a5f02eec2dc17771b5a832c8f7cc20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL ready interrupt @rmtoll CIER PLLRDYIE LL_RCC_EnableIT_PLLRDY.  <a href="group__RCC__LL__EF__IT__Management.html#gab4a5f02eec2dc17771b5a832c8f7cc20">More...</a><br /></td></tr>
<tr class="separator:gab4a5f02eec2dc17771b5a832c8f7cc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac035d09727cf565eaf1a28edcac6f305"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gac035d09727cf565eaf1a28edcac6f305">LL_RCC_EnableIT_HSI48RDY</a> (void)</td></tr>
<tr class="memdesc:gac035d09727cf565eaf1a28edcac6f305"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSI48 ready interrupt @rmtoll CIER HSI48RDYIE LL_RCC_EnableIT_HSI48RDY.  <a href="group__RCC__LL__EF__IT__Management.html#gac035d09727cf565eaf1a28edcac6f305">More...</a><br /></td></tr>
<tr class="separator:gac035d09727cf565eaf1a28edcac6f305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd50c3cea34f95e5a93de727a246480"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga7cd50c3cea34f95e5a93de727a246480">LL_RCC_EnableIT_PLLSAI1RDY</a> (void)</td></tr>
<tr class="memdesc:ga7cd50c3cea34f95e5a93de727a246480"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI1 ready interrupt @rmtoll CIER PLLSAI1RDYIE LL_RCC_EnableIT_PLLSAI1RDY.  <a href="group__RCC__LL__EF__IT__Management.html#ga7cd50c3cea34f95e5a93de727a246480">More...</a><br /></td></tr>
<tr class="separator:ga7cd50c3cea34f95e5a93de727a246480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdbdd8ee3a7b26c7736beefc819531c5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gafdbdd8ee3a7b26c7736beefc819531c5">LL_RCC_EnableIT_PLLSAI2RDY</a> (void)</td></tr>
<tr class="memdesc:gafdbdd8ee3a7b26c7736beefc819531c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI2 ready interrupt @rmtoll CIER PLLSAI2RDYIE LL_RCC_EnableIT_PLLSAI2RDY.  <a href="group__RCC__LL__EF__IT__Management.html#gafdbdd8ee3a7b26c7736beefc819531c5">More...</a><br /></td></tr>
<tr class="separator:gafdbdd8ee3a7b26c7736beefc819531c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d00ac4b072e6e1422f67d7e3595d9de"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga5d00ac4b072e6e1422f67d7e3595d9de">LL_RCC_EnableIT_LSECSS</a> (void)</td></tr>
<tr class="memdesc:ga5d00ac4b072e6e1422f67d7e3595d9de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LSE clock security system interrupt @rmtoll CIER LSECSSIE LL_RCC_EnableIT_LSECSS.  <a href="group__RCC__LL__EF__IT__Management.html#ga5d00ac4b072e6e1422f67d7e3595d9de">More...</a><br /></td></tr>
<tr class="separator:ga5d00ac4b072e6e1422f67d7e3595d9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ee6c86ab3c267e951d668d384c985f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gad7ee6c86ab3c267e951d668d384c985f">LL_RCC_DisableIT_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:gad7ee6c86ab3c267e951d668d384c985f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LSI ready interrupt @rmtoll CIER LSIRDYIE LL_RCC_DisableIT_LSIRDY.  <a href="group__RCC__LL__EF__IT__Management.html#gad7ee6c86ab3c267e951d668d384c985f">More...</a><br /></td></tr>
<tr class="separator:gad7ee6c86ab3c267e951d668d384c985f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad493f92dcecd124f9faaa76fd7710e9a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gad493f92dcecd124f9faaa76fd7710e9a">LL_RCC_DisableIT_LSERDY</a> (void)</td></tr>
<tr class="memdesc:gad493f92dcecd124f9faaa76fd7710e9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LSE ready interrupt @rmtoll CIER LSERDYIE LL_RCC_DisableIT_LSERDY.  <a href="group__RCC__LL__EF__IT__Management.html#gad493f92dcecd124f9faaa76fd7710e9a">More...</a><br /></td></tr>
<tr class="separator:gad493f92dcecd124f9faaa76fd7710e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e65b9cb00823669617269d3161f72f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gaf9e65b9cb00823669617269d3161f72f">LL_RCC_DisableIT_MSIRDY</a> (void)</td></tr>
<tr class="memdesc:gaf9e65b9cb00823669617269d3161f72f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MSI ready interrupt @rmtoll CIER MSIRDYIE LL_RCC_DisableIT_MSIRDY.  <a href="group__RCC__LL__EF__IT__Management.html#gaf9e65b9cb00823669617269d3161f72f">More...</a><br /></td></tr>
<tr class="separator:gaf9e65b9cb00823669617269d3161f72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e030cb31b2e1cc5138b19bda80571e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga81e030cb31b2e1cc5138b19bda80571e">LL_RCC_DisableIT_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga81e030cb31b2e1cc5138b19bda80571e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSI ready interrupt @rmtoll CIER HSIRDYIE LL_RCC_DisableIT_HSIRDY.  <a href="group__RCC__LL__EF__IT__Management.html#ga81e030cb31b2e1cc5138b19bda80571e">More...</a><br /></td></tr>
<tr class="separator:ga81e030cb31b2e1cc5138b19bda80571e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65d995145544b397d216df77846883c8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga65d995145544b397d216df77846883c8">LL_RCC_DisableIT_HSERDY</a> (void)</td></tr>
<tr class="memdesc:ga65d995145544b397d216df77846883c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSE ready interrupt @rmtoll CIER HSERDYIE LL_RCC_DisableIT_HSERDY.  <a href="group__RCC__LL__EF__IT__Management.html#ga65d995145544b397d216df77846883c8">More...</a><br /></td></tr>
<tr class="separator:ga65d995145544b397d216df77846883c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf678409ed4633ae53cf2edf3e16995d6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gaf678409ed4633ae53cf2edf3e16995d6">LL_RCC_DisableIT_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:gaf678409ed4633ae53cf2edf3e16995d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL ready interrupt @rmtoll CIER PLLRDYIE LL_RCC_DisableIT_PLLRDY.  <a href="group__RCC__LL__EF__IT__Management.html#gaf678409ed4633ae53cf2edf3e16995d6">More...</a><br /></td></tr>
<tr class="separator:gaf678409ed4633ae53cf2edf3e16995d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d8899de36e29c13f2031eb3ef9eb151"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga3d8899de36e29c13f2031eb3ef9eb151">LL_RCC_DisableIT_HSI48RDY</a> (void)</td></tr>
<tr class="memdesc:ga3d8899de36e29c13f2031eb3ef9eb151"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSI48 ready interrupt @rmtoll CIER HSI48RDYIE LL_RCC_DisableIT_HSI48RDY.  <a href="group__RCC__LL__EF__IT__Management.html#ga3d8899de36e29c13f2031eb3ef9eb151">More...</a><br /></td></tr>
<tr class="separator:ga3d8899de36e29c13f2031eb3ef9eb151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d0684b192ccce109ee3881a014b0a4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga62d0684b192ccce109ee3881a014b0a4">LL_RCC_DisableIT_PLLSAI1RDY</a> (void)</td></tr>
<tr class="memdesc:ga62d0684b192ccce109ee3881a014b0a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI1 ready interrupt @rmtoll CIER PLLSAI1RDYIE LL_RCC_DisableIT_PLLSAI1RDY.  <a href="group__RCC__LL__EF__IT__Management.html#ga62d0684b192ccce109ee3881a014b0a4">More...</a><br /></td></tr>
<tr class="separator:ga62d0684b192ccce109ee3881a014b0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad31b96d5c1feb7525b4f8cc7f8fd7267"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gad31b96d5c1feb7525b4f8cc7f8fd7267">LL_RCC_DisableIT_PLLSAI2RDY</a> (void)</td></tr>
<tr class="memdesc:gad31b96d5c1feb7525b4f8cc7f8fd7267"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI2 ready interrupt @rmtoll CIER PLLSAI2RDYIE LL_RCC_DisableIT_PLLSAI2RDY.  <a href="group__RCC__LL__EF__IT__Management.html#gad31b96d5c1feb7525b4f8cc7f8fd7267">More...</a><br /></td></tr>
<tr class="separator:gad31b96d5c1feb7525b4f8cc7f8fd7267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f56cf6e49b2c0b5c1ce4c7ee80294d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga94f56cf6e49b2c0b5c1ce4c7ee80294d">LL_RCC_DisableIT_LSECSS</a> (void)</td></tr>
<tr class="memdesc:ga94f56cf6e49b2c0b5c1ce4c7ee80294d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LSE clock security system interrupt @rmtoll CIER LSECSSIE LL_RCC_DisableIT_LSECSS.  <a href="group__RCC__LL__EF__IT__Management.html#ga94f56cf6e49b2c0b5c1ce4c7ee80294d">More...</a><br /></td></tr>
<tr class="separator:ga94f56cf6e49b2c0b5c1ce4c7ee80294d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f804969488a06489ea8550088c541f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gaf4f804969488a06489ea8550088c541f">LL_RCC_IsEnabledIT_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:gaf4f804969488a06489ea8550088c541f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if LSI ready interrupt source is enabled or disabled. @rmtoll CIER LSIRDYIE LL_RCC_IsEnabledIT_LSIRDY.  <a href="group__RCC__LL__EF__IT__Management.html#gaf4f804969488a06489ea8550088c541f">More...</a><br /></td></tr>
<tr class="separator:gaf4f804969488a06489ea8550088c541f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0042575ccc553581464d7a3c9770c415"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga0042575ccc553581464d7a3c9770c415">LL_RCC_IsEnabledIT_LSERDY</a> (void)</td></tr>
<tr class="memdesc:ga0042575ccc553581464d7a3c9770c415"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if LSE ready interrupt source is enabled or disabled. @rmtoll CIER LSERDYIE LL_RCC_IsEnabledIT_LSERDY.  <a href="group__RCC__LL__EF__IT__Management.html#ga0042575ccc553581464d7a3c9770c415">More...</a><br /></td></tr>
<tr class="separator:ga0042575ccc553581464d7a3c9770c415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac35af73d890f0533bea9e65e128a0989"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gac35af73d890f0533bea9e65e128a0989">LL_RCC_IsEnabledIT_MSIRDY</a> (void)</td></tr>
<tr class="memdesc:gac35af73d890f0533bea9e65e128a0989"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if MSI ready interrupt source is enabled or disabled. @rmtoll CIER MSIRDYIE LL_RCC_IsEnabledIT_MSIRDY.  <a href="group__RCC__LL__EF__IT__Management.html#gac35af73d890f0533bea9e65e128a0989">More...</a><br /></td></tr>
<tr class="separator:gac35af73d890f0533bea9e65e128a0989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0436c0ec61c028646dcf4b04c3b634c9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga0436c0ec61c028646dcf4b04c3b634c9">LL_RCC_IsEnabledIT_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga0436c0ec61c028646dcf4b04c3b634c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if HSI ready interrupt source is enabled or disabled. @rmtoll CIER HSIRDYIE LL_RCC_IsEnabledIT_HSIRDY.  <a href="group__RCC__LL__EF__IT__Management.html#ga0436c0ec61c028646dcf4b04c3b634c9">More...</a><br /></td></tr>
<tr class="separator:ga0436c0ec61c028646dcf4b04c3b634c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c8bf947fe00b2914a52a62664062420"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga6c8bf947fe00b2914a52a62664062420">LL_RCC_IsEnabledIT_HSERDY</a> (void)</td></tr>
<tr class="memdesc:ga6c8bf947fe00b2914a52a62664062420"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if HSE ready interrupt source is enabled or disabled. @rmtoll CIER HSERDYIE LL_RCC_IsEnabledIT_HSERDY.  <a href="group__RCC__LL__EF__IT__Management.html#ga6c8bf947fe00b2914a52a62664062420">More...</a><br /></td></tr>
<tr class="separator:ga6c8bf947fe00b2914a52a62664062420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b83ce2e0a1d86e22c36df9e05599f20"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga4b83ce2e0a1d86e22c36df9e05599f20">LL_RCC_IsEnabledIT_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:ga4b83ce2e0a1d86e22c36df9e05599f20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if PLL ready interrupt source is enabled or disabled. @rmtoll CIER PLLRDYIE LL_RCC_IsEnabledIT_PLLRDY.  <a href="group__RCC__LL__EF__IT__Management.html#ga4b83ce2e0a1d86e22c36df9e05599f20">More...</a><br /></td></tr>
<tr class="separator:ga4b83ce2e0a1d86e22c36df9e05599f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9bd2161857a04a1b018118d24945e1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gafb9bd2161857a04a1b018118d24945e1">LL_RCC_IsEnabledIT_HSI48RDY</a> (void)</td></tr>
<tr class="memdesc:gafb9bd2161857a04a1b018118d24945e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if HSI48 ready interrupt source is enabled or disabled. @rmtoll CIER HSI48RDYIE LL_RCC_IsEnabledIT_HSI48RDY.  <a href="group__RCC__LL__EF__IT__Management.html#gafb9bd2161857a04a1b018118d24945e1">More...</a><br /></td></tr>
<tr class="separator:gafb9bd2161857a04a1b018118d24945e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d05882ec5e71919d8c5b036f873924"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gae0d05882ec5e71919d8c5b036f873924">LL_RCC_IsEnabledIT_PLLSAI1RDY</a> (void)</td></tr>
<tr class="memdesc:gae0d05882ec5e71919d8c5b036f873924"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if PLLSAI1 ready interrupt source is enabled or disabled. @rmtoll CIER PLLSAI1RDYIE LL_RCC_IsEnabledIT_PLLSAI1RDY.  <a href="group__RCC__LL__EF__IT__Management.html#gae0d05882ec5e71919d8c5b036f873924">More...</a><br /></td></tr>
<tr class="separator:gae0d05882ec5e71919d8c5b036f873924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5548a917b629c85021f7c2a651dda951"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga5548a917b629c85021f7c2a651dda951">LL_RCC_IsEnabledIT_PLLSAI2RDY</a> (void)</td></tr>
<tr class="memdesc:ga5548a917b629c85021f7c2a651dda951"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if PLLSAI2 ready interrupt source is enabled or disabled. @rmtoll CIER PLLSAI2RDYIE LL_RCC_IsEnabledIT_PLLSAI2RDY.  <a href="group__RCC__LL__EF__IT__Management.html#ga5548a917b629c85021f7c2a651dda951">More...</a><br /></td></tr>
<tr class="separator:ga5548a917b629c85021f7c2a651dda951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c995fe74c429c0323fa5be5518e5de"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga47c995fe74c429c0323fa5be5518e5de">LL_RCC_IsEnabledIT_LSECSS</a> (void)</td></tr>
<tr class="memdesc:ga47c995fe74c429c0323fa5be5518e5de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if LSECSS interrupt source is enabled or disabled. @rmtoll CIER LSECSSIE LL_RCC_IsEnabledIT_LSECSS.  <a href="group__RCC__LL__EF__IT__Management.html#ga47c995fe74c429c0323fa5be5518e5de">More...</a><br /></td></tr>
<tr class="separator:ga47c995fe74c429c0323fa5be5518e5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c6596f8e4823b4eacb9185e127c5a33"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Init.html#ga6c6596f8e4823b4eacb9185e127c5a33">LL_RCC_DeInit</a> (void)</td></tr>
<tr class="memdesc:ga6c6596f8e4823b4eacb9185e127c5a33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset the RCC clock configuration to the default reset state.  <a href="group__RCC__LL__EF__Init.html#ga6c6596f8e4823b4eacb9185e127c5a33">More...</a><br /></td></tr>
<tr class="separator:ga6c6596f8e4823b4eacb9185e127c5a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec9efa058971510891175bb0fb80758"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#ga9ec9efa058971510891175bb0fb80758">LL_RCC_GetSystemClocksFreq</a> (<a class="el" href="group__LL__ES__CLOCK__FREQ.html#structLL__RCC__ClocksTypeDef">LL_RCC_ClocksTypeDef</a> *RCC_Clocks)</td></tr>
<tr class="memdesc:ga9ec9efa058971510891175bb0fb80758"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the frequencies of different on chip clocks; System, AHB, APB1 and APB2 buses clocks.  <a href="group__RCC__LL__EF__Get__Freq.html#ga9ec9efa058971510891175bb0fb80758">More...</a><br /></td></tr>
<tr class="separator:ga9ec9efa058971510891175bb0fb80758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89680ed0e854483aca5c8fa59fe6efbf"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#ga89680ed0e854483aca5c8fa59fe6efbf">LL_RCC_GetUSARTClockFreq</a> (uint32_t USARTxSource)</td></tr>
<tr class="memdesc:ga89680ed0e854483aca5c8fa59fe6efbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return USARTx clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#ga89680ed0e854483aca5c8fa59fe6efbf">More...</a><br /></td></tr>
<tr class="separator:ga89680ed0e854483aca5c8fa59fe6efbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4dd89853ca075c71a5b80fa8ab42c8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#ga2e4dd89853ca075c71a5b80fa8ab42c8">LL_RCC_GetUARTClockFreq</a> (uint32_t UARTxSource)</td></tr>
<tr class="memdesc:ga2e4dd89853ca075c71a5b80fa8ab42c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return UARTx clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#ga2e4dd89853ca075c71a5b80fa8ab42c8">More...</a><br /></td></tr>
<tr class="separator:ga2e4dd89853ca075c71a5b80fa8ab42c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27e58b7a3fc728897eaa63c9dec0df8e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#ga27e58b7a3fc728897eaa63c9dec0df8e">LL_RCC_GetI2CClockFreq</a> (uint32_t I2CxSource)</td></tr>
<tr class="memdesc:ga27e58b7a3fc728897eaa63c9dec0df8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return I2Cx clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#ga27e58b7a3fc728897eaa63c9dec0df8e">More...</a><br /></td></tr>
<tr class="separator:ga27e58b7a3fc728897eaa63c9dec0df8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee6a386a99c71a50d1ae10a4d9e6e4d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#ga8ee6a386a99c71a50d1ae10a4d9e6e4d">LL_RCC_GetLPUARTClockFreq</a> (uint32_t LPUARTxSource)</td></tr>
<tr class="memdesc:ga8ee6a386a99c71a50d1ae10a4d9e6e4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return LPUARTx clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#ga8ee6a386a99c71a50d1ae10a4d9e6e4d">More...</a><br /></td></tr>
<tr class="separator:ga8ee6a386a99c71a50d1ae10a4d9e6e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c8ed2c514d7cfe24a632a036e5eb9ef"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#ga9c8ed2c514d7cfe24a632a036e5eb9ef">LL_RCC_GetLPTIMClockFreq</a> (uint32_t LPTIMxSource)</td></tr>
<tr class="memdesc:ga9c8ed2c514d7cfe24a632a036e5eb9ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return LPTIMx clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#ga9c8ed2c514d7cfe24a632a036e5eb9ef">More...</a><br /></td></tr>
<tr class="separator:ga9c8ed2c514d7cfe24a632a036e5eb9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86160cf444a040decea3fa200d95ec75"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#ga86160cf444a040decea3fa200d95ec75">LL_RCC_GetSAIClockFreq</a> (uint32_t SAIxSource)</td></tr>
<tr class="memdesc:ga86160cf444a040decea3fa200d95ec75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return SAIx clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#ga86160cf444a040decea3fa200d95ec75">More...</a><br /></td></tr>
<tr class="separator:ga86160cf444a040decea3fa200d95ec75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa55893cffb34e865e5418e21f05f9f9f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#gaa55893cffb34e865e5418e21f05f9f9f">LL_RCC_GetSDMMCKernelClockFreq</a> (uint32_t SDMMCxSource)</td></tr>
<tr class="memdesc:gaa55893cffb34e865e5418e21f05f9f9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return SDMMCx kernel clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#gaa55893cffb34e865e5418e21f05f9f9f">More...</a><br /></td></tr>
<tr class="separator:gaa55893cffb34e865e5418e21f05f9f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8be5ee476ce52756351c635ccce627"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#ga4f8be5ee476ce52756351c635ccce627">LL_RCC_GetSDMMCClockFreq</a> (uint32_t SDMMCxSource)</td></tr>
<tr class="memdesc:ga4f8be5ee476ce52756351c635ccce627"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return SDMMCx clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#ga4f8be5ee476ce52756351c635ccce627">More...</a><br /></td></tr>
<tr class="separator:ga4f8be5ee476ce52756351c635ccce627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf504876ffd92eec02252ebd1eb7ba8b7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#gaf504876ffd92eec02252ebd1eb7ba8b7">LL_RCC_GetRNGClockFreq</a> (uint32_t RNGxSource)</td></tr>
<tr class="memdesc:gaf504876ffd92eec02252ebd1eb7ba8b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return RNGx clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#gaf504876ffd92eec02252ebd1eb7ba8b7">More...</a><br /></td></tr>
<tr class="separator:gaf504876ffd92eec02252ebd1eb7ba8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3625bec073f712f8019673b15fde23b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#gad3625bec073f712f8019673b15fde23b">LL_RCC_GetUSBClockFreq</a> (uint32_t USBxSource)</td></tr>
<tr class="memdesc:gad3625bec073f712f8019673b15fde23b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return USBx clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#gad3625bec073f712f8019673b15fde23b">More...</a><br /></td></tr>
<tr class="separator:gad3625bec073f712f8019673b15fde23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199638fc0e4401d01d9c43b49b8d2906"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#ga199638fc0e4401d01d9c43b49b8d2906">LL_RCC_GetADCClockFreq</a> (uint32_t ADCxSource)</td></tr>
<tr class="memdesc:ga199638fc0e4401d01d9c43b49b8d2906"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return ADCx clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#ga199638fc0e4401d01d9c43b49b8d2906">More...</a><br /></td></tr>
<tr class="separator:ga199638fc0e4401d01d9c43b49b8d2906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9428832bf198ee6d8bc4934023b0b67"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#gae9428832bf198ee6d8bc4934023b0b67">LL_RCC_GetSWPMIClockFreq</a> (uint32_t SWPMIxSource)</td></tr>
<tr class="memdesc:gae9428832bf198ee6d8bc4934023b0b67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return SWPMIx clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#gae9428832bf198ee6d8bc4934023b0b67">More...</a><br /></td></tr>
<tr class="separator:gae9428832bf198ee6d8bc4934023b0b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c235b6850e5f90e1d995f792626386"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#gaa5c235b6850e5f90e1d995f792626386">LL_RCC_GetDFSDMClockFreq</a> (uint32_t DFSDMxSource)</td></tr>
<tr class="memdesc:gaa5c235b6850e5f90e1d995f792626386"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DFSDMx clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#gaa5c235b6850e5f90e1d995f792626386">More...</a><br /></td></tr>
<tr class="separator:gaa5c235b6850e5f90e1d995f792626386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf2ecd4af8b7c572e32319db1165950"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#ga6bf2ecd4af8b7c572e32319db1165950">LL_RCC_GetDFSDMAudioClockFreq</a> (uint32_t DFSDMxSource)</td></tr>
<tr class="memdesc:ga6bf2ecd4af8b7c572e32319db1165950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DFSDMx Audio clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#ga6bf2ecd4af8b7c572e32319db1165950">More...</a><br /></td></tr>
<tr class="separator:ga6bf2ecd4af8b7c572e32319db1165950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac13f94cd9ace80a6aad85a27551537e9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#gac13f94cd9ace80a6aad85a27551537e9">LL_RCC_GetLTDCClockFreq</a> (uint32_t LTDCxSource)</td></tr>
<tr class="memdesc:gac13f94cd9ace80a6aad85a27551537e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return LTDC clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#gac13f94cd9ace80a6aad85a27551537e9">More...</a><br /></td></tr>
<tr class="separator:gac13f94cd9ace80a6aad85a27551537e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e831915d2b676250c5ab9e160ecdede"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#ga5e831915d2b676250c5ab9e160ecdede">LL_RCC_GetDSIClockFreq</a> (uint32_t DSIxSource)</td></tr>
<tr class="memdesc:ga5e831915d2b676250c5ab9e160ecdede"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DSI clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#ga5e831915d2b676250c5ab9e160ecdede">More...</a><br /></td></tr>
<tr class="separator:ga5e831915d2b676250c5ab9e160ecdede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc204a4ecfc12b7a54cff0615871e61"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#gaadc204a4ecfc12b7a54cff0615871e61">LL_RCC_GetOCTOSPIClockFreq</a> (uint32_t OCTOSPIxSource)</td></tr>
<tr class="memdesc:gaadc204a4ecfc12b7a54cff0615871e61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return OCTOSPI clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#gaadc204a4ecfc12b7a54cff0615871e61">More...</a><br /></td></tr>
<tr class="separator:gaadc204a4ecfc12b7a54cff0615871e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of RCC LL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2017 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p class="definition">Definition in file <a class="el" href="stm32l4xx__ll__rcc_8h_source.html">stm32l4xx_ll_rcc.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_f93dfce691d792349f1c14ede440e2e6.html">Inc</a></li><li class="navelem"><a class="el" href="stm32l4xx__ll__rcc_8h.html">stm32l4xx_ll_rcc.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
