// Seed: 1214486767
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input wire id_2,
    input supply1 id_3
);
  wire id_5;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri0  id_1
);
  function reg id_3;
    logic id_4;
    begin : LABEL_0
      id_3 = id_0;
    end
  endfunction
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1
  );
  integer id_5;
  ;
  initial begin
    id_3();
  end
endmodule
module module_2;
  parameter id_1 = -1;
  assign module_3.id_3 = 0;
  wire [(  -1 'h0 ) : 1] id_2;
  assign id_2 = -1;
endmodule
module module_3 (
    output wand id_0,
    output wire id_1,
    output tri  id_2,
    output tri0 id_3
);
  localparam id_5 = -1;
  assign id_3 = id_5;
  wire id_6;
  module_2 modCall_1 ();
  wire id_7;
  parameter id_8 = id_5;
  generate
    assign id_2 = id_8;
  endgenerate
endmodule
