{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.02806",
   "Default View_TopLeft":"245,61",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port port-id_clk_16M384 -pg 1 -lvl 0 -x -10 -y 400 -defaultsOSRD
preplace port port-id_rst_16M384 -pg 1 -lvl 0 -x -10 -y 140 -defaultsOSRD
preplace port port-id_is_bpsk -pg 1 -lvl 0 -x -10 -y 310 -defaultsOSRD
preplace port port-id_I_valid -pg 1 -lvl 5 -x 1340 -y 50 -defaultsOSRD
preplace port port-id_Q_valid -pg 1 -lvl 5 -x 1340 -y 20 -defaultsOSRD
preplace portBus PSK_signal -pg 1 -lvl 0 -x -10 -y 370 -defaultsOSRD
preplace portBus NCO_cos -pg 1 -lvl 5 -x 1340 -y 80 -defaultsOSRD
preplace portBus FEEDBACK_SHIFT -pg 1 -lvl 0 -x -10 -y 280 -defaultsOSRD
preplace portBus I_data -pg 1 -lvl 5 -x 1340 -y 400 -defaultsOSRD
preplace portBus Q_data -pg 1 -lvl 5 -x 1340 -y 440 -defaultsOSRD
preplace portBus error_tdata -pg 1 -lvl 5 -x 1340 -y 120 -defaultsOSRD
preplace portBus feedback_tdata -pg 1 -lvl 5 -x 1340 -y 150 -defaultsOSRD
preplace inst phase_detector_I -pg 1 -lvl 2 -x 480 -y 370 -defaultsOSRD
preplace inst phase_detector_Q -pg 1 -lvl 2 -x 480 -y 510 -defaultsOSRD
preplace inst loop_filter -pg 1 -lvl 4 -x 1090 -y 220 -defaultsOSRD
preplace inst Error_Detect -pg 1 -lvl 3 -x 750 -y 220 -defaultsOSRD
preplace inst IQ_Connect -pg 1 -lvl 4 -x 1090 -y 410 -defaultsOSRD
preplace inst LPF -pg 1 -lvl 3 -x 750 -y 410 -defaultsOSRD
preplace inst NCO -pg 1 -lvl 1 -x 200 -y 250 -defaultsOSRD
preplace netloc FEEDBACK_SHIFT_1 1 0 1 N 280
preplace netloc IQ_Connect_I1_tdata 1 4 1 N 400
preplace netloc IQ_Connect_I1_tvalid 1 4 1 1310 50n
preplace netloc IQ_Connect_Q1_tdata 1 4 1 N 440
preplace netloc IQ_Connect_Q1_tvalid 1 4 1 1300 20n
preplace netloc NCO_NCO_vld 1 1 2 NJ 270 570
preplace netloc NCO_cos_sin_0_NCO_cos 1 1 4 390 80 N 80 N 80 N
preplace netloc NCO_cos_sin_0_NCO_sin 1 1 1 350 250n
preplace netloc PSK_signal_1 1 0 2 NJ 370 380
preplace netloc aclk_0_1 1 0 4 20 130 360 250 600J 120 890
preplace netloc is_bpsk_1 1 0 3 30J 140 370 260 580J
preplace netloc phase_detector_I_P 1 2 1 N 370
preplace netloc phase_detector_Q_P 1 2 1 590 390n
preplace netloc rst_16M386_1 1 0 3 10J 120 380 240 NJ
preplace netloc Error_Detect_error_tdata 1 3 2 900 120 N
preplace netloc Error_Detect_error_tvalid 1 3 1 880 230n
preplace netloc loop_filter_m_axis_data_tdata 1 0 5 50 110 NJ 110 NJ 110 NJ 110 1290
preplace netloc AXI_2x_I_O2 1 2 3 610 510 N 510 1290
preplace netloc AXI_2x_Q_O2 1 2 3 620 520 N 520 1280
preplace netloc fir_compiler_I_M_AXIS_DATA 1 3 1 N 410
preplace netloc loop_filter_M_AXIS_DATA 1 0 5 40 100 N 100 N 100 N 100 1280
levelinfo -pg 1 -10 200 480 750 1090 1340
pagesize -pg 1 -db -bbox -sgen -200 0 1520 590
"
}
0
