{"vcs1":{"timestamp_begin":1675108735.754943269, "rt":0.71, "ut":0.21, "st":0.18}}
{"vcselab":{"timestamp_begin":1675108736.638064375, "rt":0.92, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1675108737.707109232, "rt":0.49, "ut":0.18, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1675108735.177219645}
{"VCS_COMP_START_TIME": 1675108735.177219645}
{"VCS_COMP_END_TIME": 1675108738.392908380}
{"VCS_USER_OPTIONS": "-sverilog hw1prob5.sv"}
{"vcs1": {"peak_mem": 336388}}
{"stitch_vcselab": {"peak_mem": 222564}}
