<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpu_p4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GRF.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="GRF.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="GRF.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GRF_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="GRF_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GRF_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IM_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IM_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IM_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX_PC_3_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_PC_3_1_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX_PC_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_PC_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PC_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="contrller.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="contrller.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="contrller.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="contrller.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="contrller.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="contrller.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="contrller_ALU_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="contrller_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="contrller_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divider_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dm_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dm_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="grf_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="grf_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="im_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="im_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mips.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="mips.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mips.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mips.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="mips.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_tb2_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_tb_new_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_new_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pc_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pc_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pc_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1698760256" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1698760256">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699832045" xil_pn:in_ck="2304517014599423953" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1699832045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_tb.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="GRF_tb.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="IM_tb.v"/>
      <outfile xil_pn:name="MUX_EXT_2_1.v"/>
      <outfile xil_pn:name="MUX_PC_3_1.v"/>
      <outfile xil_pn:name="MUX_PC_tb.v"/>
      <outfile xil_pn:name="MUX_Wdata_3_1.v"/>
      <outfile xil_pn:name="MUX_Wreg_3_1.v"/>
      <outfile xil_pn:name="MUX_data2_2_1.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PC_tb.v"/>
      <outfile xil_pn:name="contrller.v"/>
      <outfile xil_pn:name="contrller_ALU.v"/>
      <outfile xil_pn:name="divider.v"/>
      <outfile xil_pn:name="dm_tb.v"/>
      <outfile xil_pn:name="grf_tb.v"/>
      <outfile xil_pn:name="im_tb.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="mips_tb2.v"/>
      <outfile xil_pn:name="mips_tb_new.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="pc_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1730882649" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6247470219262508485" xil_pn:start_ts="1730882649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1730882649" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5891769492316264291" xil_pn:start_ts="1730882649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699015960" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2024242787902185334" xil_pn:start_ts="1699015960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1700106654" xil_pn:in_ck="2304517014599423953" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1700106654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_tb.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="GRF_tb.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="IM_tb.v"/>
      <outfile xil_pn:name="MUX_EXT_2_1.v"/>
      <outfile xil_pn:name="MUX_PC_3_1.v"/>
      <outfile xil_pn:name="MUX_PC_tb.v"/>
      <outfile xil_pn:name="MUX_Wdata_3_1.v"/>
      <outfile xil_pn:name="MUX_Wreg_3_1.v"/>
      <outfile xil_pn:name="MUX_data2_2_1.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PC_tb.v"/>
      <outfile xil_pn:name="contrller.v"/>
      <outfile xil_pn:name="contrller_ALU.v"/>
      <outfile xil_pn:name="divider.v"/>
      <outfile xil_pn:name="dm_tb.v"/>
      <outfile xil_pn:name="grf_tb.v"/>
      <outfile xil_pn:name="im_tb.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="mips_tb2.v"/>
      <outfile xil_pn:name="mips_tb_new.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="pc_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1730882651" xil_pn:in_ck="2304517014599423953" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1224921198226451161" xil_pn:start_ts="1730882649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_tb_beh.prj"/>
      <outfile xil_pn:name="mips_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1730882651" xil_pn:in_ck="4279497375702572021" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2047243927697981372" xil_pn:start_ts="1730882651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1699442108" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1699442108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699442108" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9151084256160740750" xil_pn:start_ts="1699442108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699442108" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2024242787902185334" xil_pn:start_ts="1699442108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699442108" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1699442108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699442108" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-108373080525765968" xil_pn:start_ts="1699442108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699442295" xil_pn:in_ck="5117949523711827920" xil_pn:name="TRANEXT_xstsynthesize" xil_pn:prop_ck="3428569592901541448" xil_pn:start_ts="1699442292">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="mips.prj"/>
      <outfile xil_pn:name="mips.syr"/>
      <outfile xil_pn:name="mips.xst"/>
      <outfile xil_pn:name="mips_stx_beh.prj"/>
      <outfile xil_pn:name="mips_tb2_stx_beh.prj"/>
      <outfile xil_pn:name="mips_tb_new_stx_beh.prj"/>
      <outfile xil_pn:name="mips_tb_stx_beh.prj"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1699442119" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435936603" xil_pn:start_ts="1699442119">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
