$date
	Sat Jun 14 20:14:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux_2x1 $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module DUT $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 % i $end
$var wire 1 & j $end
$var wire 1 $ s $end
$var wire 1 ' sn $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
0&
0%
0$
0#
0"
0!
$end
#10000
1#
#20000
1!
1%
0#
1"
#30000
1#
#40000
0!
0'
0%
1$
0#
0"
#50000
1!
1&
1#
#60000
0!
0&
0#
1"
#70000
1!
1&
1#
#80000
