#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Jul 25 04:47:30 2025
# Process ID: 6401
# Current directory: /home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 3003.206 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myhls"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2432.410 ; gain = 115.992 ; free physical = 549020 ; free virtual = 632492
# synth_design -top ${project_name} -part $part
Command: synth_design -top myhls -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6425
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_frp_pipeline_valid.v:72]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2963.992 ; gain = 507.352 ; free physical = 559020 ; free virtual = 642752
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myhls' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_48_48_1_8_10' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_48_48_1_8_10.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_operator_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myhls_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_mux_2304_12_6_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mux_2304_12_6_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter din3_WIDTH bound to: 6 - type: integer 
	Parameter din4_WIDTH bound to: 6 - type: integer 
	Parameter din5_WIDTH bound to: 6 - type: integer 
	Parameter din6_WIDTH bound to: 6 - type: integer 
	Parameter din7_WIDTH bound to: 6 - type: integer 
	Parameter din8_WIDTH bound to: 6 - type: integer 
	Parameter din9_WIDTH bound to: 6 - type: integer 
	Parameter din10_WIDTH bound to: 6 - type: integer 
	Parameter din11_WIDTH bound to: 6 - type: integer 
	Parameter din12_WIDTH bound to: 6 - type: integer 
	Parameter din13_WIDTH bound to: 6 - type: integer 
	Parameter din14_WIDTH bound to: 6 - type: integer 
	Parameter din15_WIDTH bound to: 6 - type: integer 
	Parameter din16_WIDTH bound to: 6 - type: integer 
	Parameter din17_WIDTH bound to: 6 - type: integer 
	Parameter din18_WIDTH bound to: 6 - type: integer 
	Parameter din19_WIDTH bound to: 6 - type: integer 
	Parameter din20_WIDTH bound to: 6 - type: integer 
	Parameter din21_WIDTH bound to: 6 - type: integer 
	Parameter din22_WIDTH bound to: 6 - type: integer 
	Parameter din23_WIDTH bound to: 6 - type: integer 
	Parameter din24_WIDTH bound to: 6 - type: integer 
	Parameter din25_WIDTH bound to: 6 - type: integer 
	Parameter din26_WIDTH bound to: 6 - type: integer 
	Parameter din27_WIDTH bound to: 6 - type: integer 
	Parameter din28_WIDTH bound to: 6 - type: integer 
	Parameter din29_WIDTH bound to: 6 - type: integer 
	Parameter din30_WIDTH bound to: 6 - type: integer 
	Parameter din31_WIDTH bound to: 6 - type: integer 
	Parameter din32_WIDTH bound to: 6 - type: integer 
	Parameter din33_WIDTH bound to: 6 - type: integer 
	Parameter din34_WIDTH bound to: 6 - type: integer 
	Parameter din35_WIDTH bound to: 6 - type: integer 
	Parameter din36_WIDTH bound to: 6 - type: integer 
	Parameter din37_WIDTH bound to: 6 - type: integer 
	Parameter din38_WIDTH bound to: 6 - type: integer 
	Parameter din39_WIDTH bound to: 6 - type: integer 
	Parameter din40_WIDTH bound to: 6 - type: integer 
	Parameter din41_WIDTH bound to: 6 - type: integer 
	Parameter din42_WIDTH bound to: 6 - type: integer 
	Parameter din43_WIDTH bound to: 6 - type: integer 
	Parameter din44_WIDTH bound to: 6 - type: integer 
	Parameter din45_WIDTH bound to: 6 - type: integer 
	Parameter din46_WIDTH bound to: 6 - type: integer 
	Parameter din47_WIDTH bound to: 6 - type: integer 
	Parameter din48_WIDTH bound to: 6 - type: integer 
	Parameter din49_WIDTH bound to: 6 - type: integer 
	Parameter din50_WIDTH bound to: 6 - type: integer 
	Parameter din51_WIDTH bound to: 6 - type: integer 
	Parameter din52_WIDTH bound to: 6 - type: integer 
	Parameter din53_WIDTH bound to: 6 - type: integer 
	Parameter din54_WIDTH bound to: 6 - type: integer 
	Parameter din55_WIDTH bound to: 6 - type: integer 
	Parameter din56_WIDTH bound to: 6 - type: integer 
	Parameter din57_WIDTH bound to: 6 - type: integer 
	Parameter din58_WIDTH bound to: 6 - type: integer 
	Parameter din59_WIDTH bound to: 6 - type: integer 
	Parameter din60_WIDTH bound to: 6 - type: integer 
	Parameter din61_WIDTH bound to: 6 - type: integer 
	Parameter din62_WIDTH bound to: 6 - type: integer 
	Parameter din63_WIDTH bound to: 6 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter din65_WIDTH bound to: 6 - type: integer 
	Parameter din66_WIDTH bound to: 6 - type: integer 
	Parameter din67_WIDTH bound to: 6 - type: integer 
	Parameter din68_WIDTH bound to: 6 - type: integer 
	Parameter din69_WIDTH bound to: 6 - type: integer 
	Parameter din70_WIDTH bound to: 6 - type: integer 
	Parameter din71_WIDTH bound to: 6 - type: integer 
	Parameter din72_WIDTH bound to: 6 - type: integer 
	Parameter din73_WIDTH bound to: 6 - type: integer 
	Parameter din74_WIDTH bound to: 6 - type: integer 
	Parameter din75_WIDTH bound to: 6 - type: integer 
	Parameter din76_WIDTH bound to: 6 - type: integer 
	Parameter din77_WIDTH bound to: 6 - type: integer 
	Parameter din78_WIDTH bound to: 6 - type: integer 
	Parameter din79_WIDTH bound to: 6 - type: integer 
	Parameter din80_WIDTH bound to: 6 - type: integer 
	Parameter din81_WIDTH bound to: 6 - type: integer 
	Parameter din82_WIDTH bound to: 6 - type: integer 
	Parameter din83_WIDTH bound to: 6 - type: integer 
	Parameter din84_WIDTH bound to: 6 - type: integer 
	Parameter din85_WIDTH bound to: 6 - type: integer 
	Parameter din86_WIDTH bound to: 6 - type: integer 
	Parameter din87_WIDTH bound to: 6 - type: integer 
	Parameter din88_WIDTH bound to: 6 - type: integer 
	Parameter din89_WIDTH bound to: 6 - type: integer 
	Parameter din90_WIDTH bound to: 6 - type: integer 
	Parameter din91_WIDTH bound to: 6 - type: integer 
	Parameter din92_WIDTH bound to: 6 - type: integer 
	Parameter din93_WIDTH bound to: 6 - type: integer 
	Parameter din94_WIDTH bound to: 6 - type: integer 
	Parameter din95_WIDTH bound to: 6 - type: integer 
	Parameter din96_WIDTH bound to: 6 - type: integer 
	Parameter din97_WIDTH bound to: 6 - type: integer 
	Parameter din98_WIDTH bound to: 6 - type: integer 
	Parameter din99_WIDTH bound to: 6 - type: integer 
	Parameter din100_WIDTH bound to: 6 - type: integer 
	Parameter din101_WIDTH bound to: 6 - type: integer 
	Parameter din102_WIDTH bound to: 6 - type: integer 
	Parameter din103_WIDTH bound to: 6 - type: integer 
	Parameter din104_WIDTH bound to: 6 - type: integer 
	Parameter din105_WIDTH bound to: 6 - type: integer 
	Parameter din106_WIDTH bound to: 6 - type: integer 
	Parameter din107_WIDTH bound to: 6 - type: integer 
	Parameter din108_WIDTH bound to: 6 - type: integer 
	Parameter din109_WIDTH bound to: 6 - type: integer 
	Parameter din110_WIDTH bound to: 6 - type: integer 
	Parameter din111_WIDTH bound to: 6 - type: integer 
	Parameter din112_WIDTH bound to: 6 - type: integer 
	Parameter din113_WIDTH bound to: 6 - type: integer 
	Parameter din114_WIDTH bound to: 6 - type: integer 
	Parameter din115_WIDTH bound to: 6 - type: integer 
	Parameter din116_WIDTH bound to: 6 - type: integer 
	Parameter din117_WIDTH bound to: 6 - type: integer 
	Parameter din118_WIDTH bound to: 6 - type: integer 
	Parameter din119_WIDTH bound to: 6 - type: integer 
	Parameter din120_WIDTH bound to: 6 - type: integer 
	Parameter din121_WIDTH bound to: 6 - type: integer 
	Parameter din122_WIDTH bound to: 6 - type: integer 
	Parameter din123_WIDTH bound to: 6 - type: integer 
	Parameter din124_WIDTH bound to: 6 - type: integer 
	Parameter din125_WIDTH bound to: 6 - type: integer 
	Parameter din126_WIDTH bound to: 6 - type: integer 
	Parameter din127_WIDTH bound to: 6 - type: integer 
	Parameter din128_WIDTH bound to: 6 - type: integer 
	Parameter din129_WIDTH bound to: 6 - type: integer 
	Parameter din130_WIDTH bound to: 6 - type: integer 
	Parameter din131_WIDTH bound to: 6 - type: integer 
	Parameter din132_WIDTH bound to: 6 - type: integer 
	Parameter din133_WIDTH bound to: 6 - type: integer 
	Parameter din134_WIDTH bound to: 6 - type: integer 
	Parameter din135_WIDTH bound to: 6 - type: integer 
	Parameter din136_WIDTH bound to: 6 - type: integer 
	Parameter din137_WIDTH bound to: 6 - type: integer 
	Parameter din138_WIDTH bound to: 6 - type: integer 
	Parameter din139_WIDTH bound to: 6 - type: integer 
	Parameter din140_WIDTH bound to: 6 - type: integer 
	Parameter din141_WIDTH bound to: 6 - type: integer 
	Parameter din142_WIDTH bound to: 6 - type: integer 
	Parameter din143_WIDTH bound to: 6 - type: integer 
	Parameter din144_WIDTH bound to: 6 - type: integer 
	Parameter din145_WIDTH bound to: 6 - type: integer 
	Parameter din146_WIDTH bound to: 6 - type: integer 
	Parameter din147_WIDTH bound to: 6 - type: integer 
	Parameter din148_WIDTH bound to: 6 - type: integer 
	Parameter din149_WIDTH bound to: 6 - type: integer 
	Parameter din150_WIDTH bound to: 6 - type: integer 
	Parameter din151_WIDTH bound to: 6 - type: integer 
	Parameter din152_WIDTH bound to: 6 - type: integer 
	Parameter din153_WIDTH bound to: 6 - type: integer 
	Parameter din154_WIDTH bound to: 6 - type: integer 
	Parameter din155_WIDTH bound to: 6 - type: integer 
	Parameter din156_WIDTH bound to: 6 - type: integer 
	Parameter din157_WIDTH bound to: 6 - type: integer 
	Parameter din158_WIDTH bound to: 6 - type: integer 
	Parameter din159_WIDTH bound to: 6 - type: integer 
	Parameter din160_WIDTH bound to: 6 - type: integer 
	Parameter din161_WIDTH bound to: 6 - type: integer 
	Parameter din162_WIDTH bound to: 6 - type: integer 
	Parameter din163_WIDTH bound to: 6 - type: integer 
	Parameter din164_WIDTH bound to: 6 - type: integer 
	Parameter din165_WIDTH bound to: 6 - type: integer 
	Parameter din166_WIDTH bound to: 6 - type: integer 
	Parameter din167_WIDTH bound to: 6 - type: integer 
	Parameter din168_WIDTH bound to: 6 - type: integer 
	Parameter din169_WIDTH bound to: 6 - type: integer 
	Parameter din170_WIDTH bound to: 6 - type: integer 
	Parameter din171_WIDTH bound to: 6 - type: integer 
	Parameter din172_WIDTH bound to: 6 - type: integer 
	Parameter din173_WIDTH bound to: 6 - type: integer 
	Parameter din174_WIDTH bound to: 6 - type: integer 
	Parameter din175_WIDTH bound to: 6 - type: integer 
	Parameter din176_WIDTH bound to: 6 - type: integer 
	Parameter din177_WIDTH bound to: 6 - type: integer 
	Parameter din178_WIDTH bound to: 6 - type: integer 
	Parameter din179_WIDTH bound to: 6 - type: integer 
	Parameter din180_WIDTH bound to: 6 - type: integer 
	Parameter din181_WIDTH bound to: 6 - type: integer 
	Parameter din182_WIDTH bound to: 6 - type: integer 
	Parameter din183_WIDTH bound to: 6 - type: integer 
	Parameter din184_WIDTH bound to: 6 - type: integer 
	Parameter din185_WIDTH bound to: 6 - type: integer 
	Parameter din186_WIDTH bound to: 6 - type: integer 
	Parameter din187_WIDTH bound to: 6 - type: integer 
	Parameter din188_WIDTH bound to: 6 - type: integer 
	Parameter din189_WIDTH bound to: 6 - type: integer 
	Parameter din190_WIDTH bound to: 6 - type: integer 
	Parameter din191_WIDTH bound to: 6 - type: integer 
	Parameter din192_WIDTH bound to: 6 - type: integer 
	Parameter din193_WIDTH bound to: 6 - type: integer 
	Parameter din194_WIDTH bound to: 6 - type: integer 
	Parameter din195_WIDTH bound to: 6 - type: integer 
	Parameter din196_WIDTH bound to: 6 - type: integer 
	Parameter din197_WIDTH bound to: 6 - type: integer 
	Parameter din198_WIDTH bound to: 6 - type: integer 
	Parameter din199_WIDTH bound to: 6 - type: integer 
	Parameter din200_WIDTH bound to: 6 - type: integer 
	Parameter din201_WIDTH bound to: 6 - type: integer 
	Parameter din202_WIDTH bound to: 6 - type: integer 
	Parameter din203_WIDTH bound to: 6 - type: integer 
	Parameter din204_WIDTH bound to: 6 - type: integer 
	Parameter din205_WIDTH bound to: 6 - type: integer 
	Parameter din206_WIDTH bound to: 6 - type: integer 
	Parameter din207_WIDTH bound to: 6 - type: integer 
	Parameter din208_WIDTH bound to: 6 - type: integer 
	Parameter din209_WIDTH bound to: 6 - type: integer 
	Parameter din210_WIDTH bound to: 6 - type: integer 
	Parameter din211_WIDTH bound to: 6 - type: integer 
	Parameter din212_WIDTH bound to: 6 - type: integer 
	Parameter din213_WIDTH bound to: 6 - type: integer 
	Parameter din214_WIDTH bound to: 6 - type: integer 
	Parameter din215_WIDTH bound to: 6 - type: integer 
	Parameter din216_WIDTH bound to: 6 - type: integer 
	Parameter din217_WIDTH bound to: 6 - type: integer 
	Parameter din218_WIDTH bound to: 6 - type: integer 
	Parameter din219_WIDTH bound to: 6 - type: integer 
	Parameter din220_WIDTH bound to: 6 - type: integer 
	Parameter din221_WIDTH bound to: 6 - type: integer 
	Parameter din222_WIDTH bound to: 6 - type: integer 
	Parameter din223_WIDTH bound to: 6 - type: integer 
	Parameter din224_WIDTH bound to: 6 - type: integer 
	Parameter din225_WIDTH bound to: 6 - type: integer 
	Parameter din226_WIDTH bound to: 6 - type: integer 
	Parameter din227_WIDTH bound to: 6 - type: integer 
	Parameter din228_WIDTH bound to: 6 - type: integer 
	Parameter din229_WIDTH bound to: 6 - type: integer 
	Parameter din230_WIDTH bound to: 6 - type: integer 
	Parameter din231_WIDTH bound to: 6 - type: integer 
	Parameter din232_WIDTH bound to: 6 - type: integer 
	Parameter din233_WIDTH bound to: 6 - type: integer 
	Parameter din234_WIDTH bound to: 6 - type: integer 
	Parameter din235_WIDTH bound to: 6 - type: integer 
	Parameter din236_WIDTH bound to: 6 - type: integer 
	Parameter din237_WIDTH bound to: 6 - type: integer 
	Parameter din238_WIDTH bound to: 6 - type: integer 
	Parameter din239_WIDTH bound to: 6 - type: integer 
	Parameter din240_WIDTH bound to: 6 - type: integer 
	Parameter din241_WIDTH bound to: 6 - type: integer 
	Parameter din242_WIDTH bound to: 6 - type: integer 
	Parameter din243_WIDTH bound to: 6 - type: integer 
	Parameter din244_WIDTH bound to: 6 - type: integer 
	Parameter din245_WIDTH bound to: 6 - type: integer 
	Parameter din246_WIDTH bound to: 6 - type: integer 
	Parameter din247_WIDTH bound to: 6 - type: integer 
	Parameter din248_WIDTH bound to: 6 - type: integer 
	Parameter din249_WIDTH bound to: 6 - type: integer 
	Parameter din250_WIDTH bound to: 6 - type: integer 
	Parameter din251_WIDTH bound to: 6 - type: integer 
	Parameter din252_WIDTH bound to: 6 - type: integer 
	Parameter din253_WIDTH bound to: 6 - type: integer 
	Parameter din254_WIDTH bound to: 6 - type: integer 
	Parameter din255_WIDTH bound to: 6 - type: integer 
	Parameter din256_WIDTH bound to: 6 - type: integer 
	Parameter din257_WIDTH bound to: 6 - type: integer 
	Parameter din258_WIDTH bound to: 6 - type: integer 
	Parameter din259_WIDTH bound to: 6 - type: integer 
	Parameter din260_WIDTH bound to: 6 - type: integer 
	Parameter din261_WIDTH bound to: 6 - type: integer 
	Parameter din262_WIDTH bound to: 6 - type: integer 
	Parameter din263_WIDTH bound to: 6 - type: integer 
	Parameter din264_WIDTH bound to: 6 - type: integer 
	Parameter din265_WIDTH bound to: 6 - type: integer 
	Parameter din266_WIDTH bound to: 6 - type: integer 
	Parameter din267_WIDTH bound to: 6 - type: integer 
	Parameter din268_WIDTH bound to: 6 - type: integer 
	Parameter din269_WIDTH bound to: 6 - type: integer 
	Parameter din270_WIDTH bound to: 6 - type: integer 
	Parameter din271_WIDTH bound to: 6 - type: integer 
	Parameter din272_WIDTH bound to: 6 - type: integer 
	Parameter din273_WIDTH bound to: 6 - type: integer 
	Parameter din274_WIDTH bound to: 6 - type: integer 
	Parameter din275_WIDTH bound to: 6 - type: integer 
	Parameter din276_WIDTH bound to: 6 - type: integer 
	Parameter din277_WIDTH bound to: 6 - type: integer 
	Parameter din278_WIDTH bound to: 6 - type: integer 
	Parameter din279_WIDTH bound to: 6 - type: integer 
	Parameter din280_WIDTH bound to: 6 - type: integer 
	Parameter din281_WIDTH bound to: 6 - type: integer 
	Parameter din282_WIDTH bound to: 6 - type: integer 
	Parameter din283_WIDTH bound to: 6 - type: integer 
	Parameter din284_WIDTH bound to: 6 - type: integer 
	Parameter din285_WIDTH bound to: 6 - type: integer 
	Parameter din286_WIDTH bound to: 6 - type: integer 
	Parameter din287_WIDTH bound to: 6 - type: integer 
	Parameter din288_WIDTH bound to: 6 - type: integer 
	Parameter din289_WIDTH bound to: 6 - type: integer 
	Parameter din290_WIDTH bound to: 6 - type: integer 
	Parameter din291_WIDTH bound to: 6 - type: integer 
	Parameter din292_WIDTH bound to: 6 - type: integer 
	Parameter din293_WIDTH bound to: 6 - type: integer 
	Parameter din294_WIDTH bound to: 6 - type: integer 
	Parameter din295_WIDTH bound to: 6 - type: integer 
	Parameter din296_WIDTH bound to: 6 - type: integer 
	Parameter din297_WIDTH bound to: 6 - type: integer 
	Parameter din298_WIDTH bound to: 6 - type: integer 
	Parameter din299_WIDTH bound to: 6 - type: integer 
	Parameter din300_WIDTH bound to: 6 - type: integer 
	Parameter din301_WIDTH bound to: 6 - type: integer 
	Parameter din302_WIDTH bound to: 6 - type: integer 
	Parameter din303_WIDTH bound to: 6 - type: integer 
	Parameter din304_WIDTH bound to: 6 - type: integer 
	Parameter din305_WIDTH bound to: 6 - type: integer 
	Parameter din306_WIDTH bound to: 6 - type: integer 
	Parameter din307_WIDTH bound to: 6 - type: integer 
	Parameter din308_WIDTH bound to: 6 - type: integer 
	Parameter din309_WIDTH bound to: 6 - type: integer 
	Parameter din310_WIDTH bound to: 6 - type: integer 
	Parameter din311_WIDTH bound to: 6 - type: integer 
	Parameter din312_WIDTH bound to: 6 - type: integer 
	Parameter din313_WIDTH bound to: 6 - type: integer 
	Parameter din314_WIDTH bound to: 6 - type: integer 
	Parameter din315_WIDTH bound to: 6 - type: integer 
	Parameter din316_WIDTH bound to: 6 - type: integer 
	Parameter din317_WIDTH bound to: 6 - type: integer 
	Parameter din318_WIDTH bound to: 6 - type: integer 
	Parameter din319_WIDTH bound to: 6 - type: integer 
	Parameter din320_WIDTH bound to: 6 - type: integer 
	Parameter din321_WIDTH bound to: 6 - type: integer 
	Parameter din322_WIDTH bound to: 6 - type: integer 
	Parameter din323_WIDTH bound to: 6 - type: integer 
	Parameter din324_WIDTH bound to: 6 - type: integer 
	Parameter din325_WIDTH bound to: 6 - type: integer 
	Parameter din326_WIDTH bound to: 6 - type: integer 
	Parameter din327_WIDTH bound to: 6 - type: integer 
	Parameter din328_WIDTH bound to: 6 - type: integer 
	Parameter din329_WIDTH bound to: 6 - type: integer 
	Parameter din330_WIDTH bound to: 6 - type: integer 
	Parameter din331_WIDTH bound to: 6 - type: integer 
	Parameter din332_WIDTH bound to: 6 - type: integer 
	Parameter din333_WIDTH bound to: 6 - type: integer 
	Parameter din334_WIDTH bound to: 6 - type: integer 
	Parameter din335_WIDTH bound to: 6 - type: integer 
	Parameter din336_WIDTH bound to: 6 - type: integer 
	Parameter din337_WIDTH bound to: 6 - type: integer 
	Parameter din338_WIDTH bound to: 6 - type: integer 
	Parameter din339_WIDTH bound to: 6 - type: integer 
	Parameter din340_WIDTH bound to: 6 - type: integer 
	Parameter din341_WIDTH bound to: 6 - type: integer 
	Parameter din342_WIDTH bound to: 6 - type: integer 
	Parameter din343_WIDTH bound to: 6 - type: integer 
	Parameter din344_WIDTH bound to: 6 - type: integer 
	Parameter din345_WIDTH bound to: 6 - type: integer 
	Parameter din346_WIDTH bound to: 6 - type: integer 
	Parameter din347_WIDTH bound to: 6 - type: integer 
	Parameter din348_WIDTH bound to: 6 - type: integer 
	Parameter din349_WIDTH bound to: 6 - type: integer 
	Parameter din350_WIDTH bound to: 6 - type: integer 
	Parameter din351_WIDTH bound to: 6 - type: integer 
	Parameter din352_WIDTH bound to: 6 - type: integer 
	Parameter din353_WIDTH bound to: 6 - type: integer 
	Parameter din354_WIDTH bound to: 6 - type: integer 
	Parameter din355_WIDTH bound to: 6 - type: integer 
	Parameter din356_WIDTH bound to: 6 - type: integer 
	Parameter din357_WIDTH bound to: 6 - type: integer 
	Parameter din358_WIDTH bound to: 6 - type: integer 
	Parameter din359_WIDTH bound to: 6 - type: integer 
	Parameter din360_WIDTH bound to: 6 - type: integer 
	Parameter din361_WIDTH bound to: 6 - type: integer 
	Parameter din362_WIDTH bound to: 6 - type: integer 
	Parameter din363_WIDTH bound to: 6 - type: integer 
	Parameter din364_WIDTH bound to: 6 - type: integer 
	Parameter din365_WIDTH bound to: 6 - type: integer 
	Parameter din366_WIDTH bound to: 6 - type: integer 
	Parameter din367_WIDTH bound to: 6 - type: integer 
	Parameter din368_WIDTH bound to: 6 - type: integer 
	Parameter din369_WIDTH bound to: 6 - type: integer 
	Parameter din370_WIDTH bound to: 6 - type: integer 
	Parameter din371_WIDTH bound to: 6 - type: integer 
	Parameter din372_WIDTH bound to: 6 - type: integer 
	Parameter din373_WIDTH bound to: 6 - type: integer 
	Parameter din374_WIDTH bound to: 6 - type: integer 
	Parameter din375_WIDTH bound to: 6 - type: integer 
	Parameter din376_WIDTH bound to: 6 - type: integer 
	Parameter din377_WIDTH bound to: 6 - type: integer 
	Parameter din378_WIDTH bound to: 6 - type: integer 
	Parameter din379_WIDTH bound to: 6 - type: integer 
	Parameter din380_WIDTH bound to: 6 - type: integer 
	Parameter din381_WIDTH bound to: 6 - type: integer 
	Parameter din382_WIDTH bound to: 6 - type: integer 
	Parameter din383_WIDTH bound to: 6 - type: integer 
	Parameter din384_WIDTH bound to: 6 - type: integer 
	Parameter din385_WIDTH bound to: 6 - type: integer 
	Parameter din386_WIDTH bound to: 6 - type: integer 
	Parameter din387_WIDTH bound to: 6 - type: integer 
	Parameter din388_WIDTH bound to: 6 - type: integer 
	Parameter din389_WIDTH bound to: 6 - type: integer 
	Parameter din390_WIDTH bound to: 6 - type: integer 
	Parameter din391_WIDTH bound to: 6 - type: integer 
	Parameter din392_WIDTH bound to: 6 - type: integer 
	Parameter din393_WIDTH bound to: 6 - type: integer 
	Parameter din394_WIDTH bound to: 6 - type: integer 
	Parameter din395_WIDTH bound to: 6 - type: integer 
	Parameter din396_WIDTH bound to: 6 - type: integer 
	Parameter din397_WIDTH bound to: 6 - type: integer 
	Parameter din398_WIDTH bound to: 6 - type: integer 
	Parameter din399_WIDTH bound to: 6 - type: integer 
	Parameter din400_WIDTH bound to: 6 - type: integer 
	Parameter din401_WIDTH bound to: 6 - type: integer 
	Parameter din402_WIDTH bound to: 6 - type: integer 
	Parameter din403_WIDTH bound to: 6 - type: integer 
	Parameter din404_WIDTH bound to: 6 - type: integer 
	Parameter din405_WIDTH bound to: 6 - type: integer 
	Parameter din406_WIDTH bound to: 6 - type: integer 
	Parameter din407_WIDTH bound to: 6 - type: integer 
	Parameter din408_WIDTH bound to: 6 - type: integer 
	Parameter din409_WIDTH bound to: 6 - type: integer 
	Parameter din410_WIDTH bound to: 6 - type: integer 
	Parameter din411_WIDTH bound to: 6 - type: integer 
	Parameter din412_WIDTH bound to: 6 - type: integer 
	Parameter din413_WIDTH bound to: 6 - type: integer 
	Parameter din414_WIDTH bound to: 6 - type: integer 
	Parameter din415_WIDTH bound to: 6 - type: integer 
	Parameter din416_WIDTH bound to: 6 - type: integer 
	Parameter din417_WIDTH bound to: 6 - type: integer 
	Parameter din418_WIDTH bound to: 6 - type: integer 
	Parameter din419_WIDTH bound to: 6 - type: integer 
	Parameter din420_WIDTH bound to: 6 - type: integer 
	Parameter din421_WIDTH bound to: 6 - type: integer 
	Parameter din422_WIDTH bound to: 6 - type: integer 
	Parameter din423_WIDTH bound to: 6 - type: integer 
	Parameter din424_WIDTH bound to: 6 - type: integer 
	Parameter din425_WIDTH bound to: 6 - type: integer 
	Parameter din426_WIDTH bound to: 6 - type: integer 
	Parameter din427_WIDTH bound to: 6 - type: integer 
	Parameter din428_WIDTH bound to: 6 - type: integer 
	Parameter din429_WIDTH bound to: 6 - type: integer 
	Parameter din430_WIDTH bound to: 6 - type: integer 
	Parameter din431_WIDTH bound to: 6 - type: integer 
	Parameter din432_WIDTH bound to: 6 - type: integer 
	Parameter din433_WIDTH bound to: 6 - type: integer 
	Parameter din434_WIDTH bound to: 6 - type: integer 
	Parameter din435_WIDTH bound to: 6 - type: integer 
	Parameter din436_WIDTH bound to: 6 - type: integer 
	Parameter din437_WIDTH bound to: 6 - type: integer 
	Parameter din438_WIDTH bound to: 6 - type: integer 
	Parameter din439_WIDTH bound to: 6 - type: integer 
	Parameter din440_WIDTH bound to: 6 - type: integer 
	Parameter din441_WIDTH bound to: 6 - type: integer 
	Parameter din442_WIDTH bound to: 6 - type: integer 
	Parameter din443_WIDTH bound to: 6 - type: integer 
	Parameter din444_WIDTH bound to: 6 - type: integer 
	Parameter din445_WIDTH bound to: 6 - type: integer 
	Parameter din446_WIDTH bound to: 6 - type: integer 
	Parameter din447_WIDTH bound to: 6 - type: integer 
	Parameter din448_WIDTH bound to: 6 - type: integer 
	Parameter din449_WIDTH bound to: 6 - type: integer 
	Parameter din450_WIDTH bound to: 6 - type: integer 
	Parameter din451_WIDTH bound to: 6 - type: integer 
	Parameter din452_WIDTH bound to: 6 - type: integer 
	Parameter din453_WIDTH bound to: 6 - type: integer 
	Parameter din454_WIDTH bound to: 6 - type: integer 
	Parameter din455_WIDTH bound to: 6 - type: integer 
	Parameter din456_WIDTH bound to: 6 - type: integer 
	Parameter din457_WIDTH bound to: 6 - type: integer 
	Parameter din458_WIDTH bound to: 6 - type: integer 
	Parameter din459_WIDTH bound to: 6 - type: integer 
	Parameter din460_WIDTH bound to: 6 - type: integer 
	Parameter din461_WIDTH bound to: 6 - type: integer 
	Parameter din462_WIDTH bound to: 6 - type: integer 
	Parameter din463_WIDTH bound to: 6 - type: integer 
	Parameter din464_WIDTH bound to: 6 - type: integer 
	Parameter din465_WIDTH bound to: 6 - type: integer 
	Parameter din466_WIDTH bound to: 6 - type: integer 
	Parameter din467_WIDTH bound to: 6 - type: integer 
	Parameter din468_WIDTH bound to: 6 - type: integer 
	Parameter din469_WIDTH bound to: 6 - type: integer 
	Parameter din470_WIDTH bound to: 6 - type: integer 
	Parameter din471_WIDTH bound to: 6 - type: integer 
	Parameter din472_WIDTH bound to: 6 - type: integer 
	Parameter din473_WIDTH bound to: 6 - type: integer 
	Parameter din474_WIDTH bound to: 6 - type: integer 
	Parameter din475_WIDTH bound to: 6 - type: integer 
	Parameter din476_WIDTH bound to: 6 - type: integer 
	Parameter din477_WIDTH bound to: 6 - type: integer 
	Parameter din478_WIDTH bound to: 6 - type: integer 
	Parameter din479_WIDTH bound to: 6 - type: integer 
	Parameter din480_WIDTH bound to: 6 - type: integer 
	Parameter din481_WIDTH bound to: 6 - type: integer 
	Parameter din482_WIDTH bound to: 6 - type: integer 
	Parameter din483_WIDTH bound to: 6 - type: integer 
	Parameter din484_WIDTH bound to: 6 - type: integer 
	Parameter din485_WIDTH bound to: 6 - type: integer 
	Parameter din486_WIDTH bound to: 6 - type: integer 
	Parameter din487_WIDTH bound to: 6 - type: integer 
	Parameter din488_WIDTH bound to: 6 - type: integer 
	Parameter din489_WIDTH bound to: 6 - type: integer 
	Parameter din490_WIDTH bound to: 6 - type: integer 
	Parameter din491_WIDTH bound to: 6 - type: integer 
	Parameter din492_WIDTH bound to: 6 - type: integer 
	Parameter din493_WIDTH bound to: 6 - type: integer 
	Parameter din494_WIDTH bound to: 6 - type: integer 
	Parameter din495_WIDTH bound to: 6 - type: integer 
	Parameter din496_WIDTH bound to: 6 - type: integer 
	Parameter din497_WIDTH bound to: 6 - type: integer 
	Parameter din498_WIDTH bound to: 6 - type: integer 
	Parameter din499_WIDTH bound to: 6 - type: integer 
	Parameter din500_WIDTH bound to: 6 - type: integer 
	Parameter din501_WIDTH bound to: 6 - type: integer 
	Parameter din502_WIDTH bound to: 6 - type: integer 
	Parameter din503_WIDTH bound to: 6 - type: integer 
	Parameter din504_WIDTH bound to: 6 - type: integer 
	Parameter din505_WIDTH bound to: 6 - type: integer 
	Parameter din506_WIDTH bound to: 6 - type: integer 
	Parameter din507_WIDTH bound to: 6 - type: integer 
	Parameter din508_WIDTH bound to: 6 - type: integer 
	Parameter din509_WIDTH bound to: 6 - type: integer 
	Parameter din510_WIDTH bound to: 6 - type: integer 
	Parameter din511_WIDTH bound to: 6 - type: integer 
	Parameter din512_WIDTH bound to: 6 - type: integer 
	Parameter din513_WIDTH bound to: 6 - type: integer 
	Parameter din514_WIDTH bound to: 6 - type: integer 
	Parameter din515_WIDTH bound to: 6 - type: integer 
	Parameter din516_WIDTH bound to: 6 - type: integer 
	Parameter din517_WIDTH bound to: 6 - type: integer 
	Parameter din518_WIDTH bound to: 6 - type: integer 
	Parameter din519_WIDTH bound to: 6 - type: integer 
	Parameter din520_WIDTH bound to: 6 - type: integer 
	Parameter din521_WIDTH bound to: 6 - type: integer 
	Parameter din522_WIDTH bound to: 6 - type: integer 
	Parameter din523_WIDTH bound to: 6 - type: integer 
	Parameter din524_WIDTH bound to: 6 - type: integer 
	Parameter din525_WIDTH bound to: 6 - type: integer 
	Parameter din526_WIDTH bound to: 6 - type: integer 
	Parameter din527_WIDTH bound to: 6 - type: integer 
	Parameter din528_WIDTH bound to: 6 - type: integer 
	Parameter din529_WIDTH bound to: 6 - type: integer 
	Parameter din530_WIDTH bound to: 6 - type: integer 
	Parameter din531_WIDTH bound to: 6 - type: integer 
	Parameter din532_WIDTH bound to: 6 - type: integer 
	Parameter din533_WIDTH bound to: 6 - type: integer 
	Parameter din534_WIDTH bound to: 6 - type: integer 
	Parameter din535_WIDTH bound to: 6 - type: integer 
	Parameter din536_WIDTH bound to: 6 - type: integer 
	Parameter din537_WIDTH bound to: 6 - type: integer 
	Parameter din538_WIDTH bound to: 6 - type: integer 
	Parameter din539_WIDTH bound to: 6 - type: integer 
	Parameter din540_WIDTH bound to: 6 - type: integer 
	Parameter din541_WIDTH bound to: 6 - type: integer 
	Parameter din542_WIDTH bound to: 6 - type: integer 
	Parameter din543_WIDTH bound to: 6 - type: integer 
	Parameter din544_WIDTH bound to: 6 - type: integer 
	Parameter din545_WIDTH bound to: 6 - type: integer 
	Parameter din546_WIDTH bound to: 6 - type: integer 
	Parameter din547_WIDTH bound to: 6 - type: integer 
	Parameter din548_WIDTH bound to: 6 - type: integer 
	Parameter din549_WIDTH bound to: 6 - type: integer 
	Parameter din550_WIDTH bound to: 6 - type: integer 
	Parameter din551_WIDTH bound to: 6 - type: integer 
	Parameter din552_WIDTH bound to: 6 - type: integer 
	Parameter din553_WIDTH bound to: 6 - type: integer 
	Parameter din554_WIDTH bound to: 6 - type: integer 
	Parameter din555_WIDTH bound to: 6 - type: integer 
	Parameter din556_WIDTH bound to: 6 - type: integer 
	Parameter din557_WIDTH bound to: 6 - type: integer 
	Parameter din558_WIDTH bound to: 6 - type: integer 
	Parameter din559_WIDTH bound to: 6 - type: integer 
	Parameter din560_WIDTH bound to: 6 - type: integer 
	Parameter din561_WIDTH bound to: 6 - type: integer 
	Parameter din562_WIDTH bound to: 6 - type: integer 
	Parameter din563_WIDTH bound to: 6 - type: integer 
	Parameter din564_WIDTH bound to: 6 - type: integer 
	Parameter din565_WIDTH bound to: 6 - type: integer 
	Parameter din566_WIDTH bound to: 6 - type: integer 
	Parameter din567_WIDTH bound to: 6 - type: integer 
	Parameter din568_WIDTH bound to: 6 - type: integer 
	Parameter din569_WIDTH bound to: 6 - type: integer 
	Parameter din570_WIDTH bound to: 6 - type: integer 
	Parameter din571_WIDTH bound to: 6 - type: integer 
	Parameter din572_WIDTH bound to: 6 - type: integer 
	Parameter din573_WIDTH bound to: 6 - type: integer 
	Parameter din574_WIDTH bound to: 6 - type: integer 
	Parameter din575_WIDTH bound to: 6 - type: integer 
	Parameter din576_WIDTH bound to: 6 - type: integer 
	Parameter din577_WIDTH bound to: 6 - type: integer 
	Parameter din578_WIDTH bound to: 6 - type: integer 
	Parameter din579_WIDTH bound to: 6 - type: integer 
	Parameter din580_WIDTH bound to: 6 - type: integer 
	Parameter din581_WIDTH bound to: 6 - type: integer 
	Parameter din582_WIDTH bound to: 6 - type: integer 
	Parameter din583_WIDTH bound to: 6 - type: integer 
	Parameter din584_WIDTH bound to: 6 - type: integer 
	Parameter din585_WIDTH bound to: 6 - type: integer 
	Parameter din586_WIDTH bound to: 6 - type: integer 
	Parameter din587_WIDTH bound to: 6 - type: integer 
	Parameter din588_WIDTH bound to: 6 - type: integer 
	Parameter din589_WIDTH bound to: 6 - type: integer 
	Parameter din590_WIDTH bound to: 6 - type: integer 
	Parameter din591_WIDTH bound to: 6 - type: integer 
	Parameter din592_WIDTH bound to: 6 - type: integer 
	Parameter din593_WIDTH bound to: 6 - type: integer 
	Parameter din594_WIDTH bound to: 6 - type: integer 
	Parameter din595_WIDTH bound to: 6 - type: integer 
	Parameter din596_WIDTH bound to: 6 - type: integer 
	Parameter din597_WIDTH bound to: 6 - type: integer 
	Parameter din598_WIDTH bound to: 6 - type: integer 
	Parameter din599_WIDTH bound to: 6 - type: integer 
	Parameter din600_WIDTH bound to: 6 - type: integer 
	Parameter din601_WIDTH bound to: 6 - type: integer 
	Parameter din602_WIDTH bound to: 6 - type: integer 
	Parameter din603_WIDTH bound to: 6 - type: integer 
	Parameter din604_WIDTH bound to: 6 - type: integer 
	Parameter din605_WIDTH bound to: 6 - type: integer 
	Parameter din606_WIDTH bound to: 6 - type: integer 
	Parameter din607_WIDTH bound to: 6 - type: integer 
	Parameter din608_WIDTH bound to: 6 - type: integer 
	Parameter din609_WIDTH bound to: 6 - type: integer 
	Parameter din610_WIDTH bound to: 6 - type: integer 
	Parameter din611_WIDTH bound to: 6 - type: integer 
	Parameter din612_WIDTH bound to: 6 - type: integer 
	Parameter din613_WIDTH bound to: 6 - type: integer 
	Parameter din614_WIDTH bound to: 6 - type: integer 
	Parameter din615_WIDTH bound to: 6 - type: integer 
	Parameter din616_WIDTH bound to: 6 - type: integer 
	Parameter din617_WIDTH bound to: 6 - type: integer 
	Parameter din618_WIDTH bound to: 6 - type: integer 
	Parameter din619_WIDTH bound to: 6 - type: integer 
	Parameter din620_WIDTH bound to: 6 - type: integer 
	Parameter din621_WIDTH bound to: 6 - type: integer 
	Parameter din622_WIDTH bound to: 6 - type: integer 
	Parameter din623_WIDTH bound to: 6 - type: integer 
	Parameter din624_WIDTH bound to: 6 - type: integer 
	Parameter din625_WIDTH bound to: 6 - type: integer 
	Parameter din626_WIDTH bound to: 6 - type: integer 
	Parameter din627_WIDTH bound to: 6 - type: integer 
	Parameter din628_WIDTH bound to: 6 - type: integer 
	Parameter din629_WIDTH bound to: 6 - type: integer 
	Parameter din630_WIDTH bound to: 6 - type: integer 
	Parameter din631_WIDTH bound to: 6 - type: integer 
	Parameter din632_WIDTH bound to: 6 - type: integer 
	Parameter din633_WIDTH bound to: 6 - type: integer 
	Parameter din634_WIDTH bound to: 6 - type: integer 
	Parameter din635_WIDTH bound to: 6 - type: integer 
	Parameter din636_WIDTH bound to: 6 - type: integer 
	Parameter din637_WIDTH bound to: 6 - type: integer 
	Parameter din638_WIDTH bound to: 6 - type: integer 
	Parameter din639_WIDTH bound to: 6 - type: integer 
	Parameter din640_WIDTH bound to: 6 - type: integer 
	Parameter din641_WIDTH bound to: 6 - type: integer 
	Parameter din642_WIDTH bound to: 6 - type: integer 
	Parameter din643_WIDTH bound to: 6 - type: integer 
	Parameter din644_WIDTH bound to: 6 - type: integer 
	Parameter din645_WIDTH bound to: 6 - type: integer 
	Parameter din646_WIDTH bound to: 6 - type: integer 
	Parameter din647_WIDTH bound to: 6 - type: integer 
	Parameter din648_WIDTH bound to: 6 - type: integer 
	Parameter din649_WIDTH bound to: 6 - type: integer 
	Parameter din650_WIDTH bound to: 6 - type: integer 
	Parameter din651_WIDTH bound to: 6 - type: integer 
	Parameter din652_WIDTH bound to: 6 - type: integer 
	Parameter din653_WIDTH bound to: 6 - type: integer 
	Parameter din654_WIDTH bound to: 6 - type: integer 
	Parameter din655_WIDTH bound to: 6 - type: integer 
	Parameter din656_WIDTH bound to: 6 - type: integer 
	Parameter din657_WIDTH bound to: 6 - type: integer 
	Parameter din658_WIDTH bound to: 6 - type: integer 
	Parameter din659_WIDTH bound to: 6 - type: integer 
	Parameter din660_WIDTH bound to: 6 - type: integer 
	Parameter din661_WIDTH bound to: 6 - type: integer 
	Parameter din662_WIDTH bound to: 6 - type: integer 
	Parameter din663_WIDTH bound to: 6 - type: integer 
	Parameter din664_WIDTH bound to: 6 - type: integer 
	Parameter din665_WIDTH bound to: 6 - type: integer 
	Parameter din666_WIDTH bound to: 6 - type: integer 
	Parameter din667_WIDTH bound to: 6 - type: integer 
	Parameter din668_WIDTH bound to: 6 - type: integer 
	Parameter din669_WIDTH bound to: 6 - type: integer 
	Parameter din670_WIDTH bound to: 6 - type: integer 
	Parameter din671_WIDTH bound to: 6 - type: integer 
	Parameter din672_WIDTH bound to: 6 - type: integer 
	Parameter din673_WIDTH bound to: 6 - type: integer 
	Parameter din674_WIDTH bound to: 6 - type: integer 
	Parameter din675_WIDTH bound to: 6 - type: integer 
	Parameter din676_WIDTH bound to: 6 - type: integer 
	Parameter din677_WIDTH bound to: 6 - type: integer 
	Parameter din678_WIDTH bound to: 6 - type: integer 
	Parameter din679_WIDTH bound to: 6 - type: integer 
	Parameter din680_WIDTH bound to: 6 - type: integer 
	Parameter din681_WIDTH bound to: 6 - type: integer 
	Parameter din682_WIDTH bound to: 6 - type: integer 
	Parameter din683_WIDTH bound to: 6 - type: integer 
	Parameter din684_WIDTH bound to: 6 - type: integer 
	Parameter din685_WIDTH bound to: 6 - type: integer 
	Parameter din686_WIDTH bound to: 6 - type: integer 
	Parameter din687_WIDTH bound to: 6 - type: integer 
	Parameter din688_WIDTH bound to: 6 - type: integer 
	Parameter din689_WIDTH bound to: 6 - type: integer 
	Parameter din690_WIDTH bound to: 6 - type: integer 
	Parameter din691_WIDTH bound to: 6 - type: integer 
	Parameter din692_WIDTH bound to: 6 - type: integer 
	Parameter din693_WIDTH bound to: 6 - type: integer 
	Parameter din694_WIDTH bound to: 6 - type: integer 
	Parameter din695_WIDTH bound to: 6 - type: integer 
	Parameter din696_WIDTH bound to: 6 - type: integer 
	Parameter din697_WIDTH bound to: 6 - type: integer 
	Parameter din698_WIDTH bound to: 6 - type: integer 
	Parameter din699_WIDTH bound to: 6 - type: integer 
	Parameter din700_WIDTH bound to: 6 - type: integer 
	Parameter din701_WIDTH bound to: 6 - type: integer 
	Parameter din702_WIDTH bound to: 6 - type: integer 
	Parameter din703_WIDTH bound to: 6 - type: integer 
	Parameter din704_WIDTH bound to: 6 - type: integer 
	Parameter din705_WIDTH bound to: 6 - type: integer 
	Parameter din706_WIDTH bound to: 6 - type: integer 
	Parameter din707_WIDTH bound to: 6 - type: integer 
	Parameter din708_WIDTH bound to: 6 - type: integer 
	Parameter din709_WIDTH bound to: 6 - type: integer 
	Parameter din710_WIDTH bound to: 6 - type: integer 
	Parameter din711_WIDTH bound to: 6 - type: integer 
	Parameter din712_WIDTH bound to: 6 - type: integer 
	Parameter din713_WIDTH bound to: 6 - type: integer 
	Parameter din714_WIDTH bound to: 6 - type: integer 
	Parameter din715_WIDTH bound to: 6 - type: integer 
	Parameter din716_WIDTH bound to: 6 - type: integer 
	Parameter din717_WIDTH bound to: 6 - type: integer 
	Parameter din718_WIDTH bound to: 6 - type: integer 
	Parameter din719_WIDTH bound to: 6 - type: integer 
	Parameter din720_WIDTH bound to: 6 - type: integer 
	Parameter din721_WIDTH bound to: 6 - type: integer 
	Parameter din722_WIDTH bound to: 6 - type: integer 
	Parameter din723_WIDTH bound to: 6 - type: integer 
	Parameter din724_WIDTH bound to: 6 - type: integer 
	Parameter din725_WIDTH bound to: 6 - type: integer 
	Parameter din726_WIDTH bound to: 6 - type: integer 
	Parameter din727_WIDTH bound to: 6 - type: integer 
	Parameter din728_WIDTH bound to: 6 - type: integer 
	Parameter din729_WIDTH bound to: 6 - type: integer 
	Parameter din730_WIDTH bound to: 6 - type: integer 
	Parameter din731_WIDTH bound to: 6 - type: integer 
	Parameter din732_WIDTH bound to: 6 - type: integer 
	Parameter din733_WIDTH bound to: 6 - type: integer 
	Parameter din734_WIDTH bound to: 6 - type: integer 
	Parameter din735_WIDTH bound to: 6 - type: integer 
	Parameter din736_WIDTH bound to: 6 - type: integer 
	Parameter din737_WIDTH bound to: 6 - type: integer 
	Parameter din738_WIDTH bound to: 6 - type: integer 
	Parameter din739_WIDTH bound to: 6 - type: integer 
	Parameter din740_WIDTH bound to: 6 - type: integer 
	Parameter din741_WIDTH bound to: 6 - type: integer 
	Parameter din742_WIDTH bound to: 6 - type: integer 
	Parameter din743_WIDTH bound to: 6 - type: integer 
	Parameter din744_WIDTH bound to: 6 - type: integer 
	Parameter din745_WIDTH bound to: 6 - type: integer 
	Parameter din746_WIDTH bound to: 6 - type: integer 
	Parameter din747_WIDTH bound to: 6 - type: integer 
	Parameter din748_WIDTH bound to: 6 - type: integer 
	Parameter din749_WIDTH bound to: 6 - type: integer 
	Parameter din750_WIDTH bound to: 6 - type: integer 
	Parameter din751_WIDTH bound to: 6 - type: integer 
	Parameter din752_WIDTH bound to: 6 - type: integer 
	Parameter din753_WIDTH bound to: 6 - type: integer 
	Parameter din754_WIDTH bound to: 6 - type: integer 
	Parameter din755_WIDTH bound to: 6 - type: integer 
	Parameter din756_WIDTH bound to: 6 - type: integer 
	Parameter din757_WIDTH bound to: 6 - type: integer 
	Parameter din758_WIDTH bound to: 6 - type: integer 
	Parameter din759_WIDTH bound to: 6 - type: integer 
	Parameter din760_WIDTH bound to: 6 - type: integer 
	Parameter din761_WIDTH bound to: 6 - type: integer 
	Parameter din762_WIDTH bound to: 6 - type: integer 
	Parameter din763_WIDTH bound to: 6 - type: integer 
	Parameter din764_WIDTH bound to: 6 - type: integer 
	Parameter din765_WIDTH bound to: 6 - type: integer 
	Parameter din766_WIDTH bound to: 6 - type: integer 
	Parameter din767_WIDTH bound to: 6 - type: integer 
	Parameter din768_WIDTH bound to: 6 - type: integer 
	Parameter din769_WIDTH bound to: 6 - type: integer 
	Parameter din770_WIDTH bound to: 6 - type: integer 
	Parameter din771_WIDTH bound to: 6 - type: integer 
	Parameter din772_WIDTH bound to: 6 - type: integer 
	Parameter din773_WIDTH bound to: 6 - type: integer 
	Parameter din774_WIDTH bound to: 6 - type: integer 
	Parameter din775_WIDTH bound to: 6 - type: integer 
	Parameter din776_WIDTH bound to: 6 - type: integer 
	Parameter din777_WIDTH bound to: 6 - type: integer 
	Parameter din778_WIDTH bound to: 6 - type: integer 
	Parameter din779_WIDTH bound to: 6 - type: integer 
	Parameter din780_WIDTH bound to: 6 - type: integer 
	Parameter din781_WIDTH bound to: 6 - type: integer 
	Parameter din782_WIDTH bound to: 6 - type: integer 
	Parameter din783_WIDTH bound to: 6 - type: integer 
	Parameter din784_WIDTH bound to: 6 - type: integer 
	Parameter din785_WIDTH bound to: 6 - type: integer 
	Parameter din786_WIDTH bound to: 6 - type: integer 
	Parameter din787_WIDTH bound to: 6 - type: integer 
	Parameter din788_WIDTH bound to: 6 - type: integer 
	Parameter din789_WIDTH bound to: 6 - type: integer 
	Parameter din790_WIDTH bound to: 6 - type: integer 
	Parameter din791_WIDTH bound to: 6 - type: integer 
	Parameter din792_WIDTH bound to: 6 - type: integer 
	Parameter din793_WIDTH bound to: 6 - type: integer 
	Parameter din794_WIDTH bound to: 6 - type: integer 
	Parameter din795_WIDTH bound to: 6 - type: integer 
	Parameter din796_WIDTH bound to: 6 - type: integer 
	Parameter din797_WIDTH bound to: 6 - type: integer 
	Parameter din798_WIDTH bound to: 6 - type: integer 
	Parameter din799_WIDTH bound to: 6 - type: integer 
	Parameter din800_WIDTH bound to: 6 - type: integer 
	Parameter din801_WIDTH bound to: 6 - type: integer 
	Parameter din802_WIDTH bound to: 6 - type: integer 
	Parameter din803_WIDTH bound to: 6 - type: integer 
	Parameter din804_WIDTH bound to: 6 - type: integer 
	Parameter din805_WIDTH bound to: 6 - type: integer 
	Parameter din806_WIDTH bound to: 6 - type: integer 
	Parameter din807_WIDTH bound to: 6 - type: integer 
	Parameter din808_WIDTH bound to: 6 - type: integer 
	Parameter din809_WIDTH bound to: 6 - type: integer 
	Parameter din810_WIDTH bound to: 6 - type: integer 
	Parameter din811_WIDTH bound to: 6 - type: integer 
	Parameter din812_WIDTH bound to: 6 - type: integer 
	Parameter din813_WIDTH bound to: 6 - type: integer 
	Parameter din814_WIDTH bound to: 6 - type: integer 
	Parameter din815_WIDTH bound to: 6 - type: integer 
	Parameter din816_WIDTH bound to: 6 - type: integer 
	Parameter din817_WIDTH bound to: 6 - type: integer 
	Parameter din818_WIDTH bound to: 6 - type: integer 
	Parameter din819_WIDTH bound to: 6 - type: integer 
	Parameter din820_WIDTH bound to: 6 - type: integer 
	Parameter din821_WIDTH bound to: 6 - type: integer 
	Parameter din822_WIDTH bound to: 6 - type: integer 
	Parameter din823_WIDTH bound to: 6 - type: integer 
	Parameter din824_WIDTH bound to: 6 - type: integer 
	Parameter din825_WIDTH bound to: 6 - type: integer 
	Parameter din826_WIDTH bound to: 6 - type: integer 
	Parameter din827_WIDTH bound to: 6 - type: integer 
	Parameter din828_WIDTH bound to: 6 - type: integer 
	Parameter din829_WIDTH bound to: 6 - type: integer 
	Parameter din830_WIDTH bound to: 6 - type: integer 
	Parameter din831_WIDTH bound to: 6 - type: integer 
	Parameter din832_WIDTH bound to: 6 - type: integer 
	Parameter din833_WIDTH bound to: 6 - type: integer 
	Parameter din834_WIDTH bound to: 6 - type: integer 
	Parameter din835_WIDTH bound to: 6 - type: integer 
	Parameter din836_WIDTH bound to: 6 - type: integer 
	Parameter din837_WIDTH bound to: 6 - type: integer 
	Parameter din838_WIDTH bound to: 6 - type: integer 
	Parameter din839_WIDTH bound to: 6 - type: integer 
	Parameter din840_WIDTH bound to: 6 - type: integer 
	Parameter din841_WIDTH bound to: 6 - type: integer 
	Parameter din842_WIDTH bound to: 6 - type: integer 
	Parameter din843_WIDTH bound to: 6 - type: integer 
	Parameter din844_WIDTH bound to: 6 - type: integer 
	Parameter din845_WIDTH bound to: 6 - type: integer 
	Parameter din846_WIDTH bound to: 6 - type: integer 
	Parameter din847_WIDTH bound to: 6 - type: integer 
	Parameter din848_WIDTH bound to: 6 - type: integer 
	Parameter din849_WIDTH bound to: 6 - type: integer 
	Parameter din850_WIDTH bound to: 6 - type: integer 
	Parameter din851_WIDTH bound to: 6 - type: integer 
	Parameter din852_WIDTH bound to: 6 - type: integer 
	Parameter din853_WIDTH bound to: 6 - type: integer 
	Parameter din854_WIDTH bound to: 6 - type: integer 
	Parameter din855_WIDTH bound to: 6 - type: integer 
	Parameter din856_WIDTH bound to: 6 - type: integer 
	Parameter din857_WIDTH bound to: 6 - type: integer 
	Parameter din858_WIDTH bound to: 6 - type: integer 
	Parameter din859_WIDTH bound to: 6 - type: integer 
	Parameter din860_WIDTH bound to: 6 - type: integer 
	Parameter din861_WIDTH bound to: 6 - type: integer 
	Parameter din862_WIDTH bound to: 6 - type: integer 
	Parameter din863_WIDTH bound to: 6 - type: integer 
	Parameter din864_WIDTH bound to: 6 - type: integer 
	Parameter din865_WIDTH bound to: 6 - type: integer 
	Parameter din866_WIDTH bound to: 6 - type: integer 
	Parameter din867_WIDTH bound to: 6 - type: integer 
	Parameter din868_WIDTH bound to: 6 - type: integer 
	Parameter din869_WIDTH bound to: 6 - type: integer 
	Parameter din870_WIDTH bound to: 6 - type: integer 
	Parameter din871_WIDTH bound to: 6 - type: integer 
	Parameter din872_WIDTH bound to: 6 - type: integer 
	Parameter din873_WIDTH bound to: 6 - type: integer 
	Parameter din874_WIDTH bound to: 6 - type: integer 
	Parameter din875_WIDTH bound to: 6 - type: integer 
	Parameter din876_WIDTH bound to: 6 - type: integer 
	Parameter din877_WIDTH bound to: 6 - type: integer 
	Parameter din878_WIDTH bound to: 6 - type: integer 
	Parameter din879_WIDTH bound to: 6 - type: integer 
	Parameter din880_WIDTH bound to: 6 - type: integer 
	Parameter din881_WIDTH bound to: 6 - type: integer 
	Parameter din882_WIDTH bound to: 6 - type: integer 
	Parameter din883_WIDTH bound to: 6 - type: integer 
	Parameter din884_WIDTH bound to: 6 - type: integer 
	Parameter din885_WIDTH bound to: 6 - type: integer 
	Parameter din886_WIDTH bound to: 6 - type: integer 
	Parameter din887_WIDTH bound to: 6 - type: integer 
	Parameter din888_WIDTH bound to: 6 - type: integer 
	Parameter din889_WIDTH bound to: 6 - type: integer 
	Parameter din890_WIDTH bound to: 6 - type: integer 
	Parameter din891_WIDTH bound to: 6 - type: integer 
	Parameter din892_WIDTH bound to: 6 - type: integer 
	Parameter din893_WIDTH bound to: 6 - type: integer 
	Parameter din894_WIDTH bound to: 6 - type: integer 
	Parameter din895_WIDTH bound to: 6 - type: integer 
	Parameter din896_WIDTH bound to: 6 - type: integer 
	Parameter din897_WIDTH bound to: 6 - type: integer 
	Parameter din898_WIDTH bound to: 6 - type: integer 
	Parameter din899_WIDTH bound to: 6 - type: integer 
	Parameter din900_WIDTH bound to: 6 - type: integer 
	Parameter din901_WIDTH bound to: 6 - type: integer 
	Parameter din902_WIDTH bound to: 6 - type: integer 
	Parameter din903_WIDTH bound to: 6 - type: integer 
	Parameter din904_WIDTH bound to: 6 - type: integer 
	Parameter din905_WIDTH bound to: 6 - type: integer 
	Parameter din906_WIDTH bound to: 6 - type: integer 
	Parameter din907_WIDTH bound to: 6 - type: integer 
	Parameter din908_WIDTH bound to: 6 - type: integer 
	Parameter din909_WIDTH bound to: 6 - type: integer 
	Parameter din910_WIDTH bound to: 6 - type: integer 
	Parameter din911_WIDTH bound to: 6 - type: integer 
	Parameter din912_WIDTH bound to: 6 - type: integer 
	Parameter din913_WIDTH bound to: 6 - type: integer 
	Parameter din914_WIDTH bound to: 6 - type: integer 
	Parameter din915_WIDTH bound to: 6 - type: integer 
	Parameter din916_WIDTH bound to: 6 - type: integer 
	Parameter din917_WIDTH bound to: 6 - type: integer 
	Parameter din918_WIDTH bound to: 6 - type: integer 
	Parameter din919_WIDTH bound to: 6 - type: integer 
	Parameter din920_WIDTH bound to: 6 - type: integer 
	Parameter din921_WIDTH bound to: 6 - type: integer 
	Parameter din922_WIDTH bound to: 6 - type: integer 
	Parameter din923_WIDTH bound to: 6 - type: integer 
	Parameter din924_WIDTH bound to: 6 - type: integer 
	Parameter din925_WIDTH bound to: 6 - type: integer 
	Parameter din926_WIDTH bound to: 6 - type: integer 
	Parameter din927_WIDTH bound to: 6 - type: integer 
	Parameter din928_WIDTH bound to: 6 - type: integer 
	Parameter din929_WIDTH bound to: 6 - type: integer 
	Parameter din930_WIDTH bound to: 6 - type: integer 
	Parameter din931_WIDTH bound to: 6 - type: integer 
	Parameter din932_WIDTH bound to: 6 - type: integer 
	Parameter din933_WIDTH bound to: 6 - type: integer 
	Parameter din934_WIDTH bound to: 6 - type: integer 
	Parameter din935_WIDTH bound to: 6 - type: integer 
	Parameter din936_WIDTH bound to: 6 - type: integer 
	Parameter din937_WIDTH bound to: 6 - type: integer 
	Parameter din938_WIDTH bound to: 6 - type: integer 
	Parameter din939_WIDTH bound to: 6 - type: integer 
	Parameter din940_WIDTH bound to: 6 - type: integer 
	Parameter din941_WIDTH bound to: 6 - type: integer 
	Parameter din942_WIDTH bound to: 6 - type: integer 
	Parameter din943_WIDTH bound to: 6 - type: integer 
	Parameter din944_WIDTH bound to: 6 - type: integer 
	Parameter din945_WIDTH bound to: 6 - type: integer 
	Parameter din946_WIDTH bound to: 6 - type: integer 
	Parameter din947_WIDTH bound to: 6 - type: integer 
	Parameter din948_WIDTH bound to: 6 - type: integer 
	Parameter din949_WIDTH bound to: 6 - type: integer 
	Parameter din950_WIDTH bound to: 6 - type: integer 
	Parameter din951_WIDTH bound to: 6 - type: integer 
	Parameter din952_WIDTH bound to: 6 - type: integer 
	Parameter din953_WIDTH bound to: 6 - type: integer 
	Parameter din954_WIDTH bound to: 6 - type: integer 
	Parameter din955_WIDTH bound to: 6 - type: integer 
	Parameter din956_WIDTH bound to: 6 - type: integer 
	Parameter din957_WIDTH bound to: 6 - type: integer 
	Parameter din958_WIDTH bound to: 6 - type: integer 
	Parameter din959_WIDTH bound to: 6 - type: integer 
	Parameter din960_WIDTH bound to: 6 - type: integer 
	Parameter din961_WIDTH bound to: 6 - type: integer 
	Parameter din962_WIDTH bound to: 6 - type: integer 
	Parameter din963_WIDTH bound to: 6 - type: integer 
	Parameter din964_WIDTH bound to: 6 - type: integer 
	Parameter din965_WIDTH bound to: 6 - type: integer 
	Parameter din966_WIDTH bound to: 6 - type: integer 
	Parameter din967_WIDTH bound to: 6 - type: integer 
	Parameter din968_WIDTH bound to: 6 - type: integer 
	Parameter din969_WIDTH bound to: 6 - type: integer 
	Parameter din970_WIDTH bound to: 6 - type: integer 
	Parameter din971_WIDTH bound to: 6 - type: integer 
	Parameter din972_WIDTH bound to: 6 - type: integer 
	Parameter din973_WIDTH bound to: 6 - type: integer 
	Parameter din974_WIDTH bound to: 6 - type: integer 
	Parameter din975_WIDTH bound to: 6 - type: integer 
	Parameter din976_WIDTH bound to: 6 - type: integer 
	Parameter din977_WIDTH bound to: 6 - type: integer 
	Parameter din978_WIDTH bound to: 6 - type: integer 
	Parameter din979_WIDTH bound to: 6 - type: integer 
	Parameter din980_WIDTH bound to: 6 - type: integer 
	Parameter din981_WIDTH bound to: 6 - type: integer 
	Parameter din982_WIDTH bound to: 6 - type: integer 
	Parameter din983_WIDTH bound to: 6 - type: integer 
	Parameter din984_WIDTH bound to: 6 - type: integer 
	Parameter din985_WIDTH bound to: 6 - type: integer 
	Parameter din986_WIDTH bound to: 6 - type: integer 
	Parameter din987_WIDTH bound to: 6 - type: integer 
	Parameter din988_WIDTH bound to: 6 - type: integer 
	Parameter din989_WIDTH bound to: 6 - type: integer 
	Parameter din990_WIDTH bound to: 6 - type: integer 
	Parameter din991_WIDTH bound to: 6 - type: integer 
	Parameter din992_WIDTH bound to: 6 - type: integer 
	Parameter din993_WIDTH bound to: 6 - type: integer 
	Parameter din994_WIDTH bound to: 6 - type: integer 
	Parameter din995_WIDTH bound to: 6 - type: integer 
	Parameter din996_WIDTH bound to: 6 - type: integer 
	Parameter din997_WIDTH bound to: 6 - type: integer 
	Parameter din998_WIDTH bound to: 6 - type: integer 
	Parameter din999_WIDTH bound to: 6 - type: integer 
	Parameter din1000_WIDTH bound to: 6 - type: integer 
	Parameter din1001_WIDTH bound to: 6 - type: integer 
	Parameter din1002_WIDTH bound to: 6 - type: integer 
	Parameter din1003_WIDTH bound to: 6 - type: integer 
	Parameter din1004_WIDTH bound to: 6 - type: integer 
	Parameter din1005_WIDTH bound to: 6 - type: integer 
	Parameter din1006_WIDTH bound to: 6 - type: integer 
	Parameter din1007_WIDTH bound to: 6 - type: integer 
	Parameter din1008_WIDTH bound to: 6 - type: integer 
	Parameter din1009_WIDTH bound to: 6 - type: integer 
	Parameter din1010_WIDTH bound to: 6 - type: integer 
	Parameter din1011_WIDTH bound to: 6 - type: integer 
	Parameter din1012_WIDTH bound to: 6 - type: integer 
	Parameter din1013_WIDTH bound to: 6 - type: integer 
	Parameter din1014_WIDTH bound to: 6 - type: integer 
	Parameter din1015_WIDTH bound to: 6 - type: integer 
	Parameter din1016_WIDTH bound to: 6 - type: integer 
	Parameter din1017_WIDTH bound to: 6 - type: integer 
	Parameter din1018_WIDTH bound to: 6 - type: integer 
	Parameter din1019_WIDTH bound to: 6 - type: integer 
	Parameter din1020_WIDTH bound to: 6 - type: integer 
	Parameter din1021_WIDTH bound to: 6 - type: integer 
	Parameter din1022_WIDTH bound to: 6 - type: integer 
	Parameter din1023_WIDTH bound to: 6 - type: integer 
	Parameter din1024_WIDTH bound to: 6 - type: integer 
	Parameter din1025_WIDTH bound to: 6 - type: integer 
	Parameter din1026_WIDTH bound to: 6 - type: integer 
	Parameter din1027_WIDTH bound to: 6 - type: integer 
	Parameter din1028_WIDTH bound to: 6 - type: integer 
	Parameter din1029_WIDTH bound to: 6 - type: integer 
	Parameter din1030_WIDTH bound to: 6 - type: integer 
	Parameter din1031_WIDTH bound to: 6 - type: integer 
	Parameter din1032_WIDTH bound to: 6 - type: integer 
	Parameter din1033_WIDTH bound to: 6 - type: integer 
	Parameter din1034_WIDTH bound to: 6 - type: integer 
	Parameter din1035_WIDTH bound to: 6 - type: integer 
	Parameter din1036_WIDTH bound to: 6 - type: integer 
	Parameter din1037_WIDTH bound to: 6 - type: integer 
	Parameter din1038_WIDTH bound to: 6 - type: integer 
	Parameter din1039_WIDTH bound to: 6 - type: integer 
	Parameter din1040_WIDTH bound to: 6 - type: integer 
	Parameter din1041_WIDTH bound to: 6 - type: integer 
	Parameter din1042_WIDTH bound to: 6 - type: integer 
	Parameter din1043_WIDTH bound to: 6 - type: integer 
	Parameter din1044_WIDTH bound to: 6 - type: integer 
	Parameter din1045_WIDTH bound to: 6 - type: integer 
	Parameter din1046_WIDTH bound to: 6 - type: integer 
	Parameter din1047_WIDTH bound to: 6 - type: integer 
	Parameter din1048_WIDTH bound to: 6 - type: integer 
	Parameter din1049_WIDTH bound to: 6 - type: integer 
	Parameter din1050_WIDTH bound to: 6 - type: integer 
	Parameter din1051_WIDTH bound to: 6 - type: integer 
	Parameter din1052_WIDTH bound to: 6 - type: integer 
	Parameter din1053_WIDTH bound to: 6 - type: integer 
	Parameter din1054_WIDTH bound to: 6 - type: integer 
	Parameter din1055_WIDTH bound to: 6 - type: integer 
	Parameter din1056_WIDTH bound to: 6 - type: integer 
	Parameter din1057_WIDTH bound to: 6 - type: integer 
	Parameter din1058_WIDTH bound to: 6 - type: integer 
	Parameter din1059_WIDTH bound to: 6 - type: integer 
	Parameter din1060_WIDTH bound to: 6 - type: integer 
	Parameter din1061_WIDTH bound to: 6 - type: integer 
	Parameter din1062_WIDTH bound to: 6 - type: integer 
	Parameter din1063_WIDTH bound to: 6 - type: integer 
	Parameter din1064_WIDTH bound to: 6 - type: integer 
	Parameter din1065_WIDTH bound to: 6 - type: integer 
	Parameter din1066_WIDTH bound to: 6 - type: integer 
	Parameter din1067_WIDTH bound to: 6 - type: integer 
	Parameter din1068_WIDTH bound to: 6 - type: integer 
	Parameter din1069_WIDTH bound to: 6 - type: integer 
	Parameter din1070_WIDTH bound to: 6 - type: integer 
	Parameter din1071_WIDTH bound to: 6 - type: integer 
	Parameter din1072_WIDTH bound to: 6 - type: integer 
	Parameter din1073_WIDTH bound to: 6 - type: integer 
	Parameter din1074_WIDTH bound to: 6 - type: integer 
	Parameter din1075_WIDTH bound to: 6 - type: integer 
	Parameter din1076_WIDTH bound to: 6 - type: integer 
	Parameter din1077_WIDTH bound to: 6 - type: integer 
	Parameter din1078_WIDTH bound to: 6 - type: integer 
	Parameter din1079_WIDTH bound to: 6 - type: integer 
	Parameter din1080_WIDTH bound to: 6 - type: integer 
	Parameter din1081_WIDTH bound to: 6 - type: integer 
	Parameter din1082_WIDTH bound to: 6 - type: integer 
	Parameter din1083_WIDTH bound to: 6 - type: integer 
	Parameter din1084_WIDTH bound to: 6 - type: integer 
	Parameter din1085_WIDTH bound to: 6 - type: integer 
	Parameter din1086_WIDTH bound to: 6 - type: integer 
	Parameter din1087_WIDTH bound to: 6 - type: integer 
	Parameter din1088_WIDTH bound to: 6 - type: integer 
	Parameter din1089_WIDTH bound to: 6 - type: integer 
	Parameter din1090_WIDTH bound to: 6 - type: integer 
	Parameter din1091_WIDTH bound to: 6 - type: integer 
	Parameter din1092_WIDTH bound to: 6 - type: integer 
	Parameter din1093_WIDTH bound to: 6 - type: integer 
	Parameter din1094_WIDTH bound to: 6 - type: integer 
	Parameter din1095_WIDTH bound to: 6 - type: integer 
	Parameter din1096_WIDTH bound to: 6 - type: integer 
	Parameter din1097_WIDTH bound to: 6 - type: integer 
	Parameter din1098_WIDTH bound to: 6 - type: integer 
	Parameter din1099_WIDTH bound to: 6 - type: integer 
	Parameter din1100_WIDTH bound to: 6 - type: integer 
	Parameter din1101_WIDTH bound to: 6 - type: integer 
	Parameter din1102_WIDTH bound to: 6 - type: integer 
	Parameter din1103_WIDTH bound to: 6 - type: integer 
	Parameter din1104_WIDTH bound to: 6 - type: integer 
	Parameter din1105_WIDTH bound to: 6 - type: integer 
	Parameter din1106_WIDTH bound to: 6 - type: integer 
	Parameter din1107_WIDTH bound to: 6 - type: integer 
	Parameter din1108_WIDTH bound to: 6 - type: integer 
	Parameter din1109_WIDTH bound to: 6 - type: integer 
	Parameter din1110_WIDTH bound to: 6 - type: integer 
	Parameter din1111_WIDTH bound to: 6 - type: integer 
	Parameter din1112_WIDTH bound to: 6 - type: integer 
	Parameter din1113_WIDTH bound to: 6 - type: integer 
	Parameter din1114_WIDTH bound to: 6 - type: integer 
	Parameter din1115_WIDTH bound to: 6 - type: integer 
	Parameter din1116_WIDTH bound to: 6 - type: integer 
	Parameter din1117_WIDTH bound to: 6 - type: integer 
	Parameter din1118_WIDTH bound to: 6 - type: integer 
	Parameter din1119_WIDTH bound to: 6 - type: integer 
	Parameter din1120_WIDTH bound to: 6 - type: integer 
	Parameter din1121_WIDTH bound to: 6 - type: integer 
	Parameter din1122_WIDTH bound to: 6 - type: integer 
	Parameter din1123_WIDTH bound to: 6 - type: integer 
	Parameter din1124_WIDTH bound to: 6 - type: integer 
	Parameter din1125_WIDTH bound to: 6 - type: integer 
	Parameter din1126_WIDTH bound to: 6 - type: integer 
	Parameter din1127_WIDTH bound to: 6 - type: integer 
	Parameter din1128_WIDTH bound to: 6 - type: integer 
	Parameter din1129_WIDTH bound to: 6 - type: integer 
	Parameter din1130_WIDTH bound to: 6 - type: integer 
	Parameter din1131_WIDTH bound to: 6 - type: integer 
	Parameter din1132_WIDTH bound to: 6 - type: integer 
	Parameter din1133_WIDTH bound to: 6 - type: integer 
	Parameter din1134_WIDTH bound to: 6 - type: integer 
	Parameter din1135_WIDTH bound to: 6 - type: integer 
	Parameter din1136_WIDTH bound to: 6 - type: integer 
	Parameter din1137_WIDTH bound to: 6 - type: integer 
	Parameter din1138_WIDTH bound to: 6 - type: integer 
	Parameter din1139_WIDTH bound to: 6 - type: integer 
	Parameter din1140_WIDTH bound to: 6 - type: integer 
	Parameter din1141_WIDTH bound to: 6 - type: integer 
	Parameter din1142_WIDTH bound to: 6 - type: integer 
	Parameter din1143_WIDTH bound to: 6 - type: integer 
	Parameter din1144_WIDTH bound to: 6 - type: integer 
	Parameter din1145_WIDTH bound to: 6 - type: integer 
	Parameter din1146_WIDTH bound to: 6 - type: integer 
	Parameter din1147_WIDTH bound to: 6 - type: integer 
	Parameter din1148_WIDTH bound to: 6 - type: integer 
	Parameter din1149_WIDTH bound to: 6 - type: integer 
	Parameter din1150_WIDTH bound to: 6 - type: integer 
	Parameter din1151_WIDTH bound to: 6 - type: integer 
	Parameter din1152_WIDTH bound to: 6 - type: integer 
	Parameter din1153_WIDTH bound to: 6 - type: integer 
	Parameter din1154_WIDTH bound to: 6 - type: integer 
	Parameter din1155_WIDTH bound to: 6 - type: integer 
	Parameter din1156_WIDTH bound to: 6 - type: integer 
	Parameter din1157_WIDTH bound to: 6 - type: integer 
	Parameter din1158_WIDTH bound to: 6 - type: integer 
	Parameter din1159_WIDTH bound to: 6 - type: integer 
	Parameter din1160_WIDTH bound to: 6 - type: integer 
	Parameter din1161_WIDTH bound to: 6 - type: integer 
	Parameter din1162_WIDTH bound to: 6 - type: integer 
	Parameter din1163_WIDTH bound to: 6 - type: integer 
	Parameter din1164_WIDTH bound to: 6 - type: integer 
	Parameter din1165_WIDTH bound to: 6 - type: integer 
	Parameter din1166_WIDTH bound to: 6 - type: integer 
	Parameter din1167_WIDTH bound to: 6 - type: integer 
	Parameter din1168_WIDTH bound to: 6 - type: integer 
	Parameter din1169_WIDTH bound to: 6 - type: integer 
	Parameter din1170_WIDTH bound to: 6 - type: integer 
	Parameter din1171_WIDTH bound to: 6 - type: integer 
	Parameter din1172_WIDTH bound to: 6 - type: integer 
	Parameter din1173_WIDTH bound to: 6 - type: integer 
	Parameter din1174_WIDTH bound to: 6 - type: integer 
	Parameter din1175_WIDTH bound to: 6 - type: integer 
	Parameter din1176_WIDTH bound to: 6 - type: integer 
	Parameter din1177_WIDTH bound to: 6 - type: integer 
	Parameter din1178_WIDTH bound to: 6 - type: integer 
	Parameter din1179_WIDTH bound to: 6 - type: integer 
	Parameter din1180_WIDTH bound to: 6 - type: integer 
	Parameter din1181_WIDTH bound to: 6 - type: integer 
	Parameter din1182_WIDTH bound to: 6 - type: integer 
	Parameter din1183_WIDTH bound to: 6 - type: integer 
	Parameter din1184_WIDTH bound to: 6 - type: integer 
	Parameter din1185_WIDTH bound to: 6 - type: integer 
	Parameter din1186_WIDTH bound to: 6 - type: integer 
	Parameter din1187_WIDTH bound to: 6 - type: integer 
	Parameter din1188_WIDTH bound to: 6 - type: integer 
	Parameter din1189_WIDTH bound to: 6 - type: integer 
	Parameter din1190_WIDTH bound to: 6 - type: integer 
	Parameter din1191_WIDTH bound to: 6 - type: integer 
	Parameter din1192_WIDTH bound to: 6 - type: integer 
	Parameter din1193_WIDTH bound to: 6 - type: integer 
	Parameter din1194_WIDTH bound to: 6 - type: integer 
	Parameter din1195_WIDTH bound to: 6 - type: integer 
	Parameter din1196_WIDTH bound to: 6 - type: integer 
	Parameter din1197_WIDTH bound to: 6 - type: integer 
	Parameter din1198_WIDTH bound to: 6 - type: integer 
	Parameter din1199_WIDTH bound to: 6 - type: integer 
	Parameter din1200_WIDTH bound to: 6 - type: integer 
	Parameter din1201_WIDTH bound to: 6 - type: integer 
	Parameter din1202_WIDTH bound to: 6 - type: integer 
	Parameter din1203_WIDTH bound to: 6 - type: integer 
	Parameter din1204_WIDTH bound to: 6 - type: integer 
	Parameter din1205_WIDTH bound to: 6 - type: integer 
	Parameter din1206_WIDTH bound to: 6 - type: integer 
	Parameter din1207_WIDTH bound to: 6 - type: integer 
	Parameter din1208_WIDTH bound to: 6 - type: integer 
	Parameter din1209_WIDTH bound to: 6 - type: integer 
	Parameter din1210_WIDTH bound to: 6 - type: integer 
	Parameter din1211_WIDTH bound to: 6 - type: integer 
	Parameter din1212_WIDTH bound to: 6 - type: integer 
	Parameter din1213_WIDTH bound to: 6 - type: integer 
	Parameter din1214_WIDTH bound to: 6 - type: integer 
	Parameter din1215_WIDTH bound to: 6 - type: integer 
	Parameter din1216_WIDTH bound to: 6 - type: integer 
	Parameter din1217_WIDTH bound to: 6 - type: integer 
	Parameter din1218_WIDTH bound to: 6 - type: integer 
	Parameter din1219_WIDTH bound to: 6 - type: integer 
	Parameter din1220_WIDTH bound to: 6 - type: integer 
	Parameter din1221_WIDTH bound to: 6 - type: integer 
	Parameter din1222_WIDTH bound to: 6 - type: integer 
	Parameter din1223_WIDTH bound to: 6 - type: integer 
	Parameter din1224_WIDTH bound to: 6 - type: integer 
	Parameter din1225_WIDTH bound to: 6 - type: integer 
	Parameter din1226_WIDTH bound to: 6 - type: integer 
	Parameter din1227_WIDTH bound to: 6 - type: integer 
	Parameter din1228_WIDTH bound to: 6 - type: integer 
	Parameter din1229_WIDTH bound to: 6 - type: integer 
	Parameter din1230_WIDTH bound to: 6 - type: integer 
	Parameter din1231_WIDTH bound to: 6 - type: integer 
	Parameter din1232_WIDTH bound to: 6 - type: integer 
	Parameter din1233_WIDTH bound to: 6 - type: integer 
	Parameter din1234_WIDTH bound to: 6 - type: integer 
	Parameter din1235_WIDTH bound to: 6 - type: integer 
	Parameter din1236_WIDTH bound to: 6 - type: integer 
	Parameter din1237_WIDTH bound to: 6 - type: integer 
	Parameter din1238_WIDTH bound to: 6 - type: integer 
	Parameter din1239_WIDTH bound to: 6 - type: integer 
	Parameter din1240_WIDTH bound to: 6 - type: integer 
	Parameter din1241_WIDTH bound to: 6 - type: integer 
	Parameter din1242_WIDTH bound to: 6 - type: integer 
	Parameter din1243_WIDTH bound to: 6 - type: integer 
	Parameter din1244_WIDTH bound to: 6 - type: integer 
	Parameter din1245_WIDTH bound to: 6 - type: integer 
	Parameter din1246_WIDTH bound to: 6 - type: integer 
	Parameter din1247_WIDTH bound to: 6 - type: integer 
	Parameter din1248_WIDTH bound to: 6 - type: integer 
	Parameter din1249_WIDTH bound to: 6 - type: integer 
	Parameter din1250_WIDTH bound to: 6 - type: integer 
	Parameter din1251_WIDTH bound to: 6 - type: integer 
	Parameter din1252_WIDTH bound to: 6 - type: integer 
	Parameter din1253_WIDTH bound to: 6 - type: integer 
	Parameter din1254_WIDTH bound to: 6 - type: integer 
	Parameter din1255_WIDTH bound to: 6 - type: integer 
	Parameter din1256_WIDTH bound to: 6 - type: integer 
	Parameter din1257_WIDTH bound to: 6 - type: integer 
	Parameter din1258_WIDTH bound to: 6 - type: integer 
	Parameter din1259_WIDTH bound to: 6 - type: integer 
	Parameter din1260_WIDTH bound to: 6 - type: integer 
	Parameter din1261_WIDTH bound to: 6 - type: integer 
	Parameter din1262_WIDTH bound to: 6 - type: integer 
	Parameter din1263_WIDTH bound to: 6 - type: integer 
	Parameter din1264_WIDTH bound to: 6 - type: integer 
	Parameter din1265_WIDTH bound to: 6 - type: integer 
	Parameter din1266_WIDTH bound to: 6 - type: integer 
	Parameter din1267_WIDTH bound to: 6 - type: integer 
	Parameter din1268_WIDTH bound to: 6 - type: integer 
	Parameter din1269_WIDTH bound to: 6 - type: integer 
	Parameter din1270_WIDTH bound to: 6 - type: integer 
	Parameter din1271_WIDTH bound to: 6 - type: integer 
	Parameter din1272_WIDTH bound to: 6 - type: integer 
	Parameter din1273_WIDTH bound to: 6 - type: integer 
	Parameter din1274_WIDTH bound to: 6 - type: integer 
	Parameter din1275_WIDTH bound to: 6 - type: integer 
	Parameter din1276_WIDTH bound to: 6 - type: integer 
	Parameter din1277_WIDTH bound to: 6 - type: integer 
	Parameter din1278_WIDTH bound to: 6 - type: integer 
	Parameter din1279_WIDTH bound to: 6 - type: integer 
	Parameter din1280_WIDTH bound to: 6 - type: integer 
	Parameter din1281_WIDTH bound to: 6 - type: integer 
	Parameter din1282_WIDTH bound to: 6 - type: integer 
	Parameter din1283_WIDTH bound to: 6 - type: integer 
	Parameter din1284_WIDTH bound to: 6 - type: integer 
	Parameter din1285_WIDTH bound to: 6 - type: integer 
	Parameter din1286_WIDTH bound to: 6 - type: integer 
	Parameter din1287_WIDTH bound to: 6 - type: integer 
	Parameter din1288_WIDTH bound to: 6 - type: integer 
	Parameter din1289_WIDTH bound to: 6 - type: integer 
	Parameter din1290_WIDTH bound to: 6 - type: integer 
	Parameter din1291_WIDTH bound to: 6 - type: integer 
	Parameter din1292_WIDTH bound to: 6 - type: integer 
	Parameter din1293_WIDTH bound to: 6 - type: integer 
	Parameter din1294_WIDTH bound to: 6 - type: integer 
	Parameter din1295_WIDTH bound to: 6 - type: integer 
	Parameter din1296_WIDTH bound to: 6 - type: integer 
	Parameter din1297_WIDTH bound to: 6 - type: integer 
	Parameter din1298_WIDTH bound to: 6 - type: integer 
	Parameter din1299_WIDTH bound to: 6 - type: integer 
	Parameter din1300_WIDTH bound to: 6 - type: integer 
	Parameter din1301_WIDTH bound to: 6 - type: integer 
	Parameter din1302_WIDTH bound to: 6 - type: integer 
	Parameter din1303_WIDTH bound to: 6 - type: integer 
	Parameter din1304_WIDTH bound to: 6 - type: integer 
	Parameter din1305_WIDTH bound to: 6 - type: integer 
	Parameter din1306_WIDTH bound to: 6 - type: integer 
	Parameter din1307_WIDTH bound to: 6 - type: integer 
	Parameter din1308_WIDTH bound to: 6 - type: integer 
	Parameter din1309_WIDTH bound to: 6 - type: integer 
	Parameter din1310_WIDTH bound to: 6 - type: integer 
	Parameter din1311_WIDTH bound to: 6 - type: integer 
	Parameter din1312_WIDTH bound to: 6 - type: integer 
	Parameter din1313_WIDTH bound to: 6 - type: integer 
	Parameter din1314_WIDTH bound to: 6 - type: integer 
	Parameter din1315_WIDTH bound to: 6 - type: integer 
	Parameter din1316_WIDTH bound to: 6 - type: integer 
	Parameter din1317_WIDTH bound to: 6 - type: integer 
	Parameter din1318_WIDTH bound to: 6 - type: integer 
	Parameter din1319_WIDTH bound to: 6 - type: integer 
	Parameter din1320_WIDTH bound to: 6 - type: integer 
	Parameter din1321_WIDTH bound to: 6 - type: integer 
	Parameter din1322_WIDTH bound to: 6 - type: integer 
	Parameter din1323_WIDTH bound to: 6 - type: integer 
	Parameter din1324_WIDTH bound to: 6 - type: integer 
	Parameter din1325_WIDTH bound to: 6 - type: integer 
	Parameter din1326_WIDTH bound to: 6 - type: integer 
	Parameter din1327_WIDTH bound to: 6 - type: integer 
	Parameter din1328_WIDTH bound to: 6 - type: integer 
	Parameter din1329_WIDTH bound to: 6 - type: integer 
	Parameter din1330_WIDTH bound to: 6 - type: integer 
	Parameter din1331_WIDTH bound to: 6 - type: integer 
	Parameter din1332_WIDTH bound to: 6 - type: integer 
	Parameter din1333_WIDTH bound to: 6 - type: integer 
	Parameter din1334_WIDTH bound to: 6 - type: integer 
	Parameter din1335_WIDTH bound to: 6 - type: integer 
	Parameter din1336_WIDTH bound to: 6 - type: integer 
	Parameter din1337_WIDTH bound to: 6 - type: integer 
	Parameter din1338_WIDTH bound to: 6 - type: integer 
	Parameter din1339_WIDTH bound to: 6 - type: integer 
	Parameter din1340_WIDTH bound to: 6 - type: integer 
	Parameter din1341_WIDTH bound to: 6 - type: integer 
	Parameter din1342_WIDTH bound to: 6 - type: integer 
	Parameter din1343_WIDTH bound to: 6 - type: integer 
	Parameter din1344_WIDTH bound to: 6 - type: integer 
	Parameter din1345_WIDTH bound to: 6 - type: integer 
	Parameter din1346_WIDTH bound to: 6 - type: integer 
	Parameter din1347_WIDTH bound to: 6 - type: integer 
	Parameter din1348_WIDTH bound to: 6 - type: integer 
	Parameter din1349_WIDTH bound to: 6 - type: integer 
	Parameter din1350_WIDTH bound to: 6 - type: integer 
	Parameter din1351_WIDTH bound to: 6 - type: integer 
	Parameter din1352_WIDTH bound to: 6 - type: integer 
	Parameter din1353_WIDTH bound to: 6 - type: integer 
	Parameter din1354_WIDTH bound to: 6 - type: integer 
	Parameter din1355_WIDTH bound to: 6 - type: integer 
	Parameter din1356_WIDTH bound to: 6 - type: integer 
	Parameter din1357_WIDTH bound to: 6 - type: integer 
	Parameter din1358_WIDTH bound to: 6 - type: integer 
	Parameter din1359_WIDTH bound to: 6 - type: integer 
	Parameter din1360_WIDTH bound to: 6 - type: integer 
	Parameter din1361_WIDTH bound to: 6 - type: integer 
	Parameter din1362_WIDTH bound to: 6 - type: integer 
	Parameter din1363_WIDTH bound to: 6 - type: integer 
	Parameter din1364_WIDTH bound to: 6 - type: integer 
	Parameter din1365_WIDTH bound to: 6 - type: integer 
	Parameter din1366_WIDTH bound to: 6 - type: integer 
	Parameter din1367_WIDTH bound to: 6 - type: integer 
	Parameter din1368_WIDTH bound to: 6 - type: integer 
	Parameter din1369_WIDTH bound to: 6 - type: integer 
	Parameter din1370_WIDTH bound to: 6 - type: integer 
	Parameter din1371_WIDTH bound to: 6 - type: integer 
	Parameter din1372_WIDTH bound to: 6 - type: integer 
	Parameter din1373_WIDTH bound to: 6 - type: integer 
	Parameter din1374_WIDTH bound to: 6 - type: integer 
	Parameter din1375_WIDTH bound to: 6 - type: integer 
	Parameter din1376_WIDTH bound to: 6 - type: integer 
	Parameter din1377_WIDTH bound to: 6 - type: integer 
	Parameter din1378_WIDTH bound to: 6 - type: integer 
	Parameter din1379_WIDTH bound to: 6 - type: integer 
	Parameter din1380_WIDTH bound to: 6 - type: integer 
	Parameter din1381_WIDTH bound to: 6 - type: integer 
	Parameter din1382_WIDTH bound to: 6 - type: integer 
	Parameter din1383_WIDTH bound to: 6 - type: integer 
	Parameter din1384_WIDTH bound to: 6 - type: integer 
	Parameter din1385_WIDTH bound to: 6 - type: integer 
	Parameter din1386_WIDTH bound to: 6 - type: integer 
	Parameter din1387_WIDTH bound to: 6 - type: integer 
	Parameter din1388_WIDTH bound to: 6 - type: integer 
	Parameter din1389_WIDTH bound to: 6 - type: integer 
	Parameter din1390_WIDTH bound to: 6 - type: integer 
	Parameter din1391_WIDTH bound to: 6 - type: integer 
	Parameter din1392_WIDTH bound to: 6 - type: integer 
	Parameter din1393_WIDTH bound to: 6 - type: integer 
	Parameter din1394_WIDTH bound to: 6 - type: integer 
	Parameter din1395_WIDTH bound to: 6 - type: integer 
	Parameter din1396_WIDTH bound to: 6 - type: integer 
	Parameter din1397_WIDTH bound to: 6 - type: integer 
	Parameter din1398_WIDTH bound to: 6 - type: integer 
	Parameter din1399_WIDTH bound to: 6 - type: integer 
	Parameter din1400_WIDTH bound to: 6 - type: integer 
	Parameter din1401_WIDTH bound to: 6 - type: integer 
	Parameter din1402_WIDTH bound to: 6 - type: integer 
	Parameter din1403_WIDTH bound to: 6 - type: integer 
	Parameter din1404_WIDTH bound to: 6 - type: integer 
	Parameter din1405_WIDTH bound to: 6 - type: integer 
	Parameter din1406_WIDTH bound to: 6 - type: integer 
	Parameter din1407_WIDTH bound to: 6 - type: integer 
	Parameter din1408_WIDTH bound to: 6 - type: integer 
	Parameter din1409_WIDTH bound to: 6 - type: integer 
	Parameter din1410_WIDTH bound to: 6 - type: integer 
	Parameter din1411_WIDTH bound to: 6 - type: integer 
	Parameter din1412_WIDTH bound to: 6 - type: integer 
	Parameter din1413_WIDTH bound to: 6 - type: integer 
	Parameter din1414_WIDTH bound to: 6 - type: integer 
	Parameter din1415_WIDTH bound to: 6 - type: integer 
	Parameter din1416_WIDTH bound to: 6 - type: integer 
	Parameter din1417_WIDTH bound to: 6 - type: integer 
	Parameter din1418_WIDTH bound to: 6 - type: integer 
	Parameter din1419_WIDTH bound to: 6 - type: integer 
	Parameter din1420_WIDTH bound to: 6 - type: integer 
	Parameter din1421_WIDTH bound to: 6 - type: integer 
	Parameter din1422_WIDTH bound to: 6 - type: integer 
	Parameter din1423_WIDTH bound to: 6 - type: integer 
	Parameter din1424_WIDTH bound to: 6 - type: integer 
	Parameter din1425_WIDTH bound to: 6 - type: integer 
	Parameter din1426_WIDTH bound to: 6 - type: integer 
	Parameter din1427_WIDTH bound to: 6 - type: integer 
	Parameter din1428_WIDTH bound to: 6 - type: integer 
	Parameter din1429_WIDTH bound to: 6 - type: integer 
	Parameter din1430_WIDTH bound to: 6 - type: integer 
	Parameter din1431_WIDTH bound to: 6 - type: integer 
	Parameter din1432_WIDTH bound to: 6 - type: integer 
	Parameter din1433_WIDTH bound to: 6 - type: integer 
	Parameter din1434_WIDTH bound to: 6 - type: integer 
	Parameter din1435_WIDTH bound to: 6 - type: integer 
	Parameter din1436_WIDTH bound to: 6 - type: integer 
	Parameter din1437_WIDTH bound to: 6 - type: integer 
	Parameter din1438_WIDTH bound to: 6 - type: integer 
	Parameter din1439_WIDTH bound to: 6 - type: integer 
	Parameter din1440_WIDTH bound to: 6 - type: integer 
	Parameter din1441_WIDTH bound to: 6 - type: integer 
	Parameter din1442_WIDTH bound to: 6 - type: integer 
	Parameter din1443_WIDTH bound to: 6 - type: integer 
	Parameter din1444_WIDTH bound to: 6 - type: integer 
	Parameter din1445_WIDTH bound to: 6 - type: integer 
	Parameter din1446_WIDTH bound to: 6 - type: integer 
	Parameter din1447_WIDTH bound to: 6 - type: integer 
	Parameter din1448_WIDTH bound to: 6 - type: integer 
	Parameter din1449_WIDTH bound to: 6 - type: integer 
	Parameter din1450_WIDTH bound to: 6 - type: integer 
	Parameter din1451_WIDTH bound to: 6 - type: integer 
	Parameter din1452_WIDTH bound to: 6 - type: integer 
	Parameter din1453_WIDTH bound to: 6 - type: integer 
	Parameter din1454_WIDTH bound to: 6 - type: integer 
	Parameter din1455_WIDTH bound to: 6 - type: integer 
	Parameter din1456_WIDTH bound to: 6 - type: integer 
	Parameter din1457_WIDTH bound to: 6 - type: integer 
	Parameter din1458_WIDTH bound to: 6 - type: integer 
	Parameter din1459_WIDTH bound to: 6 - type: integer 
	Parameter din1460_WIDTH bound to: 6 - type: integer 
	Parameter din1461_WIDTH bound to: 6 - type: integer 
	Parameter din1462_WIDTH bound to: 6 - type: integer 
	Parameter din1463_WIDTH bound to: 6 - type: integer 
	Parameter din1464_WIDTH bound to: 6 - type: integer 
	Parameter din1465_WIDTH bound to: 6 - type: integer 
	Parameter din1466_WIDTH bound to: 6 - type: integer 
	Parameter din1467_WIDTH bound to: 6 - type: integer 
	Parameter din1468_WIDTH bound to: 6 - type: integer 
	Parameter din1469_WIDTH bound to: 6 - type: integer 
	Parameter din1470_WIDTH bound to: 6 - type: integer 
	Parameter din1471_WIDTH bound to: 6 - type: integer 
	Parameter din1472_WIDTH bound to: 6 - type: integer 
	Parameter din1473_WIDTH bound to: 6 - type: integer 
	Parameter din1474_WIDTH bound to: 6 - type: integer 
	Parameter din1475_WIDTH bound to: 6 - type: integer 
	Parameter din1476_WIDTH bound to: 6 - type: integer 
	Parameter din1477_WIDTH bound to: 6 - type: integer 
	Parameter din1478_WIDTH bound to: 6 - type: integer 
	Parameter din1479_WIDTH bound to: 6 - type: integer 
	Parameter din1480_WIDTH bound to: 6 - type: integer 
	Parameter din1481_WIDTH bound to: 6 - type: integer 
	Parameter din1482_WIDTH bound to: 6 - type: integer 
	Parameter din1483_WIDTH bound to: 6 - type: integer 
	Parameter din1484_WIDTH bound to: 6 - type: integer 
	Parameter din1485_WIDTH bound to: 6 - type: integer 
	Parameter din1486_WIDTH bound to: 6 - type: integer 
	Parameter din1487_WIDTH bound to: 6 - type: integer 
	Parameter din1488_WIDTH bound to: 6 - type: integer 
	Parameter din1489_WIDTH bound to: 6 - type: integer 
	Parameter din1490_WIDTH bound to: 6 - type: integer 
	Parameter din1491_WIDTH bound to: 6 - type: integer 
	Parameter din1492_WIDTH bound to: 6 - type: integer 
	Parameter din1493_WIDTH bound to: 6 - type: integer 
	Parameter din1494_WIDTH bound to: 6 - type: integer 
	Parameter din1495_WIDTH bound to: 6 - type: integer 
	Parameter din1496_WIDTH bound to: 6 - type: integer 
	Parameter din1497_WIDTH bound to: 6 - type: integer 
	Parameter din1498_WIDTH bound to: 6 - type: integer 
	Parameter din1499_WIDTH bound to: 6 - type: integer 
	Parameter din1500_WIDTH bound to: 6 - type: integer 
	Parameter din1501_WIDTH bound to: 6 - type: integer 
	Parameter din1502_WIDTH bound to: 6 - type: integer 
	Parameter din1503_WIDTH bound to: 6 - type: integer 
	Parameter din1504_WIDTH bound to: 6 - type: integer 
	Parameter din1505_WIDTH bound to: 6 - type: integer 
	Parameter din1506_WIDTH bound to: 6 - type: integer 
	Parameter din1507_WIDTH bound to: 6 - type: integer 
	Parameter din1508_WIDTH bound to: 6 - type: integer 
	Parameter din1509_WIDTH bound to: 6 - type: integer 
	Parameter din1510_WIDTH bound to: 6 - type: integer 
	Parameter din1511_WIDTH bound to: 6 - type: integer 
	Parameter din1512_WIDTH bound to: 6 - type: integer 
	Parameter din1513_WIDTH bound to: 6 - type: integer 
	Parameter din1514_WIDTH bound to: 6 - type: integer 
	Parameter din1515_WIDTH bound to: 6 - type: integer 
	Parameter din1516_WIDTH bound to: 6 - type: integer 
	Parameter din1517_WIDTH bound to: 6 - type: integer 
	Parameter din1518_WIDTH bound to: 6 - type: integer 
	Parameter din1519_WIDTH bound to: 6 - type: integer 
	Parameter din1520_WIDTH bound to: 6 - type: integer 
	Parameter din1521_WIDTH bound to: 6 - type: integer 
	Parameter din1522_WIDTH bound to: 6 - type: integer 
	Parameter din1523_WIDTH bound to: 6 - type: integer 
	Parameter din1524_WIDTH bound to: 6 - type: integer 
	Parameter din1525_WIDTH bound to: 6 - type: integer 
	Parameter din1526_WIDTH bound to: 6 - type: integer 
	Parameter din1527_WIDTH bound to: 6 - type: integer 
	Parameter din1528_WIDTH bound to: 6 - type: integer 
	Parameter din1529_WIDTH bound to: 6 - type: integer 
	Parameter din1530_WIDTH bound to: 6 - type: integer 
	Parameter din1531_WIDTH bound to: 6 - type: integer 
	Parameter din1532_WIDTH bound to: 6 - type: integer 
	Parameter din1533_WIDTH bound to: 6 - type: integer 
	Parameter din1534_WIDTH bound to: 6 - type: integer 
	Parameter din1535_WIDTH bound to: 6 - type: integer 
	Parameter din1536_WIDTH bound to: 6 - type: integer 
	Parameter din1537_WIDTH bound to: 6 - type: integer 
	Parameter din1538_WIDTH bound to: 6 - type: integer 
	Parameter din1539_WIDTH bound to: 6 - type: integer 
	Parameter din1540_WIDTH bound to: 6 - type: integer 
	Parameter din1541_WIDTH bound to: 6 - type: integer 
	Parameter din1542_WIDTH bound to: 6 - type: integer 
	Parameter din1543_WIDTH bound to: 6 - type: integer 
	Parameter din1544_WIDTH bound to: 6 - type: integer 
	Parameter din1545_WIDTH bound to: 6 - type: integer 
	Parameter din1546_WIDTH bound to: 6 - type: integer 
	Parameter din1547_WIDTH bound to: 6 - type: integer 
	Parameter din1548_WIDTH bound to: 6 - type: integer 
	Parameter din1549_WIDTH bound to: 6 - type: integer 
	Parameter din1550_WIDTH bound to: 6 - type: integer 
	Parameter din1551_WIDTH bound to: 6 - type: integer 
	Parameter din1552_WIDTH bound to: 6 - type: integer 
	Parameter din1553_WIDTH bound to: 6 - type: integer 
	Parameter din1554_WIDTH bound to: 6 - type: integer 
	Parameter din1555_WIDTH bound to: 6 - type: integer 
	Parameter din1556_WIDTH bound to: 6 - type: integer 
	Parameter din1557_WIDTH bound to: 6 - type: integer 
	Parameter din1558_WIDTH bound to: 6 - type: integer 
	Parameter din1559_WIDTH bound to: 6 - type: integer 
	Parameter din1560_WIDTH bound to: 6 - type: integer 
	Parameter din1561_WIDTH bound to: 6 - type: integer 
	Parameter din1562_WIDTH bound to: 6 - type: integer 
	Parameter din1563_WIDTH bound to: 6 - type: integer 
	Parameter din1564_WIDTH bound to: 6 - type: integer 
	Parameter din1565_WIDTH bound to: 6 - type: integer 
	Parameter din1566_WIDTH bound to: 6 - type: integer 
	Parameter din1567_WIDTH bound to: 6 - type: integer 
	Parameter din1568_WIDTH bound to: 6 - type: integer 
	Parameter din1569_WIDTH bound to: 6 - type: integer 
	Parameter din1570_WIDTH bound to: 6 - type: integer 
	Parameter din1571_WIDTH bound to: 6 - type: integer 
	Parameter din1572_WIDTH bound to: 6 - type: integer 
	Parameter din1573_WIDTH bound to: 6 - type: integer 
	Parameter din1574_WIDTH bound to: 6 - type: integer 
	Parameter din1575_WIDTH bound to: 6 - type: integer 
	Parameter din1576_WIDTH bound to: 6 - type: integer 
	Parameter din1577_WIDTH bound to: 6 - type: integer 
	Parameter din1578_WIDTH bound to: 6 - type: integer 
	Parameter din1579_WIDTH bound to: 6 - type: integer 
	Parameter din1580_WIDTH bound to: 6 - type: integer 
	Parameter din1581_WIDTH bound to: 6 - type: integer 
	Parameter din1582_WIDTH bound to: 6 - type: integer 
	Parameter din1583_WIDTH bound to: 6 - type: integer 
	Parameter din1584_WIDTH bound to: 6 - type: integer 
	Parameter din1585_WIDTH bound to: 6 - type: integer 
	Parameter din1586_WIDTH bound to: 6 - type: integer 
	Parameter din1587_WIDTH bound to: 6 - type: integer 
	Parameter din1588_WIDTH bound to: 6 - type: integer 
	Parameter din1589_WIDTH bound to: 6 - type: integer 
	Parameter din1590_WIDTH bound to: 6 - type: integer 
	Parameter din1591_WIDTH bound to: 6 - type: integer 
	Parameter din1592_WIDTH bound to: 6 - type: integer 
	Parameter din1593_WIDTH bound to: 6 - type: integer 
	Parameter din1594_WIDTH bound to: 6 - type: integer 
	Parameter din1595_WIDTH bound to: 6 - type: integer 
	Parameter din1596_WIDTH bound to: 6 - type: integer 
	Parameter din1597_WIDTH bound to: 6 - type: integer 
	Parameter din1598_WIDTH bound to: 6 - type: integer 
	Parameter din1599_WIDTH bound to: 6 - type: integer 
	Parameter din1600_WIDTH bound to: 6 - type: integer 
	Parameter din1601_WIDTH bound to: 6 - type: integer 
	Parameter din1602_WIDTH bound to: 6 - type: integer 
	Parameter din1603_WIDTH bound to: 6 - type: integer 
	Parameter din1604_WIDTH bound to: 6 - type: integer 
	Parameter din1605_WIDTH bound to: 6 - type: integer 
	Parameter din1606_WIDTH bound to: 6 - type: integer 
	Parameter din1607_WIDTH bound to: 6 - type: integer 
	Parameter din1608_WIDTH bound to: 6 - type: integer 
	Parameter din1609_WIDTH bound to: 6 - type: integer 
	Parameter din1610_WIDTH bound to: 6 - type: integer 
	Parameter din1611_WIDTH bound to: 6 - type: integer 
	Parameter din1612_WIDTH bound to: 6 - type: integer 
	Parameter din1613_WIDTH bound to: 6 - type: integer 
	Parameter din1614_WIDTH bound to: 6 - type: integer 
	Parameter din1615_WIDTH bound to: 6 - type: integer 
	Parameter din1616_WIDTH bound to: 6 - type: integer 
	Parameter din1617_WIDTH bound to: 6 - type: integer 
	Parameter din1618_WIDTH bound to: 6 - type: integer 
	Parameter din1619_WIDTH bound to: 6 - type: integer 
	Parameter din1620_WIDTH bound to: 6 - type: integer 
	Parameter din1621_WIDTH bound to: 6 - type: integer 
	Parameter din1622_WIDTH bound to: 6 - type: integer 
	Parameter din1623_WIDTH bound to: 6 - type: integer 
	Parameter din1624_WIDTH bound to: 6 - type: integer 
	Parameter din1625_WIDTH bound to: 6 - type: integer 
	Parameter din1626_WIDTH bound to: 6 - type: integer 
	Parameter din1627_WIDTH bound to: 6 - type: integer 
	Parameter din1628_WIDTH bound to: 6 - type: integer 
	Parameter din1629_WIDTH bound to: 6 - type: integer 
	Parameter din1630_WIDTH bound to: 6 - type: integer 
	Parameter din1631_WIDTH bound to: 6 - type: integer 
	Parameter din1632_WIDTH bound to: 6 - type: integer 
	Parameter din1633_WIDTH bound to: 6 - type: integer 
	Parameter din1634_WIDTH bound to: 6 - type: integer 
	Parameter din1635_WIDTH bound to: 6 - type: integer 
	Parameter din1636_WIDTH bound to: 6 - type: integer 
	Parameter din1637_WIDTH bound to: 6 - type: integer 
	Parameter din1638_WIDTH bound to: 6 - type: integer 
	Parameter din1639_WIDTH bound to: 6 - type: integer 
	Parameter din1640_WIDTH bound to: 6 - type: integer 
	Parameter din1641_WIDTH bound to: 6 - type: integer 
	Parameter din1642_WIDTH bound to: 6 - type: integer 
	Parameter din1643_WIDTH bound to: 6 - type: integer 
	Parameter din1644_WIDTH bound to: 6 - type: integer 
	Parameter din1645_WIDTH bound to: 6 - type: integer 
	Parameter din1646_WIDTH bound to: 6 - type: integer 
	Parameter din1647_WIDTH bound to: 6 - type: integer 
	Parameter din1648_WIDTH bound to: 6 - type: integer 
	Parameter din1649_WIDTH bound to: 6 - type: integer 
	Parameter din1650_WIDTH bound to: 6 - type: integer 
	Parameter din1651_WIDTH bound to: 6 - type: integer 
	Parameter din1652_WIDTH bound to: 6 - type: integer 
	Parameter din1653_WIDTH bound to: 6 - type: integer 
	Parameter din1654_WIDTH bound to: 6 - type: integer 
	Parameter din1655_WIDTH bound to: 6 - type: integer 
	Parameter din1656_WIDTH bound to: 6 - type: integer 
	Parameter din1657_WIDTH bound to: 6 - type: integer 
	Parameter din1658_WIDTH bound to: 6 - type: integer 
	Parameter din1659_WIDTH bound to: 6 - type: integer 
	Parameter din1660_WIDTH bound to: 6 - type: integer 
	Parameter din1661_WIDTH bound to: 6 - type: integer 
	Parameter din1662_WIDTH bound to: 6 - type: integer 
	Parameter din1663_WIDTH bound to: 6 - type: integer 
	Parameter din1664_WIDTH bound to: 6 - type: integer 
	Parameter din1665_WIDTH bound to: 6 - type: integer 
	Parameter din1666_WIDTH bound to: 6 - type: integer 
	Parameter din1667_WIDTH bound to: 6 - type: integer 
	Parameter din1668_WIDTH bound to: 6 - type: integer 
	Parameter din1669_WIDTH bound to: 6 - type: integer 
	Parameter din1670_WIDTH bound to: 6 - type: integer 
	Parameter din1671_WIDTH bound to: 6 - type: integer 
	Parameter din1672_WIDTH bound to: 6 - type: integer 
	Parameter din1673_WIDTH bound to: 6 - type: integer 
	Parameter din1674_WIDTH bound to: 6 - type: integer 
	Parameter din1675_WIDTH bound to: 6 - type: integer 
	Parameter din1676_WIDTH bound to: 6 - type: integer 
	Parameter din1677_WIDTH bound to: 6 - type: integer 
	Parameter din1678_WIDTH bound to: 6 - type: integer 
	Parameter din1679_WIDTH bound to: 6 - type: integer 
	Parameter din1680_WIDTH bound to: 6 - type: integer 
	Parameter din1681_WIDTH bound to: 6 - type: integer 
	Parameter din1682_WIDTH bound to: 6 - type: integer 
	Parameter din1683_WIDTH bound to: 6 - type: integer 
	Parameter din1684_WIDTH bound to: 6 - type: integer 
	Parameter din1685_WIDTH bound to: 6 - type: integer 
	Parameter din1686_WIDTH bound to: 6 - type: integer 
	Parameter din1687_WIDTH bound to: 6 - type: integer 
	Parameter din1688_WIDTH bound to: 6 - type: integer 
	Parameter din1689_WIDTH bound to: 6 - type: integer 
	Parameter din1690_WIDTH bound to: 6 - type: integer 
	Parameter din1691_WIDTH bound to: 6 - type: integer 
	Parameter din1692_WIDTH bound to: 6 - type: integer 
	Parameter din1693_WIDTH bound to: 6 - type: integer 
	Parameter din1694_WIDTH bound to: 6 - type: integer 
	Parameter din1695_WIDTH bound to: 6 - type: integer 
	Parameter din1696_WIDTH bound to: 6 - type: integer 
	Parameter din1697_WIDTH bound to: 6 - type: integer 
	Parameter din1698_WIDTH bound to: 6 - type: integer 
	Parameter din1699_WIDTH bound to: 6 - type: integer 
	Parameter din1700_WIDTH bound to: 6 - type: integer 
	Parameter din1701_WIDTH bound to: 6 - type: integer 
	Parameter din1702_WIDTH bound to: 6 - type: integer 
	Parameter din1703_WIDTH bound to: 6 - type: integer 
	Parameter din1704_WIDTH bound to: 6 - type: integer 
	Parameter din1705_WIDTH bound to: 6 - type: integer 
	Parameter din1706_WIDTH bound to: 6 - type: integer 
	Parameter din1707_WIDTH bound to: 6 - type: integer 
	Parameter din1708_WIDTH bound to: 6 - type: integer 
	Parameter din1709_WIDTH bound to: 6 - type: integer 
	Parameter din1710_WIDTH bound to: 6 - type: integer 
	Parameter din1711_WIDTH bound to: 6 - type: integer 
	Parameter din1712_WIDTH bound to: 6 - type: integer 
	Parameter din1713_WIDTH bound to: 6 - type: integer 
	Parameter din1714_WIDTH bound to: 6 - type: integer 
	Parameter din1715_WIDTH bound to: 6 - type: integer 
	Parameter din1716_WIDTH bound to: 6 - type: integer 
	Parameter din1717_WIDTH bound to: 6 - type: integer 
	Parameter din1718_WIDTH bound to: 6 - type: integer 
	Parameter din1719_WIDTH bound to: 6 - type: integer 
	Parameter din1720_WIDTH bound to: 6 - type: integer 
	Parameter din1721_WIDTH bound to: 6 - type: integer 
	Parameter din1722_WIDTH bound to: 6 - type: integer 
	Parameter din1723_WIDTH bound to: 6 - type: integer 
	Parameter din1724_WIDTH bound to: 6 - type: integer 
	Parameter din1725_WIDTH bound to: 6 - type: integer 
	Parameter din1726_WIDTH bound to: 6 - type: integer 
	Parameter din1727_WIDTH bound to: 6 - type: integer 
	Parameter din1728_WIDTH bound to: 6 - type: integer 
	Parameter din1729_WIDTH bound to: 6 - type: integer 
	Parameter din1730_WIDTH bound to: 6 - type: integer 
	Parameter din1731_WIDTH bound to: 6 - type: integer 
	Parameter din1732_WIDTH bound to: 6 - type: integer 
	Parameter din1733_WIDTH bound to: 6 - type: integer 
	Parameter din1734_WIDTH bound to: 6 - type: integer 
	Parameter din1735_WIDTH bound to: 6 - type: integer 
	Parameter din1736_WIDTH bound to: 6 - type: integer 
	Parameter din1737_WIDTH bound to: 6 - type: integer 
	Parameter din1738_WIDTH bound to: 6 - type: integer 
	Parameter din1739_WIDTH bound to: 6 - type: integer 
	Parameter din1740_WIDTH bound to: 6 - type: integer 
	Parameter din1741_WIDTH bound to: 6 - type: integer 
	Parameter din1742_WIDTH bound to: 6 - type: integer 
	Parameter din1743_WIDTH bound to: 6 - type: integer 
	Parameter din1744_WIDTH bound to: 6 - type: integer 
	Parameter din1745_WIDTH bound to: 6 - type: integer 
	Parameter din1746_WIDTH bound to: 6 - type: integer 
	Parameter din1747_WIDTH bound to: 6 - type: integer 
	Parameter din1748_WIDTH bound to: 6 - type: integer 
	Parameter din1749_WIDTH bound to: 6 - type: integer 
	Parameter din1750_WIDTH bound to: 6 - type: integer 
	Parameter din1751_WIDTH bound to: 6 - type: integer 
	Parameter din1752_WIDTH bound to: 6 - type: integer 
	Parameter din1753_WIDTH bound to: 6 - type: integer 
	Parameter din1754_WIDTH bound to: 6 - type: integer 
	Parameter din1755_WIDTH bound to: 6 - type: integer 
	Parameter din1756_WIDTH bound to: 6 - type: integer 
	Parameter din1757_WIDTH bound to: 6 - type: integer 
	Parameter din1758_WIDTH bound to: 6 - type: integer 
	Parameter din1759_WIDTH bound to: 6 - type: integer 
	Parameter din1760_WIDTH bound to: 6 - type: integer 
	Parameter din1761_WIDTH bound to: 6 - type: integer 
	Parameter din1762_WIDTH bound to: 6 - type: integer 
	Parameter din1763_WIDTH bound to: 6 - type: integer 
	Parameter din1764_WIDTH bound to: 6 - type: integer 
	Parameter din1765_WIDTH bound to: 6 - type: integer 
	Parameter din1766_WIDTH bound to: 6 - type: integer 
	Parameter din1767_WIDTH bound to: 6 - type: integer 
	Parameter din1768_WIDTH bound to: 6 - type: integer 
	Parameter din1769_WIDTH bound to: 6 - type: integer 
	Parameter din1770_WIDTH bound to: 6 - type: integer 
	Parameter din1771_WIDTH bound to: 6 - type: integer 
	Parameter din1772_WIDTH bound to: 6 - type: integer 
	Parameter din1773_WIDTH bound to: 6 - type: integer 
	Parameter din1774_WIDTH bound to: 6 - type: integer 
	Parameter din1775_WIDTH bound to: 6 - type: integer 
	Parameter din1776_WIDTH bound to: 6 - type: integer 
	Parameter din1777_WIDTH bound to: 6 - type: integer 
	Parameter din1778_WIDTH bound to: 6 - type: integer 
	Parameter din1779_WIDTH bound to: 6 - type: integer 
	Parameter din1780_WIDTH bound to: 6 - type: integer 
	Parameter din1781_WIDTH bound to: 6 - type: integer 
	Parameter din1782_WIDTH bound to: 6 - type: integer 
	Parameter din1783_WIDTH bound to: 6 - type: integer 
	Parameter din1784_WIDTH bound to: 6 - type: integer 
	Parameter din1785_WIDTH bound to: 6 - type: integer 
	Parameter din1786_WIDTH bound to: 6 - type: integer 
	Parameter din1787_WIDTH bound to: 6 - type: integer 
	Parameter din1788_WIDTH bound to: 6 - type: integer 
	Parameter din1789_WIDTH bound to: 6 - type: integer 
	Parameter din1790_WIDTH bound to: 6 - type: integer 
	Parameter din1791_WIDTH bound to: 6 - type: integer 
	Parameter din1792_WIDTH bound to: 6 - type: integer 
	Parameter din1793_WIDTH bound to: 6 - type: integer 
	Parameter din1794_WIDTH bound to: 6 - type: integer 
	Parameter din1795_WIDTH bound to: 6 - type: integer 
	Parameter din1796_WIDTH bound to: 6 - type: integer 
	Parameter din1797_WIDTH bound to: 6 - type: integer 
	Parameter din1798_WIDTH bound to: 6 - type: integer 
	Parameter din1799_WIDTH bound to: 6 - type: integer 
	Parameter din1800_WIDTH bound to: 6 - type: integer 
	Parameter din1801_WIDTH bound to: 6 - type: integer 
	Parameter din1802_WIDTH bound to: 6 - type: integer 
	Parameter din1803_WIDTH bound to: 6 - type: integer 
	Parameter din1804_WIDTH bound to: 6 - type: integer 
	Parameter din1805_WIDTH bound to: 6 - type: integer 
	Parameter din1806_WIDTH bound to: 6 - type: integer 
	Parameter din1807_WIDTH bound to: 6 - type: integer 
	Parameter din1808_WIDTH bound to: 6 - type: integer 
	Parameter din1809_WIDTH bound to: 6 - type: integer 
	Parameter din1810_WIDTH bound to: 6 - type: integer 
	Parameter din1811_WIDTH bound to: 6 - type: integer 
	Parameter din1812_WIDTH bound to: 6 - type: integer 
	Parameter din1813_WIDTH bound to: 6 - type: integer 
	Parameter din1814_WIDTH bound to: 6 - type: integer 
	Parameter din1815_WIDTH bound to: 6 - type: integer 
	Parameter din1816_WIDTH bound to: 6 - type: integer 
	Parameter din1817_WIDTH bound to: 6 - type: integer 
	Parameter din1818_WIDTH bound to: 6 - type: integer 
	Parameter din1819_WIDTH bound to: 6 - type: integer 
	Parameter din1820_WIDTH bound to: 6 - type: integer 
	Parameter din1821_WIDTH bound to: 6 - type: integer 
	Parameter din1822_WIDTH bound to: 6 - type: integer 
	Parameter din1823_WIDTH bound to: 6 - type: integer 
	Parameter din1824_WIDTH bound to: 6 - type: integer 
	Parameter din1825_WIDTH bound to: 6 - type: integer 
	Parameter din1826_WIDTH bound to: 6 - type: integer 
	Parameter din1827_WIDTH bound to: 6 - type: integer 
	Parameter din1828_WIDTH bound to: 6 - type: integer 
	Parameter din1829_WIDTH bound to: 6 - type: integer 
	Parameter din1830_WIDTH bound to: 6 - type: integer 
	Parameter din1831_WIDTH bound to: 6 - type: integer 
	Parameter din1832_WIDTH bound to: 6 - type: integer 
	Parameter din1833_WIDTH bound to: 6 - type: integer 
	Parameter din1834_WIDTH bound to: 6 - type: integer 
	Parameter din1835_WIDTH bound to: 6 - type: integer 
	Parameter din1836_WIDTH bound to: 6 - type: integer 
	Parameter din1837_WIDTH bound to: 6 - type: integer 
	Parameter din1838_WIDTH bound to: 6 - type: integer 
	Parameter din1839_WIDTH bound to: 6 - type: integer 
	Parameter din1840_WIDTH bound to: 6 - type: integer 
	Parameter din1841_WIDTH bound to: 6 - type: integer 
	Parameter din1842_WIDTH bound to: 6 - type: integer 
	Parameter din1843_WIDTH bound to: 6 - type: integer 
	Parameter din1844_WIDTH bound to: 6 - type: integer 
	Parameter din1845_WIDTH bound to: 6 - type: integer 
	Parameter din1846_WIDTH bound to: 6 - type: integer 
	Parameter din1847_WIDTH bound to: 6 - type: integer 
	Parameter din1848_WIDTH bound to: 6 - type: integer 
	Parameter din1849_WIDTH bound to: 6 - type: integer 
	Parameter din1850_WIDTH bound to: 6 - type: integer 
	Parameter din1851_WIDTH bound to: 6 - type: integer 
	Parameter din1852_WIDTH bound to: 6 - type: integer 
	Parameter din1853_WIDTH bound to: 6 - type: integer 
	Parameter din1854_WIDTH bound to: 6 - type: integer 
	Parameter din1855_WIDTH bound to: 6 - type: integer 
	Parameter din1856_WIDTH bound to: 6 - type: integer 
	Parameter din1857_WIDTH bound to: 6 - type: integer 
	Parameter din1858_WIDTH bound to: 6 - type: integer 
	Parameter din1859_WIDTH bound to: 6 - type: integer 
	Parameter din1860_WIDTH bound to: 6 - type: integer 
	Parameter din1861_WIDTH bound to: 6 - type: integer 
	Parameter din1862_WIDTH bound to: 6 - type: integer 
	Parameter din1863_WIDTH bound to: 6 - type: integer 
	Parameter din1864_WIDTH bound to: 6 - type: integer 
	Parameter din1865_WIDTH bound to: 6 - type: integer 
	Parameter din1866_WIDTH bound to: 6 - type: integer 
	Parameter din1867_WIDTH bound to: 6 - type: integer 
	Parameter din1868_WIDTH bound to: 6 - type: integer 
	Parameter din1869_WIDTH bound to: 6 - type: integer 
	Parameter din1870_WIDTH bound to: 6 - type: integer 
	Parameter din1871_WIDTH bound to: 6 - type: integer 
	Parameter din1872_WIDTH bound to: 6 - type: integer 
	Parameter din1873_WIDTH bound to: 6 - type: integer 
	Parameter din1874_WIDTH bound to: 6 - type: integer 
	Parameter din1875_WIDTH bound to: 6 - type: integer 
	Parameter din1876_WIDTH bound to: 6 - type: integer 
	Parameter din1877_WIDTH bound to: 6 - type: integer 
	Parameter din1878_WIDTH bound to: 6 - type: integer 
	Parameter din1879_WIDTH bound to: 6 - type: integer 
	Parameter din1880_WIDTH bound to: 6 - type: integer 
	Parameter din1881_WIDTH bound to: 6 - type: integer 
	Parameter din1882_WIDTH bound to: 6 - type: integer 
	Parameter din1883_WIDTH bound to: 6 - type: integer 
	Parameter din1884_WIDTH bound to: 6 - type: integer 
	Parameter din1885_WIDTH bound to: 6 - type: integer 
	Parameter din1886_WIDTH bound to: 6 - type: integer 
	Parameter din1887_WIDTH bound to: 6 - type: integer 
	Parameter din1888_WIDTH bound to: 6 - type: integer 
	Parameter din1889_WIDTH bound to: 6 - type: integer 
	Parameter din1890_WIDTH bound to: 6 - type: integer 
	Parameter din1891_WIDTH bound to: 6 - type: integer 
	Parameter din1892_WIDTH bound to: 6 - type: integer 
	Parameter din1893_WIDTH bound to: 6 - type: integer 
	Parameter din1894_WIDTH bound to: 6 - type: integer 
	Parameter din1895_WIDTH bound to: 6 - type: integer 
	Parameter din1896_WIDTH bound to: 6 - type: integer 
	Parameter din1897_WIDTH bound to: 6 - type: integer 
	Parameter din1898_WIDTH bound to: 6 - type: integer 
	Parameter din1899_WIDTH bound to: 6 - type: integer 
	Parameter din1900_WIDTH bound to: 6 - type: integer 
	Parameter din1901_WIDTH bound to: 6 - type: integer 
	Parameter din1902_WIDTH bound to: 6 - type: integer 
	Parameter din1903_WIDTH bound to: 6 - type: integer 
	Parameter din1904_WIDTH bound to: 6 - type: integer 
	Parameter din1905_WIDTH bound to: 6 - type: integer 
	Parameter din1906_WIDTH bound to: 6 - type: integer 
	Parameter din1907_WIDTH bound to: 6 - type: integer 
	Parameter din1908_WIDTH bound to: 6 - type: integer 
	Parameter din1909_WIDTH bound to: 6 - type: integer 
	Parameter din1910_WIDTH bound to: 6 - type: integer 
	Parameter din1911_WIDTH bound to: 6 - type: integer 
	Parameter din1912_WIDTH bound to: 6 - type: integer 
	Parameter din1913_WIDTH bound to: 6 - type: integer 
	Parameter din1914_WIDTH bound to: 6 - type: integer 
	Parameter din1915_WIDTH bound to: 6 - type: integer 
	Parameter din1916_WIDTH bound to: 6 - type: integer 
	Parameter din1917_WIDTH bound to: 6 - type: integer 
	Parameter din1918_WIDTH bound to: 6 - type: integer 
	Parameter din1919_WIDTH bound to: 6 - type: integer 
	Parameter din1920_WIDTH bound to: 6 - type: integer 
	Parameter din1921_WIDTH bound to: 6 - type: integer 
	Parameter din1922_WIDTH bound to: 6 - type: integer 
	Parameter din1923_WIDTH bound to: 6 - type: integer 
	Parameter din1924_WIDTH bound to: 6 - type: integer 
	Parameter din1925_WIDTH bound to: 6 - type: integer 
	Parameter din1926_WIDTH bound to: 6 - type: integer 
	Parameter din1927_WIDTH bound to: 6 - type: integer 
	Parameter din1928_WIDTH bound to: 6 - type: integer 
	Parameter din1929_WIDTH bound to: 6 - type: integer 
	Parameter din1930_WIDTH bound to: 6 - type: integer 
	Parameter din1931_WIDTH bound to: 6 - type: integer 
	Parameter din1932_WIDTH bound to: 6 - type: integer 
	Parameter din1933_WIDTH bound to: 6 - type: integer 
	Parameter din1934_WIDTH bound to: 6 - type: integer 
	Parameter din1935_WIDTH bound to: 6 - type: integer 
	Parameter din1936_WIDTH bound to: 6 - type: integer 
	Parameter din1937_WIDTH bound to: 6 - type: integer 
	Parameter din1938_WIDTH bound to: 6 - type: integer 
	Parameter din1939_WIDTH bound to: 6 - type: integer 
	Parameter din1940_WIDTH bound to: 6 - type: integer 
	Parameter din1941_WIDTH bound to: 6 - type: integer 
	Parameter din1942_WIDTH bound to: 6 - type: integer 
	Parameter din1943_WIDTH bound to: 6 - type: integer 
	Parameter din1944_WIDTH bound to: 6 - type: integer 
	Parameter din1945_WIDTH bound to: 6 - type: integer 
	Parameter din1946_WIDTH bound to: 6 - type: integer 
	Parameter din1947_WIDTH bound to: 6 - type: integer 
	Parameter din1948_WIDTH bound to: 6 - type: integer 
	Parameter din1949_WIDTH bound to: 6 - type: integer 
	Parameter din1950_WIDTH bound to: 6 - type: integer 
	Parameter din1951_WIDTH bound to: 6 - type: integer 
	Parameter din1952_WIDTH bound to: 6 - type: integer 
	Parameter din1953_WIDTH bound to: 6 - type: integer 
	Parameter din1954_WIDTH bound to: 6 - type: integer 
	Parameter din1955_WIDTH bound to: 6 - type: integer 
	Parameter din1956_WIDTH bound to: 6 - type: integer 
	Parameter din1957_WIDTH bound to: 6 - type: integer 
	Parameter din1958_WIDTH bound to: 6 - type: integer 
	Parameter din1959_WIDTH bound to: 6 - type: integer 
	Parameter din1960_WIDTH bound to: 6 - type: integer 
	Parameter din1961_WIDTH bound to: 6 - type: integer 
	Parameter din1962_WIDTH bound to: 6 - type: integer 
	Parameter din1963_WIDTH bound to: 6 - type: integer 
	Parameter din1964_WIDTH bound to: 6 - type: integer 
	Parameter din1965_WIDTH bound to: 6 - type: integer 
	Parameter din1966_WIDTH bound to: 6 - type: integer 
	Parameter din1967_WIDTH bound to: 6 - type: integer 
	Parameter din1968_WIDTH bound to: 6 - type: integer 
	Parameter din1969_WIDTH bound to: 6 - type: integer 
	Parameter din1970_WIDTH bound to: 6 - type: integer 
	Parameter din1971_WIDTH bound to: 6 - type: integer 
	Parameter din1972_WIDTH bound to: 6 - type: integer 
	Parameter din1973_WIDTH bound to: 6 - type: integer 
	Parameter din1974_WIDTH bound to: 6 - type: integer 
	Parameter din1975_WIDTH bound to: 6 - type: integer 
	Parameter din1976_WIDTH bound to: 6 - type: integer 
	Parameter din1977_WIDTH bound to: 6 - type: integer 
	Parameter din1978_WIDTH bound to: 6 - type: integer 
	Parameter din1979_WIDTH bound to: 6 - type: integer 
	Parameter din1980_WIDTH bound to: 6 - type: integer 
	Parameter din1981_WIDTH bound to: 6 - type: integer 
	Parameter din1982_WIDTH bound to: 6 - type: integer 
	Parameter din1983_WIDTH bound to: 6 - type: integer 
	Parameter din1984_WIDTH bound to: 6 - type: integer 
	Parameter din1985_WIDTH bound to: 6 - type: integer 
	Parameter din1986_WIDTH bound to: 6 - type: integer 
	Parameter din1987_WIDTH bound to: 6 - type: integer 
	Parameter din1988_WIDTH bound to: 6 - type: integer 
	Parameter din1989_WIDTH bound to: 6 - type: integer 
	Parameter din1990_WIDTH bound to: 6 - type: integer 
	Parameter din1991_WIDTH bound to: 6 - type: integer 
	Parameter din1992_WIDTH bound to: 6 - type: integer 
	Parameter din1993_WIDTH bound to: 6 - type: integer 
	Parameter din1994_WIDTH bound to: 6 - type: integer 
	Parameter din1995_WIDTH bound to: 6 - type: integer 
	Parameter din1996_WIDTH bound to: 6 - type: integer 
	Parameter din1997_WIDTH bound to: 6 - type: integer 
	Parameter din1998_WIDTH bound to: 6 - type: integer 
	Parameter din1999_WIDTH bound to: 6 - type: integer 
	Parameter din2000_WIDTH bound to: 6 - type: integer 
	Parameter din2001_WIDTH bound to: 6 - type: integer 
	Parameter din2002_WIDTH bound to: 6 - type: integer 
	Parameter din2003_WIDTH bound to: 6 - type: integer 
	Parameter din2004_WIDTH bound to: 6 - type: integer 
	Parameter din2005_WIDTH bound to: 6 - type: integer 
	Parameter din2006_WIDTH bound to: 6 - type: integer 
	Parameter din2007_WIDTH bound to: 6 - type: integer 
	Parameter din2008_WIDTH bound to: 6 - type: integer 
	Parameter din2009_WIDTH bound to: 6 - type: integer 
	Parameter din2010_WIDTH bound to: 6 - type: integer 
	Parameter din2011_WIDTH bound to: 6 - type: integer 
	Parameter din2012_WIDTH bound to: 6 - type: integer 
	Parameter din2013_WIDTH bound to: 6 - type: integer 
	Parameter din2014_WIDTH bound to: 6 - type: integer 
	Parameter din2015_WIDTH bound to: 6 - type: integer 
	Parameter din2016_WIDTH bound to: 6 - type: integer 
	Parameter din2017_WIDTH bound to: 6 - type: integer 
	Parameter din2018_WIDTH bound to: 6 - type: integer 
	Parameter din2019_WIDTH bound to: 6 - type: integer 
	Parameter din2020_WIDTH bound to: 6 - type: integer 
	Parameter din2021_WIDTH bound to: 6 - type: integer 
	Parameter din2022_WIDTH bound to: 6 - type: integer 
	Parameter din2023_WIDTH bound to: 6 - type: integer 
	Parameter din2024_WIDTH bound to: 6 - type: integer 
	Parameter din2025_WIDTH bound to: 6 - type: integer 
	Parameter din2026_WIDTH bound to: 6 - type: integer 
	Parameter din2027_WIDTH bound to: 6 - type: integer 
	Parameter din2028_WIDTH bound to: 6 - type: integer 
	Parameter din2029_WIDTH bound to: 6 - type: integer 
	Parameter din2030_WIDTH bound to: 6 - type: integer 
	Parameter din2031_WIDTH bound to: 6 - type: integer 
	Parameter din2032_WIDTH bound to: 6 - type: integer 
	Parameter din2033_WIDTH bound to: 6 - type: integer 
	Parameter din2034_WIDTH bound to: 6 - type: integer 
	Parameter din2035_WIDTH bound to: 6 - type: integer 
	Parameter din2036_WIDTH bound to: 6 - type: integer 
	Parameter din2037_WIDTH bound to: 6 - type: integer 
	Parameter din2038_WIDTH bound to: 6 - type: integer 
	Parameter din2039_WIDTH bound to: 6 - type: integer 
	Parameter din2040_WIDTH bound to: 6 - type: integer 
	Parameter din2041_WIDTH bound to: 6 - type: integer 
	Parameter din2042_WIDTH bound to: 6 - type: integer 
	Parameter din2043_WIDTH bound to: 6 - type: integer 
	Parameter din2044_WIDTH bound to: 6 - type: integer 
	Parameter din2045_WIDTH bound to: 6 - type: integer 
	Parameter din2046_WIDTH bound to: 6 - type: integer 
	Parameter din2047_WIDTH bound to: 6 - type: integer 
	Parameter din2048_WIDTH bound to: 6 - type: integer 
	Parameter din2049_WIDTH bound to: 6 - type: integer 
	Parameter din2050_WIDTH bound to: 6 - type: integer 
	Parameter din2051_WIDTH bound to: 6 - type: integer 
	Parameter din2052_WIDTH bound to: 6 - type: integer 
	Parameter din2053_WIDTH bound to: 6 - type: integer 
	Parameter din2054_WIDTH bound to: 6 - type: integer 
	Parameter din2055_WIDTH bound to: 6 - type: integer 
	Parameter din2056_WIDTH bound to: 6 - type: integer 
	Parameter din2057_WIDTH bound to: 6 - type: integer 
	Parameter din2058_WIDTH bound to: 6 - type: integer 
	Parameter din2059_WIDTH bound to: 6 - type: integer 
	Parameter din2060_WIDTH bound to: 6 - type: integer 
	Parameter din2061_WIDTH bound to: 6 - type: integer 
	Parameter din2062_WIDTH bound to: 6 - type: integer 
	Parameter din2063_WIDTH bound to: 6 - type: integer 
	Parameter din2064_WIDTH bound to: 6 - type: integer 
	Parameter din2065_WIDTH bound to: 6 - type: integer 
	Parameter din2066_WIDTH bound to: 6 - type: integer 
	Parameter din2067_WIDTH bound to: 6 - type: integer 
	Parameter din2068_WIDTH bound to: 6 - type: integer 
	Parameter din2069_WIDTH bound to: 6 - type: integer 
	Parameter din2070_WIDTH bound to: 6 - type: integer 
	Parameter din2071_WIDTH bound to: 6 - type: integer 
	Parameter din2072_WIDTH bound to: 6 - type: integer 
	Parameter din2073_WIDTH bound to: 6 - type: integer 
	Parameter din2074_WIDTH bound to: 6 - type: integer 
	Parameter din2075_WIDTH bound to: 6 - type: integer 
	Parameter din2076_WIDTH bound to: 6 - type: integer 
	Parameter din2077_WIDTH bound to: 6 - type: integer 
	Parameter din2078_WIDTH bound to: 6 - type: integer 
	Parameter din2079_WIDTH bound to: 6 - type: integer 
	Parameter din2080_WIDTH bound to: 6 - type: integer 
	Parameter din2081_WIDTH bound to: 6 - type: integer 
	Parameter din2082_WIDTH bound to: 6 - type: integer 
	Parameter din2083_WIDTH bound to: 6 - type: integer 
	Parameter din2084_WIDTH bound to: 6 - type: integer 
	Parameter din2085_WIDTH bound to: 6 - type: integer 
	Parameter din2086_WIDTH bound to: 6 - type: integer 
	Parameter din2087_WIDTH bound to: 6 - type: integer 
	Parameter din2088_WIDTH bound to: 6 - type: integer 
	Parameter din2089_WIDTH bound to: 6 - type: integer 
	Parameter din2090_WIDTH bound to: 6 - type: integer 
	Parameter din2091_WIDTH bound to: 6 - type: integer 
	Parameter din2092_WIDTH bound to: 6 - type: integer 
	Parameter din2093_WIDTH bound to: 6 - type: integer 
	Parameter din2094_WIDTH bound to: 6 - type: integer 
	Parameter din2095_WIDTH bound to: 6 - type: integer 
	Parameter din2096_WIDTH bound to: 6 - type: integer 
	Parameter din2097_WIDTH bound to: 6 - type: integer 
	Parameter din2098_WIDTH bound to: 6 - type: integer 
	Parameter din2099_WIDTH bound to: 6 - type: integer 
	Parameter din2100_WIDTH bound to: 6 - type: integer 
	Parameter din2101_WIDTH bound to: 6 - type: integer 
	Parameter din2102_WIDTH bound to: 6 - type: integer 
	Parameter din2103_WIDTH bound to: 6 - type: integer 
	Parameter din2104_WIDTH bound to: 6 - type: integer 
	Parameter din2105_WIDTH bound to: 6 - type: integer 
	Parameter din2106_WIDTH bound to: 6 - type: integer 
	Parameter din2107_WIDTH bound to: 6 - type: integer 
	Parameter din2108_WIDTH bound to: 6 - type: integer 
	Parameter din2109_WIDTH bound to: 6 - type: integer 
	Parameter din2110_WIDTH bound to: 6 - type: integer 
	Parameter din2111_WIDTH bound to: 6 - type: integer 
	Parameter din2112_WIDTH bound to: 6 - type: integer 
	Parameter din2113_WIDTH bound to: 6 - type: integer 
	Parameter din2114_WIDTH bound to: 6 - type: integer 
	Parameter din2115_WIDTH bound to: 6 - type: integer 
	Parameter din2116_WIDTH bound to: 6 - type: integer 
	Parameter din2117_WIDTH bound to: 6 - type: integer 
	Parameter din2118_WIDTH bound to: 6 - type: integer 
	Parameter din2119_WIDTH bound to: 6 - type: integer 
	Parameter din2120_WIDTH bound to: 6 - type: integer 
	Parameter din2121_WIDTH bound to: 6 - type: integer 
	Parameter din2122_WIDTH bound to: 6 - type: integer 
	Parameter din2123_WIDTH bound to: 6 - type: integer 
	Parameter din2124_WIDTH bound to: 6 - type: integer 
	Parameter din2125_WIDTH bound to: 6 - type: integer 
	Parameter din2126_WIDTH bound to: 6 - type: integer 
	Parameter din2127_WIDTH bound to: 6 - type: integer 
	Parameter din2128_WIDTH bound to: 6 - type: integer 
	Parameter din2129_WIDTH bound to: 6 - type: integer 
	Parameter din2130_WIDTH bound to: 6 - type: integer 
	Parameter din2131_WIDTH bound to: 6 - type: integer 
	Parameter din2132_WIDTH bound to: 6 - type: integer 
	Parameter din2133_WIDTH bound to: 6 - type: integer 
	Parameter din2134_WIDTH bound to: 6 - type: integer 
	Parameter din2135_WIDTH bound to: 6 - type: integer 
	Parameter din2136_WIDTH bound to: 6 - type: integer 
	Parameter din2137_WIDTH bound to: 6 - type: integer 
	Parameter din2138_WIDTH bound to: 6 - type: integer 
	Parameter din2139_WIDTH bound to: 6 - type: integer 
	Parameter din2140_WIDTH bound to: 6 - type: integer 
	Parameter din2141_WIDTH bound to: 6 - type: integer 
	Parameter din2142_WIDTH bound to: 6 - type: integer 
	Parameter din2143_WIDTH bound to: 6 - type: integer 
	Parameter din2144_WIDTH bound to: 6 - type: integer 
	Parameter din2145_WIDTH bound to: 6 - type: integer 
	Parameter din2146_WIDTH bound to: 6 - type: integer 
	Parameter din2147_WIDTH bound to: 6 - type: integer 
	Parameter din2148_WIDTH bound to: 6 - type: integer 
	Parameter din2149_WIDTH bound to: 6 - type: integer 
	Parameter din2150_WIDTH bound to: 6 - type: integer 
	Parameter din2151_WIDTH bound to: 6 - type: integer 
	Parameter din2152_WIDTH bound to: 6 - type: integer 
	Parameter din2153_WIDTH bound to: 6 - type: integer 
	Parameter din2154_WIDTH bound to: 6 - type: integer 
	Parameter din2155_WIDTH bound to: 6 - type: integer 
	Parameter din2156_WIDTH bound to: 6 - type: integer 
	Parameter din2157_WIDTH bound to: 6 - type: integer 
	Parameter din2158_WIDTH bound to: 6 - type: integer 
	Parameter din2159_WIDTH bound to: 6 - type: integer 
	Parameter din2160_WIDTH bound to: 6 - type: integer 
	Parameter din2161_WIDTH bound to: 6 - type: integer 
	Parameter din2162_WIDTH bound to: 6 - type: integer 
	Parameter din2163_WIDTH bound to: 6 - type: integer 
	Parameter din2164_WIDTH bound to: 6 - type: integer 
	Parameter din2165_WIDTH bound to: 6 - type: integer 
	Parameter din2166_WIDTH bound to: 6 - type: integer 
	Parameter din2167_WIDTH bound to: 6 - type: integer 
	Parameter din2168_WIDTH bound to: 6 - type: integer 
	Parameter din2169_WIDTH bound to: 6 - type: integer 
	Parameter din2170_WIDTH bound to: 6 - type: integer 
	Parameter din2171_WIDTH bound to: 6 - type: integer 
	Parameter din2172_WIDTH bound to: 6 - type: integer 
	Parameter din2173_WIDTH bound to: 6 - type: integer 
	Parameter din2174_WIDTH bound to: 6 - type: integer 
	Parameter din2175_WIDTH bound to: 6 - type: integer 
	Parameter din2176_WIDTH bound to: 6 - type: integer 
	Parameter din2177_WIDTH bound to: 6 - type: integer 
	Parameter din2178_WIDTH bound to: 6 - type: integer 
	Parameter din2179_WIDTH bound to: 6 - type: integer 
	Parameter din2180_WIDTH bound to: 6 - type: integer 
	Parameter din2181_WIDTH bound to: 6 - type: integer 
	Parameter din2182_WIDTH bound to: 6 - type: integer 
	Parameter din2183_WIDTH bound to: 6 - type: integer 
	Parameter din2184_WIDTH bound to: 6 - type: integer 
	Parameter din2185_WIDTH bound to: 6 - type: integer 
	Parameter din2186_WIDTH bound to: 6 - type: integer 
	Parameter din2187_WIDTH bound to: 6 - type: integer 
	Parameter din2188_WIDTH bound to: 6 - type: integer 
	Parameter din2189_WIDTH bound to: 6 - type: integer 
	Parameter din2190_WIDTH bound to: 6 - type: integer 
	Parameter din2191_WIDTH bound to: 6 - type: integer 
	Parameter din2192_WIDTH bound to: 6 - type: integer 
	Parameter din2193_WIDTH bound to: 6 - type: integer 
	Parameter din2194_WIDTH bound to: 6 - type: integer 
	Parameter din2195_WIDTH bound to: 6 - type: integer 
	Parameter din2196_WIDTH bound to: 6 - type: integer 
	Parameter din2197_WIDTH bound to: 6 - type: integer 
	Parameter din2198_WIDTH bound to: 6 - type: integer 
	Parameter din2199_WIDTH bound to: 6 - type: integer 
	Parameter din2200_WIDTH bound to: 6 - type: integer 
	Parameter din2201_WIDTH bound to: 6 - type: integer 
	Parameter din2202_WIDTH bound to: 6 - type: integer 
	Parameter din2203_WIDTH bound to: 6 - type: integer 
	Parameter din2204_WIDTH bound to: 6 - type: integer 
	Parameter din2205_WIDTH bound to: 6 - type: integer 
	Parameter din2206_WIDTH bound to: 6 - type: integer 
	Parameter din2207_WIDTH bound to: 6 - type: integer 
	Parameter din2208_WIDTH bound to: 6 - type: integer 
	Parameter din2209_WIDTH bound to: 6 - type: integer 
	Parameter din2210_WIDTH bound to: 6 - type: integer 
	Parameter din2211_WIDTH bound to: 6 - type: integer 
	Parameter din2212_WIDTH bound to: 6 - type: integer 
	Parameter din2213_WIDTH bound to: 6 - type: integer 
	Parameter din2214_WIDTH bound to: 6 - type: integer 
	Parameter din2215_WIDTH bound to: 6 - type: integer 
	Parameter din2216_WIDTH bound to: 6 - type: integer 
	Parameter din2217_WIDTH bound to: 6 - type: integer 
	Parameter din2218_WIDTH bound to: 6 - type: integer 
	Parameter din2219_WIDTH bound to: 6 - type: integer 
	Parameter din2220_WIDTH bound to: 6 - type: integer 
	Parameter din2221_WIDTH bound to: 6 - type: integer 
	Parameter din2222_WIDTH bound to: 6 - type: integer 
	Parameter din2223_WIDTH bound to: 6 - type: integer 
	Parameter din2224_WIDTH bound to: 6 - type: integer 
	Parameter din2225_WIDTH bound to: 6 - type: integer 
	Parameter din2226_WIDTH bound to: 6 - type: integer 
	Parameter din2227_WIDTH bound to: 6 - type: integer 
	Parameter din2228_WIDTH bound to: 6 - type: integer 
	Parameter din2229_WIDTH bound to: 6 - type: integer 
	Parameter din2230_WIDTH bound to: 6 - type: integer 
	Parameter din2231_WIDTH bound to: 6 - type: integer 
	Parameter din2232_WIDTH bound to: 6 - type: integer 
	Parameter din2233_WIDTH bound to: 6 - type: integer 
	Parameter din2234_WIDTH bound to: 6 - type: integer 
	Parameter din2235_WIDTH bound to: 6 - type: integer 
	Parameter din2236_WIDTH bound to: 6 - type: integer 
	Parameter din2237_WIDTH bound to: 6 - type: integer 
	Parameter din2238_WIDTH bound to: 6 - type: integer 
	Parameter din2239_WIDTH bound to: 6 - type: integer 
	Parameter din2240_WIDTH bound to: 6 - type: integer 
	Parameter din2241_WIDTH bound to: 6 - type: integer 
	Parameter din2242_WIDTH bound to: 6 - type: integer 
	Parameter din2243_WIDTH bound to: 6 - type: integer 
	Parameter din2244_WIDTH bound to: 6 - type: integer 
	Parameter din2245_WIDTH bound to: 6 - type: integer 
	Parameter din2246_WIDTH bound to: 6 - type: integer 
	Parameter din2247_WIDTH bound to: 6 - type: integer 
	Parameter din2248_WIDTH bound to: 6 - type: integer 
	Parameter din2249_WIDTH bound to: 6 - type: integer 
	Parameter din2250_WIDTH bound to: 6 - type: integer 
	Parameter din2251_WIDTH bound to: 6 - type: integer 
	Parameter din2252_WIDTH bound to: 6 - type: integer 
	Parameter din2253_WIDTH bound to: 6 - type: integer 
	Parameter din2254_WIDTH bound to: 6 - type: integer 
	Parameter din2255_WIDTH bound to: 6 - type: integer 
	Parameter din2256_WIDTH bound to: 6 - type: integer 
	Parameter din2257_WIDTH bound to: 6 - type: integer 
	Parameter din2258_WIDTH bound to: 6 - type: integer 
	Parameter din2259_WIDTH bound to: 6 - type: integer 
	Parameter din2260_WIDTH bound to: 6 - type: integer 
	Parameter din2261_WIDTH bound to: 6 - type: integer 
	Parameter din2262_WIDTH bound to: 6 - type: integer 
	Parameter din2263_WIDTH bound to: 6 - type: integer 
	Parameter din2264_WIDTH bound to: 6 - type: integer 
	Parameter din2265_WIDTH bound to: 6 - type: integer 
	Parameter din2266_WIDTH bound to: 6 - type: integer 
	Parameter din2267_WIDTH bound to: 6 - type: integer 
	Parameter din2268_WIDTH bound to: 6 - type: integer 
	Parameter din2269_WIDTH bound to: 6 - type: integer 
	Parameter din2270_WIDTH bound to: 6 - type: integer 
	Parameter din2271_WIDTH bound to: 6 - type: integer 
	Parameter din2272_WIDTH bound to: 6 - type: integer 
	Parameter din2273_WIDTH bound to: 6 - type: integer 
	Parameter din2274_WIDTH bound to: 6 - type: integer 
	Parameter din2275_WIDTH bound to: 6 - type: integer 
	Parameter din2276_WIDTH bound to: 6 - type: integer 
	Parameter din2277_WIDTH bound to: 6 - type: integer 
	Parameter din2278_WIDTH bound to: 6 - type: integer 
	Parameter din2279_WIDTH bound to: 6 - type: integer 
	Parameter din2280_WIDTH bound to: 6 - type: integer 
	Parameter din2281_WIDTH bound to: 6 - type: integer 
	Parameter din2282_WIDTH bound to: 6 - type: integer 
	Parameter din2283_WIDTH bound to: 6 - type: integer 
	Parameter din2284_WIDTH bound to: 6 - type: integer 
	Parameter din2285_WIDTH bound to: 6 - type: integer 
	Parameter din2286_WIDTH bound to: 6 - type: integer 
	Parameter din2287_WIDTH bound to: 6 - type: integer 
	Parameter din2288_WIDTH bound to: 6 - type: integer 
	Parameter din2289_WIDTH bound to: 6 - type: integer 
	Parameter din2290_WIDTH bound to: 6 - type: integer 
	Parameter din2291_WIDTH bound to: 6 - type: integer 
	Parameter din2292_WIDTH bound to: 6 - type: integer 
	Parameter din2293_WIDTH bound to: 6 - type: integer 
	Parameter din2294_WIDTH bound to: 6 - type: integer 
	Parameter din2295_WIDTH bound to: 6 - type: integer 
	Parameter din2296_WIDTH bound to: 6 - type: integer 
	Parameter din2297_WIDTH bound to: 6 - type: integer 
	Parameter din2298_WIDTH bound to: 6 - type: integer 
	Parameter din2299_WIDTH bound to: 6 - type: integer 
	Parameter din2300_WIDTH bound to: 6 - type: integer 
	Parameter din2301_WIDTH bound to: 6 - type: integer 
	Parameter din2302_WIDTH bound to: 6 - type: integer 
	Parameter din2303_WIDTH bound to: 6 - type: integer 
	Parameter din2304_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mux_2304_12_6_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mux_2304_12_6_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'myhls_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_48_48_1_8_10' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_48_48_1_8_10.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 49 - type: integer 
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.v:189]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.v:190]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.v:191]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.v:192]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.v:193]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.v:194]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.v:195]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.v:196]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.v:197]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.v:198]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.v:199]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.v:200]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.v:201]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.v:202]
INFO: [Synth 8-6155] done synthesizing module 'myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16s_14ns_30_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16s_14ns_30_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16s_14ns_30_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16s_14ns_30_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16s_14s_30_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16s_14s_30_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16s_14s_30_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16s_14s_30_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_sparse_relu_ap_ufixed_16_6_4_0_0_ap_ufixed_16_6_4_0_0_8_1_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_relu_ap_ufixed_16_6_4_0_0_ap_ufixed_16_6_4_0_0_8_1_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myhls_sparse_relu_ap_ufixed_16_6_4_0_0_ap_ufixed_16_6_4_0_0_8_1_s' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_relu_ap_ufixed_16_6_4_0_0_ap_ufixed_16_6_4_0_0_8_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_1_4_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_1_4_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_1_4_s' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_1_4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:7]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 75 - type: integer 
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:525]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:526]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:527]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:528]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:529]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:530]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:531]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:532]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:533]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:534]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:535]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:536]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:537]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:538]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:539]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:540]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:541]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:542]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:543]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:544]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:545]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:546]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:547]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:548]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:549]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:550]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:551]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:552]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:553]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:554]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:555]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:556]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:557]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:558]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:559]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:560]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:561]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:562]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:563]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:564]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:565]
INFO: [Synth 8-3876] $readmem data file './myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:566]
INFO: [Synth 8-6155] done synthesizing module 'myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_13ns_13ns_25_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_13ns_13ns_25_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_13ns_13ns_25_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_13ns_13ns_25_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_13ns_13s_26_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_13ns_13s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_13ns_13s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_13ns_13s_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_13ns_12ns_24_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_13ns_12ns_24_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_13ns_12ns_24_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_13ns_12ns_24_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_13s_13ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_13s_13ns_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_13s_13ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_13s_13ns_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_sparse_relu_ap_ufixed_16_6_4_0_0_ap_ufixed_16_6_4_0_0_8_3_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_relu_ap_ufixed_16_6_4_0_0_ap_ufixed_16_6_4_0_0_8_3_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myhls_sparse_relu_ap_ufixed_16_6_4_0_0_ap_ufixed_16_6_4_0_0_8_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_relu_ap_ufixed_16_6_4_0_0_ap_ufixed_16_6_4_0_0_8_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_sparse_flatten_ap_ufixed_16_6_4_0_0_ap_uint_10_6_6_3_8_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_flatten_ap_ufixed_16_6_4_0_0_ap_uint_10_6_6_3_8_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_flow_control_loop_pipe' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'myhls_flow_control_loop_pipe' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'myhls_sparse_flatten_ap_ufixed_16_6_4_0_0_ap_uint_10_6_6_3_8_s' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_sparse_flatten_ap_ufixed_16_6_4_0_0_ap_uint_10_6_6_3_8_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16ns_9ns_24_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_9ns_24_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16ns_9ns_24_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_9ns_24_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16ns_7ns_22_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_7ns_22_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16ns_7ns_22_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_7ns_22_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16ns_8ns_23_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_8ns_23_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16ns_8ns_23_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_8ns_23_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16ns_10s_26_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_10s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16ns_10s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_10s_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16ns_10ns_25_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_10ns_25_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16ns_10ns_25_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_10ns_25_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16ns_8s_24_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_8s_24_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16ns_8s_24_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_8s_24_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16ns_6s_22_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_6s_22_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16ns_6s_22_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_6s_22_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16ns_7s_23_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_7s_23_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16ns_7s_23_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_7s_23_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16ns_9s_25_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_9s_25_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16ns_9s_25_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_9s_25_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16ns_5s_21_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_5s_21_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16ns_5s_21_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_5s_21_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16ns_12s_28_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_12s_28_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16ns_12s_28_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_12s_28_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16ns_11s_27_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_11s_27_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16ns_11s_27_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_11s_27_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16ns_6ns_21_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_6ns_21_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16ns_6ns_21_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_6ns_21_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16ns_11ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_11ns_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16ns_11ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_11ns_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16ns_5ns_20_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_5ns_20_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16ns_5ns_20_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_5ns_20_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16ns_12ns_27_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_12ns_27_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16ns_12ns_27_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_12ns_27_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16ns_13s_29_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_13s_29_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16ns_13s_29_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_13s_29_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_16ns_7s_22_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_7s_22_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_16ns_7s_22_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_16ns_7s_22_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_frp_pipeline_valid' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_frp_pipeline_valid.v:11]
	Parameter PipelineLatency bound to: 6 - type: integer 
	Parameter PipelineII bound to: 1 - type: integer 
	Parameter ExitLatency bound to: -1 - type: integer 
	Parameter CeilLog2Stages bound to: 3 - type: integer 
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_frp_pipeline_valid.v:54]
INFO: [Synth 8-6155] done synthesizing module 'myhls_frp_pipeline_valid' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_frp_pipeline_valid.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_frp_fifoout' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_frp_fifoout.v:11]
	Parameter BlockingType bound to: 0 - type: integer 
	Parameter PipeLatency bound to: 6 - type: integer 
	Parameter PipelineII bound to: 1 - type: integer 
	Parameter DataWidth bound to: 36 - type: integer 
	Parameter NumWrites bound to: 1 - type: integer 
	Parameter CeilLog2Stages bound to: 3 - type: integer 
	Parameter CeilLog2FDepth bound to: 3 - type: integer 
	Parameter PfAllDoneEnable bound to: 0 - type: integer 
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_frp_fifoout.v:90]
INFO: [Synth 8-6155] done synthesizing module 'myhls_frp_fifoout' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_frp_fifoout.v:11]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_0_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:56762]
WARNING: [Synth 8-7023] instance 'pf_ap_return_0_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:56762]
INFO: [Synth 8-6157] synthesizing module 'myhls_frp_fifoout__parameterized0' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_frp_fifoout.v:11]
	Parameter BlockingType bound to: 0 - type: integer 
	Parameter PipeLatency bound to: 6 - type: integer 
	Parameter PipelineII bound to: 1 - type: integer 
	Parameter DataWidth bound to: 35 - type: integer 
	Parameter NumWrites bound to: 1 - type: integer 
	Parameter CeilLog2Stages bound to: 3 - type: integer 
	Parameter CeilLog2FDepth bound to: 3 - type: integer 
	Parameter PfAllDoneEnable bound to: 0 - type: integer 
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_frp_fifoout.v:90]
INFO: [Synth 8-6155] done synthesizing module 'myhls_frp_fifoout__parameterized0' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_frp_fifoout.v:11]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_1_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:56789]
WARNING: [Synth 8-7023] instance 'pf_ap_return_1_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:56789]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_2_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:56816]
WARNING: [Synth 8-7023] instance 'pf_ap_return_2_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:56816]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_3_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:56843]
WARNING: [Synth 8-7023] instance 'pf_ap_return_3_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:56843]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_4_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:56870]
WARNING: [Synth 8-7023] instance 'pf_ap_return_4_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:56870]
INFO: [Synth 8-6157] synthesizing module 'myhls_frp_fifoout__parameterized1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_frp_fifoout.v:11]
	Parameter BlockingType bound to: 0 - type: integer 
	Parameter PipeLatency bound to: 6 - type: integer 
	Parameter PipelineII bound to: 1 - type: integer 
	Parameter DataWidth bound to: 37 - type: integer 
	Parameter NumWrites bound to: 1 - type: integer 
	Parameter CeilLog2Stages bound to: 3 - type: integer 
	Parameter CeilLog2FDepth bound to: 3 - type: integer 
	Parameter PfAllDoneEnable bound to: 0 - type: integer 
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_frp_fifoout.v:90]
INFO: [Synth 8-6155] done synthesizing module 'myhls_frp_fifoout__parameterized1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_frp_fifoout.v:11]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_5_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:56897]
WARNING: [Synth 8-7023] instance 'pf_ap_return_5_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:56897]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_6_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:56924]
WARNING: [Synth 8-7023] instance 'pf_ap_return_6_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:56924]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_7_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:56951]
WARNING: [Synth 8-7023] instance 'pf_ap_return_7_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:56951]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_8_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:56978]
WARNING: [Synth 8-7023] instance 'pf_ap_return_8_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:56978]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_9_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57005]
WARNING: [Synth 8-7023] instance 'pf_ap_return_9_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57005]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_10_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57032]
WARNING: [Synth 8-7023] instance 'pf_ap_return_10_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57032]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_11_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57059]
WARNING: [Synth 8-7023] instance 'pf_ap_return_11_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57059]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_12_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57086]
WARNING: [Synth 8-7023] instance 'pf_ap_return_12_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57086]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_13_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57113]
WARNING: [Synth 8-7023] instance 'pf_ap_return_13_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57113]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_14_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57140]
WARNING: [Synth 8-7023] instance 'pf_ap_return_14_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57140]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_15_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57167]
WARNING: [Synth 8-7023] instance 'pf_ap_return_15_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57167]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_16_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57194]
WARNING: [Synth 8-7023] instance 'pf_ap_return_16_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57194]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_17_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57221]
WARNING: [Synth 8-7023] instance 'pf_ap_return_17_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57221]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_18_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57248]
WARNING: [Synth 8-7023] instance 'pf_ap_return_18_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57248]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_19_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57275]
WARNING: [Synth 8-7023] instance 'pf_ap_return_19_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57275]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_20_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57302]
WARNING: [Synth 8-7023] instance 'pf_ap_return_20_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57302]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_21_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57329]
WARNING: [Synth 8-7023] instance 'pf_ap_return_21_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57329]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_22_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57356]
WARNING: [Synth 8-7023] instance 'pf_ap_return_22_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57356]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_23_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57383]
WARNING: [Synth 8-7023] instance 'pf_ap_return_23_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57383]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_24_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57410]
WARNING: [Synth 8-7023] instance 'pf_ap_return_24_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57410]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_25_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57437]
WARNING: [Synth 8-7023] instance 'pf_ap_return_25_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57437]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_26_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57464]
WARNING: [Synth 8-7023] instance 'pf_ap_return_26_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57464]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_27_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57491]
WARNING: [Synth 8-7023] instance 'pf_ap_return_27_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57491]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_28_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57518]
WARNING: [Synth 8-7023] instance 'pf_ap_return_28_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57518]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_29_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57545]
WARNING: [Synth 8-7023] instance 'pf_ap_return_29_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57545]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_30_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57572]
WARNING: [Synth 8-7023] instance 'pf_ap_return_30_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57572]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_31_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57599]
WARNING: [Synth 8-7023] instance 'pf_ap_return_31_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57599]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_32_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57626]
WARNING: [Synth 8-7023] instance 'pf_ap_return_32_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57626]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_33_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57653]
WARNING: [Synth 8-7023] instance 'pf_ap_return_33_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57653]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_34_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57680]
WARNING: [Synth 8-7023] instance 'pf_ap_return_34_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57680]
WARNING: [Synth 8-7071] port 'empty' of module 'myhls_frp_fifoout' is unconnected for instance 'pf_ap_return_35_U' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57707]
WARNING: [Synth 8-7023] instance 'pf_ap_return_35_U' of module 'myhls_frp_fifoout' has 16 connections declared, but only 15 given [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57707]
INFO: [Synth 8-6155] done synthesizing module 'myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_relu_ap_fixed_40_21_5_3_0_ap_ufixed_16_6_4_0_0_relu_config13_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_relu_ap_fixed_40_21_5_3_0_ap_ufixed_16_6_4_0_0_relu_config13_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myhls_relu_ap_fixed_40_21_5_3_0_ap_ufixed_16_6_4_0_0_relu_config13_s' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_relu_ap_fixed_40_21_5_3_0_ap_ufixed_16_6_4_0_0_relu_config13_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_17ns_10ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_17ns_10ns_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_17ns_10ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_17ns_10ns_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_17s_11ns_28_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_17s_11ns_28_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_17s_11ns_28_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_17s_11ns_28_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_17s_10ns_27_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_17s_10ns_27_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_17s_10ns_27_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_17s_10ns_27_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_dEe' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_dEe.v:7]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_dEe.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_dEe.v:81]
INFO: [Synth 8-3876] $readmem data file './myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_dEe.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_dEe.v:82]
INFO: [Synth 8-3876] $readmem data file './myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_dEe.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_dEe.v:83]
INFO: [Synth 8-3876] $readmem data file './myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_dEe.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_dEe.v:84]
INFO: [Synth 8-3876] $readmem data file './myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_dEe.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_dEe.v:85]
INFO: [Synth 8-6155] done synthesizing module 'myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_dEe' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_dEe.v:7]
INFO: [Synth 8-6157] synthesizing module 'myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_ReOg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_ReOg.v:7]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_ReOg.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_ReOg.v:28]
INFO: [Synth 8-6155] done synthesizing module 'myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_ReOg' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_ReOg.v:7]
INFO: [Synth 8-6157] synthesizing module 'myhls_mul_18s_17ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_18s_17ns_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_mul_18s_17ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_mul_18s_17ns_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w6_d2_S' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w6_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w6_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w6_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w6_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w6_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w6_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w6_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w6_d3_S' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w6_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w6_d3_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w6_d3_S.v:120]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w6_d3_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w6_d3_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w6_d3_S' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w6_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w13_d2_S' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w13_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w13_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w13_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w13_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w13_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w13_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w13_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w10_d3_S' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w10_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w10_d3_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w10_d3_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w10_d3_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w10_d3_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w10_d3_S' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w10_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w15_d2_S' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w15_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w15_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w15_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 15 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w15_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w15_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w15_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w15_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w7_d2_S' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w7_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w7_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w7_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w7_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w7_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w7_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w7_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w36_d2_S' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w36_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w36_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w36_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w36_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w36_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w36_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w36_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w35_d2_S' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w35_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w35_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w35_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w35_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w35_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w35_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w35_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w37_d2_S' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w37_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w37_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w37_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w37_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w37_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w37_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w37_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w29_d2_S' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w29_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myhls_fifo_w29_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w29_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 29 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w29_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w29_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'myhls_fifo_w29_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_fifo_w29_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'myhls' (0#1) [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls.v:9]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].v1_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].v1_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].v1_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].v1_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].v1_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element incr_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_frp_pipeline_valid.v:112]
WARNING: [Synth 8-6014] Unused sequential element ap_done_reg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57735]
WARNING: [Synth 8-6014] Unused sequential element ap_return_0_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57747]
WARNING: [Synth 8-6014] Unused sequential element ap_return_10_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57757]
WARNING: [Synth 8-6014] Unused sequential element ap_return_11_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57767]
WARNING: [Synth 8-6014] Unused sequential element ap_return_12_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57777]
WARNING: [Synth 8-6014] Unused sequential element ap_return_13_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57787]
WARNING: [Synth 8-6014] Unused sequential element ap_return_14_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57797]
WARNING: [Synth 8-6014] Unused sequential element ap_return_15_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57807]
WARNING: [Synth 8-6014] Unused sequential element ap_return_16_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57817]
WARNING: [Synth 8-6014] Unused sequential element ap_return_17_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57827]
WARNING: [Synth 8-6014] Unused sequential element ap_return_18_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57837]
WARNING: [Synth 8-6014] Unused sequential element ap_return_19_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57847]
WARNING: [Synth 8-6014] Unused sequential element ap_return_1_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57857]
WARNING: [Synth 8-6014] Unused sequential element ap_return_20_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57867]
WARNING: [Synth 8-6014] Unused sequential element ap_return_21_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57877]
WARNING: [Synth 8-6014] Unused sequential element ap_return_22_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57887]
WARNING: [Synth 8-6014] Unused sequential element ap_return_23_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57897]
WARNING: [Synth 8-6014] Unused sequential element ap_return_24_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57907]
WARNING: [Synth 8-6014] Unused sequential element ap_return_25_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57917]
WARNING: [Synth 8-6014] Unused sequential element ap_return_26_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57927]
WARNING: [Synth 8-6014] Unused sequential element ap_return_27_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57937]
WARNING: [Synth 8-6014] Unused sequential element ap_return_28_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57947]
WARNING: [Synth 8-6014] Unused sequential element ap_return_29_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57957]
WARNING: [Synth 8-6014] Unused sequential element ap_return_2_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57967]
WARNING: [Synth 8-6014] Unused sequential element ap_return_30_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57977]
WARNING: [Synth 8-6014] Unused sequential element ap_return_31_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57987]
WARNING: [Synth 8-6014] Unused sequential element ap_return_32_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:57997]
WARNING: [Synth 8-6014] Unused sequential element ap_return_33_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:58007]
WARNING: [Synth 8-6014] Unused sequential element ap_return_34_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:58017]
WARNING: [Synth 8-6014] Unused sequential element ap_return_35_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:58027]
WARNING: [Synth 8-6014] Unused sequential element ap_return_3_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:58037]
WARNING: [Synth 8-6014] Unused sequential element ap_return_4_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:58047]
WARNING: [Synth 8-6014] Unused sequential element ap_return_5_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:58057]
WARNING: [Synth 8-6014] Unused sequential element ap_return_6_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:58067]
WARNING: [Synth 8-6014] Unused sequential element ap_return_7_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:58077]
WARNING: [Synth 8-6014] Unused sequential element ap_return_8_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:58087]
WARNING: [Synth 8-6014] Unused sequential element ap_return_9_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model-16b/hls_sparse_t/myhls_prj/solution1/syn/verilog/myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s.v:58097]
WARNING: [Synth 8-7129] Port reset in module myhls_fifo_w29_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myhls_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myhls_fifo_w36_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myhls_fifo_w37_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myhls_fifo_w35_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myhls_fifo_w7_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myhls_fifo_w6_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myhls_fifo_w15_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myhls_fifo_w10_d3_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myhls_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myhls_fifo_w13_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myhls_fifo_w6_d3_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_ReOg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_dEe is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_start in module myhls_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[5] in module myhls_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[4] in module myhls_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[3] in module myhls_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[2] in module myhls_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[1] in module myhls_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[0] in module myhls_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port pf_all_done in module myhls_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_start in module myhls_frp_fifoout__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[5] in module myhls_frp_fifoout__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[4] in module myhls_frp_fifoout__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[3] in module myhls_frp_fifoout__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[2] in module myhls_frp_fifoout__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[1] in module myhls_frp_fifoout__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[0] in module myhls_frp_fifoout__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pf_all_done in module myhls_frp_fifoout__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_start in module myhls_frp_fifoout__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[5] in module myhls_frp_fifoout__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[4] in module myhls_frp_fifoout__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[3] in module myhls_frp_fifoout__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[2] in module myhls_frp_fifoout__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[1] in module myhls_frp_fifoout__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[0] in module myhls_frp_fifoout__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pf_all_done in module myhls_frp_fifoout__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port exitcond in module myhls_frp_pipeline_valid is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module myhls_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[2] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[1] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[0] in module myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 4467.039 ; gain = 2010.398 ; free physical = 532761 ; free virtual = 616564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 4467.039 ; gain = 2010.398 ; free physical = 552478 ; free virtual = 636290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 4486.965 ; gain = 2030.324 ; free physical = 552464 ; free virtual = 636291
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 5070.207 ; gain = 2613.566 ; free physical = 546995 ; free virtual = 636450
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   6 Input   37 Bit       Adders := 2     
	   4 Input   37 Bit       Adders := 4     
	   5 Input   37 Bit       Adders := 4     
	   3 Input   37 Bit       Adders := 2     
	   2 Input   37 Bit       Adders := 1     
	   4 Input   36 Bit       Adders := 4     
	   6 Input   36 Bit       Adders := 8     
	   2 Input   36 Bit       Adders := 9     
	   5 Input   36 Bit       Adders := 16    
	   3 Input   36 Bit       Adders := 13    
	   7 Input   36 Bit       Adders := 2     
	   4 Input   35 Bit       Adders := 10    
	   5 Input   35 Bit       Adders := 11    
	   6 Input   35 Bit       Adders := 4     
	   7 Input   35 Bit       Adders := 2     
	   3 Input   35 Bit       Adders := 24    
	   2 Input   35 Bit       Adders := 6     
	   2 Input   34 Bit       Adders := 21    
	   3 Input   34 Bit       Adders := 29    
	   5 Input   34 Bit       Adders := 3     
	   4 Input   34 Bit       Adders := 8     
	   2 Input   33 Bit       Adders := 75    
	   3 Input   33 Bit       Adders := 8     
	   4 Input   33 Bit       Adders := 1     
	   4 Input   31 Bit       Adders := 1     
	   4 Input   30 Bit       Adders := 3     
	   2 Input   30 Bit       Adders := 7     
	   3 Input   30 Bit       Adders := 11    
	   2 Input   29 Bit       Adders := 60    
	   3 Input   29 Bit       Adders := 21    
	   5 Input   29 Bit       Adders := 3     
	   4 Input   29 Bit       Adders := 2     
	   7 Input   29 Bit       Adders := 2     
	  13 Input   29 Bit       Adders := 1     
	  10 Input   29 Bit       Adders := 1     
	   9 Input   29 Bit       Adders := 1     
	   8 Input   29 Bit       Adders := 3     
	   6 Input   29 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 195   
	   3 Input   28 Bit       Adders := 61    
	   4 Input   28 Bit       Adders := 9     
	   2 Input   27 Bit       Adders := 282   
	   3 Input   27 Bit       Adders := 109   
	   4 Input   27 Bit       Adders := 19    
	   5 Input   27 Bit       Adders := 7     
	   6 Input   27 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 317   
	   3 Input   26 Bit       Adders := 126   
	   4 Input   26 Bit       Adders := 28    
	   5 Input   26 Bit       Adders := 10    
	   2 Input   25 Bit       Adders := 405   
	   3 Input   25 Bit       Adders := 169   
	   5 Input   25 Bit       Adders := 10    
	   4 Input   25 Bit       Adders := 26    
	   6 Input   25 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 372   
	   3 Input   24 Bit       Adders := 197   
	   4 Input   24 Bit       Adders := 23    
	   5 Input   24 Bit       Adders := 9     
	   7 Input   24 Bit       Adders := 1     
	   6 Input   24 Bit       Adders := 3     
	   2 Input   23 Bit       Adders := 251   
	   3 Input   23 Bit       Adders := 187   
	   6 Input   23 Bit       Adders := 2     
	   4 Input   23 Bit       Adders := 12    
	   5 Input   23 Bit       Adders := 1     
	   7 Input   23 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 155   
	   3 Input   22 Bit       Adders := 159   
	   4 Input   22 Bit       Adders := 9     
	   5 Input   22 Bit       Adders := 4     
	   2 Input   21 Bit       Adders := 75    
	   3 Input   21 Bit       Adders := 97    
	   4 Input   21 Bit       Adders := 8     
	   5 Input   21 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 64    
	   2 Input   20 Bit       Adders := 35    
	   5 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 23    
	   3 Input   19 Bit       Adders := 27    
	   2 Input   18 Bit       Adders := 12    
	   3 Input   18 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 373   
	   3 Input   17 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 577   
	   3 Input   16 Bit       Adders := 67    
	   2 Input   15 Bit       Adders := 48    
	   2 Input   13 Bit       Adders := 24    
	   2 Input   12 Bit       Adders := 144   
	   3 Input   11 Bit       Adders := 112   
	   2 Input   11 Bit       Adders := 42    
	   2 Input   10 Bit       Adders := 16    
	   2 Input    8 Bit       Adders := 112   
	   3 Input    7 Bit       Adders := 328   
	   2 Input    7 Bit       Adders := 42    
	   4 Input    7 Bit       Adders := 4     
	   4 Input    6 Bit       Adders := 35    
	   2 Input    6 Bit       Adders := 8     
	   3 Input    5 Bit       Adders := 36    
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 298   
	   2 Input    3 Bit       Adders := 64    
	   2 Input    2 Bit       Adders := 684   
+---XORs : 
	   2 Input      1 Bit         XORs := 1771  
+---Registers : 
	               37 Bit    Registers := 35    
	               36 Bit    Registers := 83    
	               35 Bit    Registers := 36    
	               34 Bit    Registers := 31    
	               33 Bit    Registers := 56    
	               32 Bit    Registers := 11    
	               31 Bit    Registers := 5     
	               30 Bit    Registers := 8     
	               29 Bit    Registers := 101   
	               28 Bit    Registers := 179   
	               27 Bit    Registers := 199   
	               26 Bit    Registers := 223   
	               25 Bit    Registers := 307   
	               24 Bit    Registers := 245   
	               23 Bit    Registers := 111   
	               22 Bit    Registers := 61    
	               21 Bit    Registers := 36    
	               20 Bit    Registers := 36    
	               19 Bit    Registers := 44    
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 34    
	               16 Bit    Registers := 4452  
	               15 Bit    Registers := 88    
	               14 Bit    Registers := 28    
	               13 Bit    Registers := 192   
	               12 Bit    Registers := 611   
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 92    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 58    
	                6 Bit    Registers := 107   
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 96    
	                3 Bit    Registers := 34    
	                2 Bit    Registers := 343   
	                1 Bit    Registers := 2414  
+---ROMs : 
	                    ROMs := 95    
+---Muxes : 
	   2 Input   39 Bit        Muxes := 12    
	   2 Input   38 Bit        Muxes := 21    
	   2 Input   37 Bit        Muxes := 15    
	   2 Input   36 Bit        Muxes := 21    
	   2 Input   35 Bit        Muxes := 3     
	   2 Input   29 Bit        Muxes := 39    
	   2 Input   18 Bit        Muxes := 10    
	   2 Input   16 Bit        Muxes := 7806  
	   2 Input   15 Bit        Muxes := 3128  
	   2 Input   14 Bit        Muxes := 28    
	   2 Input   13 Bit        Muxes := 108   
	   2 Input   12 Bit        Muxes := 4370  
	   2 Input   11 Bit        Muxes := 16    
	   2 Input   10 Bit        Muxes := 51    
	   3 Input   10 Bit        Muxes := 8     
	   8 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 103   
	   2 Input    6 Bit        Muxes := 4683  
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 22    
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 32    
	   2 Input    2 Bit        Muxes := 415   
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2648  
	   9 Input    1 Bit        Muxes := 72    
	   4 Input    1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U310/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2432_reg is absorbed into DSP mul_13s_13ns_26_1_1_U310/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U310/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U310/tmp_product.
DSP Report: Generating DSP mul_13ns_13ns_25_1_1_U338/tmp_product, operation Mode is: A*(B:0x8c4).
DSP Report: operator mul_13ns_13ns_25_1_1_U338/tmp_product is absorbed into DSP mul_13ns_13ns_25_1_1_U338/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U237/tmp_product, operation Mode is: A*B2.
DSP Report: register w6_load_154_reg_55984_reg is absorbed into DSP mul_13s_13ns_26_1_1_U237/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U237/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U237/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U238/tmp_product, operation Mode is: A*B2.
DSP Report: register w6_load_155_reg_55989_reg is absorbed into DSP mul_13s_13ns_26_1_1_U238/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U238/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U238/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U217/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2432_reg is absorbed into DSP mul_13s_13ns_26_1_1_U217/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U217/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U217/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U218/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2437_reg is absorbed into DSP mul_13s_13ns_26_1_1_U218/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U218/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U218/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U219/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2442_reg is absorbed into DSP mul_13s_13ns_26_1_1_U219/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U219/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U219/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U239/tmp_product, operation Mode is: A*B2.
DSP Report: register w6_load_156_reg_55994_reg is absorbed into DSP mul_13s_13ns_26_1_1_U239/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U239/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U239/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U311/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2437_reg is absorbed into DSP mul_13s_13ns_26_1_1_U311/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U311/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U311/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U263/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2239_reg is absorbed into DSP mul_13ns_13s_26_1_1_U263/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U263/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U263/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U264/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2245_reg is absorbed into DSP mul_13ns_13s_26_1_1_U264/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U264/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U264/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U265/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2251_reg is absorbed into DSP mul_13ns_13s_26_1_1_U265/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U265/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U265/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U173/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2239_reg is absorbed into DSP mul_13s_13ns_26_1_1_U173/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U173/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U173/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U174/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2245_reg is absorbed into DSP mul_13s_13ns_26_1_1_U174/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U174/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U174/tmp_product.
DSP Report: Generating DSP mul_13ns_12ns_24_1_1_U307/tmp_product, operation Mode is: A*(B:0x7a5).
DSP Report: operator mul_13ns_12ns_24_1_1_U307/tmp_product is absorbed into DSP mul_13ns_12ns_24_1_1_U307/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U305/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2412_reg is absorbed into DSP mul_13s_13ns_26_1_1_U305/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U305/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U305/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U306/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2417_reg is absorbed into DSP mul_13s_13ns_26_1_1_U306/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U306/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U306/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U337/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2251_reg is absorbed into DSP mul_13ns_13s_26_1_1_U337/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U337/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U337/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U335/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2239_reg is absorbed into DSP mul_13ns_13s_26_1_1_U335/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U335/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U335/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U227/tmp_product, operation Mode is: A*B2.
DSP Report: register w6_load_135_reg_55892_reg is absorbed into DSP mul_13s_13ns_26_1_1_U227/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U227/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U227/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U302/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U302/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U302/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U213/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2412_reg is absorbed into DSP mul_13s_13ns_26_1_1_U213/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U213/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U213/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U214/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2417_reg is absorbed into DSP mul_13s_13ns_26_1_1_U214/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U214/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U214/tmp_product.
DSP Report: Generating DSP mul_13ns_12ns_24_1_1_U339/tmp_product, operation Mode is: A*(B:0x555).
DSP Report: operator mul_13ns_12ns_24_1_1_U339/tmp_product is absorbed into DSP mul_13ns_12ns_24_1_1_U339/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U185/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U185/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U185/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U186/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U186/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U186/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U187/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U187/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U187/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U272/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U272/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U272/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U273/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U273/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U273/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U274/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U274/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U274/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U312/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U312/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U312/tmp_product.
DSP Report: Generating DSP mul_13ns_12ns_24_1_1_U340/tmp_product, operation Mode is: A*(B:0x7a5).
DSP Report: operator mul_13ns_12ns_24_1_1_U340/tmp_product is absorbed into DSP mul_13ns_12ns_24_1_1_U340/tmp_product.
DSP Report: Generating DSP mul_13ns_13ns_25_1_1_U175/tmp_product, operation Mode is: A*(B:0x8c4).
DSP Report: operator mul_13ns_13ns_25_1_1_U175/tmp_product is absorbed into DSP mul_13ns_13ns_25_1_1_U175/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U176/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U176/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U176/tmp_product.
DSP Report: Generating DSP mul_13ns_12ns_24_1_1_U170/tmp_product, operation Mode is: A*(B:0x7a5).
DSP Report: operator mul_13ns_12ns_24_1_1_U170/tmp_product is absorbed into DSP mul_13ns_12ns_24_1_1_U170/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U169/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U169/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U169/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U171/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U171/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U171/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U172/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U172/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U172/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U260/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U260/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U260/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U262/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U262/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U262/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U321/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U321/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U321/tmp_product.
DSP Report: Generating DSP mul_13ns_12ns_24_1_1_U157/tmp_product, operation Mode is: A*(B:0x7a5).
DSP Report: operator mul_13ns_12ns_24_1_1_U157/tmp_product is absorbed into DSP mul_13ns_12ns_24_1_1_U157/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U158/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U158/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U158/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U159/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U159/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U159/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U160/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U160/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U160/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U251/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U251/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U251/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U252/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U252/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U252/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U253/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U253/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U253/tmp_product.
DSP Report: Generating DSP mul_13ns_12ns_24_1_1_U153/tmp_product, operation Mode is: A*(B:0x555).
DSP Report: operator mul_13ns_12ns_24_1_1_U153/tmp_product is absorbed into DSP mul_13ns_12ns_24_1_1_U153/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U154/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U154/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U154/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U155/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U155/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U155/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U248/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U248/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U248/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U249/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U249/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U249/tmp_product.
DSP Report: Generating DSP mul_13ns_12ns_24_1_1_U304/tmp_product, operation Mode is: A*(B:0x555).
DSP Report: operator mul_13ns_12ns_24_1_1_U304/tmp_product is absorbed into DSP mul_13ns_12ns_24_1_1_U304/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U336/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U336/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U336/tmp_product.
DSP Debug: swapped A/B pins for adder 0xbf9f3380
DSP Debug: swapped A/B pins for adder 0xbe54c300
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1541/tmp_product, operation Mode is: A*(B:0x3ffa4).
DSP Report: operator mul_16ns_8s_24_1_1_U1541/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1541/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3016/tmp_product, operation Mode is: A*(B:0x3ff87).
DSP Report: operator mul_16ns_8s_24_1_1_U3016/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3016/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2942/tmp_product, operation Mode is: A*(B:0x3d).
DSP Report: operator mul_16ns_7ns_22_1_1_U2942/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2942/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U502/tmp_product, operation Mode is: A*(B:0x25).
DSP Report: operator mul_16ns_7ns_22_1_1_U502/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U502/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1913/tmp_product, operation Mode is: A*(B:0x58).
DSP Report: operator mul_16ns_8ns_23_1_1_U1913/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1913/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1638/tmp_product, operation Mode is: A*(B:0x34).
DSP Report: operator mul_16ns_7ns_22_1_1_U1638/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1638/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2601/tmp_product, operation Mode is: A*(B:0x25).
DSP Report: operator mul_16ns_7ns_22_1_1_U2601/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2601/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1989/tmp_product, operation Mode is: A*(B:0x39).
DSP Report: operator mul_16ns_7ns_22_1_1_U1989/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1989/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U3071/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_16ns_6s_22_1_1_U3071/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U3071/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1263/tmp_product, operation Mode is: A*(B:0x67).
DSP Report: operator mul_16ns_8ns_23_1_1_U1263/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1263/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2721/tmp_product, operation Mode is: A*(B:0x3ffae).
DSP Report: operator mul_16ns_8s_24_1_1_U2721/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2721/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1629/tmp_product, operation Mode is: A*(B:0x5e).
DSP Report: operator mul_16ns_8ns_23_1_1_U1629/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1629/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2393/tmp_product, operation Mode is: A*(B:0x55).
DSP Report: operator mul_16ns_8ns_23_1_1_U2393/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2393/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2127/tmp_product, operation Mode is: A*(B:0x51).
DSP Report: operator mul_16ns_8ns_23_1_1_U2127/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2127/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1038/tmp_product, operation Mode is: A*(B:0x4a).
DSP Report: operator mul_16ns_8ns_23_1_1_U1038/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1038/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1049/tmp_product, operation Mode is: A*(B:0x4c).
DSP Report: operator mul_16ns_8ns_23_1_1_U1049/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1049/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2005/tmp_product, operation Mode is: A*(B:0x4c).
DSP Report: operator mul_16ns_8ns_23_1_1_U2005/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2005/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1600/tmp_product, operation Mode is: A*(B:0x55).
DSP Report: operator mul_16ns_8ns_23_1_1_U1600/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1600/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2766/tmp_product, operation Mode is: A*(B:0x3ffa9).
DSP Report: operator mul_16ns_8s_24_1_1_U2766/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2766/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2494/tmp_product, operation Mode is: A*(B:0x3ff92).
DSP Report: operator mul_16ns_8s_24_1_1_U2494/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2494/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U833/tmp_product, operation Mode is: A*(B:0x1dc).
DSP Report: operator mul_16ns_10ns_25_1_1_U833/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U833/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2814/tmp_product, operation Mode is: A*(B:0x2a).
DSP Report: operator mul_16ns_7ns_22_1_1_U2814/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2814/tmp_product.
DSP Report: Generating DSP mult_1687_reg_6507632_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mult_1687_reg_6507632_reg is absorbed into DSP mult_1687_reg_6507632_reg.
DSP Report: operator mul_16ns_6s_22_1_1_U1670/tmp_product is absorbed into DSP mult_1687_reg_6507632_reg.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2321/tmp_product, operation Mode is: A*(B:0x94).
DSP Report: operator mul_16ns_9ns_24_1_1_U2321/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2321/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1950/tmp_product, operation Mode is: A*(B:0x3ffbb).
DSP Report: operator mul_16ns_8s_24_1_1_U1950/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1950/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U491/tmp_product, operation Mode is: A*(B:0x32).
DSP Report: operator mul_16ns_7ns_22_1_1_U491/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U491/tmp_product.
DSP Report: Generating DSP mul_16ns_5ns_20_1_1_U2179/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_16ns_5ns_20_1_1_U2179/tmp_product is absorbed into DSP mul_16ns_5ns_20_1_1_U2179/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1881/tmp_product, operation Mode is: A*(B:0x57).
DSP Report: operator mul_16ns_8ns_23_1_1_U1881/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1881/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3073/tmp_product, operation Mode is: A*(B:0x43).
DSP Report: operator mul_16ns_8ns_23_1_1_U3073/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3073/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2236/tmp_product, operation Mode is: A*(B:0x91).
DSP Report: operator mul_16ns_9ns_24_1_1_U2236/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2236/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2712/tmp_product, operation Mode is: A*(B:0x3ffb6).
DSP Report: operator mul_16ns_8s_24_1_1_U2712/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2712/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2750/tmp_product, operation Mode is: A*(B:0x3ffa2).
DSP Report: operator mul_16ns_8s_24_1_1_U2750/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2750/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2748/tmp_product, operation Mode is: A*(B:0x5b).
DSP Report: operator mul_16ns_8ns_23_1_1_U2748/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2748/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2006/tmp_product, operation Mode is: A*(B:0x7b).
DSP Report: operator mul_16ns_8ns_23_1_1_U2006/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2006/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2621/tmp_product, operation Mode is: A*(B:0x4f).
DSP Report: operator mul_16ns_8ns_23_1_1_U2621/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2621/tmp_product.
DSP Report: Generating DSP mult_2520_reg_6507659_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mult_2520_reg_6507659_reg is absorbed into DSP mult_2520_reg_6507659_reg.
DSP Report: operator mul_16ns_6s_22_1_1_U2946/tmp_product is absorbed into DSP mult_2520_reg_6507659_reg.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1254/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_16ns_6s_22_1_1_U1254/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1254/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1630/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_16ns_6s_22_1_1_U1630/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1630/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1063/tmp_product, operation Mode is: A*(B:0x58).
DSP Report: operator mul_16ns_8ns_23_1_1_U1063/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1063/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1527/tmp_product, operation Mode is: A*(B:0xc3).
DSP Report: operator mul_16ns_9ns_24_1_1_U1527/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1527/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2913/tmp_product, operation Mode is: A*(B:0xbb).
DSP Report: operator mul_16ns_9ns_24_1_1_U2913/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2913/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U672/tmp_product, operation Mode is: A*(B:0x3ffdd).
DSP Report: operator mul_16ns_7s_23_1_1_U672/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U672/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1641/tmp_product, operation Mode is: A*(B:0x3ffd6).
DSP Report: operator mul_16ns_7s_23_1_1_U1641/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1641/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2421/tmp_product, operation Mode is: A*(B:0x4e).
DSP Report: operator mul_16ns_8ns_23_1_1_U2421/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2421/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U607/tmp_product, operation Mode is: A*(B:0x74).
DSP Report: operator mul_16ns_8ns_23_1_1_U607/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U607/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U666/tmp_product, operation Mode is: A*(B:0x5c).
DSP Report: operator mul_16ns_8ns_23_1_1_U666/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U666/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2937/tmp_product, operation Mode is: A*(B:0x34).
DSP Report: operator mul_16ns_7ns_22_1_1_U2937/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2937/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U616/tmp_product, operation Mode is: A*(B:0x26).
DSP Report: operator mul_16ns_7ns_22_1_1_U616/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U616/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1623/tmp_product, operation Mode is: A*(B:0x3ff96).
DSP Report: operator mul_16ns_8s_24_1_1_U1623/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1623/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3025/tmp_product, operation Mode is: A*(B:0x3ff89).
DSP Report: operator mul_16ns_8s_24_1_1_U3025/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3025/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2893/tmp_product, operation Mode is: A*(B:0xa4).
DSP Report: operator mul_16ns_9ns_24_1_1_U2893/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2893/tmp_product.
DSP Report: Generating DSP mult_1679_reg_6507625_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mult_1679_reg_6507625_reg is absorbed into DSP mult_1679_reg_6507625_reg.
DSP Report: operator mul_16ns_6s_22_1_1_U549/tmp_product is absorbed into DSP mult_1679_reg_6507625_reg.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2139/tmp_product, operation Mode is: A*(B:0xa5).
DSP Report: operator mul_16ns_9ns_24_1_1_U2139/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2139/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U623/tmp_product, operation Mode is: A*(B:0xb1).
DSP Report: operator mul_16ns_9ns_24_1_1_U623/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U623/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1403/tmp_product, operation Mode is: A*(B:0x3ffd3).
DSP Report: operator mul_16ns_7s_23_1_1_U1403/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1403/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2105/tmp_product, operation Mode is: A*(B:0x3ffc5).
DSP Report: operator mul_16ns_7s_23_1_1_U2105/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2105/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1314/tmp_product, operation Mode is: A*(B:0x4f).
DSP Report: operator mul_16ns_8ns_23_1_1_U1314/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1314/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U586/tmp_product, operation Mode is: A*(B:0x68).
DSP Report: operator mul_16ns_8ns_23_1_1_U586/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U586/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2570/tmp_product, operation Mode is: A*(B:0x61).
DSP Report: operator mul_16ns_8ns_23_1_1_U2570/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2570/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1684/tmp_product, operation Mode is: A*(B:0x4e).
DSP Report: operator mul_16ns_8ns_23_1_1_U1684/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1684/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1601/tmp_product, operation Mode is: A*(B:0xca).
DSP Report: operator mul_16ns_9ns_24_1_1_U1601/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1601/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2666/tmp_product, operation Mode is: A*(B:0xf6).
DSP Report: operator mul_16ns_9ns_24_1_1_U2666/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2666/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3152/tmp_product, operation Mode is: A*(B:0x3ffa6).
DSP Report: operator mul_16ns_8s_24_1_1_U3152/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3152/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U784/tmp_product, operation Mode is: A*(B:0x3ff87).
DSP Report: operator mul_16ns_8s_24_1_1_U784/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U784/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U938/tmp_product, operation Mode is: A*(B:0x96).
DSP Report: operator mul_16ns_9ns_24_1_1_U938/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U938/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3029/tmp_product, operation Mode is: A*(B:0x8c).
DSP Report: operator mul_16ns_9ns_24_1_1_U3029/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3029/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2972/tmp_product, operation Mode is: A*(B:0x46).
DSP Report: operator mul_16ns_8ns_23_1_1_U2972/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2972/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1098/tmp_product, operation Mode is: A*(B:0x3ffd6).
DSP Report: operator mul_16ns_7s_23_1_1_U1098/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1098/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1619/tmp_product, operation Mode is: A*(B:0x3ffdd).
DSP Report: operator mul_16ns_7s_23_1_1_U1619/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1619/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1231/tmp_product, operation Mode is: A*(B:0x3ffdd).
DSP Report: operator mul_16ns_7s_23_1_1_U1231/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1231/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1385/tmp_product, operation Mode is: A*(B:0x53).
DSP Report: operator mul_16ns_8ns_23_1_1_U1385/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1385/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U533/tmp_product, operation Mode is: A*(B:0x54).
DSP Report: operator mul_16ns_8ns_23_1_1_U533/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U533/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2600/tmp_product, operation Mode is: A*(B:0x59).
DSP Report: operator mul_16ns_8ns_23_1_1_U2600/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2600/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1888/tmp_product, operation Mode is: A*(B:0x5c).
DSP Report: operator mul_16ns_8ns_23_1_1_U1888/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1888/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1003/tmp_product, operation Mode is: A*(B:0x3ffcc).
DSP Report: operator mul_16ns_7s_23_1_1_U1003/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1003/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1793/tmp_product, operation Mode is: A*(B:0x3ffd7).
DSP Report: operator mul_16ns_7s_23_1_1_U1793/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1793/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3055/tmp_product, operation Mode is: A*(B:0x3ffc3).
DSP Report: operator mul_16ns_7s_23_1_1_U3055/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3055/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1069/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_16ns_6ns_21_1_1_U1069/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1069/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2490/tmp_product, operation Mode is: A*(B:0xb2).
DSP Report: operator mul_16ns_9ns_24_1_1_U2490/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2490/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1065/tmp_product, operation Mode is: A*(B:0x3ff73).
DSP Report: operator mul_16ns_9s_25_1_1_U1065/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1065/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1595/tmp_product, operation Mode is: A*(B:0x3ff2c).
DSP Report: operator mul_16ns_9s_25_1_1_U1595/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1595/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2337/tmp_product, operation Mode is: A*(B:0x10c).
DSP Report: operator mul_16ns_10ns_25_1_1_U2337/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2337/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1929/tmp_product, operation Mode is: A*(B:0x3ff68).
DSP Report: operator mul_16ns_9s_25_1_1_U1929/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1929/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U932/tmp_product, operation Mode is: A*(B:0x3ff56).
DSP Report: operator mul_16ns_9s_25_1_1_U932/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U932/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2603/tmp_product, operation Mode is: A*(B:0x33).
DSP Report: operator mul_16ns_7ns_22_1_1_U2603/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2603/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2483/tmp_product, operation Mode is: A*(B:0x7a).
DSP Report: operator mul_16ns_8ns_23_1_1_U2483/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2483/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1122/tmp_product, operation Mode is: A*(B:0x43).
DSP Report: operator mul_16ns_8ns_23_1_1_U1122/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1122/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1498/tmp_product, operation Mode is: A*(B:0x4b).
DSP Report: operator mul_16ns_8ns_23_1_1_U1498/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1498/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2304/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_16ns_6s_22_1_1_U2304/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2304/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1384/tmp_product, operation Mode is: A*(B:0x74).
DSP Report: operator mul_16ns_8ns_23_1_1_U1384/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1384/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1178/tmp_product, operation Mode is: A*(B:0x5d).
DSP Report: operator mul_16ns_8ns_23_1_1_U1178/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1178/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1298/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_16ns_6ns_21_1_1_U1298/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1298/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U981/tmp_product, operation Mode is: A2*(B:0x3ffed).
DSP Report: register mul_16ns_6s_22_1_1_U981/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U981/tmp_product.
DSP Report: operator mul_16ns_6s_22_1_1_U981/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U981/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2767/tmp_product, operation Mode is: A*(B:0x83).
DSP Report: operator mul_16ns_9ns_24_1_1_U2767/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2767/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U1116/tmp_product, operation Mode is: A2*(B:0x3f8b7).
DSP Report: register mul_16ns_12s_28_1_1_U1116/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U1116/tmp_product.
DSP Report: operator mul_16ns_12s_28_1_1_U1116/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U1116/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U966/tmp_product, operation Mode is: A*(B:0x4a).
DSP Report: operator mul_16ns_8ns_23_1_1_U966/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U966/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1524/tmp_product, operation Mode is: A*(B:0x3ffb9).
DSP Report: operator mul_16ns_8s_24_1_1_U1524/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1524/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1603/tmp_product, operation Mode is: A*(B:0x3ffb5).
DSP Report: operator mul_16ns_8s_24_1_1_U1603/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1603/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1451/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_16ns_6s_22_1_1_U1451/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1451/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1740/tmp_product, operation Mode is: A*(B:0x3ff94).
DSP Report: operator mul_16ns_8s_24_1_1_U1740/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1740/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U677/tmp_product, operation Mode is: A*(B:0xe2).
DSP Report: operator mul_16ns_9ns_24_1_1_U677/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U677/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2635/tmp_product, operation Mode is: A*(B:0x3feb1).
DSP Report: operator mul_16ns_10s_26_1_1_U2635/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2635/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2166/tmp_product, operation Mode is: A*(B:0x34).
DSP Report: operator mul_16ns_7ns_22_1_1_U2166/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2166/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U869/tmp_product, operation Mode is: A*(B:0x27).
DSP Report: operator mul_16ns_7ns_22_1_1_U869/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U869/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U694/tmp_product, operation Mode is: A*(B:0x3ffcf).
DSP Report: operator mul_16ns_7s_23_1_1_U694/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U694/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1941/tmp_product, operation Mode is: A*(B:0x3ffd2).
DSP Report: operator mul_16ns_7s_23_1_1_U1941/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1941/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2769/tmp_product, operation Mode is: A*(B:0x73).
DSP Report: operator mul_16ns_8ns_23_1_1_U2769/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2769/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1651/tmp_product, operation Mode is: A*(B:0x74).
DSP Report: operator mul_16ns_8ns_23_1_1_U1651/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1651/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U718/tmp_product, operation Mode is: A*(B:0x6d).
DSP Report: operator mul_16ns_8ns_23_1_1_U718/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U718/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1799/tmp_product, operation Mode is: A*(B:0x5a).
DSP Report: operator mul_16ns_8ns_23_1_1_U1799/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1799/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1337/tmp_product, operation Mode is: A*(B:0x77).
DSP Report: operator mul_16ns_8ns_23_1_1_U1337/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1337/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U723/tmp_product, operation Mode is: A*(B:0x2d).
DSP Report: operator mul_16ns_7ns_22_1_1_U723/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U723/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2495/tmp_product, operation Mode is: A*(B:0x3fd45).
DSP Report: operator mul_16ns_11s_27_1_1_U2495/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2495/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2871/tmp_product, operation Mode is: A*(B:0x3fd3d).
DSP Report: operator mul_16ns_11s_27_1_1_U2871/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2871/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U504/tmp_product, operation Mode is: A*(B:0x3ffd5).
DSP Report: operator mul_16ns_7s_23_1_1_U504/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U504/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1369/tmp_product, operation Mode is: A*(B:0xab).
DSP Report: operator mul_16ns_9ns_24_1_1_U1369/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1369/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1168/tmp_product, operation Mode is: A*(B:0x2b).
DSP Report: operator mul_16ns_7ns_22_1_1_U1168/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1168/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1028/tmp_product, operation Mode is: A*(B:0x92).
DSP Report: operator mul_16ns_9ns_24_1_1_U1028/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1028/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2921/tmp_product, operation Mode is: A*(B:0x3ff9d).
DSP Report: operator mul_16ns_8s_24_1_1_U2921/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2921/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1104/tmp_product, operation Mode is: A*(B:0x98).
DSP Report: operator mul_16ns_9ns_24_1_1_U1104/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1104/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1521/tmp_product, operation Mode is: A*(B:0xea).
DSP Report: operator mul_16ns_9ns_24_1_1_U1521/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1521/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2405/tmp_product, operation Mode is: A*(B:0x3ffbb).
DSP Report: operator mul_16ns_8s_24_1_1_U2405/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2405/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1724/tmp_product, operation Mode is: A*(B:0x3ffc9).
DSP Report: operator mul_16ns_7s_23_1_1_U1724/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1724/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1185/tmp_product, operation Mode is: A*(B:0x3ffce).
DSP Report: operator mul_16ns_7s_23_1_1_U1185/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1185/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3032/tmp_product, operation Mode is: A*(B:0x4e).
DSP Report: operator mul_16ns_8ns_23_1_1_U3032/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3032/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1680/tmp_product, operation Mode is: A*(B:0x75).
DSP Report: operator mul_16ns_8ns_23_1_1_U1680/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1680/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2868/tmp_product, operation Mode is: A*(B:0x3ff9e).
DSP Report: operator mul_16ns_8s_24_1_1_U2868/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2868/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2343/tmp_product, operation Mode is: A*(B:0x3ff8e).
DSP Report: operator mul_16ns_8s_24_1_1_U2343/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2343/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2374/tmp_product, operation Mode is: A*(B:0x8c).
DSP Report: operator mul_16ns_9ns_24_1_1_U2374/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2374/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3080/tmp_product, operation Mode is: A2*(B:0x3ffcd).
DSP Report: register mul_16ns_7s_23_1_1_U3080/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3080/tmp_product.
DSP Report: operator mul_16ns_7s_23_1_1_U3080/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3080/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1428/tmp_product, operation Mode is: A*(B:0x3ff35).
DSP Report: operator mul_16ns_9s_25_1_1_U1428/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1428/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1456/tmp_product, operation Mode is: A*(B:0x3ff4e).
DSP Report: operator mul_16ns_9s_25_1_1_U1456/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1456/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2172/tmp_product, operation Mode is: A*(B:0x3ffc6).
DSP Report: operator mul_16ns_7s_23_1_1_U2172/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2172/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3009/tmp_product, operation Mode is: A*(B:0x3ffda).
DSP Report: operator mul_16ns_7s_23_1_1_U3009/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3009/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2541/tmp_product, operation Mode is: A*(B:0x85).
DSP Report: operator mul_16ns_9ns_24_1_1_U2541/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2541/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U940/tmp_product, operation Mode is: A*(B:0x3fe0f).
DSP Report: operator mul_16ns_10s_26_1_1_U940/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U940/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2010/tmp_product, operation Mode is: A*(B:0x3fe1a).
DSP Report: operator mul_16ns_10s_26_1_1_U2010/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2010/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U922/tmp_product, operation Mode is: A*(B:0xce).
DSP Report: operator mul_16ns_9ns_24_1_1_U922/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U922/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1738/tmp_product, operation Mode is: A*(B:0xaf).
DSP Report: operator mul_16ns_9ns_24_1_1_U1738/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1738/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2506/tmp_product, operation Mode is: A*(B:0x47).
DSP Report: operator mul_16ns_8ns_23_1_1_U2506/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2506/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U799/tmp_product, operation Mode is: A*(B:0x3ffd1).
DSP Report: operator mul_16ns_7s_23_1_1_U799/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U799/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1746/tmp_product, operation Mode is: A*(B:0x3ffcd).
DSP Report: operator mul_16ns_7s_23_1_1_U1746/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1746/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2092/tmp_product, operation Mode is: A*(B:0x3fcef).
DSP Report: operator mul_16ns_11s_27_1_1_U2092/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2092/tmp_product.
DSP Report: Generating DSP add_ln58_1769_reg_36015748_reg, operation Mode is: C+A*(B:0x3fbf6).
DSP Report: register add_ln58_1769_reg_36015748_reg is absorbed into DSP add_ln58_1769_reg_36015748_reg.
DSP Report: operator add_ln58_1769_fu_35986554_p2 is absorbed into DSP add_ln58_1769_reg_36015748_reg.
DSP Report: operator mul_16ns_12s_28_1_1_U2462/tmp_product is absorbed into DSP add_ln58_1769_reg_36015748_reg.
DSP Report: Generating DSP mult_2676_reg_6507592_reg, operation Mode is: (A*(B:0x3fa73))'.
DSP Report: register mult_2676_reg_6507592_reg is absorbed into DSP mult_2676_reg_6507592_reg.
DSP Report: operator mul_16ns_12s_28_1_1_U1008/tmp_product is absorbed into DSP mult_2676_reg_6507592_reg.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3102/tmp_product, operation Mode is: A*(B:0x3ff42).
DSP Report: operator mul_16ns_9s_25_1_1_U3102/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3102/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1491/tmp_product, operation Mode is: A*(B:0x322).
DSP Report: operator mul_16ns_11ns_26_1_1_U1491/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1491/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U800/tmp_product, operation Mode is: A*(B:0x132).
DSP Report: operator mul_16ns_10ns_25_1_1_U800/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U800/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1602/tmp_product, operation Mode is: A*(B:0x3fefb).
DSP Report: operator mul_16ns_10s_26_1_1_U1602/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1602/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U892/tmp_product, operation Mode is: A*(B:0x3fe21).
DSP Report: operator mul_16ns_10s_26_1_1_U892/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U892/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2143/tmp_product, operation Mode is: A*(B:0x3fe0c).
DSP Report: operator mul_16ns_10s_26_1_1_U2143/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2143/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U557/tmp_product, operation Mode is: A*(B:0x3fe1b).
DSP Report: operator mul_16ns_10s_26_1_1_U557/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U557/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1468/tmp_product, operation Mode is: A*(B:0x3fed3).
DSP Report: operator mul_16ns_10s_26_1_1_U1468/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1468/tmp_product.
DSP Report: Generating DSP mult_2223_reg_34837927_reg, operation Mode is: (A2*(B:0x3fbea))'.
DSP Report: register mult_2223_reg_34837927_reg is absorbed into DSP mult_2223_reg_34837927_reg.
DSP Report: register mult_2223_reg_34837927_reg is absorbed into DSP mult_2223_reg_34837927_reg.
DSP Report: operator mul_16ns_12s_28_1_1_U863/tmp_product is absorbed into DSP mult_2223_reg_34837927_reg.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1961/tmp_product, operation Mode is: A*(B:0x3ff3a).
DSP Report: operator mul_16ns_9s_25_1_1_U1961/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1961/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2259/tmp_product, operation Mode is: A*(B:0x3ff29).
DSP Report: operator mul_16ns_9s_25_1_1_U2259/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2259/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2663/tmp_product, operation Mode is: A*(B:0x3ffcf).
DSP Report: operator mul_16ns_7s_23_1_1_U2663/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2663/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U727/tmp_product, operation Mode is: A*(B:0x3ffd7).
DSP Report: operator mul_16ns_7s_23_1_1_U727/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U727/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2852/tmp_product, operation Mode is: A*(B:0x3ff8e).
DSP Report: operator mul_16ns_8s_24_1_1_U2852/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2852/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1399/tmp_product, operation Mode is: A*(B:0x3ff94).
DSP Report: operator mul_16ns_8s_24_1_1_U1399/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1399/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1299/tmp_product, operation Mode is: A*(B:0x3ffb3).
DSP Report: operator mul_16ns_8s_24_1_1_U1299/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1299/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2662/tmp_product, operation Mode is: A*(B:0x3ff83).
DSP Report: operator mul_16ns_8s_24_1_1_U2662/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2662/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2289/tmp_product, operation Mode is: A*(B:0x92).
DSP Report: operator mul_16ns_9ns_24_1_1_U2289/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2289/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2752/tmp_product, operation Mode is: A*(B:0x3ff73).
DSP Report: operator mul_16ns_9s_25_1_1_U2752/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2752/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2996/tmp_product, operation Mode is: A*(B:0x3ffda).
DSP Report: operator mul_16ns_7s_23_1_1_U2996/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2996/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1908/tmp_product, operation Mode is: A*(B:0x3ff68).
DSP Report: operator mul_16ns_9s_25_1_1_U1908/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1908/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1709/tmp_product, operation Mode is: A*(B:0x3ff8c).
DSP Report: operator mul_16ns_8s_24_1_1_U1709/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1709/tmp_product.
DSP Report: Generating DSP add_ln58_2034_fu_35987944_p2, operation Mode is: C+A*(B:0x3ff76).
DSP Report: operator add_ln58_2034_fu_35987944_p2 is absorbed into DSP add_ln58_2034_fu_35987944_p2.
DSP Report: operator mul_16ns_9s_25_1_1_U1870/tmp_product is absorbed into DSP add_ln58_2034_fu_35987944_p2.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U983/tmp_product, operation Mode is: A*(B:0xac).
DSP Report: operator mul_16ns_9ns_24_1_1_U983/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U983/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U649/tmp_product, operation Mode is: A*(B:0x3ff99).
DSP Report: operator mul_16ns_8s_24_1_1_U649/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U649/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2762/tmp_product, operation Mode is: A*(B:0x3ffa7).
DSP Report: operator mul_16ns_8s_24_1_1_U2762/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2762/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2581/tmp_product, operation Mode is: A*(B:0x3ff97).
DSP Report: operator mul_16ns_8s_24_1_1_U2581/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2581/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1540/tmp_product, operation Mode is: A*(B:0x46).
DSP Report: operator mul_16ns_8ns_23_1_1_U1540/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1540/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U592/tmp_product, operation Mode is: A*(B:0x3ffc5).
DSP Report: operator mul_16ns_7s_23_1_1_U592/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U592/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2975/tmp_product, operation Mode is: A*(B:0x3ff9f).
DSP Report: operator mul_16ns_8s_24_1_1_U2975/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2975/tmp_product.
DSP Report: Generating DSP add_ln58_3753_fu_35996742_p2, operation Mode is: C+A*(B:0x3ff79).
DSP Report: operator add_ln58_3753_fu_35996742_p2 is absorbed into DSP add_ln58_3753_fu_35996742_p2.
DSP Report: operator mul_16ns_9s_25_1_1_U538/tmp_product is absorbed into DSP add_ln58_3753_fu_35996742_p2.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2564/tmp_product, operation Mode is: A*(B:0x3ffb4).
DSP Report: operator mul_16ns_8s_24_1_1_U2564/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2564/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2297/tmp_product, operation Mode is: A*(B:0x9b).
DSP Report: operator mul_16ns_9ns_24_1_1_U2297/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2297/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1079/tmp_product, operation Mode is: A*(B:0x3ffab).
DSP Report: operator mul_16ns_8s_24_1_1_U1079/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1079/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U571/tmp_product, operation Mode is: A*(B:0x3ffb9).
DSP Report: operator mul_16ns_8s_24_1_1_U571/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U571/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1523/tmp_product, operation Mode is: A*(B:0x3ffaa).
DSP Report: operator mul_16ns_8s_24_1_1_U1523/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1523/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1811/tmp_product, operation Mode is: A*(B:0x3ffaf).
DSP Report: operator mul_16ns_8s_24_1_1_U1811/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1811/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U998/tmp_product, operation Mode is: A*(B:0x3ff42).
DSP Report: operator mul_16ns_9s_25_1_1_U998/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U998/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U836/tmp_product, operation Mode is: A*(B:0x3ff5b).
DSP Report: operator mul_16ns_9s_25_1_1_U836/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U836/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U692/tmp_product, operation Mode is: A*(B:0x3ffac).
DSP Report: operator mul_16ns_8s_24_1_1_U692/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U692/tmp_product.
DSP Report: Generating DSP add_ln58_3509_fu_35995475_p2, operation Mode is: C+A*(B:0x3ff6a).
DSP Report: operator add_ln58_3509_fu_35995475_p2 is absorbed into DSP add_ln58_3509_fu_35995475_p2.
DSP Report: operator mul_16ns_9s_25_1_1_U928/tmp_product is absorbed into DSP add_ln58_3509_fu_35995475_p2.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3109/tmp_product, operation Mode is: A*(B:0x3ffd9).
DSP Report: operator mul_16ns_7s_23_1_1_U3109/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3109/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U700/tmp_product, operation Mode is: A*(B:0x3ffc6).
DSP Report: operator mul_16ns_7s_23_1_1_U700/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U700/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1581/tmp_product, operation Mode is: A*(B:0x87).
DSP Report: operator mul_16ns_9ns_24_1_1_U1581/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1581/tmp_product.
DSP Report: Generating DSP mult_977_reg_6506448_reg, operation Mode is: (A*(B:0x167))'.
DSP Report: register mult_977_reg_6506448_reg is absorbed into DSP mult_977_reg_6506448_reg.
DSP Report: operator mul_16ns_10ns_25_1_1_U2420/tmp_product is absorbed into DSP mult_977_reg_6506448_reg.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U2713/tmp_product, operation Mode is: A*(B:0x3fb3d).
DSP Report: operator mul_16ns_12s_28_1_1_U2713/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U2713/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1126/tmp_product, operation Mode is: A*(B:0xb3).
DSP Report: operator mul_16ns_9ns_24_1_1_U1126/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1126/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1988/tmp_product, operation Mode is: A*(B:0x3ffa1).
DSP Report: operator mul_16ns_8s_24_1_1_U1988/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1988/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2261/tmp_product, operation Mode is: A*(B:0x3fce7).
DSP Report: operator mul_16ns_11s_27_1_1_U2261/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2261/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U815/tmp_product, operation Mode is: A*(B:0x3fdd2).
DSP Report: operator mul_16ns_11s_27_1_1_U815/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U815/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1614/tmp_product, operation Mode is: A*(B:0x155).
DSP Report: operator mul_16ns_10ns_25_1_1_U1614/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1614/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U958/tmp_product, operation Mode is: A*(B:0x1e3).
DSP Report: operator mul_16ns_10ns_25_1_1_U958/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U958/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1897/tmp_product, operation Mode is: A*(B:0xd1).
DSP Report: operator mul_16ns_9ns_24_1_1_U1897/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1897/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1890/tmp_product, operation Mode is: A*(B:0x3ffdb).
DSP Report: operator mul_16ns_7s_23_1_1_U1890/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1890/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1745/tmp_product, operation Mode is: A*(B:0xee).
DSP Report: operator mul_16ns_9ns_24_1_1_U1745/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1745/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2958/tmp_product, operation Mode is: A*(B:0x3ffa3).
DSP Report: operator mul_16ns_8s_24_1_1_U2958/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2958/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1795/tmp_product, operation Mode is: A*(B:0x3ffaf).
DSP Report: operator mul_16ns_8s_24_1_1_U1795/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1795/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1031/tmp_product, operation Mode is: A*(B:0x3ff9c).
DSP Report: operator mul_16ns_8s_24_1_1_U1031/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1031/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2317/tmp_product, operation Mode is: A*(B:0x3ff95).
DSP Report: operator mul_16ns_8s_24_1_1_U2317/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2317/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U519/tmp_product, operation Mode is: A*(B:0xe6).
DSP Report: operator mul_16ns_9ns_24_1_1_U519/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U519/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2088/tmp_product, operation Mode is: A*(B:0xdc).
DSP Report: operator mul_16ns_9ns_24_1_1_U2088/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2088/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2552/tmp_product, operation Mode is: A*(B:0x3fd6d).
DSP Report: operator mul_16ns_11s_27_1_1_U2552/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2552/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3077/tmp_product, operation Mode is: A*(B:0x3ff97).
DSP Report: operator mul_16ns_8s_24_1_1_U3077/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3077/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1120/tmp_product, operation Mode is: A*(B:0x3ffad).
DSP Report: operator mul_16ns_8s_24_1_1_U1120/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1120/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2759/tmp_product, operation Mode is: A*(B:0x3ffb5).
DSP Report: operator mul_16ns_8s_24_1_1_U2759/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2759/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1216/tmp_product, operation Mode is: A*(B:0xd0).
DSP Report: operator mul_16ns_9ns_24_1_1_U1216/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1216/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1283/tmp_product, operation Mode is: A*(B:0x3ffb7).
DSP Report: operator mul_16ns_8s_24_1_1_U1283/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1283/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1068/tmp_product, operation Mode is: A*(B:0x3ffaf).
DSP Report: operator mul_16ns_8s_24_1_1_U1068/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1068/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1643/tmp_product, operation Mode is: A*(B:0x3ffa7).
DSP Report: operator mul_16ns_8s_24_1_1_U1643/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1643/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2447/tmp_product, operation Mode is: A*(B:0xe6).
DSP Report: operator mul_16ns_9ns_24_1_1_U2447/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2447/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2656/tmp_product, operation Mode is: A*(B:0x3ffb3).
DSP Report: operator mul_16ns_8s_24_1_1_U2656/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2656/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2350/tmp_product, operation Mode is: A*(B:0xd5).
DSP Report: operator mul_16ns_9ns_24_1_1_U2350/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2350/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1733/tmp_product, operation Mode is: A*(B:0x85).
DSP Report: operator mul_16ns_9ns_24_1_1_U1733/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1733/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U927/tmp_product, operation Mode is: A*(B:0x9f).
DSP Report: operator mul_16ns_9ns_24_1_1_U927/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U927/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1494/tmp_product, operation Mode is: A*(B:0x99).
DSP Report: operator mul_16ns_9ns_24_1_1_U1494/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1494/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3091/tmp_product, operation Mode is: A*(B:0x83).
DSP Report: operator mul_16ns_9ns_24_1_1_U3091/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3091/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2244/tmp_product, operation Mode is: A*(B:0x9e).
DSP Report: operator mul_16ns_9ns_24_1_1_U2244/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2244/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2599/tmp_product, operation Mode is: A*(B:0xe5).
DSP Report: operator mul_16ns_9ns_24_1_1_U2599/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2599/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2751/tmp_product, operation Mode is: A*(B:0x3ffab).
DSP Report: operator mul_16ns_8s_24_1_1_U2751/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2751/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2264/tmp_product, operation Mode is: A*(B:0x2a9).
DSP Report: operator mul_16ns_11ns_26_1_1_U2264/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2264/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2013/tmp_product, operation Mode is: A*(B:0x3ff62).
DSP Report: operator mul_16ns_9s_25_1_1_U2013/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2013/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1853/tmp_product, operation Mode is: A*(B:0x3ff22).
DSP Report: operator mul_16ns_9s_25_1_1_U1853/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1853/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2801/tmp_product, operation Mode is: A*(B:0x3ff25).
DSP Report: operator mul_16ns_9s_25_1_1_U2801/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2801/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2451/tmp_product, operation Mode is: A*(B:0x3ff9b).
DSP Report: operator mul_16ns_8s_24_1_1_U2451/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2451/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3082/tmp_product, operation Mode is: A*(B:0x3ffae).
DSP Report: operator mul_16ns_8s_24_1_1_U3082/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3082/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2936/tmp_product, operation Mode is: A*(B:0x3ffbb).
DSP Report: operator mul_16ns_8s_24_1_1_U2936/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2936/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1737/tmp_product, operation Mode is: A*(B:0x3ffb1).
DSP Report: operator mul_16ns_8s_24_1_1_U1737/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1737/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1789/tmp_product, operation Mode is: A*(B:0x3ff96).
DSP Report: operator mul_16ns_8s_24_1_1_U1789/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1789/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U517/tmp_product, operation Mode is: A*(B:0x3ff1e).
DSP Report: operator mul_16ns_9s_25_1_1_U517/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U517/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3018/tmp_product, operation Mode is: A*(B:0x3ff74).
DSP Report: operator mul_16ns_9s_25_1_1_U3018/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3018/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2449/tmp_product, operation Mode is: A*(B:0x3ff6e).
DSP Report: operator mul_16ns_9s_25_1_1_U2449/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2449/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2496/tmp_product, operation Mode is: A*(B:0x3ff0d).
DSP Report: operator mul_16ns_9s_25_1_1_U2496/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2496/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2981/tmp_product, operation Mode is: A*(B:0x3ff59).
DSP Report: operator mul_16ns_9s_25_1_1_U2981/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2981/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2845/tmp_product, operation Mode is: A*(B:0x3ff6d).
DSP Report: operator mul_16ns_9s_25_1_1_U2845/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2845/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2794/tmp_product, operation Mode is: A*(B:0x3ff76).
DSP Report: operator mul_16ns_9s_25_1_1_U2794/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2794/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2413/tmp_product, operation Mode is: A*(B:0x3ff72).
DSP Report: operator mul_16ns_9s_25_1_1_U2413/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2413/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1976/tmp_product, operation Mode is: A*(B:0x3ff94).
DSP Report: operator mul_16ns_8s_24_1_1_U1976/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1976/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1471/tmp_product, operation Mode is: A*(B:0x2b9).
DSP Report: operator mul_16ns_11ns_26_1_1_U1471/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1471/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1873/tmp_product, operation Mode is: A*(B:0x85).
DSP Report: operator mul_16ns_9ns_24_1_1_U1873/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1873/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U902/tmp_product, operation Mode is: A*(B:0x3ffbd).
DSP Report: operator mul_16ns_8s_24_1_1_U902/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U902/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U527/tmp_product, operation Mode is: A*(B:0x1b9).
DSP Report: operator mul_16ns_10ns_25_1_1_U527/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U527/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1387/tmp_product, operation Mode is: A*(B:0xa2).
DSP Report: operator mul_16ns_9ns_24_1_1_U1387/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1387/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U873/tmp_product, operation Mode is: A*(B:0x3df).
DSP Report: operator mul_16ns_11ns_26_1_1_U873/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U873/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2561/tmp_product, operation Mode is: A2*(B:0x3c7).
DSP Report: register mul_16ns_11ns_26_1_1_U2561/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2561/tmp_product.
DSP Report: operator mul_16ns_11ns_26_1_1_U2561/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2561/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1018/tmp_product, operation Mode is: A*(B:0x2e5).
DSP Report: operator mul_16ns_11ns_26_1_1_U1018/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1018/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U944/tmp_product, operation Mode is: A*(B:0x14b).
DSP Report: operator mul_16ns_10ns_25_1_1_U944/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U944/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U795/tmp_product, operation Mode is: A*(B:0x11c).
DSP Report: operator mul_16ns_10ns_25_1_1_U795/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U795/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1045/tmp_product, operation Mode is: A*(B:0x1a3).
DSP Report: operator mul_16ns_10ns_25_1_1_U1045/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1045/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2444/tmp_product, operation Mode is: A*(B:0x3ff59).
DSP Report: operator mul_16ns_9s_25_1_1_U2444/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2444/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2896/tmp_product, operation Mode is: A*(B:0x3ff6b).
DSP Report: operator mul_16ns_9s_25_1_1_U2896/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2896/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U577/tmp_product, operation Mode is: A*(B:0x3ff74).
DSP Report: operator mul_16ns_9s_25_1_1_U577/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U577/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1082/tmp_product, operation Mode is: A*(B:0x3ff97).
DSP Report: operator mul_16ns_8s_24_1_1_U1082/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1082/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U805/tmp_product, operation Mode is: A*(B:0x129).
DSP Report: operator mul_16ns_10ns_25_1_1_U805/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U805/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U646/tmp_product, operation Mode is: A*(B:0x3ff79).
DSP Report: operator mul_16ns_9s_25_1_1_U646/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U646/tmp_product.
DSP Report: Generating DSP add_ln58_3831_fu_35997119_p2, operation Mode is: C+A*(B:0x3fea4).
DSP Report: operator add_ln58_3831_fu_35997119_p2 is absorbed into DSP add_ln58_3831_fu_35997119_p2.
DSP Report: operator mul_16ns_10s_26_1_1_U895/tmp_product is absorbed into DSP add_ln58_3831_fu_35997119_p2.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2371/tmp_product, operation Mode is: A*(B:0x91).
DSP Report: operator mul_16ns_9ns_24_1_1_U2371/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2371/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1145/tmp_product, operation Mode is: A*(B:0x3ffa1).
DSP Report: operator mul_16ns_8s_24_1_1_U1145/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1145/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2203/tmp_product, operation Mode is: A*(B:0x3ff97).
DSP Report: operator mul_16ns_8s_24_1_1_U2203/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2203/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1659/tmp_product, operation Mode is: A*(B:0x3ff85).
DSP Report: operator mul_16ns_8s_24_1_1_U1659/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1659/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2813/tmp_product, operation Mode is: A*(B:0x3ffb7).
DSP Report: operator mul_16ns_8s_24_1_1_U2813/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2813/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1945/tmp_product, operation Mode is: A*(B:0x3ff83).
DSP Report: operator mul_16ns_8s_24_1_1_U1945/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1945/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1016/tmp_product, operation Mode is: A*(B:0x3ffb5).
DSP Report: operator mul_16ns_8s_24_1_1_U1016/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1016/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3045/tmp_product, operation Mode is: A*(B:0x3ffa8).
DSP Report: operator mul_16ns_8s_24_1_1_U3045/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3045/tmp_product.
DSP Report: Generating DSP mult_2869_reg_6506994_reg, operation Mode is: (A*(B:0x122))'.
DSP Report: register mult_2869_reg_6506994_reg is absorbed into DSP mult_2869_reg_6506994_reg.
DSP Report: operator mul_16ns_10ns_25_1_1_U1014/tmp_product is absorbed into DSP mult_2869_reg_6506994_reg.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2265/tmp_product, operation Mode is: A*(B:0x3ffbb).
DSP Report: operator mul_16ns_8s_24_1_1_U2265/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2265/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2536/tmp_product, operation Mode is: A*(B:0x3ff3f).
DSP Report: operator mul_16ns_9s_25_1_1_U2536/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2536/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2333/tmp_product, operation Mode is: A*(B:0x3ff23).
DSP Report: operator mul_16ns_9s_25_1_1_U2333/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2333/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1109/tmp_product, operation Mode is: A*(B:0x87).
DSP Report: operator mul_16ns_9ns_24_1_1_U1109/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1109/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1174/tmp_product, operation Mode is: A*(B:0x95).
DSP Report: operator mul_16ns_9ns_24_1_1_U1174/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1174/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1496/tmp_product, operation Mode is: A*(B:0xc4).
DSP Report: operator mul_16ns_9ns_24_1_1_U1496/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1496/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1112/tmp_product, operation Mode is: A*(B:0xbb).
DSP Report: operator mul_16ns_9ns_24_1_1_U1112/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1112/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2897/tmp_product, operation Mode is: A*(B:0x3ff31).
DSP Report: operator mul_16ns_9s_25_1_1_U2897/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2897/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2309/tmp_product, operation Mode is: A*(B:0x3ff3f).
DSP Report: operator mul_16ns_9s_25_1_1_U2309/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2309/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2882/tmp_product, operation Mode is: A*(B:0x14f).
DSP Report: operator mul_16ns_10ns_25_1_1_U2882/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2882/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2790/tmp_product, operation Mode is: A*(B:0x1a3).
DSP Report: operator mul_16ns_10ns_25_1_1_U2790/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2790/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1517/tmp_product, operation Mode is: A*(B:0x1df).
DSP Report: operator mul_16ns_10ns_25_1_1_U1517/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1517/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2969/tmp_product, operation Mode is: A*(B:0x173).
DSP Report: operator mul_16ns_10ns_25_1_1_U2969/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2969/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1486/tmp_product, operation Mode is: A*(B:0x15f).
DSP Report: operator mul_16ns_10ns_25_1_1_U1486/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1486/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1848/tmp_product, operation Mode is: A*(B:0x11c).
DSP Report: operator mul_16ns_10ns_25_1_1_U1848/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1848/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1943/tmp_product, operation Mode is: A*(B:0x190).
DSP Report: operator mul_16ns_10ns_25_1_1_U1943/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1943/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1891/tmp_product, operation Mode is: A*(B:0x17a).
DSP Report: operator mul_16ns_10ns_25_1_1_U1891/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1891/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3021/tmp_product, operation Mode is: A*(B:0x3ff0c).
DSP Report: operator mul_16ns_9s_25_1_1_U3021/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3021/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U962/tmp_product, operation Mode is: A*(B:0x3ff1a).
DSP Report: operator mul_16ns_9s_25_1_1_U962/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U962/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2504/tmp_product, operation Mode is: A*(B:0x1e1).
DSP Report: operator mul_16ns_10ns_25_1_1_U2504/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2504/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2498/tmp_product, operation Mode is: A*(B:0x1a1).
DSP Report: operator mul_16ns_10ns_25_1_1_U2498/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2498/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1933/tmp_product, operation Mode is: A*(B:0x3fe71).
DSP Report: operator mul_16ns_10s_26_1_1_U1933/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1933/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U546/tmp_product, operation Mode is: A*(B:0x3feac).
DSP Report: operator mul_16ns_10s_26_1_1_U546/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U546/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1969/tmp_product, operation Mode is: A*(B:0x3fe06).
DSP Report: operator mul_16ns_10s_26_1_1_U1969/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1969/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3050/tmp_product, operation Mode is: A*(B:0x3fd08).
DSP Report: operator mul_16ns_11s_27_1_1_U3050/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3050/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2201/tmp_product, operation Mode is: A*(B:0x3fd98).
DSP Report: operator mul_16ns_11s_27_1_1_U2201/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2201/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U880/tmp_product, operation Mode is: A*(B:0x3feab).
DSP Report: operator mul_16ns_10s_26_1_1_U880/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U880/tmp_product.
DSP Report: Generating DSP add_ln58_2173_fu_35988623_p2, operation Mode is: C+A*(B:0x3fd5c).
DSP Report: operator add_ln58_2173_fu_35988623_p2 is absorbed into DSP add_ln58_2173_fu_35988623_p2.
DSP Report: operator mul_16ns_11s_27_1_1_U1438/tmp_product is absorbed into DSP add_ln58_2173_fu_35988623_p2.
DSP Report: Generating DSP mult_881_reg_6507185_reg, operation Mode is: (A*(B:0x3fc12))'.
DSP Report: register mult_881_reg_6507185_reg is absorbed into DSP mult_881_reg_6507185_reg.
DSP Report: operator mul_16ns_11s_27_1_1_U2718/tmp_product is absorbed into DSP mult_881_reg_6507185_reg.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U783/tmp_product, operation Mode is: A*(B:0x3ff67).
DSP Report: operator mul_16ns_9s_25_1_1_U783/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U783/tmp_product.
DSP Report: Generating DSP add_ln58_888_fu_35982198_p2, operation Mode is: C+A*(B:0x3fed0).
DSP Report: operator add_ln58_888_fu_35982198_p2 is absorbed into DSP add_ln58_888_fu_35982198_p2.
DSP Report: operator mul_16ns_10s_26_1_1_U653/tmp_product is absorbed into DSP add_ln58_888_fu_35982198_p2.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2380/tmp_product, operation Mode is: A*(B:0x1dc).
DSP Report: operator mul_16ns_10ns_25_1_1_U2380/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2380/tmp_product.
DSP Report: Generating DSP mult_1299_reg_6507188_reg, operation Mode is: (A*(B:0x3fdb5))'.
DSP Report: register mult_1299_reg_6507188_reg is absorbed into DSP mult_1299_reg_6507188_reg.
DSP Report: operator mul_16ns_11s_27_1_1_U2715/tmp_product is absorbed into DSP mult_1299_reg_6507188_reg.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1992/tmp_product, operation Mode is: A*(B:0xd2).
DSP Report: operator mul_16ns_9ns_24_1_1_U1992/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1992/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3108/tmp_product, operation Mode is: A*(B:0xf2).
DSP Report: operator mul_16ns_9ns_24_1_1_U3108/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3108/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2149/tmp_product, operation Mode is: A*(B:0x175).
DSP Report: operator mul_16ns_10ns_25_1_1_U2149/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2149/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2984/tmp_product, operation Mode is: A*(B:0x190).
DSP Report: operator mul_16ns_10ns_25_1_1_U2984/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2984/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U867/tmp_product, operation Mode is: A*(B:0x12f).
DSP Report: operator mul_16ns_10ns_25_1_1_U867/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U867/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1640/tmp_product, operation Mode is: A*(B:0x107).
DSP Report: operator mul_16ns_10ns_25_1_1_U1640/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1640/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2207/tmp_product, operation Mode is: A*(B:0x3ff1d).
DSP Report: operator mul_16ns_9s_25_1_1_U2207/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2207/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3146/tmp_product, operation Mode is: A*(B:0x17c).
DSP Report: operator mul_16ns_10ns_25_1_1_U3146/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3146/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1135/tmp_product, operation Mode is: A*(B:0x1db).
DSP Report: operator mul_16ns_10ns_25_1_1_U1135/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1135/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U552/tmp_product, operation Mode is: A*(B:0x138).
DSP Report: operator mul_16ns_10ns_25_1_1_U552/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U552/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1325/tmp_product, operation Mode is: A*(B:0x1ec).
DSP Report: operator mul_16ns_10ns_25_1_1_U1325/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1325/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2574/tmp_product, operation Mode is: A*(B:0x19d).
DSP Report: operator mul_16ns_10ns_25_1_1_U2574/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2574/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U941/tmp_product, operation Mode is: A*(B:0x118).
DSP Report: operator mul_16ns_10ns_25_1_1_U941/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U941/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2558/tmp_product, operation Mode is: A*(B:0x3ff95).
DSP Report: operator mul_16ns_8s_24_1_1_U2558/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2558/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U535/tmp_product, operation Mode is: A*(B:0x1e4).
DSP Report: operator mul_16ns_10ns_25_1_1_U535/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U535/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2332/tmp_product, operation Mode is: A*(B:0x170).
DSP Report: operator mul_16ns_10ns_25_1_1_U2332/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2332/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2326/tmp_product, operation Mode is: A*(B:0x138).
DSP Report: operator mul_16ns_10ns_25_1_1_U2326/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2326/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2924/tmp_product, operation Mode is: A*(B:0x133).
DSP Report: operator mul_16ns_10ns_25_1_1_U2924/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2924/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2437/tmp_product, operation Mode is: A*(B:0x149).
DSP Report: operator mul_16ns_10ns_25_1_1_U2437/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2437/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1565/tmp_product, operation Mode is: A*(B:0x12b).
DSP Report: operator mul_16ns_10ns_25_1_1_U1565/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1565/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2328/tmp_product, operation Mode is: A*(B:0x186).
DSP Report: operator mul_16ns_10ns_25_1_1_U2328/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2328/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1644/tmp_product, operation Mode is: A*(B:0x13f).
DSP Report: operator mul_16ns_10ns_25_1_1_U1644/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1644/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2237/tmp_product, operation Mode is: A*(B:0x12e).
DSP Report: operator mul_16ns_10ns_25_1_1_U2237/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2237/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U937/tmp_product, operation Mode is: A*(B:0x129).
DSP Report: operator mul_16ns_10ns_25_1_1_U937/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U937/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2676/tmp_product, operation Mode is: A*(B:0x1c2).
DSP Report: operator mul_16ns_10ns_25_1_1_U2676/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2676/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2306/tmp_product, operation Mode is: A*(B:0x1a6).
DSP Report: operator mul_16ns_10ns_25_1_1_U2306/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2306/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U776/tmp_product, operation Mode is: A*(B:0x1ec).
DSP Report: operator mul_16ns_10ns_25_1_1_U776/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U776/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2671/tmp_product, operation Mode is: A*(B:0x3ff3c).
DSP Report: operator mul_16ns_9s_25_1_1_U2671/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2671/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U686/tmp_product, operation Mode is: A*(B:0x3feb5).
DSP Report: operator mul_16ns_10s_26_1_1_U686/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U686/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2474/tmp_product, operation Mode is: A*(B:0x3fecc).
DSP Report: operator mul_16ns_10s_26_1_1_U2474/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2474/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2553/tmp_product, operation Mode is: A*(B:0x92).
DSP Report: operator mul_16ns_9ns_24_1_1_U2553/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2553/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1322/tmp_product, operation Mode is: A*(B:0x3ff89).
DSP Report: operator mul_16ns_8s_24_1_1_U1322/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1322/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1755/tmp_product, operation Mode is: A*(B:0x3fe14).
DSP Report: operator mul_16ns_10s_26_1_1_U1755/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1755/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3068/tmp_product, operation Mode is: A*(B:0x28c).
DSP Report: operator mul_16ns_11ns_26_1_1_U3068/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3068/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2879/tmp_product, operation Mode is: A*(B:0x17d).
DSP Report: operator mul_16ns_10ns_25_1_1_U2879/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2879/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1465/tmp_product, operation Mode is: A*(B:0x134).
DSP Report: operator mul_16ns_10ns_25_1_1_U1465/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1465/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2844/tmp_product, operation Mode is: A*(B:0x3ff3b).
DSP Report: operator mul_16ns_9s_25_1_1_U2844/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2844/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1382/tmp_product, operation Mode is: A*(B:0x1c3).
DSP Report: operator mul_16ns_10ns_25_1_1_U1382/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1382/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1972/tmp_product, operation Mode is: A*(B:0x3ff4d).
DSP Report: operator mul_16ns_9s_25_1_1_U1972/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1972/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U508/tmp_product, operation Mode is: A*(B:0x3ff4f).
DSP Report: operator mul_16ns_9s_25_1_1_U508/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U508/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2885/tmp_product, operation Mode is: A*(B:0x1f7).
DSP Report: operator mul_16ns_10ns_25_1_1_U2885/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2885/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2346/tmp_product, operation Mode is: A*(B:0x15c).
DSP Report: operator mul_16ns_10ns_25_1_1_U2346/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2346/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1497/tmp_product, operation Mode is: A*(B:0x10a).
DSP Report: operator mul_16ns_10ns_25_1_1_U1497/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1497/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3002/tmp_product, operation Mode is: A*(B:0x170).
DSP Report: operator mul_16ns_10ns_25_1_1_U3002/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3002/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1357/tmp_product, operation Mode is: A*(B:0x3ff9a).
DSP Report: operator mul_16ns_8s_24_1_1_U1357/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1357/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1605/tmp_product, operation Mode is: A*(B:0x3ffb2).
DSP Report: operator mul_16ns_8s_24_1_1_U1605/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1605/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1705/tmp_product, operation Mode is: A*(B:0x3ff98).
DSP Report: operator mul_16ns_8s_24_1_1_U1705/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1705/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1987/tmp_product, operation Mode is: A*(B:0x1e8).
DSP Report: operator mul_16ns_10ns_25_1_1_U1987/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1987/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2575/tmp_product, operation Mode is: A*(B:0x1e9).
DSP Report: operator mul_16ns_10ns_25_1_1_U2575/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2575/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2956/tmp_product, operation Mode is: A*(B:0x19c).
DSP Report: operator mul_16ns_10ns_25_1_1_U2956/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2956/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U648/tmp_product, operation Mode is: A*(B:0x177).
DSP Report: operator mul_16ns_10ns_25_1_1_U648/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U648/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U725/tmp_product, operation Mode is: A*(B:0x114).
DSP Report: operator mul_16ns_10ns_25_1_1_U725/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U725/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1957/tmp_product, operation Mode is: A*(B:0x3ffa7).
DSP Report: operator mul_16ns_8s_24_1_1_U1957/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1957/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2779/tmp_product, operation Mode is: A*(B:0x1d8).
DSP Report: operator mul_16ns_10ns_25_1_1_U2779/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2779/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U934/tmp_product, operation Mode is: A*(B:0x3ff57).
DSP Report: operator mul_16ns_9s_25_1_1_U934/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U934/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U713/tmp_product, operation Mode is: A*(B:0x3ff33).
DSP Report: operator mul_16ns_9s_25_1_1_U713/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U713/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1111/tmp_product, operation Mode is: A*(B:0x3ff2b).
DSP Report: operator mul_16ns_9s_25_1_1_U1111/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1111/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1196/tmp_product, operation Mode is: A*(B:0x3fe1b).
DSP Report: operator mul_16ns_10s_26_1_1_U1196/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1196/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U574/tmp_product, operation Mode is: A*(B:0x3fd8b).
DSP Report: operator mul_16ns_11s_27_1_1_U574/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U574/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1258/tmp_product, operation Mode is: A*(B:0x3ff8b).
DSP Report: operator mul_16ns_8s_24_1_1_U1258/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1258/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U837/tmp_product, operation Mode is: A*(B:0x305).
DSP Report: operator mul_16ns_11ns_26_1_1_U837/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U837/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1333/tmp_product, operation Mode is: A*(B:0x169).
DSP Report: operator mul_16ns_10ns_25_1_1_U1333/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1333/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2325/tmp_product, operation Mode is: A*(B:0x1a2).
DSP Report: operator mul_16ns_10ns_25_1_1_U2325/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2325/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2202/tmp_product, operation Mode is: A*(B:0x190).
DSP Report: operator mul_16ns_10ns_25_1_1_U2202/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2202/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1915/tmp_product, operation Mode is: A*(B:0x18d).
DSP Report: operator mul_16ns_10ns_25_1_1_U1915/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1915/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U935/tmp_product, operation Mode is: A*(B:0x3feef).
DSP Report: operator mul_16ns_10s_26_1_1_U935/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U935/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1958/tmp_product, operation Mode is: A*(B:0x3fe5d).
DSP Report: operator mul_16ns_10s_26_1_1_U1958/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1958/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1087/tmp_product, operation Mode is: A*(B:0x3fee2).
DSP Report: operator mul_16ns_10s_26_1_1_U1087/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1087/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1564/tmp_product, operation Mode is: A*(B:0x3ff1e).
DSP Report: operator mul_16ns_9s_25_1_1_U1564/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1564/tmp_product.
DSP Report: Generating DSP add_ln58_2191_fu_35988719_p2, operation Mode is: C+A*(B:0x3fee2).
DSP Report: operator add_ln58_2191_fu_35988719_p2 is absorbed into DSP add_ln58_2191_fu_35988719_p2.
DSP Report: operator mul_16ns_10s_26_1_1_U2873/tmp_product is absorbed into DSP add_ln58_2191_fu_35988719_p2.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2360/tmp_product, operation Mode is: A*(B:0x3ff4a).
DSP Report: operator mul_16ns_9s_25_1_1_U2360/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2360/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U909/tmp_product, operation Mode is: A*(B:0x3fe0c).
DSP Report: operator mul_16ns_10s_26_1_1_U909/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U909/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1170/tmp_product, operation Mode is: A*(B:0x211).
DSP Report: operator mul_16ns_11ns_26_1_1_U1170/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1170/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2587/tmp_product, operation Mode is: A*(B:0x3ff4b).
DSP Report: operator mul_16ns_9s_25_1_1_U2587/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2587/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1437/tmp_product, operation Mode is: A*(B:0x3ff7a).
DSP Report: operator mul_16ns_9s_25_1_1_U1437/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1437/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3031/tmp_product, operation Mode is: A*(B:0x3ff4b).
DSP Report: operator mul_16ns_9s_25_1_1_U3031/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3031/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1664/tmp_product, operation Mode is: A*(B:0x106).
DSP Report: operator mul_16ns_10ns_25_1_1_U1664/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1664/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U859/tmp_product, operation Mode is: A*(B:0x150).
DSP Report: operator mul_16ns_10ns_25_1_1_U859/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U859/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1200/tmp_product, operation Mode is: A*(B:0x196).
DSP Report: operator mul_16ns_10ns_25_1_1_U1200/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1200/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1086/tmp_product, operation Mode is: A*(B:0x3ff4c).
DSP Report: operator mul_16ns_9s_25_1_1_U1086/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1086/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U702/tmp_product, operation Mode is: A*(B:0x172).
DSP Report: operator mul_16ns_10ns_25_1_1_U702/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U702/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U964/tmp_product, operation Mode is: A*(B:0x3ff85).
DSP Report: operator mul_16ns_8s_24_1_1_U964/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U964/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1665/tmp_product, operation Mode is: A*(B:0x3fec1).
DSP Report: operator mul_16ns_10s_26_1_1_U1665/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1665/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U918/tmp_product, operation Mode is: A*(B:0x3fea8).
DSP Report: operator mul_16ns_10s_26_1_1_U918/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U918/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1473/tmp_product, operation Mode is: A*(B:0x3ff35).
DSP Report: operator mul_16ns_9s_25_1_1_U1473/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1473/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2989/tmp_product, operation Mode is: A*(B:0x3ff1e).
DSP Report: operator mul_16ns_9s_25_1_1_U2989/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2989/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2514/tmp_product, operation Mode is: A*(B:0x293).
DSP Report: operator mul_16ns_11ns_26_1_1_U2514/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2514/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2689/tmp_product, operation Mode is: A*(B:0x199).
DSP Report: operator mul_16ns_10ns_25_1_1_U2689/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2689/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2955/tmp_product, operation Mode is: A*(B:0x3ff45).
DSP Report: operator mul_16ns_9s_25_1_1_U2955/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2955/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2832/tmp_product, operation Mode is: A*(B:0x3ff7d).
DSP Report: operator mul_16ns_9s_25_1_1_U2832/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2832/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1548/tmp_product, operation Mode is: A*(B:0x3ff38).
DSP Report: operator mul_16ns_9s_25_1_1_U1548/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1548/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2278/tmp_product, operation Mode is: A*(B:0x3ff53).
DSP Report: operator mul_16ns_9s_25_1_1_U2278/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2278/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2863/tmp_product, operation Mode is: A*(B:0x231).
DSP Report: operator mul_16ns_11ns_26_1_1_U2863/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2863/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U515/tmp_product, operation Mode is: A*(B:0x3ff6d).
DSP Report: operator mul_16ns_9s_25_1_1_U515/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U515/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2646/tmp_product, operation Mode is: A*(B:0x3ffb7).
DSP Report: operator mul_16ns_8s_24_1_1_U2646/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2646/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2617/tmp_product, operation Mode is: A*(B:0x173).
DSP Report: operator mul_16ns_10ns_25_1_1_U2617/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2617/tmp_product.
DSP Report: Generating DSP mult_767_reg_6507606_reg, operation Mode is: (A*(B:0x3fb46))'.
DSP Report: register mult_767_reg_6507606_reg is absorbed into DSP mult_767_reg_6507606_reg.
DSP Report: operator mul_16ns_12s_28_1_1_U965/tmp_product is absorbed into DSP mult_767_reg_6507606_reg.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1310/tmp_product, operation Mode is: A*(B:0x172).
DSP Report: operator mul_16ns_10ns_25_1_1_U1310/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1310/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U943/tmp_product, operation Mode is: A*(B:0x130).
DSP Report: operator mul_16ns_10ns_25_1_1_U943/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U943/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2457/tmp_product, operation Mode is: A*(B:0x3ff5a).
DSP Report: operator mul_16ns_9s_25_1_1_U2457/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2457/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2710/tmp_product, operation Mode is: A*(B:0x3fec4).
DSP Report: operator mul_16ns_10s_26_1_1_U2710/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2710/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1032/tmp_product, operation Mode is: A*(B:0x3fedd).
DSP Report: operator mul_16ns_10s_26_1_1_U1032/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1032/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1549/tmp_product, operation Mode is: A*(B:0x3fe9d).
DSP Report: operator mul_16ns_10s_26_1_1_U1549/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1549/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2974/tmp_product, operation Mode is: A*(B:0x3fee7).
DSP Report: operator mul_16ns_10s_26_1_1_U2974/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2974/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2482/tmp_product, operation Mode is: A*(B:0x3feda).
DSP Report: operator mul_16ns_10s_26_1_1_U2482/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2482/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1946/tmp_product, operation Mode is: A*(B:0x3fee7).
DSP Report: operator mul_16ns_10s_26_1_1_U1946/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1946/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U820/tmp_product, operation Mode is: A*(B:0x3fe57).
DSP Report: operator mul_16ns_10s_26_1_1_U820/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U820/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3030/tmp_product, operation Mode is: A*(B:0x3fece).
DSP Report: operator mul_16ns_10s_26_1_1_U3030/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3030/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U793/tmp_product, operation Mode is: A*(B:0x3fecc).
DSP Report: operator mul_16ns_10s_26_1_1_U793/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U793/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2639/tmp_product, operation Mode is: A*(B:0x3ff14).
DSP Report: operator mul_16ns_9s_25_1_1_U2639/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2639/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2323/tmp_product, operation Mode is: A*(B:0x3fe83).
DSP Report: operator mul_16ns_10s_26_1_1_U2323/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2323/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U919/tmp_product, operation Mode is: A*(B:0x234).
DSP Report: operator mul_16ns_11ns_26_1_1_U919/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U919/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1058/tmp_product, operation Mode is: A*(B:0x1db).
DSP Report: operator mul_16ns_10ns_25_1_1_U1058/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1058/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2848/tmp_product, operation Mode is: A*(B:0x3ff5e).
DSP Report: operator mul_16ns_9s_25_1_1_U2848/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2848/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1463/tmp_product, operation Mode is: A*(B:0x3ff77).
DSP Report: operator mul_16ns_9s_25_1_1_U1463/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1463/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1243/tmp_product, operation Mode is: A*(B:0x3ff66).
DSP Report: operator mul_16ns_9s_25_1_1_U1243/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1243/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2472/tmp_product, operation Mode is: A*(B:0x3ff6e).
DSP Report: operator mul_16ns_9s_25_1_1_U2472/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2472/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2698/tmp_product, operation Mode is: A*(B:0x144).
DSP Report: operator mul_16ns_10ns_25_1_1_U2698/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2698/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U977/tmp_product, operation Mode is: A*(B:0x155).
DSP Report: operator mul_16ns_10ns_25_1_1_U977/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U977/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2835/tmp_product, operation Mode is: A*(B:0x3ff44).
DSP Report: operator mul_16ns_9s_25_1_1_U2835/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2835/tmp_product.
DSP Report: Generating DSP mult_958_reg_6507298_reg, operation Mode is: (A*(B:0x3fd25))'.
DSP Report: register mult_958_reg_6507298_reg is absorbed into DSP mult_958_reg_6507298_reg.
DSP Report: operator mul_16ns_11s_27_1_1_U2407/tmp_product is absorbed into DSP mult_958_reg_6507298_reg.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1212/tmp_product, operation Mode is: A*(B:0x3fcd3).
DSP Report: operator mul_16ns_11s_27_1_1_U1212/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1212/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1533/tmp_product, operation Mode is: A*(B:0x2ee).
DSP Report: operator mul_16ns_11ns_26_1_1_U1533/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1533/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1095/tmp_product, operation Mode is: A*(B:0x3fe90).
DSP Report: operator mul_16ns_10s_26_1_1_U1095/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1095/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2384/tmp_product, operation Mode is: A*(B:0x3fe9d).
DSP Report: operator mul_16ns_10s_26_1_1_U2384/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2384/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2521/tmp_product, operation Mode is: A*(B:0xa6).
DSP Report: operator mul_16ns_9ns_24_1_1_U2521/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2521/tmp_product.
DSP Report: Generating DSP add_ln58_1642_fu_35985947_p2, operation Mode is: C+A*(B:0x3fe95).
DSP Report: operator add_ln58_1642_fu_35985947_p2 is absorbed into DSP add_ln58_1642_fu_35985947_p2.
DSP Report: operator mul_16ns_10s_26_1_1_U1125/tmp_product is absorbed into DSP add_ln58_1642_fu_35985947_p2.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1771/tmp_product, operation Mode is: A*(B:0x3ff0f).
DSP Report: operator mul_16ns_9s_25_1_1_U1771/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1771/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U565/tmp_product, operation Mode is: A*(B:0x3ff49).
DSP Report: operator mul_16ns_9s_25_1_1_U565/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U565/tmp_product.
DSP Report: Generating DSP mult_692_reg_6506633_reg, operation Mode is: (A*(B:0x3fe36))'.
DSP Report: register mult_692_reg_6506633_reg is absorbed into DSP mult_692_reg_6506633_reg.
DSP Report: operator mul_16ns_10s_26_1_1_U1679/tmp_product is absorbed into DSP mult_692_reg_6506633_reg.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3081/tmp_product, operation Mode is: A*(B:0x3fdc4).
DSP Report: operator mul_16ns_11s_27_1_1_U3081/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3081/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U495/tmp_product, operation Mode is: A*(B:0x3fe99).
DSP Report: operator mul_16ns_10s_26_1_1_U495/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U495/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2331/tmp_product, operation Mode is: A*(B:0x3fe45).
DSP Report: operator mul_16ns_10s_26_1_1_U2331/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2331/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2395/tmp_product, operation Mode is: A*(B:0x3fe9a).
DSP Report: operator mul_16ns_10s_26_1_1_U2395/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2395/tmp_product.
DSP Report: Generating DSP add_ln58_3251_fu_35994184_p2, operation Mode is: C+A*(B:0x3fdc6).
DSP Report: operator add_ln58_3251_fu_35994184_p2 is absorbed into DSP add_ln58_3251_fu_35994184_p2.
DSP Report: operator mul_16ns_11s_27_1_1_U1022/tmp_product is absorbed into DSP add_ln58_3251_fu_35994184_p2.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1744/tmp_product, operation Mode is: A*(B:0x138).
DSP Report: operator mul_16ns_10ns_25_1_1_U1744/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1744/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U712/tmp_product, operation Mode is: A*(B:0x1aa).
DSP Report: operator mul_16ns_10ns_25_1_1_U712/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U712/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2877/tmp_product, operation Mode is: A*(B:0x16d).
DSP Report: operator mul_16ns_10ns_25_1_1_U2877/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2877/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1408/tmp_product, operation Mode is: A*(B:0x156).
DSP Report: operator mul_16ns_10ns_25_1_1_U1408/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1408/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U606/tmp_product, operation Mode is: A*(B:0x253).
DSP Report: operator mul_16ns_11ns_26_1_1_U606/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U606/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1896/tmp_product, operation Mode is: A*(B:0x2e3).
DSP Report: operator mul_16ns_11ns_26_1_1_U1896/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1896/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2622/tmp_product, operation Mode is: A*(B:0x133).
DSP Report: operator mul_16ns_10ns_25_1_1_U2622/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2622/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1526/tmp_product, operation Mode is: A*(B:0x3ff5a).
DSP Report: operator mul_16ns_9s_25_1_1_U1526/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1526/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3070/tmp_product, operation Mode is: A*(B:0x3ff2e).
DSP Report: operator mul_16ns_9s_25_1_1_U3070/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3070/tmp_product.
DSP Report: Generating DSP mult_842_reg_6506487_reg, operation Mode is: (A*(B:0x3ff5f))'.
DSP Report: register mult_842_reg_6506487_reg is absorbed into DSP mult_842_reg_6506487_reg.
DSP Report: operator mul_16ns_9s_25_1_1_U575/tmp_product is absorbed into DSP mult_842_reg_6506487_reg.
DSP Report: Generating DSP mult_1574_reg_6507198_reg, operation Mode is: (A*(B:0x258))'.
DSP Report: register mult_1574_reg_6507198_reg is absorbed into DSP mult_1574_reg_6507198_reg.
DSP Report: operator mul_16ns_11ns_26_1_1_U2890/tmp_product is absorbed into DSP mult_1574_reg_6507198_reg.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2103/tmp_product, operation Mode is: A*(B:0x3ff35).
DSP Report: operator mul_16ns_9s_25_1_1_U2103/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2103/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U689/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_16ns_6ns_21_1_1_U689/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U689/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1765/tmp_product, operation Mode is: A*(B:0x2f).
DSP Report: operator mul_16ns_7ns_22_1_1_U1765/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1765/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2722/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_16ns_6ns_21_1_1_U2722/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2722/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1285/tmp_product, operation Mode is: A*(B:0x3ffd4).
DSP Report: operator mul_16ns_7s_23_1_1_U1285/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1285/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3103/tmp_product, operation Mode is: A*(B:0x3ff92).
DSP Report: operator mul_16ns_8s_24_1_1_U3103/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3103/tmp_product.
DSP Report: Generating DSP mult_871_reg_6506481_reg, operation Mode is: (A*(B:0x347))'.
DSP Report: register mult_871_reg_6506481_reg is absorbed into DSP mult_871_reg_6506481_reg.
DSP Report: operator mul_16ns_11ns_26_1_1_U2685/tmp_product is absorbed into DSP mult_871_reg_6506481_reg.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2865/tmp_product, operation Mode is: A*(B:0x29).
DSP Report: operator mul_16ns_7ns_22_1_1_U2865/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2865/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U908/tmp_product, operation Mode is: A*(B:0x73).
DSP Report: operator mul_16ns_8ns_23_1_1_U908/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U908/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2052/tmp_product, operation Mode is: A*(B:0x5b).
DSP Report: operator mul_16ns_8ns_23_1_1_U2052/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2052/tmp_product.
DSP Report: Generating DSP mult_513_reg_6507248_reg, operation Mode is: (A*(B:0x3ffce))'.
DSP Report: register mult_513_reg_6507248_reg is absorbed into DSP mult_513_reg_6507248_reg.
DSP Report: operator mul_16ns_7s_23_1_1_U1169/tmp_product is absorbed into DSP mult_513_reg_6507248_reg.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2517/tmp_product, operation Mode is: A*(B:0x3ffd6).
DSP Report: operator mul_16ns_7s_23_1_1_U2517/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2517/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1000/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_16ns_6ns_21_1_1_U1000/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1000/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2076/tmp_product, operation Mode is: A2*(B:0x3ffd7).
DSP Report: register mul_16ns_7s_23_1_1_U2076/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2076/tmp_product.
DSP Report: operator mul_16ns_7s_23_1_1_U2076/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2076/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1062/tmp_product, operation Mode is: A*(B:0x66).
DSP Report: operator mul_16ns_8ns_23_1_1_U1062/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1062/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2563/tmp_product, operation Mode is: A*(B:0x54).
DSP Report: operator mul_16ns_8ns_23_1_1_U2563/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2563/tmp_product.
DSP Debug: swapped A/B pins for adder 0xb12ebb60
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U1903/tmp_product, operation Mode is: A*(B:0x3fb60).
DSP Report: operator mul_16ns_12s_28_1_1_U1903/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U1903/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3137/tmp_product, operation Mode is: A*(B:0x344).
DSP Report: operator mul_16ns_11ns_26_1_1_U3137/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3137/tmp_product.
DSP Report: Generating DSP add_ln58_2172_fu_35988617_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln58_2172_fu_35988617_p2 is absorbed into DSP add_ln58_2172_fu_35988617_p2.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U687/tmp_product, operation Mode is: A*(B:0x6a).
DSP Report: operator mul_16ns_8ns_23_1_1_U687/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U687/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U506/tmp_product, operation Mode is: A*(B:0x54).
DSP Report: operator mul_16ns_8ns_23_1_1_U506/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U506/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2503/tmp_product, operation Mode is: A*(B:0x3ff9b).
DSP Report: operator mul_16ns_8s_24_1_1_U2503/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2503/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U720/tmp_product, operation Mode is: A*(B:0x3ff39).
DSP Report: operator mul_16ns_9s_25_1_1_U720/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U720/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1889/tmp_product, operation Mode is: A*(B:0x14b).
DSP Report: operator mul_16ns_10ns_25_1_1_U1889/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1889/tmp_product.
DSP Report: Generating DSP mult_1208_reg_6507602_reg, operation Mode is: (A*(B:0x3ffcc))'.
DSP Report: register mult_1208_reg_6507602_reg is absorbed into DSP mult_1208_reg_6507602_reg.
DSP Report: operator mul_16ns_7s_23_1_1_U2672/tmp_product is absorbed into DSP mult_1208_reg_6507602_reg.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1648/tmp_product, operation Mode is: A*(B:0x3ffa7).
DSP Report: operator mul_16ns_8s_24_1_1_U1648/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1648/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2078/tmp_product, operation Mode is: A*(B:0x3ffa9).
DSP Report: operator mul_16ns_8s_24_1_1_U2078/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2078/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U996/tmp_product, operation Mode is: A*(B:0x3ffa9).
DSP Report: operator mul_16ns_8s_24_1_1_U996/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U996/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2860/tmp_product, operation Mode is: A2*(B:0x3ff9f).
DSP Report: register mul_16ns_8s_24_1_1_U2860/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2860/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U2860/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2860/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U963/tmp_product, operation Mode is: A*(B:0xcb).
DSP Report: operator mul_16ns_9ns_24_1_1_U963/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U963/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U765/tmp_product, operation Mode is: A2*(B:0x3ff9c).
DSP Report: register mul_16ns_8s_24_1_1_U765/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U765/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U765/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U765/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U819/tmp_product, operation Mode is: A*(B:0x3ffa6).
DSP Report: operator mul_16ns_8s_24_1_1_U819/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U819/tmp_product.
DSP Report: Generating DSP add_ln58_649_reg_36012518_reg, operation Mode is: C+A*(B:0x3ff7b).
DSP Report: register add_ln58_649_reg_36012518_reg is absorbed into DSP add_ln58_649_reg_36012518_reg.
DSP Report: operator add_ln58_649_fu_35947201_p2 is absorbed into DSP add_ln58_649_reg_36012518_reg.
DSP Report: operator mul_16ns_9s_25_1_1_U2055/tmp_product is absorbed into DSP add_ln58_649_reg_36012518_reg.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1735/tmp_product, operation Mode is: A*(B:0x74).
DSP Report: operator mul_16ns_8ns_23_1_1_U1735/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1735/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1578/tmp_product, operation Mode is: A*(B:0x6c).
DSP Report: operator mul_16ns_8ns_23_1_1_U1578/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1578/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U831/tmp_product, operation Mode is: A*(B:0x64).
DSP Report: operator mul_16ns_8ns_23_1_1_U831/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U831/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2714/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_16ns_6s_22_1_1_U2714/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2714/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1131/tmp_product, operation Mode is: A*(B:0x36).
DSP Report: operator mul_16ns_7ns_22_1_1_U1131/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1131/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2569/tmp_product, operation Mode is: A*(B:0x39).
DSP Report: operator mul_16ns_7ns_22_1_1_U2569/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2569/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U766/tmp_product, operation Mode is: A*(B:0x35).
DSP Report: operator mul_16ns_7ns_22_1_1_U766/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U766/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2056/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_16ns_6ns_21_1_1_U2056/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2056/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1618/tmp_product, operation Mode is: A*(B:0x282).
DSP Report: operator mul_16ns_11ns_26_1_1_U1618/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1618/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2551/tmp_product, operation Mode is: A*(B:0x3feef).
DSP Report: operator mul_16ns_10s_26_1_1_U2551/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2551/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2024/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_16ns_6s_22_1_1_U2024/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2024/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2009/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_16ns_6s_22_1_1_U2009/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2009/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1832/tmp_product, operation Mode is: A*(B:0x3feea).
DSP Report: operator mul_16ns_10s_26_1_1_U1832/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1832/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1749/tmp_product, operation Mode is: A*(B:0x3fe2b).
DSP Report: operator mul_16ns_10s_26_1_1_U1749/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1749/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U950/tmp_product, operation Mode is: A*(B:0x3ff9c).
DSP Report: operator mul_16ns_8s_24_1_1_U950/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U950/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2404/tmp_product, operation Mode is: A2*(B:0x3ffcc).
DSP Report: register mul_16ns_7s_23_1_1_U2404/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2404/tmp_product.
DSP Report: operator mul_16ns_7s_23_1_1_U2404/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2404/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2176/tmp_product, operation Mode is: A*(B:0x3ffba).
DSP Report: operator mul_16ns_8s_24_1_1_U2176/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2176/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2399/tmp_product, operation Mode is: A*(B:0x9c).
DSP Report: operator mul_16ns_9ns_24_1_1_U2399/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2399/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U659/tmp_product, operation Mode is: A*(B:0x49).
DSP Report: operator mul_16ns_8ns_23_1_1_U659/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U659/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1260/tmp_product, operation Mode is: A*(B:0x3ffd7).
DSP Report: operator mul_16ns_7s_23_1_1_U1260/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1260/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2112/tmp_product, operation Mode is: A*(B:0x4f).
DSP Report: operator mul_16ns_8ns_23_1_1_U2112/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2112/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1132/tmp_product, operation Mode is: A*(B:0x6b).
DSP Report: operator mul_16ns_8ns_23_1_1_U1132/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1132/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2382/tmp_product, operation Mode is: A2*(B:0x75).
DSP Report: register mul_16ns_8ns_23_1_1_U2382/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2382/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U2382/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2382/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2095/tmp_product, operation Mode is: A*(B:0x55).
DSP Report: operator mul_16ns_8ns_23_1_1_U2095/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2095/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1567/tmp_product, operation Mode is: A*(B:0x74).
DSP Report: operator mul_16ns_8ns_23_1_1_U1567/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1567/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U553/tmp_product, operation Mode is: A*(B:0x3ffbd).
DSP Report: operator mul_16ns_8s_24_1_1_U553/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U553/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1598/tmp_product, operation Mode is: A*(B:0x3ff96).
DSP Report: operator mul_16ns_8s_24_1_1_U1598/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1598/tmp_product.
DSP Report: Generating DSP mult_568_reg_6507346_reg, operation Mode is: (A*(B:0x3ffc9))'.
DSP Report: register mult_568_reg_6507346_reg is absorbed into DSP mult_568_reg_6507346_reg.
DSP Report: operator mul_16ns_7s_23_1_1_U1367/tmp_product is absorbed into DSP mult_568_reg_6507346_reg.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2096/tmp_product, operation Mode is: A*(B:0x3ffd9).
DSP Report: operator mul_16ns_7s_23_1_1_U2096/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2096/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2396/tmp_product, operation Mode is: A2*(B:0xbd).
DSP Report: register mul_16ns_9ns_24_1_1_U2396/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2396/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U2396/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2396/tmp_product.
DSP Report: Generating DSP mult_569_reg_6507350_reg, operation Mode is: (A*(B:0x3ffcf))'.
DSP Report: register mult_569_reg_6507350_reg is absorbed into DSP mult_569_reg_6507350_reg.
DSP Report: operator mul_16ns_7s_23_1_1_U1368/tmp_product is absorbed into DSP mult_569_reg_6507350_reg.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2910/tmp_product, operation Mode is: A*(B:0xa6).
DSP Report: operator mul_16ns_9ns_24_1_1_U2910/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2910/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1996/tmp_product, operation Mode is: A2*(B:0x5d).
DSP Report: register mul_16ns_8ns_23_1_1_U1996/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1996/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U1996/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1996/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2062/tmp_product, operation Mode is: A*(B:0x6b).
DSP Report: operator mul_16ns_8ns_23_1_1_U2062/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2062/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1984/tmp_product, operation Mode is: A*(B:0x46).
DSP Report: operator mul_16ns_8ns_23_1_1_U1984/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1984/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1361/tmp_product, operation Mode is: A*(B:0x3ffc3).
DSP Report: operator mul_16ns_7s_23_1_1_U1361/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1361/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1826/tmp_product, operation Mode is: A*(B:0x2a).
DSP Report: operator mul_16ns_7ns_22_1_1_U1826/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1826/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3116/tmp_product, operation Mode is: A*(B:0x52).
DSP Report: operator mul_16ns_8ns_23_1_1_U3116/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3116/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1571/tmp_product, operation Mode is: A*(B:0x72).
DSP Report: operator mul_16ns_8ns_23_1_1_U1571/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1571/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2182/tmp_product, operation Mode is: A2*(B:0x2b).
DSP Report: register mul_16ns_7ns_22_1_1_U2182/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2182/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U2182/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2182/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2962/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_16ns_6s_22_1_1_U2962/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2962/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2104/tmp_product, operation Mode is: A*(B:0x56).
DSP Report: operator mul_16ns_8ns_23_1_1_U2104/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2104/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2895/tmp_product, operation Mode is: A*(B:0x33).
DSP Report: operator mul_16ns_7ns_22_1_1_U2895/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2895/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2266/tmp_product, operation Mode is: A*(B:0x46).
DSP Report: operator mul_16ns_8ns_23_1_1_U2266/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2266/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1983/tmp_product, operation Mode is: A*(B:0x6e).
DSP Report: operator mul_16ns_8ns_23_1_1_U1983/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1983/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1858/tmp_product, operation Mode is: A*(B:0x3ffd7).
DSP Report: operator mul_16ns_7s_23_1_1_U1858/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1858/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3113/tmp_product, operation Mode is: A*(B:0x8f).
DSP Report: operator mul_16ns_9ns_24_1_1_U3113/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3113/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1443/tmp_product, operation Mode is: A*(B:0x8d).
DSP Report: operator mul_16ns_9ns_24_1_1_U1443/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1443/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1492/tmp_product, operation Mode is: A*(B:0x9b).
DSP Report: operator mul_16ns_9ns_24_1_1_U1492/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1492/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1657/tmp_product, operation Mode is: A*(B:0x37).
DSP Report: operator mul_16ns_7ns_22_1_1_U1657/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1657/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1589/tmp_product, operation Mode is: A*(B:0x77).
DSP Report: operator mul_16ns_8ns_23_1_1_U1589/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1589/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1720/tmp_product, operation Mode is: A*(B:0x5f).
DSP Report: operator mul_16ns_8ns_23_1_1_U1720/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1720/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2597/tmp_product, operation Mode is: A2*(B:0x36).
DSP Report: register mul_16ns_7ns_22_1_1_U2597/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2597/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U2597/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2597/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1501/tmp_product, operation Mode is: A*(B:0xf4).
DSP Report: operator mul_16ns_9ns_24_1_1_U1501/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1501/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2217/tmp_product, operation Mode is: A*(B:0x9b).
DSP Report: operator mul_16ns_9ns_24_1_1_U2217/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2217/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U758/tmp_product, operation Mode is: A*(B:0x79).
DSP Report: operator mul_16ns_8ns_23_1_1_U758/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U758/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2949/tmp_product, operation Mode is: A*(B:0x4a).
DSP Report: operator mul_16ns_8ns_23_1_1_U2949/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2949/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1790/tmp_product, operation Mode is: A*(B:0x2d).
DSP Report: operator mul_16ns_7ns_22_1_1_U1790/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1790/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1154/tmp_product, operation Mode is: A*(B:0x69).
DSP Report: operator mul_16ns_8ns_23_1_1_U1154/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1154/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U936/tmp_product, operation Mode is: A*(B:0x59).
DSP Report: operator mul_16ns_8ns_23_1_1_U936/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U936/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U839/tmp_product, operation Mode is: A*(B:0x4e).
DSP Report: operator mul_16ns_8ns_23_1_1_U839/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U839/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2776/tmp_product, operation Mode is: A*(B:0x3fdad).
DSP Report: operator mul_16ns_11s_27_1_1_U2776/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2776/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2727/tmp_product, operation Mode is: A*(B:0x3fef1).
DSP Report: operator mul_16ns_10s_26_1_1_U2727/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2727/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1323/tmp_product, operation Mode is: A*(B:0x3fef1).
DSP Report: operator mul_16ns_10s_26_1_1_U1323/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1323/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1483/tmp_product, operation Mode is: A''*(B:0x31).
DSP Report: register mul_16ns_7ns_22_1_1_U1483/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1483/tmp_product.
DSP Report: register mul_16ns_7ns_22_1_1_U1483/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1483/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U1483/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1483/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2417/tmp_product, operation Mode is: A*(B:0x3ff9b).
DSP Report: operator mul_16ns_8s_24_1_1_U2417/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2417/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2090/tmp_product, operation Mode is: A*(B:0x3ffce).
DSP Report: operator mul_16ns_7s_23_1_1_U2090/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2090/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2156/tmp_product, operation Mode is: A*(B:0x3ffdb).
DSP Report: operator mul_16ns_7s_23_1_1_U2156/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2156/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2732/tmp_product, operation Mode is: A*(B:0x3ffd4).
DSP Report: operator mul_16ns_7s_23_1_1_U2732/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2732/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2728/tmp_product, operation Mode is: A*(B:0x95).
DSP Report: operator mul_16ns_9ns_24_1_1_U2728/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2728/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1334/tmp_product, operation Mode is: A*(B:0x3ffd6).
DSP Report: operator mul_16ns_7s_23_1_1_U1334/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1334/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2085/tmp_product, operation Mode is: A*(B:0x3fee1).
DSP Report: operator mul_16ns_10s_26_1_1_U2085/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2085/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1059/tmp_product, operation Mode is: A*(B:0x136).
DSP Report: operator mul_16ns_10ns_25_1_1_U1059/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1059/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3026/tmp_product, operation Mode is: A*(B:0x1d3).
DSP Report: operator mul_16ns_10ns_25_1_1_U3026/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3026/tmp_product.
DSP Report: Generating DSP mult_920_reg_6507554_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mult_920_reg_6507554_reg is absorbed into DSP mult_920_reg_6507554_reg.
DSP Report: operator mul_16ns_6s_22_1_1_U1637/tmp_product is absorbed into DSP mult_920_reg_6507554_reg.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U808/tmp_product, operation Mode is: A*(B:0x3ffcb).
DSP Report: operator mul_16ns_7s_23_1_1_U808/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U808/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2077/tmp_product, operation Mode is: A*(B:0x6b).
DSP Report: operator mul_16ns_8ns_23_1_1_U2077/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2077/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2479/tmp_product, operation Mode is: A*(B:0x63).
DSP Report: operator mul_16ns_8ns_23_1_1_U2479/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2479/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2488/tmp_product, operation Mode is: A*(B:0x3ff9d).
DSP Report: operator mul_16ns_8s_24_1_1_U2488/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2488/tmp_product.
DSP Report: Generating DSP add_ln58_2593_reg_36012963_reg, operation Mode is: C+A*(B:0x3ff75).
DSP Report: register add_ln58_2593_reg_36012963_reg is absorbed into DSP add_ln58_2593_reg_36012963_reg.
DSP Report: operator add_ln58_2593_fu_35949015_p2 is absorbed into DSP add_ln58_2593_reg_36012963_reg.
DSP Report: operator mul_16ns_9s_25_1_1_U2598/tmp_product is absorbed into DSP add_ln58_2593_reg_36012963_reg.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2991/tmp_product, operation Mode is: A*(B:0x55).
DSP Report: operator mul_16ns_8ns_23_1_1_U2991/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2991/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3134/tmp_product, operation Mode is: A*(B:0x3ffb7).
DSP Report: operator mul_16ns_8s_24_1_1_U3134/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3134/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U781/tmp_product, operation Mode is: A*(B:0x3ffb2).
DSP Report: operator mul_16ns_8s_24_1_1_U781/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U781/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1261/tmp_product, operation Mode is: A*(B:0x3ffa4).
DSP Report: operator mul_16ns_8s_24_1_1_U1261/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1261/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1182/tmp_product, operation Mode is: A*(B:0x52).
DSP Report: operator mul_16ns_8ns_23_1_1_U1182/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1182/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1248/tmp_product, operation Mode is: A2*(B:0x4e).
DSP Report: register mul_16ns_8ns_23_1_1_U1248/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1248/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U1248/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1248/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2532/tmp_product, operation Mode is: A*(B:0x72).
DSP Report: operator mul_16ns_8ns_23_1_1_U2532/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2532/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2894/tmp_product, operation Mode is: A*(B:0x2fd).
DSP Report: operator mul_16ns_11ns_26_1_1_U2894/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2894/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2648/tmp_product, operation Mode is: A*(B:0x3fecb).
DSP Report: operator mul_16ns_10s_26_1_1_U2648/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2648/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1669/tmp_product, operation Mode is: A*(B:0x29).
DSP Report: operator mul_16ns_7ns_22_1_1_U1669/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1669/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2002/tmp_product, operation Mode is: A*(B:0x31).
DSP Report: operator mul_16ns_7ns_22_1_1_U2002/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2002/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U3151/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_16ns_6ns_21_1_1_U3151/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U3151/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1698/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_16ns_6ns_21_1_1_U1698/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1698/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1683/tmp_product, operation Mode is: A*(B:0x3ff9a).
DSP Report: operator mul_16ns_8s_24_1_1_U1683/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1683/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1393/tmp_product, operation Mode is: A*(B:0x3ff06).
DSP Report: operator mul_16ns_9s_25_1_1_U1393/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1393/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1802/tmp_product, operation Mode is: A*(B:0x3fe37).
DSP Report: operator mul_16ns_10s_26_1_1_U1802/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1802/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2829/tmp_product, operation Mode is: A*(B:0x3fe90).
DSP Report: operator mul_16ns_10s_26_1_1_U2829/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2829/tmp_product.
DSP Report: Generating DSP add_ln58_1321_fu_35984284_p2, operation Mode is: C+A*(B:0x3fd95).
DSP Report: operator add_ln58_1321_fu_35984284_p2 is absorbed into DSP add_ln58_1321_fu_35984284_p2.
DSP Report: operator mul_16ns_11s_27_1_1_U542/tmp_product is absorbed into DSP add_ln58_1321_fu_35984284_p2.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2502/tmp_product, operation Mode is: A*(B:0x3ffdd).
DSP Report: operator mul_16ns_7s_23_1_1_U2502/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2502/tmp_product.
DSP Report: Generating DSP mul_16ns_5ns_20_1_1_U587/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_16ns_5ns_20_1_1_U587/tmp_product is absorbed into DSP mul_16ns_5ns_20_1_1_U587/tmp_product.
DSP Report: Generating DSP add_ln58_340_fu_35946935_p2, operation Mode is: C+A*(B:0x29).
DSP Report: operator add_ln58_340_fu_35946935_p2 is absorbed into DSP add_ln58_340_fu_35946935_p2.
DSP Report: operator mul_16ns_7ns_22_1_1_U2315/tmp_product is absorbed into DSP add_ln58_340_fu_35946935_p2.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1792/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_16ns_6s_22_1_1_U1792/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1792/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2416/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_16ns_6ns_21_1_1_U2416/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2416/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2251/tmp_product, operation Mode is: A*(B:0x3ffb4).
DSP Report: operator mul_16ns_8s_24_1_1_U2251/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2251/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1696/tmp_product, operation Mode is: A*(B:0x3fc1b).
DSP Report: operator mul_16ns_11s_27_1_1_U1696/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1696/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1360/tmp_product, operation Mode is: A*(B:0x3fdce).
DSP Report: operator mul_16ns_11s_27_1_1_U1360/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1360/tmp_product.
DSP Report: Generating DSP mult_233_reg_6506845_reg, operation Mode is: (A*(B:0x6a))'.
DSP Report: register mult_233_reg_6506845_reg is absorbed into DSP mult_233_reg_6506845_reg.
DSP Report: operator mul_16ns_8ns_23_1_1_U1005/tmp_product is absorbed into DSP mult_233_reg_6506845_reg.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3097/tmp_product, operation Mode is: A*(B:0x3ffc7).
DSP Report: operator mul_16ns_7s_23_1_1_U3097/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3097/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U729/tmp_product, operation Mode is: A*(B:0x3ffce).
DSP Report: operator mul_16ns_7s_23_1_1_U729/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U729/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1488/tmp_product, operation Mode is: A*(B:0x3ffc9).
DSP Report: operator mul_16ns_7s_23_1_1_U1488/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1488/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2461/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_16ns_6s_22_1_1_U2461/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2461/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1344/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_16ns_6ns_21_1_1_U1344/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1344/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U530/tmp_product, operation Mode is: A*(B:0x29).
DSP Report: operator mul_16ns_7ns_22_1_1_U530/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U530/tmp_product.
DSP Debug: swapped A/B pins for adder 0xabb7a000
DSP Debug: swapped A/B pins for adder 0xabbfc000
DSP Debug: swapped A/B pins for adder 0xe7e41020
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U501/tmp_product, operation Mode is: A*(B:0x3ff93).
DSP Report: operator mul_16ns_8s_24_1_1_U501/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U501/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2197/tmp_product, operation Mode is: A*(B:0x3ffa9).
DSP Report: operator mul_16ns_8s_24_1_1_U2197/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2197/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1239/tmp_product, operation Mode is: A*(B:0x3ffa8).
DSP Report: operator mul_16ns_8s_24_1_1_U1239/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1239/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1308/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_16ns_6s_22_1_1_U1308/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1308/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2775/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_16ns_6s_22_1_1_U2775/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2775/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1671/tmp_product, operation Mode is: A*(B:0x5f).
DSP Report: operator mul_16ns_8ns_23_1_1_U1671/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1671/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2853/tmp_product, operation Mode is: A*(B:0xf7).
DSP Report: operator mul_16ns_9ns_24_1_1_U2853/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2853/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2677/tmp_product, operation Mode is: A*(B:0x3ff9b).
DSP Report: operator mul_16ns_8s_24_1_1_U2677/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2677/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2454/tmp_product, operation Mode is: A*(B:0x3ffa6).
DSP Report: operator mul_16ns_8s_24_1_1_U2454/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2454/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U601/tmp_product, operation Mode is: A*(B:0x3ff98).
DSP Report: operator mul_16ns_8s_24_1_1_U601/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U601/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U984/tmp_product, operation Mode is: A*(B:0xd1).
DSP Report: operator mul_16ns_9ns_24_1_1_U984/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U984/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U490/tmp_product, operation Mode is: A*(B:0xac).
DSP Report: operator mul_16ns_9ns_24_1_1_U490/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U490/tmp_product.
DSP Report: Generating DSP add_ln58_1373_fu_35984586_p2, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator add_ln58_1373_fu_35984586_p2 is absorbed into DSP add_ln58_1373_fu_35984586_p2.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1275/tmp_product, operation Mode is: A*(B:0x51).
DSP Report: operator mul_16ns_8ns_23_1_1_U1275/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1275/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1181/tmp_product, operation Mode is: A*(B:0x3ffcb).
DSP Report: operator mul_16ns_7s_23_1_1_U1181/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1181/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2847/tmp_product, operation Mode is: A*(B:0x85).
DSP Report: operator mul_16ns_9ns_24_1_1_U2847/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2847/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3095/tmp_product, operation Mode is: A*(B:0xb8).
DSP Report: operator mul_16ns_9ns_24_1_1_U3095/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3095/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1099/tmp_product, operation Mode is: A*(B:0x89).
DSP Report: operator mul_16ns_9ns_24_1_1_U1099/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1099/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2768/tmp_product, operation Mode is: A*(B:0x3ffad).
DSP Report: operator mul_16ns_8s_24_1_1_U2768/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2768/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1440/tmp_product, operation Mode is: A*(B:0x3ff98).
DSP Report: operator mul_16ns_8s_24_1_1_U1440/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1440/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2904/tmp_product, operation Mode is: A*(B:0x3ffa2).
DSP Report: operator mul_16ns_8s_24_1_1_U2904/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2904/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U731/tmp_product, operation Mode is: A*(B:0xd7).
DSP Report: operator mul_16ns_9ns_24_1_1_U731/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U731/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1266/tmp_product, operation Mode is: A*(B:0x3ff83).
DSP Report: operator mul_16ns_8s_24_1_1_U1266/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1266/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1141/tmp_product, operation Mode is: A*(B:0x3ff94).
DSP Report: operator mul_16ns_8s_24_1_1_U1141/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1141/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U899/tmp_product, operation Mode is: A*(B:0x144).
DSP Report: operator mul_16ns_10ns_25_1_1_U899/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U899/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U913/tmp_product, operation Mode is: A*(B:0x32).
DSP Report: operator mul_16ns_7ns_22_1_1_U913/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U913/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U640/tmp_product, operation Mode is: A*(B:0x23).
DSP Report: operator mul_16ns_7ns_22_1_1_U640/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U640/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1528/tmp_product, operation Mode is: A*(B:0x2c).
DSP Report: operator mul_16ns_7ns_22_1_1_U1528/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1528/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1768/tmp_product, operation Mode is: A2*(B:0x3ffe6).
DSP Report: register mul_16ns_6s_22_1_1_U1768/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1768/tmp_product.
DSP Report: operator mul_16ns_6s_22_1_1_U1768/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1768/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U641/tmp_product, operation Mode is: A*(B:0x3ffb4).
DSP Report: operator mul_16ns_8s_24_1_1_U641/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U641/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1271/tmp_product, operation Mode is: A*(B:0x3ffae).
DSP Report: operator mul_16ns_8s_24_1_1_U1271/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1271/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2883/tmp_product, operation Mode is: A*(B:0x3ffa1).
DSP Report: operator mul_16ns_8s_24_1_1_U2883/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2883/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1434/tmp_product, operation Mode is: A*(B:0xb0).
DSP Report: operator mul_16ns_9ns_24_1_1_U1434/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1434/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U660/tmp_product, operation Mode is: A*(B:0x32).
DSP Report: operator mul_16ns_7ns_22_1_1_U660/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U660/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2978/tmp_product, operation Mode is: A*(B:0x2c).
DSP Report: operator mul_16ns_7ns_22_1_1_U2978/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2978/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U3005/tmp_product, operation Mode is: A2*(B:0x16).
DSP Report: register mul_16ns_6ns_21_1_1_U3005/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U3005/tmp_product.
DSP Report: operator mul_16ns_6ns_21_1_1_U3005/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U3005/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U761/tmp_product, operation Mode is: A*(B:0x3ff67).
DSP Report: operator mul_16ns_9s_25_1_1_U761/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U761/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2884/tmp_product, operation Mode is: A*(B:0x178).
DSP Report: operator mul_16ns_10ns_25_1_1_U2884/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2884/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2402/tmp_product, operation Mode is: A*(B:0x144).
DSP Report: operator mul_16ns_10ns_25_1_1_U2402/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2402/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2028/tmp_product, operation Mode is: A*(B:0x111).
DSP Report: operator mul_16ns_10ns_25_1_1_U2028/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2028/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2980/tmp_product, operation Mode is: A*(B:0x142).
DSP Report: operator mul_16ns_10ns_25_1_1_U2980/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2980/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1574/tmp_product, operation Mode is: A*(B:0x197).
DSP Report: operator mul_16ns_10ns_25_1_1_U1574/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1574/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2809/tmp_product, operation Mode is: A*(B:0x17b).
DSP Report: operator mul_16ns_10ns_25_1_1_U2809/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2809/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1418/tmp_product, operation Mode is: A*(B:0x13b).
DSP Report: operator mul_16ns_10ns_25_1_1_U1418/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1418/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1522/tmp_product, operation Mode is: A*(B:0x13b).
DSP Report: operator mul_16ns_10ns_25_1_1_U1522/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1522/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2014/tmp_product, operation Mode is: A*(B:0x1da).
DSP Report: operator mul_16ns_10ns_25_1_1_U2014/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2014/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U920/tmp_product, operation Mode is: A*(B:0x1ca).
DSP Report: operator mul_16ns_10ns_25_1_1_U920/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U920/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1615/tmp_product, operation Mode is: A*(B:0x1b7).
DSP Report: operator mul_16ns_10ns_25_1_1_U1615/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1615/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2785/tmp_product, operation Mode is: A*(B:0x107).
DSP Report: operator mul_16ns_10ns_25_1_1_U2785/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2785/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2578/tmp_product, operation Mode is: A*(B:0x1d8).
DSP Report: operator mul_16ns_10ns_25_1_1_U2578/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2578/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1511/tmp_product, operation Mode is: A*(B:0x128).
DSP Report: operator mul_16ns_10ns_25_1_1_U1511/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1511/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2515/tmp_product, operation Mode is: A*(B:0x189).
DSP Report: operator mul_16ns_10ns_25_1_1_U2515/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2515/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2102/tmp_product, operation Mode is: A*(B:0x14b).
DSP Report: operator mul_16ns_10ns_25_1_1_U2102/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2102/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2941/tmp_product, operation Mode is: A*(B:0x3ff73).
DSP Report: operator mul_16ns_9s_25_1_1_U2941/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2941/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1695/tmp_product, operation Mode is: A*(B:0x3ff6f).
DSP Report: operator mul_16ns_9s_25_1_1_U1695/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1695/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2432/tmp_product, operation Mode is: A*(B:0x1c9).
DSP Report: operator mul_16ns_10ns_25_1_1_U2432/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2432/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2856/tmp_product, operation Mode is: A*(B:0x3ff92).
DSP Report: operator mul_16ns_8s_24_1_1_U2856/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2856/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2367/tmp_product, operation Mode is: A*(B:0x1d0).
DSP Report: operator mul_16ns_10ns_25_1_1_U2367/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2367/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1677/tmp_product, operation Mode is: A*(B:0x12c).
DSP Report: operator mul_16ns_10ns_25_1_1_U1677/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1677/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1050/tmp_product, operation Mode is: A*(B:0x1f7).
DSP Report: operator mul_16ns_10ns_25_1_1_U1050/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1050/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1930/tmp_product, operation Mode is: A*(B:0x111).
DSP Report: operator mul_16ns_10ns_25_1_1_U1930/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1930/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3054/tmp_product, operation Mode is: A*(B:0x3ffce).
DSP Report: operator mul_16ns_7s_23_1_1_U3054/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3054/tmp_product.
DSP Report: Generating DSP add_ln58_3310_fu_35994494_p2, operation Mode is: C+A*(B:0xb).
DSP Report: operator add_ln58_3310_fu_35994494_p2 is absorbed into DSP add_ln58_3310_fu_35994494_p2.
DSP Report: operator mul_16ns_5ns_20_1_1_U2440/tmp_product is absorbed into DSP add_ln58_3310_fu_35994494_p2.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2025/tmp_product, operation Mode is: A*(B:0x3ff99).
DSP Report: operator mul_16ns_8s_24_1_1_U2025/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2025/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2030/tmp_product, operation Mode is: A*(B:0x12d).
DSP Report: operator mul_16ns_10ns_25_1_1_U2030/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2030/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2329/tmp_product, operation Mode is: A*(B:0x112).
DSP Report: operator mul_16ns_10ns_25_1_1_U2329/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2329/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3037/tmp_product, operation Mode is: A*(B:0x18e).
DSP Report: operator mul_16ns_10ns_25_1_1_U3037/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3037/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2507/tmp_product, operation Mode is: A*(B:0x1b0).
DSP Report: operator mul_16ns_10ns_25_1_1_U2507/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2507/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2582/tmp_product, operation Mode is: A*(B:0x3fed0).
DSP Report: operator mul_16ns_10s_26_1_1_U2582/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2582/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1963/tmp_product, operation Mode is: A*(B:0x3ff3e).
DSP Report: operator mul_16ns_9s_25_1_1_U1963/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1963/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2349/tmp_product, operation Mode is: A*(B:0x3fe95).
DSP Report: operator mul_16ns_10s_26_1_1_U2349/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2349/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U957/tmp_product, operation Mode is: A*(B:0x2c8).
DSP Report: operator mul_16ns_11ns_26_1_1_U957/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U957/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2803/tmp_product, operation Mode is: A*(B:0x195).
DSP Report: operator mul_16ns_10ns_25_1_1_U2803/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2803/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2786/tmp_product, operation Mode is: A*(B:0x3ff54).
DSP Report: operator mul_16ns_9s_25_1_1_U2786/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2786/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U629/tmp_product, operation Mode is: A*(B:0x3ff37).
DSP Report: operator mul_16ns_9s_25_1_1_U629/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U629/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2003/tmp_product, operation Mode is: A*(B:0x107).
DSP Report: operator mul_16ns_10ns_25_1_1_U2003/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2003/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2821/tmp_product, operation Mode is: A*(B:0x3ffa4).
DSP Report: operator mul_16ns_8s_24_1_1_U2821/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2821/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2091/tmp_product, operation Mode is: A*(B:0x18c).
DSP Report: operator mul_16ns_10ns_25_1_1_U2091/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2091/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U948/tmp_product, operation Mode is: A*(B:0x199).
DSP Report: operator mul_16ns_10ns_25_1_1_U948/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U948/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1512/tmp_product, operation Mode is: A*(B:0x118).
DSP Report: operator mul_16ns_10ns_25_1_1_U1512/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1512/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1379/tmp_product, operation Mode is: A*(B:0x3ff94).
DSP Report: operator mul_16ns_8s_24_1_1_U1379/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1379/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U634/tmp_product, operation Mode is: A*(B:0x3ffa5).
DSP Report: operator mul_16ns_8s_24_1_1_U634/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U634/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2418/tmp_product, operation Mode is: A*(B:0x3ff72).
DSP Report: operator mul_16ns_9s_25_1_1_U2418/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2418/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2355/tmp_product, operation Mode is: A*(B:0x3ff4a).
DSP Report: operator mul_16ns_9s_25_1_1_U2355/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2355/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3013/tmp_product, operation Mode is: A*(B:0x14b).
DSP Report: operator mul_16ns_10ns_25_1_1_U3013/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3013/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U733/tmp_product, operation Mode is: A*(B:0x1b3).
DSP Report: operator mul_16ns_10ns_25_1_1_U733/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U733/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1241/tmp_product, operation Mode is: A*(B:0x16e).
DSP Report: operator mul_16ns_10ns_25_1_1_U1241/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1241/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U2619/tmp_product, operation Mode is: A*(B:0x3fb6f).
DSP Report: operator mul_16ns_12s_28_1_1_U2619/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U2619/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1493/tmp_product, operation Mode is: A*(B:0x3ffb3).
DSP Report: operator mul_16ns_8s_24_1_1_U1493/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1493/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2876/tmp_product, operation Mode is: A*(B:0x12f).
DSP Report: operator mul_16ns_10ns_25_1_1_U2876/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2876/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1855/tmp_product, operation Mode is: A*(B:0x15c).
DSP Report: operator mul_16ns_10ns_25_1_1_U1855/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1855/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1487/tmp_product, operation Mode is: A*(B:0x19a).
DSP Report: operator mul_16ns_10ns_25_1_1_U1487/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1487/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U499/tmp_product, operation Mode is: A*(B:0x159).
DSP Report: operator mul_16ns_10ns_25_1_1_U499/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U499/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2577/tmp_product, operation Mode is: A*(B:0x158).
DSP Report: operator mul_16ns_10ns_25_1_1_U2577/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2577/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1074/tmp_product, operation Mode is: A*(B:0x1aa).
DSP Report: operator mul_16ns_10ns_25_1_1_U1074/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1074/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1731/tmp_product, operation Mode is: A*(B:0x3ffab).
DSP Report: operator mul_16ns_8s_24_1_1_U1731/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1731/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2181/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_16ns_10ns_25_1_1_U2181/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2181/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1516/tmp_product, operation Mode is: A*(B:0x1f3).
DSP Report: operator mul_16ns_10ns_25_1_1_U1516/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1516/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1128/tmp_product, operation Mode is: A*(B:0x27b).
DSP Report: operator mul_16ns_11ns_26_1_1_U1128/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1128/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1206/tmp_product, operation Mode is: A*(B:0x3ff2c).
DSP Report: operator mul_16ns_9s_25_1_1_U1206/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1206/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1667/tmp_product, operation Mode is: A*(B:0x3ff3c).
DSP Report: operator mul_16ns_9s_25_1_1_U1667/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1667/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1948/tmp_product, operation Mode is: A*(B:0x23b).
DSP Report: operator mul_16ns_11ns_26_1_1_U1948/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1948/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1932/tmp_product, operation Mode is: A*(B:0x3fe5d).
DSP Report: operator mul_16ns_10s_26_1_1_U1932/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1932/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1305/tmp_product, operation Mode is: A*(B:0x3fc31).
DSP Report: operator mul_16ns_11s_27_1_1_U1305/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1305/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1612/tmp_product, operation Mode is: A*(B:0x3feca).
DSP Report: operator mul_16ns_10s_26_1_1_U1612/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1612/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1863/tmp_product, operation Mode is: A*(B:0x3ff42).
DSP Report: operator mul_16ns_9s_25_1_1_U1863/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1863/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1421/tmp_product, operation Mode is: A*(B:0x2b5).
DSP Report: operator mul_16ns_11ns_26_1_1_U1421/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1421/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U691/tmp_product, operation Mode is: A*(B:0x3fc8a).
DSP Report: operator mul_16ns_11s_27_1_1_U691/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U691/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2186/tmp_product, operation Mode is: A*(B:0x3fc61).
DSP Report: operator mul_16ns_11s_27_1_1_U2186/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2186/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U798/tmp_product, operation Mode is: A*(B:0x3fd82).
DSP Report: operator mul_16ns_11s_27_1_1_U798/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U798/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1519/tmp_product, operation Mode is: A*(B:0x3ff7d).
DSP Report: operator mul_16ns_9s_25_1_1_U1519/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1519/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2108/tmp_product, operation Mode is: A*(B:0x3ff56).
DSP Report: operator mul_16ns_9s_25_1_1_U2108/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2108/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U889/tmp_product, operation Mode is: A*(B:0xa9).
DSP Report: operator mul_16ns_9ns_24_1_1_U889/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U889/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2263/tmp_product, operation Mode is: A*(B:0x3fdcb).
DSP Report: operator mul_16ns_11s_27_1_1_U2263/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2263/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2126/tmp_product, operation Mode is: A*(B:0x3fd3d).
DSP Report: operator mul_16ns_11s_27_1_1_U2126/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2126/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1205/tmp_product, operation Mode is: A*(B:0x3fde8).
DSP Report: operator mul_16ns_11s_27_1_1_U1205/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1205/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3090/tmp_product, operation Mode is: A*(B:0x3fe85).
DSP Report: operator mul_16ns_10s_26_1_1_U3090/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3090/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2791/tmp_product, operation Mode is: A*(B:0x247).
DSP Report: operator mul_16ns_11ns_26_1_1_U2791/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2791/tmp_product.
DSP Report: Generating DSP add_ln58_1354_fu_35984488_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln58_1354_fu_35984488_p2 is absorbed into DSP add_ln58_1354_fu_35984488_p2.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2122/tmp_product, operation Mode is: A*(B:0x3fcb3).
DSP Report: operator mul_16ns_11s_27_1_1_U2122/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2122/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2016/tmp_product, operation Mode is: A*(B:0x3fd46).
DSP Report: operator mul_16ns_11s_27_1_1_U2016/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2016/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1092/tmp_product, operation Mode is: A*(B:0x3fd86).
DSP Report: operator mul_16ns_11s_27_1_1_U1092/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1092/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U706/tmp_product, operation Mode is: A*(B:0x3fedb).
DSP Report: operator mul_16ns_10s_26_1_1_U706/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U706/tmp_product.
DSP Report: Generating DSP add_ln58_3078_fu_35993332_p2, operation Mode is: C+A*(B:0x3fd6f).
DSP Report: operator add_ln58_3078_fu_35993332_p2 is absorbed into DSP add_ln58_3078_fu_35993332_p2.
DSP Report: operator mul_16ns_11s_27_1_1_U2164/tmp_product is absorbed into DSP add_ln58_3078_fu_35993332_p2.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3052/tmp_product, operation Mode is: A*(B:0x3fe42).
DSP Report: operator mul_16ns_10s_26_1_1_U3052/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3052/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1306/tmp_product, operation Mode is: A*(B:0x3fe65).
DSP Report: operator mul_16ns_10s_26_1_1_U1306/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1306/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U788/tmp_product, operation Mode is: A*(B:0x196).
DSP Report: operator mul_16ns_10ns_25_1_1_U788/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U788/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1331/tmp_product, operation Mode is: A*(B:0x3ff23).
DSP Report: operator mul_16ns_9s_25_1_1_U1331/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1331/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2066/tmp_product, operation Mode is: A*(B:0xf1).
DSP Report: operator mul_16ns_9ns_24_1_1_U2066/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2066/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2267/tmp_product, operation Mode is: A*(B:0x86).
DSP Report: operator mul_16ns_9ns_24_1_1_U2267/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2267/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1432/tmp_product, operation Mode is: A*(B:0xc3).
DSP Report: operator mul_16ns_9ns_24_1_1_U1432/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1432/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1097/tmp_product, operation Mode is: A*(B:0x93).
DSP Report: operator mul_16ns_9ns_24_1_1_U1097/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1097/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1133/tmp_product, operation Mode is: A*(B:0x1b5).
DSP Report: operator mul_16ns_10ns_25_1_1_U1133/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1133/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2204/tmp_product, operation Mode is: A*(B:0x3ff46).
DSP Report: operator mul_16ns_9s_25_1_1_U2204/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2204/tmp_product.
DSP Report: Generating DSP mult_1895_reg_6506523_reg, operation Mode is: (A*(B:0x115))'.
DSP Report: register mult_1895_reg_6506523_reg is absorbed into DSP mult_1895_reg_6506523_reg.
DSP Report: operator mul_16ns_10ns_25_1_1_U556/tmp_product is absorbed into DSP mult_1895_reg_6506523_reg.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1279/tmp_product, operation Mode is: A*(B:0x8b).
DSP Report: operator mul_16ns_9ns_24_1_1_U1279/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1279/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2931/tmp_product, operation Mode is: A*(B:0xa7).
DSP Report: operator mul_16ns_9ns_24_1_1_U2931/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2931/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3049/tmp_product, operation Mode is: A*(B:0x3ff96).
DSP Report: operator mul_16ns_8s_24_1_1_U3049/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3049/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2669/tmp_product, operation Mode is: A*(B:0x122).
DSP Report: operator mul_16ns_10ns_25_1_1_U2669/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2669/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2098/tmp_product, operation Mode is: A*(B:0x1a7).
DSP Report: operator mul_16ns_10ns_25_1_1_U2098/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2098/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3120/tmp_product, operation Mode is: A*(B:0x3ff46).
DSP Report: operator mul_16ns_9s_25_1_1_U3120/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3120/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3094/tmp_product, operation Mode is: A*(B:0x3ffb3).
DSP Report: operator mul_16ns_8s_24_1_1_U3094/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3094/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2430/tmp_product, operation Mode is: A*(B:0x17b).
DSP Report: operator mul_16ns_10ns_25_1_1_U2430/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2430/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2372/tmp_product, operation Mode is: A*(B:0x3fd76).
DSP Report: operator mul_16ns_11s_27_1_1_U2372/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2372/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U974/tmp_product, operation Mode is: A*(B:0x3ff3c).
DSP Report: operator mul_16ns_9s_25_1_1_U974/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U974/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1006/tmp_product, operation Mode is: A*(B:0x3ff65).
DSP Report: operator mul_16ns_9s_25_1_1_U1006/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1006/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U576/tmp_product, operation Mode is: A*(B:0x2c7).
DSP Report: operator mul_16ns_11ns_26_1_1_U576/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U576/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2869/tmp_product, operation Mode is: A*(B:0x331).
DSP Report: operator mul_16ns_11ns_26_1_1_U2869/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2869/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U559/tmp_product, operation Mode is: A*(B:0x3ff6c).
DSP Report: operator mul_16ns_9s_25_1_1_U559/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U559/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3148/tmp_product, operation Mode is: A*(B:0x3ff75).
DSP Report: operator mul_16ns_9s_25_1_1_U3148/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3148/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2287/tmp_product, operation Mode is: A*(B:0x1f1).
DSP Report: operator mul_16ns_10ns_25_1_1_U2287/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2287/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1962/tmp_product, operation Mode is: A*(B:0x3ff2c).
DSP Report: operator mul_16ns_9s_25_1_1_U1962/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1962/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1970/tmp_product, operation Mode is: A2*(B:0x184).
DSP Report: register mul_16ns_10ns_25_1_1_U1970/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1970/tmp_product.
DSP Report: operator mul_16ns_10ns_25_1_1_U1970/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1970/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1666/tmp_product, operation Mode is: A*(B:0x3ff85).
DSP Report: operator mul_16ns_8s_24_1_1_U1666/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1666/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1011/tmp_product, operation Mode is: A*(B:0x1df).
DSP Report: operator mul_16ns_10ns_25_1_1_U1011/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1011/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1964/tmp_product, operation Mode is: A*(B:0x3ffa2).
DSP Report: operator mul_16ns_8s_24_1_1_U1964/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1964/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3398/tmp_product, operation Mode is: A*(B:0x3fcc1).
DSP Report: operator mul_16ns_11s_27_1_1_U3398/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3398/tmp_product.
DSP Report: Generating DSP mul_16ns_12ns_27_1_1_U3546/tmp_product, operation Mode is: A2*(B:0x428).
DSP Report: register mul_16ns_12ns_27_1_1_U3546/tmp_product is absorbed into DSP mul_16ns_12ns_27_1_1_U3546/tmp_product.
DSP Report: operator mul_16ns_12ns_27_1_1_U3546/tmp_product is absorbed into DSP mul_16ns_12ns_27_1_1_U3546/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3346/tmp_product, operation Mode is: A*(B:0x3fd27).
DSP Report: operator mul_16ns_11s_27_1_1_U3346/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3346/tmp_product.
DSP Report: Generating DSP mult_3578_reg_412578_reg, operation Mode is: (A*(B:0x3fb88))'.
DSP Report: register mult_3578_reg_412578_reg is absorbed into DSP mult_3578_reg_412578_reg.
DSP Report: operator mul_16ns_12s_28_1_1_U3345/tmp_product is absorbed into DSP mult_3578_reg_412578_reg.
DSP Report: Generating DSP mul_16ns_12ns_27_1_1_U3494/tmp_product, operation Mode is: A*(B:0x4ad).
DSP Report: operator mul_16ns_12ns_27_1_1_U3494/tmp_product is absorbed into DSP mul_16ns_12ns_27_1_1_U3494/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3480/tmp_product, operation Mode is: A2*(B:0x3fc16).
DSP Report: register mul_16ns_11s_27_1_1_U3480/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3480/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3480/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3480/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3475/tmp_product, operation Mode is: A*(B:0x284).
DSP Report: operator mul_16ns_11ns_26_1_1_U3475/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3475/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U3485/tmp_product, operation Mode is: A*(B:0x3fbc3).
DSP Report: operator mul_16ns_12s_28_1_1_U3485/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U3485/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U3446/tmp_product, operation Mode is: A*(B:0x3fbe1).
DSP Report: operator mul_16ns_12s_28_1_1_U3446/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U3446/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3525/tmp_product, operation Mode is: A*(B:0x3fe7f).
DSP Report: operator mul_16ns_10s_26_1_1_U3525/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3525/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3596/tmp_product, operation Mode is: A*(B:0x3fd4d).
DSP Report: operator mul_16ns_11s_27_1_1_U3596/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3596/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3348/tmp_product, operation Mode is: A*(B:0x253).
DSP Report: operator mul_16ns_11ns_26_1_1_U3348/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3348/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3606/tmp_product, operation Mode is: A*(B:0x278).
DSP Report: operator mul_16ns_11ns_26_1_1_U3606/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3606/tmp_product.
DSP Report: Generating DSP mult_3842_reg_413247_reg, operation Mode is: (A*(B:0x3fa1e))'.
DSP Report: register mult_3842_reg_413247_reg is absorbed into DSP mult_3842_reg_413247_reg.
DSP Report: operator mul_16ns_12s_28_1_1_U3537/tmp_product is absorbed into DSP mult_3842_reg_413247_reg.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3340/tmp_product, operation Mode is: A2*(B:0xac).
DSP Report: register mul_16ns_9ns_24_1_1_U3340/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3340/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U3340/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3340/tmp_product.
DSP Report: Generating DSP add_ln58_4114_fu_418389_p2, operation Mode is: (C:0x2c400)+(A*(B:0x236))'.
DSP Report: register mult_3561_reg_31644_reg is absorbed into DSP add_ln58_4114_fu_418389_p2.
DSP Report: operator mul_16ns_11ns_26_1_1_U3585/tmp_product is absorbed into DSP add_ln58_4114_fu_418389_p2.
DSP Report: operator add_ln58_4114_fu_418389_p2 is absorbed into DSP add_ln58_4114_fu_418389_p2.
DSP Report: Generating DSP add_ln58_4115_fu_418399_p2, operation Mode is: C+A*(B:0x3fdd0).
DSP Report: operator add_ln58_4115_fu_418399_p2 is absorbed into DSP add_ln58_4115_fu_418399_p2.
DSP Report: operator mul_16ns_11s_27_1_1_U3432/tmp_product is absorbed into DSP add_ln58_4115_fu_418399_p2.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3328/tmp_product, operation Mode is: A*(B:0x3fdcf).
DSP Report: operator mul_16ns_11s_27_1_1_U3328/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3328/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U3553/tmp_product, operation Mode is: A*(B:0x3f98b).
DSP Report: operator mul_16ns_12s_28_1_1_U3553/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U3553/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3387/tmp_product, operation Mode is: A*(B:0x3fe34).
DSP Report: operator mul_16ns_10s_26_1_1_U3387/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3387/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3482/tmp_product, operation Mode is: A*(B:0x323).
DSP Report: operator mul_16ns_11ns_26_1_1_U3482/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3482/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3412/tmp_product, operation Mode is: A*(B:0x3feb3).
DSP Report: operator mul_16ns_10s_26_1_1_U3412/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3412/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3416/tmp_product, operation Mode is: A*(B:0x3fe1d).
DSP Report: operator mul_16ns_10s_26_1_1_U3416/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3416/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3541/tmp_product, operation Mode is: A*(B:0x3fea2).
DSP Report: operator mul_16ns_10s_26_1_1_U3541/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3541/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3593/tmp_product, operation Mode is: A2*(B:0x16f).
DSP Report: register mul_16ns_10ns_25_1_1_U3593/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3593/tmp_product.
DSP Report: operator mul_16ns_10ns_25_1_1_U3593/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3593/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3530/tmp_product, operation Mode is: A*(B:0x2cb).
DSP Report: operator mul_16ns_11ns_26_1_1_U3530/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3530/tmp_product.
DSP Report: Generating DSP mult_3584_reg_412594_reg, operation Mode is: (A2*(B:0x3fb8a))'.
DSP Report: register mult_3584_reg_412594_reg is absorbed into DSP mult_3584_reg_412594_reg.
DSP Report: register mult_3584_reg_412594_reg is absorbed into DSP mult_3584_reg_412594_reg.
DSP Report: operator mul_16ns_12s_28_1_1_U3337/tmp_product is absorbed into DSP mult_3584_reg_412594_reg.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3621/tmp_product, operation Mode is: A*(B:0x27a).
DSP Report: operator mul_16ns_11ns_26_1_1_U3621/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3621/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3492/tmp_product, operation Mode is: A2*(B:0x3fe3f).
DSP Report: register mul_16ns_10s_26_1_1_U3492/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3492/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U3492/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3492/tmp_product.
DSP Report: Generating DSP add_ln58_3948_fu_419307_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln58_3944_reg_420571_reg is absorbed into DSP add_ln58_3948_fu_419307_p2.
DSP Report: register add_ln58_3948_fu_419307_p2 is absorbed into DSP add_ln58_3948_fu_419307_p2.
DSP Report: register add_ln58_3947_reg_420576_reg is absorbed into DSP add_ln58_3948_fu_419307_p2.
DSP Report: operator add_ln58_3948_fu_419307_p2 is absorbed into DSP add_ln58_3948_fu_419307_p2.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3438/tmp_product, operation Mode is: A*(B:0x3fdbe).
DSP Report: operator mul_16ns_11s_27_1_1_U3438/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3438/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3534/tmp_product, operation Mode is: A*(B:0x3fc4a).
DSP Report: operator mul_16ns_11s_27_1_1_U3534/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3534/tmp_product.
DSP Report: Generating DSP mult_3873_reg_413320_reg, operation Mode is: (A*(B:0x3fe3d))'.
DSP Report: register mult_3873_reg_413320_reg is absorbed into DSP mult_3873_reg_413320_reg.
DSP Report: operator mul_16ns_10s_26_1_1_U3440/tmp_product is absorbed into DSP mult_3873_reg_413320_reg.
DSP Report: Generating DSP mul_17ns_10ns_26_1_1_U3479/tmp_product, operation Mode is: A*(B:0x154).
DSP Report: operator mul_17ns_10ns_26_1_1_U3479/tmp_product is absorbed into DSP mul_17ns_10ns_26_1_1_U3479/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3557/tmp_product, operation Mode is: A*(B:0x23a).
DSP Report: operator mul_16ns_11ns_26_1_1_U3557/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3557/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3600/tmp_product, operation Mode is: A*(B:0x359).
DSP Report: operator mul_16ns_11ns_26_1_1_U3600/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3600/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3578/tmp_product, operation Mode is: A*(B:0x3fe5b).
DSP Report: operator mul_16ns_10s_26_1_1_U3578/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3578/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3579/tmp_product, operation Mode is: A*(B:0x3fee2).
DSP Report: operator mul_16ns_10s_26_1_1_U3579/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3579/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3456/tmp_product, operation Mode is: A*(B:0x3feed).
DSP Report: operator mul_16ns_10s_26_1_1_U3456/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3456/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3352/tmp_product, operation Mode is: A*(B:0x3fcb8).
DSP Report: operator mul_16ns_11s_27_1_1_U3352/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3352/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3489/tmp_product, operation Mode is: A2*(B:0x3fdbd).
DSP Report: register mul_16ns_11s_27_1_1_U3489/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3489/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3489/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3489/tmp_product.
DSP Report: Generating DSP add_ln58_3973_fu_417551_p2, operation Mode is: (C:0xfffffffe2800)+A*(B:0x3fddd).
DSP Report: operator add_ln58_3973_fu_417551_p2 is absorbed into DSP add_ln58_3973_fu_417551_p2.
DSP Report: operator mul_16ns_11s_27_1_1_U3468/tmp_product is absorbed into DSP add_ln58_3973_fu_417551_p2.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3377/tmp_product, operation Mode is: A*(B:0x3ffd2).
DSP Report: operator mul_16ns_7s_23_1_1_U3377/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3377/tmp_product.
DSP Report: Generating DSP add_ln58_3975_fu_417567_p2, operation Mode is: C+A*(B:0x3fdf3).
DSP Report: operator add_ln58_3975_fu_417567_p2 is absorbed into DSP add_ln58_3975_fu_417567_p2.
DSP Report: operator mul_16ns_11s_27_1_1_U3425/tmp_product is absorbed into DSP add_ln58_3975_fu_417567_p2.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3558/tmp_product, operation Mode is: A*(B:0x3fd5e).
DSP Report: operator mul_16ns_11s_27_1_1_U3558/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3558/tmp_product.
DSP Report: Generating DSP add_ln58_4014_reg_420671_reg, operation Mode is: C+A*(B:0x3fb27).
DSP Report: register add_ln58_4014_reg_420671_reg is absorbed into DSP add_ln58_4014_reg_420671_reg.
DSP Report: operator add_ln58_4014_fu_417833_p2 is absorbed into DSP add_ln58_4014_reg_420671_reg.
DSP Report: operator mul_16ns_12s_28_1_1_U3380/tmp_product is absorbed into DSP add_ln58_4014_reg_420671_reg.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3439/tmp_product, operation Mode is: A*(B:0x69).
DSP Report: operator mul_16ns_8ns_23_1_1_U3439/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3439/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3365/tmp_product, operation Mode is: A2*(B:0xd9).
DSP Report: register mul_16ns_9ns_24_1_1_U3365/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3365/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U3365/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3365/tmp_product.
DSP Report: Generating DSP mult_3661_reg_412780_reg, operation Mode is: (A*(B:0x3fd33))'.
DSP Report: register mult_3661_reg_412780_reg is absorbed into DSP mult_3661_reg_412780_reg.
DSP Report: operator mul_16ns_11s_27_1_1_U3441/tmp_product is absorbed into DSP mult_3661_reg_412780_reg.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3449/tmp_product, operation Mode is: A2*(B:0x3fc71).
DSP Report: register mul_16ns_11s_27_1_1_U3449/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3449/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3449/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3449/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3519/tmp_product, operation Mode is: A*(B:0x3fdf5).
DSP Report: operator mul_16ns_11s_27_1_1_U3519/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3519/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3385/tmp_product, operation Mode is: A*(B:0x3fec8).
DSP Report: operator mul_16ns_10s_26_1_1_U3385/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3385/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3367/tmp_product, operation Mode is: A*(B:0x3fef7).
DSP Report: operator mul_16ns_10s_26_1_1_U3367/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3367/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3408/tmp_product, operation Mode is: A2*(B:0x3fd68).
DSP Report: register mul_16ns_11s_27_1_1_U3408/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3408/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3408/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3408/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3502/tmp_product, operation Mode is: A2*(B:0x3fdac).
DSP Report: register mul_16ns_11s_27_1_1_U3502/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3502/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3502/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3502/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3370/tmp_product, operation Mode is: A2*(B:0x3ff5c).
DSP Report: register mul_16ns_9s_25_1_1_U3370/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3370/tmp_product.
DSP Report: operator mul_16ns_9s_25_1_1_U3370/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3370/tmp_product.
DSP Report: Generating DSP add_ln58_3956_fu_417450_p2, operation Mode is: PCIN+A:B+(C:0x1).
DSP Report: operator add_ln58_3956_fu_417450_p2 is absorbed into DSP add_ln58_3956_fu_417450_p2.
DSP Report: Generating DSP add_ln58_3956_fu_417450_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln58_3956_fu_417450_p2 is absorbed into DSP add_ln58_3956_fu_417450_p2.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3614/tmp_product, operation Mode is: A*(B:0x3fed7).
DSP Report: operator mul_16ns_10s_26_1_1_U3614/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3614/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3516/tmp_product, operation Mode is: A*(B:0x3fe9c).
DSP Report: operator mul_16ns_10s_26_1_1_U3516/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3516/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3376/tmp_product, operation Mode is: A*(B:0x3fd6b).
DSP Report: operator mul_16ns_11s_27_1_1_U3376/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3376/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3466/tmp_product, operation Mode is: A2*(B:0x3fd3e).
DSP Report: register mul_16ns_11s_27_1_1_U3466/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3466/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3466/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3466/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3371/tmp_product, operation Mode is: A2*(B:0x3fde1).
DSP Report: register mul_16ns_11s_27_1_1_U3371/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3371/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3371/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3371/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3575/tmp_product, operation Mode is: A2*(B:0x3fce7).
DSP Report: register mul_16ns_11s_27_1_1_U3575/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3575/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3575/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3575/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3364/tmp_product, operation Mode is: A2*(B:0x3d5).
DSP Report: register mul_16ns_11ns_26_1_1_U3364/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3364/tmp_product.
DSP Report: operator mul_16ns_11ns_26_1_1_U3364/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3364/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3542/tmp_product, operation Mode is: A2*(B:0x238).
DSP Report: register mul_16ns_11ns_26_1_1_U3542/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3542/tmp_product.
DSP Report: operator mul_16ns_11ns_26_1_1_U3542/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3542/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3330/tmp_product, operation Mode is: A2*(B:0x219).
DSP Report: register mul_16ns_11ns_26_1_1_U3330/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3330/tmp_product.
DSP Report: operator mul_16ns_11ns_26_1_1_U3330/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3330/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3404/tmp_product, operation Mode is: A*(B:0x25d).
DSP Report: operator mul_16ns_11ns_26_1_1_U3404/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3404/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3486/tmp_product, operation Mode is: A2*(B:0x3fe9d).
DSP Report: register mul_16ns_10s_26_1_1_U3486/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3486/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U3486/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3486/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3374/tmp_product, operation Mode is: A2*(B:0x3fe77).
DSP Report: register mul_16ns_10s_26_1_1_U3374/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3374/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U3374/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3374/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3476/tmp_product, operation Mode is: A*(B:0x3fe5b).
DSP Report: operator mul_16ns_10s_26_1_1_U3476/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3476/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3419/tmp_product, operation Mode is: A*(B:0x3fe99).
DSP Report: operator mul_16ns_10s_26_1_1_U3419/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3419/tmp_product.
DSP Report: Generating DSP mult_3647_reg_31676_reg, operation Mode is: (A*(B:0xf4))'.
DSP Report: register mult_3647_reg_31676_reg is absorbed into DSP mult_3647_reg_31676_reg.
DSP Report: operator mul_16ns_9ns_24_1_1_U3423/tmp_product is absorbed into DSP mult_3647_reg_31676_reg.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3500/tmp_product, operation Mode is: A2*(B:0x66).
DSP Report: register mul_16ns_8ns_23_1_1_U3500/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3500/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U3500/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3500/tmp_product.
DSP Report: Generating DSP add_ln58_4038_fu_417953_p2, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator add_ln58_4038_fu_417953_p2 is absorbed into DSP add_ln58_4038_fu_417953_p2.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3573/tmp_product, operation Mode is: A*(B:0x3fd9c).
DSP Report: operator mul_16ns_11s_27_1_1_U3573/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3573/tmp_product.
DSP Report: Generating DSP add_ln58_4055_reg_420736_reg, operation Mode is: C+A*(B:0x3fbdd).
DSP Report: register add_ln58_4055_reg_420736_reg is absorbed into DSP add_ln58_4055_reg_420736_reg.
DSP Report: operator add_ln58_4055_fu_418051_p2 is absorbed into DSP add_ln58_4055_reg_420736_reg.
DSP Report: operator mul_16ns_12s_28_1_1_U3429/tmp_product is absorbed into DSP add_ln58_4055_reg_420736_reg.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3505/tmp_product, operation Mode is: A2*(B:0x3fe1f).
DSP Report: register mul_16ns_10s_26_1_1_U3505/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3505/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U3505/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3505/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3540/tmp_product, operation Mode is: A*(B:0x3ff55).
DSP Report: operator mul_16ns_9s_25_1_1_U3540/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3540/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3428/tmp_product, operation Mode is: A*(B:0x3fef5).
DSP Report: operator mul_16ns_10s_26_1_1_U3428/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3428/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3420/tmp_product, operation Mode is: A2*(B:0x328).
DSP Report: register mul_16ns_11ns_26_1_1_U3420/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3420/tmp_product.
DSP Report: operator mul_16ns_11ns_26_1_1_U3420/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3420/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U3394/tmp_product, operation Mode is: A*(B:0x3fb1c).
DSP Report: operator mul_16ns_12s_28_1_1_U3394/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U3394/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U3332/tmp_product, operation Mode is: A*(B:0x3fab1).
DSP Report: operator mul_16ns_12s_28_1_1_U3332/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U3332/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3383/tmp_product, operation Mode is: A2*(B:0x3fd4d).
DSP Report: register mul_16ns_11s_27_1_1_U3383/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3383/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3383/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3383/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3547/tmp_product, operation Mode is: A2*(B:0x3fd58).
DSP Report: register mul_16ns_11s_27_1_1_U3547/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3547/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3547/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3547/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3572/tmp_product, operation Mode is: A*(B:0x3fe63).
DSP Report: operator mul_16ns_10s_26_1_1_U3572/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3572/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3471/tmp_product, operation Mode is: A2*(B:0x3fe75).
DSP Report: register mul_16ns_10s_26_1_1_U3471/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3471/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U3471/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3471/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3535/tmp_product, operation Mode is: A*(B:0x3fcef).
DSP Report: operator mul_16ns_11s_27_1_1_U3535/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3535/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3334/tmp_product, operation Mode is: A*(B:0x3fd60).
DSP Report: operator mul_16ns_11s_27_1_1_U3334/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3334/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3495/tmp_product, operation Mode is: A*(B:0x3fdda).
DSP Report: operator mul_16ns_11s_27_1_1_U3495/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3495/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3610/tmp_product, operation Mode is: A*(B:0x3fd22).
DSP Report: operator mul_16ns_11s_27_1_1_U3610/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3610/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3506/tmp_product, operation Mode is: A2*(B:0x1f2).
DSP Report: register mul_16ns_10ns_25_1_1_U3506/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3506/tmp_product.
DSP Report: operator mul_16ns_10ns_25_1_1_U3506/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3506/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3366/tmp_product, operation Mode is: A*(B:0x117).
DSP Report: operator mul_16ns_10ns_25_1_1_U3366/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3366/tmp_product.
DSP Report: Generating DSP mult_3758_reg_31700_reg, operation Mode is: (A*(B:0x3b))'.
DSP Report: register mult_3758_reg_31700_reg is absorbed into DSP mult_3758_reg_31700_reg.
DSP Report: operator mul_16ns_7ns_22_1_1_U3618/tmp_product is absorbed into DSP mult_3758_reg_31700_reg.
DSP Report: Generating DSP mult_3664_reg_31684_reg, operation Mode is: (A*(B:0x36))'.
DSP Report: register mult_3664_reg_31684_reg is absorbed into DSP mult_3664_reg_31684_reg.
DSP Report: operator mul_16ns_7ns_22_1_1_U3595/tmp_product is absorbed into DSP mult_3664_reg_31684_reg.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3620/tmp_product, operation Mode is: A2*(B:0x24b).
DSP Report: register mul_16ns_11ns_26_1_1_U3620/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3620/tmp_product.
DSP Report: operator mul_16ns_11ns_26_1_1_U3620/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3620/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3418/tmp_product, operation Mode is: A*(B:0x246).
DSP Report: operator mul_16ns_11ns_26_1_1_U3418/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3418/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3562/tmp_product, operation Mode is: A2*(B:0x3ff85).
DSP Report: register mul_16ns_8s_24_1_1_U3562/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3562/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U3562/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3562/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3465/tmp_product, operation Mode is: A2*(B:0xea).
DSP Report: register mul_16ns_9ns_24_1_1_U3465/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3465/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U3465/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3465/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3559/tmp_product, operation Mode is: A2*(B:0x3ff8b).
DSP Report: register mul_16ns_8s_24_1_1_U3559/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3559/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U3559/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3559/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3623/tmp_product, operation Mode is: A2*(B:0xad).
DSP Report: register mul_16ns_9ns_24_1_1_U3623/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3623/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U3623/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3623/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3443/tmp_product, operation Mode is: A*(B:0x6d).
DSP Report: operator mul_16ns_8ns_23_1_1_U3443/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3443/tmp_product.
DSP Report: Generating DSP add_ln58_4037_fu_417943_p2, operation Mode is: C+A*(B:0x8d).
DSP Report: operator add_ln58_4037_fu_417943_p2 is absorbed into DSP add_ln58_4037_fu_417943_p2.
DSP Report: operator mul_16ns_9ns_24_1_1_U3583/tmp_product is absorbed into DSP add_ln58_4037_fu_417943_p2.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3517/tmp_product, operation Mode is: A*(B:0x3ff03).
DSP Report: operator mul_16ns_9s_25_1_1_U3517/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3517/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3463/tmp_product, operation Mode is: A2*(B:0x3ff1e).
DSP Report: register mul_16ns_9s_25_1_1_U3463/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3463/tmp_product.
DSP Report: operator mul_16ns_9s_25_1_1_U3463/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3463/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U3386/tmp_product, operation Mode is: A*(B:0x26).
DSP Report: operator mul_16ns_7ns_22_1_1_U3386/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U3386/tmp_product.
DSP Report: Generating DSP add_ln58_4012_fu_417817_p2, operation Mode is: C+A*(B:0xa8).
DSP Report: operator add_ln58_4012_fu_417817_p2 is absorbed into DSP add_ln58_4012_fu_417817_p2.
DSP Report: operator mul_16ns_9ns_24_1_1_U3326/tmp_product is absorbed into DSP add_ln58_4012_fu_417817_p2.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U3434/tmp_product, operation Mode is: A2*(B:0x31).
DSP Report: register mul_16ns_7ns_22_1_1_U3434/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U3434/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U3434/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U3434/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3515/tmp_product, operation Mode is: A*(B:0x76).
DSP Report: operator mul_16ns_8ns_23_1_1_U3515/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3515/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3602/tmp_product, operation Mode is: A*(B:0x5f).
DSP Report: operator mul_16ns_8ns_23_1_1_U3602/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3602/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U3552/tmp_product, operation Mode is: A*(B:0x39).
DSP Report: operator mul_16ns_7ns_22_1_1_U3552/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U3552/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3356/tmp_product, operation Mode is: A*(B:0x9e).
DSP Report: operator mul_16ns_9ns_24_1_1_U3356/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3356/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3447/tmp_product, operation Mode is: A*(B:0x57).
DSP Report: operator mul_16ns_8ns_23_1_1_U3447/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3447/tmp_product.
DSP Report: Generating DSP mul_16ns_5ns_20_1_1_U3536/tmp_product, operation Mode is: A2*(B:0xd).
DSP Report: register mul_16ns_5ns_20_1_1_U3536/tmp_product is absorbed into DSP mul_16ns_5ns_20_1_1_U3536/tmp_product.
DSP Report: operator mul_16ns_5ns_20_1_1_U3536/tmp_product is absorbed into DSP mul_16ns_5ns_20_1_1_U3536/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U3498/tmp_product, operation Mode is: A2*(B:0x1a).
DSP Report: register mul_16ns_6ns_21_1_1_U3498/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U3498/tmp_product.
DSP Report: operator mul_16ns_6ns_21_1_1_U3498/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U3498/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U3363/tmp_product, operation Mode is: A*(B:0x2a).
DSP Report: operator mul_16ns_7ns_22_1_1_U3363/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U3363/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U3613/tmp_product, operation Mode is: A2*(B:0x3ffeb).
DSP Report: register mul_16ns_6s_22_1_1_U3613/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U3613/tmp_product.
DSP Report: operator mul_16ns_6s_22_1_1_U3613/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U3613/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3415/tmp_product, operation Mode is: A*(B:0x15d).
DSP Report: operator mul_16ns_10ns_25_1_1_U3415/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3415/tmp_product.
DSP Report: Generating DSP mult_3730_reg_31692_reg, operation Mode is: (A*(B:0x15c))'.
DSP Report: register mult_3730_reg_31692_reg is absorbed into DSP mult_3730_reg_31692_reg.
DSP Report: operator mul_16ns_10ns_25_1_1_U3588/tmp_product is absorbed into DSP mult_3730_reg_31692_reg.
DSP Report: Generating DSP mult_3637_reg_31672_reg, operation Mode is: (A*(B:0x1dc))'.
DSP Report: register mult_3637_reg_31672_reg is absorbed into DSP mult_3637_reg_31672_reg.
DSP Report: operator mul_16ns_10ns_25_1_1_U3459/tmp_product is absorbed into DSP mult_3637_reg_31672_reg.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3389/tmp_product, operation Mode is: A2*(B:0x3ffa2).
DSP Report: register mul_16ns_8s_24_1_1_U3389/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3389/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U3389/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3389/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3609/tmp_product, operation Mode is: A*(B:0x1c8).
DSP Report: operator mul_16ns_10ns_25_1_1_U3609/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3609/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U3342/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_16ns_6s_22_1_1_U3342/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U3342/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3570/tmp_product, operation Mode is: A2*(B:0x9e).
DSP Report: register mul_16ns_9ns_24_1_1_U3570/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3570/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U3570/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3570/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U3399/tmp_product, operation Mode is: A2*(B:0x39).
DSP Report: register mul_16ns_7ns_22_1_1_U3399/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U3399/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U3399/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U3399/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3351/tmp_product, operation Mode is: A2*(B:0xc9).
DSP Report: register mul_16ns_9ns_24_1_1_U3351/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3351/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U3351/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3351/tmp_product.
DSP Report: Generating DSP mult_3760_reg_31704_reg, operation Mode is: (A*(B:0xe6))'.
DSP Report: register mult_3760_reg_31704_reg is absorbed into DSP mult_3760_reg_31704_reg.
DSP Report: operator mul_16ns_9ns_24_1_1_U3435/tmp_product is absorbed into DSP mult_3760_reg_31704_reg.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3538/tmp_product, operation Mode is: A*(B:0xa3).
DSP Report: operator mul_16ns_9ns_24_1_1_U3538/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3538/tmp_product.
DSP Report: Generating DSP mult_3750_reg_31696_reg, operation Mode is: (A*(B:0xb6))'.
DSP Report: register mult_3750_reg_31696_reg is absorbed into DSP mult_3750_reg_31696_reg.
DSP Report: operator mul_16ns_9ns_24_1_1_U3473/tmp_product is absorbed into DSP mult_3750_reg_31696_reg.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3421/tmp_product, operation Mode is: A2*(B:0x133).
DSP Report: register mul_16ns_10ns_25_1_1_U3421/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3421/tmp_product.
DSP Report: operator mul_16ns_10ns_25_1_1_U3421/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3421/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3503/tmp_product, operation Mode is: A2*(B:0x1de).
DSP Report: register mul_16ns_10ns_25_1_1_U3503/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3503/tmp_product.
DSP Report: operator mul_16ns_10ns_25_1_1_U3503/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3503/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3396/tmp_product, operation Mode is: A*(B:0x18f).
DSP Report: operator mul_16ns_10ns_25_1_1_U3396/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3396/tmp_product.
DSP Report: Generating DSP mult_3657_reg_31680_reg, operation Mode is: (A*(B:0x76))'.
DSP Report: register mult_3657_reg_31680_reg is absorbed into DSP mult_3657_reg_31680_reg.
DSP Report: operator mul_16ns_8ns_23_1_1_U3347/tmp_product is absorbed into DSP mult_3657_reg_31680_reg.
DSP Report: Generating DSP mult_3628_reg_31668_reg, operation Mode is: (A*(B:0x5b))'.
DSP Report: register mult_3628_reg_31668_reg is absorbed into DSP mult_3628_reg_31668_reg.
DSP Report: operator mul_16ns_8ns_23_1_1_U3333/tmp_product is absorbed into DSP mult_3628_reg_31668_reg.
DSP Report: Generating DSP mult_3684_reg_31688_reg, operation Mode is: (A*(B:0x3ffdb))'.
DSP Report: register mult_3684_reg_31688_reg is absorbed into DSP mult_3684_reg_31688_reg.
DSP Report: operator mul_16ns_7s_23_1_1_U3576/tmp_product is absorbed into DSP mult_3684_reg_31688_reg.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3598/tmp_product, operation Mode is: A2*(B:0x3feb7).
DSP Report: register mul_16ns_10s_26_1_1_U3598/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3598/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U3598/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3598/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U3522/tmp_product, operation Mode is: A2*(B:0x2a).
DSP Report: register mul_16ns_7ns_22_1_1_U3522/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U3522/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U3522/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U3522/tmp_product.
DSP Report: Generating DSP add_ln58_4214_fu_419020_p2, operation Mode is: C'+A2*(B:0x19).
DSP Report: register add_ln58_4214_fu_419020_p2 is absorbed into DSP add_ln58_4214_fu_419020_p2.
DSP Report: register p_read_235_reg_420161_reg is absorbed into DSP add_ln58_4214_fu_419020_p2.
DSP Report: operator add_ln58_4214_fu_419020_p2 is absorbed into DSP add_ln58_4214_fu_419020_p2.
DSP Report: operator mul_16ns_6ns_21_1_1_U3458/tmp_product is absorbed into DSP add_ln58_4214_fu_419020_p2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_reg_140064_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_reg_138874_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i625_i_i_i_i_reg_139504_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_45402_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_44996_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_134724_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i533_i_i_i_i_i_reg_135014_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_45044_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i1261_i1261_i1261_i_i_reg_139804_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_23254_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_23262_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i_i_i2221_i_i_i_reg_139554_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_45412_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_45380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i_i_i2047_i_i_i_reg_136014_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_45248_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_45068_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i_i_i4141_i_i_reg_139684_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_135624_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_45320_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_reg_137674_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_45442_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i_i_i_i_i_i_i_reg_134784_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i1259_i_i3813_i_i_reg_139694_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_45452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i_i_i_i_i_i_reg_134924_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_45356_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i227_i_i_reg_140034_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i_i_i_reg_135894_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i219_i_i853_i853_i_i_i_reg_136524_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i_i853_i853_i_i_i_reg_136524_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_reg_139284_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_45368_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i71_i_i_reg_140054_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_136214_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_reg_137194_reg[15]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_137199_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_137199_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_137199_reg[3]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_137199_reg[4]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_137199_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_137199_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_137199_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_137199_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_137199_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_137199_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_137199_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_137199_reg[11]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i107_i107_i_i_i_reg_136894_reg[15]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i107_i107_i_i_i_1_reg_136899_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i107_i_i_i_1_reg_136899_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i107_i107_i_i_i_1_reg_136899_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i107_i_i_i_1_reg_136899_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i107_i107_i_i_i_1_reg_136899_reg[4]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i107_i107_i_i_i_1_reg_136899_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i107_i_i_i_1_reg_136899_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i107_i107_i_i_i_1_reg_136899_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i107_i_i_i_1_reg_136899_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i107_i107_i_i_i_1_reg_136899_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i107_i_i_i_1_reg_136899_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i107_i107_i_i_i_1_reg_136899_reg[8]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i107_i_i_i_1_reg_136899_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i107_i107_i_i_i_1_reg_136899_reg[10]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i107_i107_i_i_i_1_reg_136899_reg[11]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i_i5069_i_i_reg_136944_reg[15]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i_i5069_i_i_1_reg_136949_reg[2]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i_i5069_i_i_1_reg_136949_reg[3]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i_i5069_i_i_1_reg_136949_reg[4]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i_i5069_i_i_1_reg_136949_reg[5]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i_i5069_i_i_1_reg_136949_reg[6]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i_i5069_i_i_1_reg_136949_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i_i5069_i_i_1_reg_136949_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i_i5069_i_i_1_reg_136949_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i_i5069_i_i_1_reg_136949_reg[11]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_1_reg_139049_reg[2]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_1_reg_139049_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_1_reg_139049_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_1_reg_139049_reg[4]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_1_reg_139049_reg[5]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_1_reg_139049_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_1_reg_139049_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_1_reg_139049_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_1_reg_139049_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_1_reg_139049_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_1_reg_139049_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_1_reg_139049_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_1_reg_139049_reg[11]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_reg_139044_reg[15]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i1089_i_i_i_i_reg_135334_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i_i_i_reg_135694_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i1727_i_i_1_reg_138629_reg[2]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i1729_i_i_1_reg_138639_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i1729_i1729_i_i_1_reg_138639_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i1727_i_i_1_reg_138629_reg[3]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i1729_i_i_1_reg_138639_reg[3]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i1727_i_i_1_reg_138629_reg[4]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i1729_i_i_1_reg_138639_reg[4]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i1727_i_i_1_reg_138629_reg[5]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i1727_i_i_1_reg_138629_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i1729_i_i_1_reg_138639_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i1729_i1729_i_i_1_reg_138639_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i1727_i_i_1_reg_138629_reg[6]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i1729_i_i_1_reg_138639_reg[6]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i1727_i_i_1_reg_138629_reg[7]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i1727_i_i_1_reg_138629_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i1729_i_i_1_reg_138639_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i1729_i1729_i_i_1_reg_138639_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i1727_i_i_1_reg_138629_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i1729_i_i_1_reg_138639_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i1727_i_i_1_reg_138629_reg[9]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i1727_i_i_1_reg_138629_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i1729_i_i_1_reg_138639_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i1729_i1729_i_i_1_reg_138639_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i1727_i_i_1_reg_138629_reg[11]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i1729_i_i_reg_138634_reg[15]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i1729_i1729_i_i_1_reg_138639_reg[11]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i1727_i_i_reg_138624_reg[15]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i1773_i1773_i_i_1_reg_138609_reg[2]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i1775_i1775_i_i_1_reg_138619_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i1775_i1775_i_i_1_reg_138619_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i1773_i1773_i_i_1_reg_138609_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i1773_i1773_i_i_1_reg_138609_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i1775_i1775_i_i_1_reg_138619_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i1775_i1775_i_i_1_reg_138619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i1773_i1773_i_i_1_reg_138609_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i1773_i1773_i_i_1_reg_138609_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i1775_i1775_i_i_1_reg_138619_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i1775_i1775_i_i_1_reg_138619_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i1773_i1773_i_i_1_reg_138609_reg[5]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i1775_i1775_i_i_1_reg_138619_reg[5]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i1773_i1773_i_i_1_reg_138609_reg[6]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i1775_i1775_i_i_1_reg_138619_reg[6]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i1773_i1773_i_i_1_reg_138609_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i1773_i1773_i_i_1_reg_138609_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i1775_i1775_i_i_1_reg_138619_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i1775_i1775_i_i_1_reg_138619_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i1773_i1773_i_i_1_reg_138609_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i1775_i1775_i_i_1_reg_138619_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i1773_i1773_i_i_1_reg_138609_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i1773_i1773_i_i_1_reg_138609_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i1775_i1775_i_i_1_reg_138619_reg[9]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i1775_i1775_i_i_1_reg_138619_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i1773_i1773_i_i_1_reg_138609_reg[11]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i1775_i1775_i_i_1_reg_138619_reg[11]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i1775_i1775_i_i_reg_138614_reg[15]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i1773_i1773_i_i_reg_138604_reg[15]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[2]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_1_reg_138399_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_1_reg_138399_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[3]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_1_reg_138399_reg[3]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[4]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_1_reg_138399_reg[4]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[5]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_1_reg_138399_reg[5]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[6]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_1_reg_138399_reg[6]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_1_reg_138399_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_1_reg_138399_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_1_reg_138399_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_1_reg_138399_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_1_reg_138399_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_1_reg_138389_reg[11]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_1_reg_138399_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_1_reg_138399_reg[11]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i31_i31_i_i_i_1_reg_136929_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i31_i31_i31_i_i_i_reg_136924_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i259_i259_i_i_i_i_reg_135684_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i379_i_i1653_i_i_i_reg_136184_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i_i1167_i1167_i1167_i_i_reg_138904_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i_i927_i927_i927_i_i_reg_139024_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i533_i533_i_i_i_i_reg_135564_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i_i_i_i4527_i_i_reg_137224_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i_i_i_i2255_i_i_i_reg_135934_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_reg_136764_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_reg_138854_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_1_reg_139159_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i_i1339_i1339_i_i_reg_138824_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i_i_i1015_i1015_i1015_i_i_reg_138994_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i33_i_i_i1941_i1941_i_i_1_reg_138539_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i_i1013_i1013_i1013_i_i_reg_138984_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i33_i33_i_i_i3861_i_i_reg_137574_reg[15] )
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U303/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2407_reg is absorbed into DSP mul_13s_13ns_26_1_1_U303/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U303/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U303/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U156/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2161_reg is absorbed into DSP mul_13ns_13s_26_1_1_U156/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U156/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U156/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U164/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2197_reg is absorbed into DSP mul_13ns_13s_26_1_1_U164/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U164/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U164/tmp_product.
DSP Report: Generating DSP mul_13ns_13ns_25_1_1_U188/tmp_product, operation Mode is: A*(B:0x8c4).
DSP Report: operator mul_13ns_13ns_25_1_1_U188/tmp_product is absorbed into DSP mul_13ns_13ns_25_1_1_U188/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U191/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2312_reg is absorbed into DSP mul_13s_13ns_26_1_1_U191/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U191/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U191/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U197/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2332_reg is absorbed into DSP mul_13s_13ns_26_1_1_U197/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U197/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U197/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U200/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2347_reg is absorbed into DSP mul_13s_13ns_26_1_1_U200/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U200/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U203/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2362_reg is absorbed into DSP mul_13s_13ns_26_1_1_U203/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U203/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U203/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U204/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2367_reg is absorbed into DSP mul_13s_13ns_26_1_1_U204/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U204/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U204/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U205/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2372_reg is absorbed into DSP mul_13s_13ns_26_1_1_U205/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U205/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U205/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U206/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2377_reg is absorbed into DSP mul_13s_13ns_26_1_1_U206/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U206/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U206/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U209/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2392_reg is absorbed into DSP mul_13s_13ns_26_1_1_U209/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U209/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U209/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U210/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2397_reg is absorbed into DSP mul_13s_13ns_26_1_1_U210/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U210/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U211/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2402_reg is absorbed into DSP mul_13s_13ns_26_1_1_U211/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U211/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U211/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U212/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2407_reg is absorbed into DSP mul_13s_13ns_26_1_1_U212/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U212/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U212/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U216/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2427_reg is absorbed into DSP mul_13s_13ns_26_1_1_U216/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U216/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U216/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U215/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2422_reg is absorbed into DSP mul_13s_13ns_26_1_1_U215/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U215/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U215/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U220/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2447_reg is absorbed into DSP mul_13s_13ns_26_1_1_U220/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U220/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U220/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U224/tmp_product, operation Mode is: A*B2.
DSP Report: register w6_load_129_reg_55867_reg is absorbed into DSP mul_13s_13ns_26_1_1_U224/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U224/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U224/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U228/tmp_product, operation Mode is: A*B2.
DSP Report: register w6_load_136_reg_55897_reg is absorbed into DSP mul_13s_13ns_26_1_1_U228/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U228/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U228/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U316/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2462_reg is absorbed into DSP mul_13s_13ns_26_1_1_U316/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U316/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U316/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U234/tmp_product, operation Mode is: A*B2.
DSP Report: register w6_load_148_reg_55954_reg is absorbed into DSP mul_13s_13ns_26_1_1_U234/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U234/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U234/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U240/tmp_product, operation Mode is: A*B2.
DSP Report: register w6_load_157_reg_55999_reg is absorbed into DSP mul_13s_13ns_26_1_1_U240/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U240/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U240/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U244/tmp_product, operation Mode is: A*B2.
DSP Report: register w6_load_164_reg_56034_reg is absorbed into DSP mul_13s_13ns_26_1_1_U244/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U244/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U244/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U250/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2161_reg is absorbed into DSP mul_13ns_13s_26_1_1_U250/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U250/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U250/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U255/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2191_reg is absorbed into DSP mul_13ns_13s_26_1_1_U255/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U255/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U255/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U256/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2197_reg is absorbed into DSP mul_13ns_13s_26_1_1_U256/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U256/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U256/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U261/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2227_reg is absorbed into DSP mul_13ns_13s_26_1_1_U261/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U261/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U261/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U277/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2312_reg is absorbed into DSP mul_13ns_13s_26_1_1_U277/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U277/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U277/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U280/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2327_reg is absorbed into DSP mul_13ns_13s_26_1_1_U280/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U280/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U280/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U282/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2332_reg is absorbed into DSP mul_13ns_13s_26_1_1_U282/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U282/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U282/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U286/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2347_reg is absorbed into DSP mul_13ns_13s_26_1_1_U286/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U286/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U286/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U290/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2362_reg is absorbed into DSP mul_13s_13ns_26_1_1_U290/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U290/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U290/tmp_product.
DSP Report: Generating DSP mul_13ns_13ns_25_1_1_U291/tmp_product, operation Mode is: A*(B:0x8c4).
DSP Report: operator mul_13ns_13ns_25_1_1_U291/tmp_product is absorbed into DSP mul_13ns_13ns_25_1_1_U291/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U292/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2367_reg is absorbed into DSP mul_13ns_13s_26_1_1_U292/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U292/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U292/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U293/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2372_reg is absorbed into DSP mul_13s_13ns_26_1_1_U293/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U293/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U293/tmp_product.
DSP Report: Generating DSP mul_13ns_12ns_24_1_1_U294/tmp_product, operation Mode is: A*(B:0x555).
DSP Report: operator mul_13ns_12ns_24_1_1_U294/tmp_product is absorbed into DSP mul_13ns_12ns_24_1_1_U294/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U295/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2377_reg is absorbed into DSP mul_13ns_13s_26_1_1_U295/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U295/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U295/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U299/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2392_reg is absorbed into DSP mul_13s_13ns_26_1_1_U299/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U299/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U299/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U300/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2397_reg is absorbed into DSP mul_13s_13ns_26_1_1_U300/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U300/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U300/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U308/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2422_reg is absorbed into DSP mul_13s_13ns_26_1_1_U308/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U308/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U308/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U309/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2427_reg is absorbed into DSP mul_13s_13ns_26_1_1_U309/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U309/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U309/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U332/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2221_reg is absorbed into DSP mul_13ns_13s_26_1_1_U332/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U332/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U332/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U313/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2447_reg is absorbed into DSP mul_13s_13ns_26_1_1_U313/tmp_product.
DSP Report: operator mul_13s_13ns_26_1_1_U313/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U313/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U318/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2137_reg is absorbed into DSP mul_13ns_13s_26_1_1_U318/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U318/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U318/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U319/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2143_reg is absorbed into DSP mul_13ns_13s_26_1_1_U319/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U319/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U319/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U320/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2149_reg is absorbed into DSP mul_13ns_13s_26_1_1_U320/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U320/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U320/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U322/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2161_reg is absorbed into DSP mul_13ns_13s_26_1_1_U322/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U322/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U322/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U323/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2167_reg is absorbed into DSP mul_13ns_13s_26_1_1_U323/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U323/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U323/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U324/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2173_reg is absorbed into DSP mul_13ns_13s_26_1_1_U324/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U324/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U324/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U325/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2179_reg is absorbed into DSP mul_13ns_13s_26_1_1_U325/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U325/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U325/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U326/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2185_reg is absorbed into DSP mul_13ns_13s_26_1_1_U326/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U326/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U326/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U327/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2191_reg is absorbed into DSP mul_13ns_13s_26_1_1_U327/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U327/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U327/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U328/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2197_reg is absorbed into DSP mul_13ns_13s_26_1_1_U328/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U328/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U328/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U333/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2227_reg is absorbed into DSP mul_13ns_13s_26_1_1_U333/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U333/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U333/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U334/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_2233_reg is absorbed into DSP mul_13ns_13s_26_1_1_U334/tmp_product.
DSP Report: operator mul_13ns_13s_26_1_1_U334/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U334/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln191_reg_53777_reg[10] )
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U225/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U225/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U225/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U226/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U226/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U226/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U229/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U229/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U229/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U230/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U230/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U230/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U231/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U231/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U231/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U232/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U232/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U232/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U221/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U221/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U221/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U222/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U222/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U222/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U223/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U223/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U223/tmp_product.
DSP Report: Generating DSP mul_13ns_13ns_25_1_1_U301/tmp_product, operation Mode is: A*(B:0x8c4).
DSP Report: operator mul_13ns_13ns_25_1_1_U301/tmp_product is absorbed into DSP mul_13ns_13ns_25_1_1_U301/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U233/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U233/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U233/tmp_product.
DSP Report: Generating DSP mul_13ns_12ns_24_1_1_U297/tmp_product, operation Mode is: A*(B:0x7a5).
DSP Report: operator mul_13ns_12ns_24_1_1_U297/tmp_product is absorbed into DSP mul_13ns_12ns_24_1_1_U297/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U296/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U296/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U296/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U298/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U298/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U298/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U235/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U235/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U235/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U236/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U236/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U236/tmp_product.
DSP Report: Generating DSP mul_13ns_12ns_24_1_1_U287/tmp_product, operation Mode is: A*(B:0x7a5).
DSP Report: operator mul_13ns_12ns_24_1_1_U287/tmp_product is absorbed into DSP mul_13ns_12ns_24_1_1_U287/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U207/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U207/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U207/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U208/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U208/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U208/tmp_product.
DSP Report: Generating DSP mul_13ns_12ns_24_1_1_U192/tmp_product, operation Mode is: A*(B:0x555).
DSP Report: operator mul_13ns_12ns_24_1_1_U192/tmp_product is absorbed into DSP mul_13ns_12ns_24_1_1_U192/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U189/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U189/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U189/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U190/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U190/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U190/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U275/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U275/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U275/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U276/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U276/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U276/tmp_product.
DSP Report: Generating DSP mul_13ns_12ns_24_1_1_U179/tmp_product, operation Mode is: A*(B:0x555).
DSP Report: operator mul_13ns_12ns_24_1_1_U179/tmp_product is absorbed into DSP mul_13ns_12ns_24_1_1_U179/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U177/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U177/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U178/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U178/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U178/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U180/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U180/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U266/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U266/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U266/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U267/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U267/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U267/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U268/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U268/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U268/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U241/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U241/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U241/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U242/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U242/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U242/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U243/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U243/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U243/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U315/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U315/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U315/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U314/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U314/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U314/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U288/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U288/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U288/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U289/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U289/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U289/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U331/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U331/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U331/tmp_product.
DSP Report: Generating DSP mul_13ns_12ns_24_1_1_U284/tmp_product, operation Mode is: A*(B:0x555).
DSP Report: operator mul_13ns_12ns_24_1_1_U284/tmp_product is absorbed into DSP mul_13ns_12ns_24_1_1_U284/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U201/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U201/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U201/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U202/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U202/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U202/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U285/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U285/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U285/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U330/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U330/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U330/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U198/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U198/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U198/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U199/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U199/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U199/tmp_product.
DSP Report: Generating DSP mul_13ns_13ns_25_1_1_U281/tmp_product, operation Mode is: A*(B:0x8c4).
DSP Report: operator mul_13ns_13ns_25_1_1_U281/tmp_product is absorbed into DSP mul_13ns_13ns_25_1_1_U281/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U283/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U283/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U283/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U329/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U329/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U329/tmp_product.
DSP Report: Generating DSP mul_13ns_12ns_24_1_1_U196/tmp_product, operation Mode is: A*(B:0x7a5).
DSP Report: operator mul_13ns_12ns_24_1_1_U196/tmp_product is absorbed into DSP mul_13ns_12ns_24_1_1_U196/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U193/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U193/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U193/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U194/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U194/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U194/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U195/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U195/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U195/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U278/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U278/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U278/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U279/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U279/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U279/tmp_product.
DSP Report: Generating DSP mul_13ns_12ns_24_1_1_U183/tmp_product, operation Mode is: A*(B:0x7a5).
DSP Report: operator mul_13ns_12ns_24_1_1_U183/tmp_product is absorbed into DSP mul_13ns_12ns_24_1_1_U183/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U181/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U181/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U181/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U182/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U182/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U182/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U184/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U184/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U184/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U269/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U269/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U269/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U270/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U270/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U270/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U271/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U271/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U271/tmp_product.
DSP Report: Generating DSP mul_13ns_12ns_24_1_1_U166/tmp_product, operation Mode is: A*(B:0x555).
DSP Report: operator mul_13ns_12ns_24_1_1_U166/tmp_product is absorbed into DSP mul_13ns_12ns_24_1_1_U166/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U165/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U165/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U165/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U167/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U167/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U167/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U168/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U168/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U168/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U257/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U257/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U257/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U258/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U258/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U258/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U259/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U259/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U259/tmp_product.
DSP Report: Generating DSP mul_13s_13ns_26_1_1_U161/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13s_13ns_26_1_1_U161/tmp_product is absorbed into DSP mul_13s_13ns_26_1_1_U161/tmp_product.
DSP Report: Generating DSP mul_13ns_13ns_25_1_1_U162/tmp_product, operation Mode is: A*(B:0x8c4).
DSP Report: operator mul_13ns_13ns_25_1_1_U162/tmp_product is absorbed into DSP mul_13ns_13ns_25_1_1_U162/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U163/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U163/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U163/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U254/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U254/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U254/tmp_product.
DSP Report: Generating DSP mul_13ns_13ns_25_1_1_U149/tmp_product, operation Mode is: A*(B:0x8c4).
DSP Report: operator mul_13ns_13ns_25_1_1_U149/tmp_product is absorbed into DSP mul_13ns_13ns_25_1_1_U149/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U150/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U150/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U150/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U151/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U151/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U151/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U152/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U152/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U152/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U245/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U245/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U245/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U246/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U246/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U246/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U247/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U247/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U247/tmp_product.
DSP Report: Generating DSP mul_13ns_13s_26_1_1_U317/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_13ns_13s_26_1_1_U317/tmp_product is absorbed into DSP mul_13ns_13s_26_1_1_U317/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U840/tmp_product, operation Mode is: A*(B:0x33).
DSP Report: operator mul_16ns_7ns_22_1_1_U840/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U840/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2918/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_16ns_6s_22_1_1_U2918/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2918/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1558/tmp_product, operation Mode is: A*(B:0x2a).
DSP Report: operator mul_16ns_7ns_22_1_1_U1558/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1558/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2227/tmp_product, operation Mode is: A*(B:0x2c).
DSP Report: operator mul_16ns_7ns_22_1_1_U2227/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2227/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2107/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_16ns_6s_22_1_1_U2107/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2107/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2191/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_16ns_6s_22_1_1_U2191/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2191/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2808/tmp_product, operation Mode is: A*(B:0x3a).
DSP Report: operator mul_16ns_7ns_22_1_1_U2808/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2808/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U826/tmp_product, operation Mode is: A*(B:0x3b).
DSP Report: operator mul_16ns_7ns_22_1_1_U826/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U826/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1472/tmp_product, operation Mode is: A*(B:0x33).
DSP Report: operator mul_16ns_7ns_22_1_1_U1472/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1472/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U548/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_16ns_6ns_21_1_1_U548/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U548/tmp_product.
DSP Report: Generating DSP mul_16ns_5ns_20_1_1_U2234/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_16ns_5ns_20_1_1_U2234/tmp_product is absorbed into DSP mul_16ns_5ns_20_1_1_U2234/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U754/tmp_product, operation Mode is: A*(B:0x3ffcb).
DSP Report: operator mul_16ns_7s_23_1_1_U754/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U754/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1652/tmp_product, operation Mode is: A*(B:0x3ffdd).
DSP Report: operator mul_16ns_7s_23_1_1_U1652/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1652/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2046/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_16ns_6ns_21_1_1_U2046/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2046/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1215/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_16ns_6ns_21_1_1_U1215/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1215/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1255/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_16ns_6ns_21_1_1_U1255/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1255/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2526/tmp_product, operation Mode is: A2*(B:0x1d).
DSP Report: register mul_16ns_6ns_21_1_1_U2526/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2526/tmp_product.
DSP Report: operator mul_16ns_6ns_21_1_1_U2526/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2526/tmp_product.
DSP Report: Generating DSP add_ln58_1343_fu_35984440_p2, operation Mode is: C+A*(B:0x39).
DSP Report: operator add_ln58_1343_fu_35984440_p2 is absorbed into DSP add_ln58_1343_fu_35984440_p2.
DSP Report: operator mul_16ns_7ns_22_1_1_U1868/tmp_product is absorbed into DSP add_ln58_1343_fu_35984440_p2.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1075/tmp_product, operation Mode is: A*(B:0x23).
DSP Report: operator mul_16ns_7ns_22_1_1_U1075/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1075/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1495/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_16ns_6s_22_1_1_U1495/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1495/tmp_product.
DSP Report: Generating DSP add_ln58_3274_fu_35994336_p2, operation Mode is: C+A*(B:0x1a).
DSP Report: operator add_ln58_3274_fu_35994336_p2 is absorbed into DSP add_ln58_3274_fu_35994336_p2.
DSP Report: operator mul_16ns_6ns_21_1_1_U2269/tmp_product is absorbed into DSP add_ln58_3274_fu_35994336_p2.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1562/tmp_product, operation Mode is: A*(B:0x3a).
DSP Report: operator mul_16ns_7ns_22_1_1_U1562/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1562/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1256/tmp_product, operation Mode is: A*(B:0x3b).
DSP Report: operator mul_16ns_7ns_22_1_1_U1256/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1256/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2368/tmp_product, operation Mode is: A*(B:0x72).
DSP Report: operator mul_16ns_8ns_23_1_1_U2368/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2368/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1192/tmp_product, operation Mode is: A*(B:0x6c).
DSP Report: operator mul_16ns_8ns_23_1_1_U1192/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1192/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1249/tmp_product, operation Mode is: A*(B:0x3ff92).
DSP Report: operator mul_16ns_8s_24_1_1_U1249/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1249/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2001/tmp_product, operation Mode is: A*(B:0x3ffb4).
DSP Report: operator mul_16ns_8s_24_1_1_U2001/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2001/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2043/tmp_product, operation Mode is: A*(B:0x3ff85).
DSP Report: operator mul_16ns_8s_24_1_1_U2043/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2043/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1555/tmp_product, operation Mode is: A*(B:0x3ffd1).
DSP Report: operator mul_16ns_7s_23_1_1_U1555/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1555/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U3007/tmp_product, operation Mode is: A*(B:0x2d).
DSP Report: operator mul_16ns_7ns_22_1_1_U3007/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U3007/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2703/tmp_product, operation Mode is: A*(B:0x32).
DSP Report: operator mul_16ns_7ns_22_1_1_U2703/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2703/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U752/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_16ns_6s_22_1_1_U752/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U752/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2749/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_16ns_6ns_21_1_1_U2749/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2749/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1815/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_16ns_6ns_21_1_1_U1815/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1815/tmp_product.
DSP Report: Generating DSP mul_16ns_5ns_20_1_1_U1490/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_16ns_5ns_20_1_1_U1490/tmp_product is absorbed into DSP mul_16ns_5ns_20_1_1_U1490/tmp_product.
DSP Report: Generating DSP mult_2391_reg_6507647_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mult_2391_reg_6507647_reg is absorbed into DSP mult_2391_reg_6507647_reg.
DSP Report: operator mul_16ns_5ns_20_1_1_U554/tmp_product is absorbed into DSP mult_2391_reg_6507647_reg.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1130/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_16ns_6ns_21_1_1_U1130/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1130/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U3011/tmp_product, operation Mode is: A*(B:0x3a).
DSP Report: operator mul_16ns_7ns_22_1_1_U3011/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U3011/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U740/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_16ns_6ns_21_1_1_U740/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U740/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U645/tmp_product, operation Mode is: A*(B:0x2b).
DSP Report: operator mul_16ns_7ns_22_1_1_U645/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U645/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2446/tmp_product, operation Mode is: A*(B:0x2f).
DSP Report: operator mul_16ns_7ns_22_1_1_U2446/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2446/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U890/tmp_product, operation Mode is: A*(B:0x27).
DSP Report: operator mul_16ns_7ns_22_1_1_U890/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U890/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1358/tmp_product, operation Mode is: A*(B:0x2f).
DSP Report: operator mul_16ns_7ns_22_1_1_U1358/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1358/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1583/tmp_product, operation Mode is: A*(B:0x23).
DSP Report: operator mul_16ns_7ns_22_1_1_U1583/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1583/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1321/tmp_product, operation Mode is: A*(B:0x33).
DSP Report: operator mul_16ns_7ns_22_1_1_U1321/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1321/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U493/tmp_product, operation Mode is: A*(B:0x31).
DSP Report: operator mul_16ns_7ns_22_1_1_U493/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U493/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U3028/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_16ns_6ns_21_1_1_U3028/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U3028/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2433/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_16ns_6ns_21_1_1_U2433/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2433/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U3114/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_16ns_6ns_21_1_1_U3114/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U3114/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2670/tmp_product, operation Mode is: A*(B:0x29).
DSP Report: operator mul_16ns_7ns_22_1_1_U2670/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2670/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1779/tmp_product, operation Mode is: A*(B:0x26).
DSP Report: operator mul_16ns_7ns_22_1_1_U1779/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1779/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U2660/tmp_product, operation Mode is: A*(B:0x3f8de).
DSP Report: operator mul_16ns_12s_28_1_1_U2660/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U2660/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2915/tmp_product, operation Mode is: A*(B:0x46).
DSP Report: operator mul_16ns_8ns_23_1_1_U2915/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2915/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2485/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_16ns_6s_22_1_1_U2485/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2485/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1476/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_16ns_6s_22_1_1_U1476/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1476/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2567/tmp_product, operation Mode is: A*(B:0x3ffdb).
DSP Report: operator mul_16ns_7s_23_1_1_U2567/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2567/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1257/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_16ns_6s_22_1_1_U1257/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1257/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2152/tmp_product, operation Mode is: A*(B:0x2b).
DSP Report: operator mul_16ns_7ns_22_1_1_U2152/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2152/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2977/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_16ns_6s_22_1_1_U2977/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2977/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1232/tmp_product, operation Mode is: A*(B:0x3ffd4).
DSP Report: operator mul_16ns_7s_23_1_1_U1232/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1232/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U881/tmp_product, operation Mode is: A*(B:0x3ffda).
DSP Report: operator mul_16ns_7s_23_1_1_U881/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U881/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1845/tmp_product, operation Mode is: A*(B:0x3ffb4).
DSP Report: operator mul_16ns_8s_24_1_1_U1845/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1845/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2147/tmp_product, operation Mode is: A*(B:0x3ffaa).
DSP Report: operator mul_16ns_8s_24_1_1_U2147/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2147/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1189/tmp_product, operation Mode is: A*(B:0x3ffb5).
DSP Report: operator mul_16ns_8s_24_1_1_U1189/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1189/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1747/tmp_product, operation Mode is: A2*(B:0x1a).
DSP Report: register mul_16ns_6ns_21_1_1_U1747/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1747/tmp_product.
DSP Report: operator mul_16ns_6ns_21_1_1_U1747/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1747/tmp_product.
DSP Report: Generating DSP add_ln58_1584_fu_35985724_p2, operation Mode is: C+A*(B:0xb).
DSP Report: operator add_ln58_1584_fu_35985724_p2 is absorbed into DSP add_ln58_1584_fu_35985724_p2.
DSP Report: operator mul_16ns_5ns_20_1_1_U2322/tmp_product is absorbed into DSP add_ln58_1584_fu_35985724_p2.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2423/tmp_product, operation Mode is: A*(B:0x27).
DSP Report: operator mul_16ns_7ns_22_1_1_U2423/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2423/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2183/tmp_product, operation Mode is: A2*(B:0x2a).
DSP Report: register mul_16ns_7ns_22_1_1_U2183/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2183/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U2183/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2183/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U887/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_16ns_6s_22_1_1_U887/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U887/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1446/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_16ns_6s_22_1_1_U1446/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1446/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1893/tmp_product, operation Mode is: A*(B:0x2f).
DSP Report: operator mul_16ns_7ns_22_1_1_U1893/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1893/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1025/tmp_product, operation Mode is: A*(B:0x31).
DSP Report: operator mul_16ns_7ns_22_1_1_U1025/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1025/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1339/tmp_product, operation Mode is: A*(B:0x3ffb6).
DSP Report: operator mul_16ns_8s_24_1_1_U1339/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1339/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1940/tmp_product, operation Mode is: A*(B:0x17c).
DSP Report: operator mul_16ns_10ns_25_1_1_U1940/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1940/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1704/tmp_product, operation Mode is: A*(B:0x3d).
DSP Report: operator mul_16ns_7ns_22_1_1_U1704/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1704/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U850/tmp_product, operation Mode is: A*(B:0x2e).
DSP Report: operator mul_16ns_7ns_22_1_1_U850/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U850/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1545/tmp_product, operation Mode is: A*(B:0x27).
DSP Report: operator mul_16ns_7ns_22_1_1_U1545/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1545/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U755/tmp_product, operation Mode is: A*(B:0x36).
DSP Report: operator mul_16ns_7ns_22_1_1_U755/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U755/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2612/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register mul_16ns_6ns_21_1_1_U2612/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2612/tmp_product.
DSP Report: operator mul_16ns_6ns_21_1_1_U2612/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2612/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2589/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_16ns_6ns_21_1_1_U2589/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2589/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2162/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_16ns_6ns_21_1_1_U2162/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2162/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1839/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_16ns_6ns_21_1_1_U1839/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1839/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U599/tmp_product, operation Mode is: A*(B:0x3d).
DSP Report: operator mul_16ns_7ns_22_1_1_U599/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U599/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1736/tmp_product, operation Mode is: A*(B:0x23).
DSP Report: operator mul_16ns_7ns_22_1_1_U1736/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1736/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1377/tmp_product, operation Mode is: A*(B:0x39).
DSP Report: operator mul_16ns_7ns_22_1_1_U1377/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1377/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2872/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_16ns_6ns_21_1_1_U2872/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2872/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2957/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_16ns_6ns_21_1_1_U2957/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2957/tmp_product.
DSP Report: Generating DSP mul_16ns_5ns_20_1_1_U1391/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_16ns_5ns_20_1_1_U1391/tmp_product is absorbed into DSP mul_16ns_5ns_20_1_1_U1391/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1134/tmp_product, operation Mode is: A*(B:0x29).
DSP Report: operator mul_16ns_7ns_22_1_1_U1134/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1134/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2271/tmp_product, operation Mode is: A*(B:0x35).
DSP Report: operator mul_16ns_7ns_22_1_1_U2271/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2271/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1816/tmp_product, operation Mode is: A*(B:0x27).
DSP Report: operator mul_16ns_7ns_22_1_1_U1816/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1816/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1714/tmp_product, operation Mode is: A*(B:0x49).
DSP Report: operator mul_16ns_8ns_23_1_1_U1714/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1714/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1590/tmp_product, operation Mode is: A*(B:0x59).
DSP Report: operator mul_16ns_8ns_23_1_1_U1590/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1590/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1979/tmp_product, operation Mode is: A*(B:0x73).
DSP Report: operator mul_16ns_8ns_23_1_1_U1979/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1979/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2765/tmp_product, operation Mode is: A*(B:0x4b).
DSP Report: operator mul_16ns_8ns_23_1_1_U2765/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2765/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2743/tmp_product, operation Mode is: A*(B:0x32).
DSP Report: operator mul_16ns_7ns_22_1_1_U2743/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2743/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2783/tmp_product, operation Mode is: A*(B:0x184).
DSP Report: operator mul_16ns_10ns_25_1_1_U2783/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2783/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U726/tmp_product, operation Mode is: A*(B:0x1a8).
DSP Report: operator mul_16ns_10ns_25_1_1_U726/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U726/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2302/tmp_product, operation Mode is: A*(B:0xf2).
DSP Report: operator mul_16ns_9ns_24_1_1_U2302/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2302/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2213/tmp_product, operation Mode is: A*(B:0x3ffbb).
DSP Report: operator mul_16ns_8s_24_1_1_U2213/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2213/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1573/tmp_product, operation Mode is: A*(B:0xe6).
DSP Report: operator mul_16ns_9ns_24_1_1_U1573/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1573/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2687/tmp_product, operation Mode is: A*(B:0x3fd5a).
DSP Report: operator mul_16ns_11s_27_1_1_U2687/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2687/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3008/tmp_product, operation Mode is: A*(B:0x3fdd6).
DSP Report: operator mul_16ns_11s_27_1_1_U3008/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3008/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U514/tmp_product, operation Mode is: A*(B:0x3fb59).
DSP Report: operator mul_16ns_12s_28_1_1_U514/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U514/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3133/tmp_product, operation Mode is: A*(B:0x3fd79).
DSP Report: operator mul_16ns_11s_27_1_1_U3133/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3133/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1510/tmp_product, operation Mode is: A*(B:0x112).
DSP Report: operator mul_16ns_10ns_25_1_1_U1510/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1510/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3041/tmp_product, operation Mode is: A*(B:0x1c8).
DSP Report: operator mul_16ns_10ns_25_1_1_U3041/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3041/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U664/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_16ns_10ns_25_1_1_U664/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U664/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U511/tmp_product, operation Mode is: A*(B:0x3ff95).
DSP Report: operator mul_16ns_8s_24_1_1_U511/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U511/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2740/tmp_product, operation Mode is: A*(B:0x3ffaf).
DSP Report: operator mul_16ns_8s_24_1_1_U2740/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2740/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2222/tmp_product, operation Mode is: A*(B:0x1bc).
DSP Report: operator mul_16ns_10ns_25_1_1_U2222/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2222/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1543/tmp_product, operation Mode is: A*(B:0x181).
DSP Report: operator mul_16ns_10ns_25_1_1_U1543/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1543/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1290/tmp_product, operation Mode is: A*(B:0x3ffa4).
DSP Report: operator mul_16ns_8s_24_1_1_U1290/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1290/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1110/tmp_product, operation Mode is: A*(B:0x3ff85).
DSP Report: operator mul_16ns_8s_24_1_1_U1110/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1110/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1251/tmp_product, operation Mode is: A*(B:0x3fda7).
DSP Report: operator mul_16ns_11s_27_1_1_U1251/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1251/tmp_product.
DSP Report: Generating DSP add_ln58_17_reg_36013728_reg, operation Mode is: C+A*(B:0x3fb63).
DSP Report: register add_ln58_17_reg_36013728_reg is absorbed into DSP add_ln58_17_reg_36013728_reg.
DSP Report: operator add_ln58_17_fu_35977848_p2 is absorbed into DSP add_ln58_17_reg_36013728_reg.
DSP Report: operator mul_16ns_12s_28_1_1_U3074/tmp_product is absorbed into DSP add_ln58_17_reg_36013728_reg.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1572/tmp_product, operation Mode is: A*(B:0x3fe0e).
DSP Report: operator mul_16ns_10s_26_1_1_U1572/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1572/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1774/tmp_product, operation Mode is: A*(B:0x3fe66).
DSP Report: operator mul_16ns_10s_26_1_1_U1774/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1774/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2695/tmp_product, operation Mode is: A*(B:0x3ffbd).
DSP Report: operator mul_16ns_8s_24_1_1_U2695/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2695/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3125/tmp_product, operation Mode is: A*(B:0x3ffbd).
DSP Report: operator mul_16ns_8s_24_1_1_U3125/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3125/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2159/tmp_product, operation Mode is: A*(B:0x3ffaf).
DSP Report: operator mul_16ns_8s_24_1_1_U2159/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2159/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U669/tmp_product, operation Mode is: A*(B:0x3ffb1).
DSP Report: operator mul_16ns_8s_24_1_1_U669/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U669/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U789/tmp_product, operation Mode is: A*(B:0x3ffae).
DSP Report: operator mul_16ns_8s_24_1_1_U789/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U789/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1413/tmp_product, operation Mode is: A*(B:0x3ff8d).
DSP Report: operator mul_16ns_8s_24_1_1_U1413/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1413/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U679/tmp_product, operation Mode is: A*(B:0x3ff8c).
DSP Report: operator mul_16ns_8s_24_1_1_U679/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U679/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2986/tmp_product, operation Mode is: A*(B:0x11b).
DSP Report: operator mul_16ns_10ns_25_1_1_U2986/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2986/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1587/tmp_product, operation Mode is: A*(B:0x3ffac).
DSP Report: operator mul_16ns_8s_24_1_1_U1587/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1587/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3110/tmp_product, operation Mode is: A*(B:0x3ffb1).
DSP Report: operator mul_16ns_8s_24_1_1_U3110/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3110/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3127/tmp_product, operation Mode is: A*(B:0x8e).
DSP Report: operator mul_16ns_9ns_24_1_1_U3127/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3127/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2827/tmp_product, operation Mode is: A*(B:0xb1).
DSP Report: operator mul_16ns_9ns_24_1_1_U2827/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2827/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3042/tmp_product, operation Mode is: A*(B:0x86).
DSP Report: operator mul_16ns_9ns_24_1_1_U3042/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3042/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1939/tmp_product, operation Mode is: A*(B:0xa3).
DSP Report: operator mul_16ns_9ns_24_1_1_U1939/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1939/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mult_45_reg_36011361_reg[0] )
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2679/tmp_product, operation Mode is: A*(B:0x136).
DSP Report: operator mul_16ns_10ns_25_1_1_U2679/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2679/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U828/tmp_product, operation Mode is: A*(B:0x17c).
DSP Report: operator mul_16ns_10ns_25_1_1_U828/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U828/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2694/tmp_product, operation Mode is: A*(B:0x177).
DSP Report: operator mul_16ns_10ns_25_1_1_U2694/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2694/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1376/tmp_product, operation Mode is: A*(B:0xcb).
DSP Report: operator mul_16ns_9ns_24_1_1_U1376/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1376/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1910/tmp_product, operation Mode is: A*(B:0xf5).
DSP Report: operator mul_16ns_9ns_24_1_1_U1910/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1910/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U698/tmp_product, operation Mode is: A*(B:0x3ffd5).
DSP Report: operator mul_16ns_7s_23_1_1_U698/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U698/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1372/tmp_product, operation Mode is: A*(B:0x3ffda).
DSP Report: operator mul_16ns_7s_23_1_1_U1372/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1372/tmp_product.
DSP Report: Generating DSP mul_16ns_12ns_27_1_1_U1968/tmp_product, operation Mode is: A*(B:0x4b6).
DSP Report: operator mul_16ns_12ns_27_1_1_U1968/tmp_product is absorbed into DSP mul_16ns_12ns_27_1_1_U1968/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1626/tmp_product, operation Mode is: A*(B:0x3fdbf).
DSP Report: operator mul_16ns_11s_27_1_1_U1626/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1626/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U982/tmp_product, operation Mode is: A*(B:0x2f2).
DSP Report: operator mul_16ns_11ns_26_1_1_U982/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U982/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2586/tmp_product, operation Mode is: A*(B:0x3ff3e).
DSP Report: operator mul_16ns_9s_25_1_1_U2586/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2586/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1107/tmp_product, operation Mode is: A*(B:0x24a).
DSP Report: operator mul_16ns_11ns_26_1_1_U1107/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1107/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U580/tmp_product, operation Mode is: A*(B:0x116).
DSP Report: operator mul_16ns_10ns_25_1_1_U580/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U580/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2119/tmp_product, operation Mode is: A*(B:0x123).
DSP Report: operator mul_16ns_10ns_25_1_1_U2119/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2119/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U655/tmp_product, operation Mode is: A*(B:0x19d).
DSP Report: operator mul_16ns_10ns_25_1_1_U655/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U655/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2177/tmp_product, operation Mode is: A*(B:0x162).
DSP Report: operator mul_16ns_10ns_25_1_1_U2177/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2177/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1219/tmp_product, operation Mode is: A*(B:0x13e).
DSP Report: operator mul_16ns_10ns_25_1_1_U1219/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1219/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2089/tmp_product, operation Mode is: A*(B:0x194).
DSP Report: operator mul_16ns_10ns_25_1_1_U2089/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2089/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U3092/tmp_product, operation Mode is: A*(B:0x31).
DSP Report: operator mul_16ns_7ns_22_1_1_U3092/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U3092/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U762/tmp_product, operation Mode is: A*(B:0x3fee1).
DSP Report: operator mul_16ns_10s_26_1_1_U762/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U762/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U585/tmp_product, operation Mode is: A*(B:0x3fe36).
DSP Report: operator mul_16ns_10s_26_1_1_U585/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U585/tmp_product.
DSP Report: Generating DSP mul_16ns_12ns_27_1_1_U2170/tmp_product, operation Mode is: A*(B:0x437).
DSP Report: operator mul_16ns_12ns_27_1_1_U2170/tmp_product is absorbed into DSP mul_16ns_12ns_27_1_1_U2170/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2212/tmp_product, operation Mode is: A*(B:0x214).
DSP Report: operator mul_16ns_11ns_26_1_1_U2212/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2212/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2273/tmp_product, operation Mode is: A*(B:0x2be).
DSP Report: operator mul_16ns_11ns_26_1_1_U2273/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2273/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3122/tmp_product, operation Mode is: A*(B:0x3feca).
DSP Report: operator mul_16ns_10s_26_1_1_U3122/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3122/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1152/tmp_product, operation Mode is: A*(B:0x3ffc7).
DSP Report: operator mul_16ns_7s_23_1_1_U1152/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1152/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1150/tmp_product, operation Mode is: A*(B:0x3ffc5).
DSP Report: operator mul_16ns_7s_23_1_1_U1150/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1150/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2045/tmp_product, operation Mode is: A*(B:0x106).
DSP Report: operator mul_16ns_10ns_25_1_1_U2045/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2045/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1899/tmp_product, operation Mode is: A*(B:0x1ef).
DSP Report: operator mul_16ns_10ns_25_1_1_U1899/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1899/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U764/tmp_product, operation Mode is: A*(B:0x3fd99).
DSP Report: operator mul_16ns_11s_27_1_1_U764/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U764/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2826/tmp_product, operation Mode is: A*(B:0x3fd4e).
DSP Report: operator mul_16ns_11s_27_1_1_U2826/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2826/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U567/tmp_product, operation Mode is: A*(B:0x3feda).
DSP Report: operator mul_16ns_10s_26_1_1_U567/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U567/tmp_product.
DSP Report: Generating DSP add_ln58_3691_fu_35996398_p2, operation Mode is: C+A*(B:0x3fde3).
DSP Report: operator add_ln58_3691_fu_35996398_p2 is absorbed into DSP add_ln58_3691_fu_35996398_p2.
DSP Report: operator mul_16ns_11s_27_1_1_U2124/tmp_product is absorbed into DSP add_ln58_3691_fu_35996398_p2.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2158/tmp_product, operation Mode is: A*(B:0x3ff99).
DSP Report: operator mul_16ns_8s_24_1_1_U2158/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2158/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2967/tmp_product, operation Mode is: A*(B:0x151).
DSP Report: operator mul_16ns_10ns_25_1_1_U2967/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2967/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2633/tmp_product, operation Mode is: A*(B:0x3fe64).
DSP Report: operator mul_16ns_10s_26_1_1_U2633/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2633/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2116/tmp_product, operation Mode is: A*(B:0x3fd09).
DSP Report: operator mul_16ns_11s_27_1_1_U2116/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2116/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1722/tmp_product, operation Mode is: A*(B:0x3fd25).
DSP Report: operator mul_16ns_11s_27_1_1_U1722/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1722/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2501/tmp_product, operation Mode is: A*(B:0x3feed).
DSP Report: operator mul_16ns_10s_26_1_1_U2501/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2501/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U987/tmp_product, operation Mode is: A*(B:0x3fe09).
DSP Report: operator mul_16ns_10s_26_1_1_U987/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U987/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1955/tmp_product, operation Mode is: A*(B:0x20e).
DSP Report: operator mul_16ns_11ns_26_1_1_U1955/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1955/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2434/tmp_product, operation Mode is: A*(B:0x3fe78).
DSP Report: operator mul_16ns_10s_26_1_1_U2434/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2434/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2754/tmp_product, operation Mode is: A*(B:0x8d).
DSP Report: operator mul_16ns_9ns_24_1_1_U2754/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2754/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1715/tmp_product, operation Mode is: A*(B:0xd6).
DSP Report: operator mul_16ns_9ns_24_1_1_U1715/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1715/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2901/tmp_product, operation Mode is: A*(B:0x99).
DSP Report: operator mul_16ns_9ns_24_1_1_U2901/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2901/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2499/tmp_product, operation Mode is: A*(B:0x52).
DSP Report: operator mul_16ns_8ns_23_1_1_U2499/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2499/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2050/tmp_product, operation Mode is: A*(B:0x4a).
DSP Report: operator mul_16ns_8ns_23_1_1_U2050/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2050/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U779/tmp_product, operation Mode is: A*(B:0x25).
DSP Report: operator mul_16ns_7ns_22_1_1_U779/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U779/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1278/tmp_product, operation Mode is: A*(B:0x2d).
DSP Report: operator mul_16ns_7ns_22_1_1_U1278/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1278/tmp_product.
DSP Report: Generating DSP mul_16ns_12ns_27_1_1_U3048/tmp_product, operation Mode is: A2*(B:0x466).
DSP Report: register mul_16ns_12ns_27_1_1_U3048/tmp_product is absorbed into DSP mul_16ns_12ns_27_1_1_U3048/tmp_product.
DSP Report: operator mul_16ns_12ns_27_1_1_U3048/tmp_product is absorbed into DSP mul_16ns_12ns_27_1_1_U3048/tmp_product.
DSP Report: Generating DSP mult_2189_reg_6506642_reg, operation Mode is: (A*(B:0x3fdb3))'.
DSP Report: register mult_2189_reg_6506642_reg is absorbed into DSP mult_2189_reg_6506642_reg.
DSP Report: operator mul_16ns_11s_27_1_1_U1892/tmp_product is absorbed into DSP mult_2189_reg_6506642_reg.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2051/tmp_product, operation Mode is: A*(B:0x3fec6).
DSP Report: operator mul_16ns_10s_26_1_1_U2051/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2051/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3121/tmp_product, operation Mode is: A*(B:0x3fe0d).
DSP Report: operator mul_16ns_10s_26_1_1_U3121/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3121/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U829/tmp_product, operation Mode is: A*(B:0x3fe3f).
DSP Report: operator mul_16ns_10s_26_1_1_U829/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U829/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2148/tmp_product, operation Mode is: A*(B:0x2e).
DSP Report: operator mul_16ns_7ns_22_1_1_U2148/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2148/tmp_product.
DSP Report: Generating DSP mult_2641_reg_6506517_reg, operation Mode is: (A*(B:0x3faed))'.
DSP Report: register mult_2641_reg_6506517_reg is absorbed into DSP mult_2641_reg_6506517_reg.
DSP Report: operator mul_16ns_12s_28_1_1_U901/tmp_product is absorbed into DSP mult_2641_reg_6506517_reg.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U593/tmp_product, operation Mode is: A*(B:0x3fd66).
DSP Report: operator mul_16ns_11s_27_1_1_U593/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U593/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U644/tmp_product, operation Mode is: A*(B:0x3fee6).
DSP Report: operator mul_16ns_10s_26_1_1_U644/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U644/tmp_product.
DSP Report: Generating DSP add_ln58_559_fu_35980545_p2, operation Mode is: C+A*(B:0x3fdc2).
DSP Report: operator add_ln58_559_fu_35980545_p2 is absorbed into DSP add_ln58_559_fu_35980545_p2.
DSP Report: operator mul_16ns_11s_27_1_1_U2875/tmp_product is absorbed into DSP add_ln58_559_fu_35980545_p2.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2944/tmp_product, operation Mode is: A*(B:0x3fefa).
DSP Report: operator mul_16ns_10s_26_1_1_U2944/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2944/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U763/tmp_product, operation Mode is: A*(B:0x3fe6b).
DSP Report: operator mul_16ns_10s_26_1_1_U763/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U763/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2133/tmp_product, operation Mode is: A*(B:0x3ff1e).
DSP Report: operator mul_16ns_9s_25_1_1_U2133/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2133/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U777/tmp_product, operation Mode is: A*(B:0x3ff76).
DSP Report: operator mul_16ns_9s_25_1_1_U777/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U777/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1973/tmp_product, operation Mode is: A*(B:0x1d5).
DSP Report: operator mul_16ns_10ns_25_1_1_U1973/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1973/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1711/tmp_product, operation Mode is: A*(B:0x3ff2a).
DSP Report: operator mul_16ns_9s_25_1_1_U1711/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1711/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1824/tmp_product, operation Mode is: A*(B:0x3ff33).
DSP Report: operator mul_16ns_9s_25_1_1_U1824/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1824/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2572/tmp_product, operation Mode is: A*(B:0x3fef9).
DSP Report: operator mul_16ns_10s_26_1_1_U2572/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2572/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1395/tmp_product, operation Mode is: A*(B:0x3feb1).
DSP Report: operator mul_16ns_10s_26_1_1_U1395/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1395/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1579/tmp_product, operation Mode is: A*(B:0x244).
DSP Report: operator mul_16ns_11ns_26_1_1_U1579/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1579/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3017/tmp_product, operation Mode is: A*(B:0x3feed).
DSP Report: operator mul_16ns_10s_26_1_1_U3017/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3017/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2616/tmp_product, operation Mode is: A*(B:0x3fea2).
DSP Report: operator mul_16ns_10s_26_1_1_U2616/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2616/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2411/tmp_product, operation Mode is: A*(B:0x141).
DSP Report: operator mul_16ns_10ns_25_1_1_U2411/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2411/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1536/tmp_product, operation Mode is: A*(B:0x1f3).
DSP Report: operator mul_16ns_10ns_25_1_1_U1536/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1536/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1850/tmp_product, operation Mode is: A*(B:0xb3).
DSP Report: operator mul_16ns_9ns_24_1_1_U1850/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1850/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2554/tmp_product, operation Mode is: A*(B:0x3fea3).
DSP Report: operator mul_16ns_10s_26_1_1_U2554/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2554/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1818/tmp_product, operation Mode is: A*(B:0x3fe88).
DSP Report: operator mul_16ns_10s_26_1_1_U1818/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1818/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U791/tmp_product, operation Mode is: A*(B:0x223).
DSP Report: operator mul_16ns_11ns_26_1_1_U791/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U791/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1931/tmp_product, operation Mode is: A*(B:0x3fe7e).
DSP Report: operator mul_16ns_10s_26_1_1_U1931/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1931/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U615/tmp_product, operation Mode is: A*(B:0x3fe9e).
DSP Report: operator mul_16ns_10s_26_1_1_U615/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U615/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U924/tmp_product, operation Mode is: A*(B:0x3ff18).
DSP Report: operator mul_16ns_9s_25_1_1_U924/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U924/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U845/tmp_product, operation Mode is: A*(B:0x3ff7a).
DSP Report: operator mul_16ns_9s_25_1_1_U845/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U845/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2455/tmp_product, operation Mode is: A*(B:0x3ff55).
DSP Report: operator mul_16ns_9s_25_1_1_U2455/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2455/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2327/tmp_product, operation Mode is: A*(B:0x143).
DSP Report: operator mul_16ns_10ns_25_1_1_U2327/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2327/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2376/tmp_product, operation Mode is: A*(B:0x143).
DSP Report: operator mul_16ns_10ns_25_1_1_U2376/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2376/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2063/tmp_product, operation Mode is: A*(B:0x173).
DSP Report: operator mul_16ns_10ns_25_1_1_U2063/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2063/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3061/tmp_product, operation Mode is: A*(B:0x17c).
DSP Report: operator mul_16ns_10ns_25_1_1_U3061/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3061/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1865/tmp_product, operation Mode is: A*(B:0x1b1).
DSP Report: operator mul_16ns_10ns_25_1_1_U1865/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1865/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1688/tmp_product, operation Mode is: A*(B:0x3fe56).
DSP Report: operator mul_16ns_10s_26_1_1_U1688/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1688/tmp_product.
DSP Report: Generating DSP mul_16ns_12ns_27_1_1_U2661/tmp_product, operation Mode is: A*(B:0x4fb).
DSP Report: operator mul_16ns_12ns_27_1_1_U2661/tmp_product is absorbed into DSP mul_16ns_12ns_27_1_1_U2661/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1507/tmp_product, operation Mode is: A*(B:0x3feef).
DSP Report: operator mul_16ns_10s_26_1_1_U1507/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1507/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2640/tmp_product, operation Mode is: A*(B:0x3fe7b).
DSP Report: operator mul_16ns_10s_26_1_1_U2640/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2640/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2169/tmp_product, operation Mode is: A*(B:0x3fee4).
DSP Report: operator mul_16ns_10s_26_1_1_U2169/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2169/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2286/tmp_product, operation Mode is: A*(B:0x3fe4e).
DSP Report: operator mul_16ns_10s_26_1_1_U2286/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2286/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1761/tmp_product, operation Mode is: A*(B:0x3fe0f).
DSP Report: operator mul_16ns_10s_26_1_1_U1761/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1761/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1503/tmp_product, operation Mode is: A*(B:0x3ff54).
DSP Report: operator mul_16ns_9s_25_1_1_U1503/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1503/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2282/tmp_product, operation Mode is: A2*(B:0x3fca4).
DSP Report: register mul_16ns_11s_27_1_1_U2282/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2282/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U2282/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2282/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2123/tmp_product, operation Mode is: A*(B:0x32a).
DSP Report: operator mul_16ns_11ns_26_1_1_U2123/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2123/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2115/tmp_product, operation Mode is: A*(B:0x281).
DSP Report: operator mul_16ns_11ns_26_1_1_U2115/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2115/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U904/tmp_product, operation Mode is: A*(B:0x376).
DSP Report: operator mul_16ns_11ns_26_1_1_U904/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U904/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1085/tmp_product, operation Mode is: A*(B:0x38c).
DSP Report: operator mul_16ns_11ns_26_1_1_U1085/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1085/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1240/tmp_product, operation Mode is: A*(B:0x3ff72).
DSP Report: operator mul_16ns_9s_25_1_1_U1240/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1240/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1653/tmp_product, operation Mode is: A*(B:0x3ff1d).
DSP Report: operator mul_16ns_9s_25_1_1_U1653/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1653/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1347/tmp_product, operation Mode is: A*(B:0x3ff69).
DSP Report: operator mul_16ns_9s_25_1_1_U1347/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1347/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2120/tmp_product, operation Mode is: A*(B:0x3fea0).
DSP Report: operator mul_16ns_10s_26_1_1_U2120/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2120/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U632/tmp_product, operation Mode is: A*(B:0x3febf).
DSP Report: operator mul_16ns_10s_26_1_1_U632/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U632/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2060/tmp_product, operation Mode is: A*(B:0x3fea4).
DSP Report: operator mul_16ns_10s_26_1_1_U2060/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2060/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2178/tmp_product, operation Mode is: A*(B:0x3fed5).
DSP Report: operator mul_16ns_10s_26_1_1_U2178/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2178/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2450/tmp_product, operation Mode is: A*(B:0x3fe9f).
DSP Report: operator mul_16ns_10s_26_1_1_U2450/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2450/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U520/tmp_product, operation Mode is: A*(B:0x3ff30).
DSP Report: operator mul_16ns_9s_25_1_1_U520/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U520/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1482/tmp_product, operation Mode is: A*(B:0x3ff0a).
DSP Report: operator mul_16ns_9s_25_1_1_U1482/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1482/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1040/tmp_product, operation Mode is: A*(B:0x3ffd2).
DSP Report: operator mul_16ns_7s_23_1_1_U1040/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1040/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1426/tmp_product, operation Mode is: A*(B:0x3ffc5).
DSP Report: operator mul_16ns_7s_23_1_1_U1426/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1426/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2378/tmp_product, operation Mode is: A*(B:0x3feb3).
DSP Report: operator mul_16ns_10s_26_1_1_U2378/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2378/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U505/tmp_product, operation Mode is: A*(B:0x3fe9e).
DSP Report: operator mul_16ns_10s_26_1_1_U505/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U505/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1148/tmp_product, operation Mode is: A*(B:0x2a4).
DSP Report: operator mul_16ns_11ns_26_1_1_U1148/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1148/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U989/tmp_product, operation Mode is: A*(B:0x2a8).
DSP Report: operator mul_16ns_11ns_26_1_1_U989/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U989/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2439/tmp_product, operation Mode is: A*(B:0x3ff48).
DSP Report: operator mul_16ns_9s_25_1_1_U2439/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2439/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2079/tmp_product, operation Mode is: A*(B:0x3ff27).
DSP Report: operator mul_16ns_9s_25_1_1_U2079/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2079/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2415/tmp_product, operation Mode is: A*(B:0x3ff3d).
DSP Report: operator mul_16ns_9s_25_1_1_U2415/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2415/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U665/tmp_product, operation Mode is: A*(B:0x3ff67).
DSP Report: operator mul_16ns_9s_25_1_1_U665/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U665/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U780/tmp_product, operation Mode is: A*(B:0x373).
DSP Report: operator mul_16ns_11ns_26_1_1_U780/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U780/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2473/tmp_product, operation Mode is: A*(B:0x3fe8c).
DSP Report: operator mul_16ns_10s_26_1_1_U2473/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2473/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2471/tmp_product, operation Mode is: A*(B:0x3fe3c).
DSP Report: operator mul_16ns_10s_26_1_1_U2471/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2471/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1002/tmp_product, operation Mode is: A*(B:0x253).
DSP Report: operator mul_16ns_11ns_26_1_1_U1002/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1002/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2854/tmp_product, operation Mode is: A*(B:0x3fef5).
DSP Report: operator mul_16ns_10s_26_1_1_U2854/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2854/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2387/tmp_product, operation Mode is: A*(B:0x159).
DSP Report: operator mul_16ns_10ns_25_1_1_U2387/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2387/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2573/tmp_product, operation Mode is: A*(B:0x3ff5c).
DSP Report: operator mul_16ns_9s_25_1_1_U2573/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2573/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1882/tmp_product, operation Mode is: A*(B:0x5d).
DSP Report: operator mul_16ns_8ns_23_1_1_U1882/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1882/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1538/tmp_product, operation Mode is: A*(B:0x6c).
DSP Report: operator mul_16ns_8ns_23_1_1_U1538/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1538/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1803/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_16ns_6s_22_1_1_U1803/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1803/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2295/tmp_product, operation Mode is: A*(B:0x3ff49).
DSP Report: operator mul_16ns_9s_25_1_1_U2295/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2295/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2000/tmp_product, operation Mode is: A*(B:0x3ff68).
DSP Report: operator mul_16ns_9s_25_1_1_U2000/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2000/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2683/tmp_product, operation Mode is: A*(B:0x3ff72).
DSP Report: operator mul_16ns_9s_25_1_1_U2683/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2683/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2258/tmp_product, operation Mode is: A*(B:0xde).
DSP Report: operator mul_16ns_9ns_24_1_1_U2258/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2258/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2778/tmp_product, operation Mode is: A*(B:0x3ff97).
DSP Report: operator mul_16ns_8s_24_1_1_U2778/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2778/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2428/tmp_product, operation Mode is: A*(B:0x3ffcc).
DSP Report: operator mul_16ns_7s_23_1_1_U2428/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2428/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2548/tmp_product, operation Mode is: A*(B:0xc6).
DSP Report: operator mul_16ns_9ns_24_1_1_U2548/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2548/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1061/tmp_product, operation Mode is: A*(B:0x16c).
DSP Report: operator mul_16ns_10ns_25_1_1_U1061/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1061/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2793/tmp_product, operation Mode is: A*(B:0x3fe28).
DSP Report: operator mul_16ns_10s_26_1_1_U2793/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2793/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1607/tmp_product, operation Mode is: A*(B:0x3fe74).
DSP Report: operator mul_16ns_10s_26_1_1_U1607/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1607/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U544/tmp_product, operation Mode is: A*(B:0x3fef5).
DSP Report: operator mul_16ns_10s_26_1_1_U544/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U544/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1750/tmp_product, operation Mode is: A*(B:0x3ff73).
DSP Report: operator mul_16ns_9s_25_1_1_U1750/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1750/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2606/tmp_product, operation Mode is: A*(B:0x3ff42).
DSP Report: operator mul_16ns_9s_25_1_1_U2606/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2606/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1282/tmp_product, operation Mode is: A*(B:0x1a4).
DSP Report: operator mul_16ns_10ns_25_1_1_U1282/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1282/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1859/tmp_product, operation Mode is: A*(B:0x1b0).
DSP Report: operator mul_16ns_10ns_25_1_1_U1859/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1859/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1557/tmp_product, operation Mode is: A*(B:0x12f).
DSP Report: operator mul_16ns_10ns_25_1_1_U1557/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1557/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2596/tmp_product, operation Mode is: A*(B:0xd4).
DSP Report: operator mul_16ns_9ns_24_1_1_U2596/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2596/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2106/tmp_product, operation Mode is: A*(B:0x8a).
DSP Report: operator mul_16ns_9ns_24_1_1_U2106/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2106/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1956/tmp_product, operation Mode is: A*(B:0x95).
DSP Report: operator mul_16ns_9ns_24_1_1_U1956/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1956/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2042/tmp_product, operation Mode is: A*(B:0x89).
DSP Report: operator mul_16ns_9ns_24_1_1_U2042/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2042/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1210/tmp_product, operation Mode is: A*(B:0x99).
DSP Report: operator mul_16ns_9ns_24_1_1_U1210/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1210/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2678/tmp_product, operation Mode is: A*(B:0x27a).
DSP Report: operator mul_16ns_11ns_26_1_1_U2678/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2678/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1535/tmp_product, operation Mode is: A*(B:0x3fedc).
DSP Report: operator mul_16ns_10s_26_1_1_U1535/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1535/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1978/tmp_product, operation Mode is: A*(B:0x3fe77).
DSP Report: operator mul_16ns_10s_26_1_1_U1978/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1978/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2702/tmp_product, operation Mode is: A*(B:0x3ffd1).
DSP Report: operator mul_16ns_7s_23_1_1_U2702/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2702/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U631/tmp_product, operation Mode is: A*(B:0x3fe65).
DSP Report: operator mul_16ns_10s_26_1_1_U631/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U631/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U685/tmp_product, operation Mode is: A*(B:0x3fef4).
DSP Report: operator mul_16ns_10s_26_1_1_U685/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U685/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1250/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_16ns_6ns_21_1_1_U1250/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1250/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2435/tmp_product, operation Mode is: A*(B:0x255).
DSP Report: operator mul_16ns_11ns_26_1_1_U2435/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2435/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2636/tmp_product, operation Mode is: A*(B:0x3d6).
DSP Report: operator mul_16ns_11ns_26_1_1_U2636/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2636/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2339/tmp_product, operation Mode is: A*(B:0x3fd5a).
DSP Report: operator mul_16ns_11s_27_1_1_U2339/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2339/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2902/tmp_product, operation Mode is: A*(B:0x2d6).
DSP Report: operator mul_16ns_11ns_26_1_1_U2902/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2902/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1478/tmp_product, operation Mode is: A*(B:0x214).
DSP Report: operator mul_16ns_11ns_26_1_1_U1478/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1478/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U849/tmp_product, operation Mode is: A*(B:0x21c).
DSP Report: operator mul_16ns_11ns_26_1_1_U849/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U849/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2048/tmp_product, operation Mode is: A*(B:0x1b1).
DSP Report: operator mul_16ns_10ns_25_1_1_U2048/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2048/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2211/tmp_product, operation Mode is: A*(B:0x3ffce).
DSP Report: operator mul_16ns_7s_23_1_1_U2211/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2211/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1924/tmp_product, operation Mode is: A*(B:0x3ffd4).
DSP Report: operator mul_16ns_7s_23_1_1_U1924/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1924/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2188/tmp_product, operation Mode is: A*(B:0x2d).
DSP Report: operator mul_16ns_7ns_22_1_1_U2188/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2188/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1911/tmp_product, operation Mode is: A*(B:0x3fe5b).
DSP Report: operator mul_16ns_10s_26_1_1_U1911/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1911/tmp_product.
DSP Report: Generating DSP add_ln58_815_reg_36014653_reg, operation Mode is: C+A*(B:0x3fdaf).
DSP Report: register add_ln58_815_reg_36014653_reg is absorbed into DSP add_ln58_815_reg_36014653_reg.
DSP Report: operator add_ln58_815_fu_35981886_p2 is absorbed into DSP add_ln58_815_reg_36014653_reg.
DSP Report: operator mul_16ns_11s_27_1_1_U2099/tmp_product is absorbed into DSP add_ln58_815_reg_36014653_reg.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1883/tmp_product, operation Mode is: A*(B:0x3ff3d).
DSP Report: operator mul_16ns_9s_25_1_1_U1883/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1883/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U986/tmp_product, operation Mode is: A*(B:0x92).
DSP Report: operator mul_16ns_9ns_24_1_1_U986/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U986/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U939/tmp_product, operation Mode is: A*(B:0x98).
DSP Report: operator mul_16ns_9ns_24_1_1_U939/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U939/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2489/tmp_product, operation Mode is: A*(B:0x8b).
DSP Report: operator mul_16ns_9ns_24_1_1_U2489/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2489/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1716/tmp_product, operation Mode is: A*(B:0xab).
DSP Report: operator mul_16ns_9ns_24_1_1_U1716/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1716/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2080/tmp_product, operation Mode is: A*(B:0xf1).
DSP Report: operator mul_16ns_9ns_24_1_1_U2080/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2080/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2335/tmp_product, operation Mode is: A*(B:0x294).
DSP Report: operator mul_16ns_11ns_26_1_1_U2335/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2335/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1332/tmp_product, operation Mode is: A*(B:0x3ee).
DSP Report: operator mul_16ns_11ns_26_1_1_U1332/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1332/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U770/tmp_product, operation Mode is: A*(B:0x3ff0e).
DSP Report: operator mul_16ns_9s_25_1_1_U770/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U770/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U622/tmp_product, operation Mode is: A*(B:0x203).
DSP Report: operator mul_16ns_11ns_26_1_1_U622/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U622/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U497/tmp_product, operation Mode is: A*(B:0x116).
DSP Report: operator mul_16ns_10ns_25_1_1_U497/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U497/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1351/tmp_product, operation Mode is: A*(B:0x11c).
DSP Report: operator mul_16ns_10ns_25_1_1_U1351/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1351/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3119/tmp_product, operation Mode is: A*(B:0x106).
DSP Report: operator mul_16ns_10ns_25_1_1_U3119/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3119/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2403/tmp_product, operation Mode is: A*(B:0x135).
DSP Report: operator mul_16ns_10ns_25_1_1_U2403/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2403/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2914/tmp_product, operation Mode is: A*(B:0x3ffad).
DSP Report: operator mul_16ns_8s_24_1_1_U2914/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2914/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2664/tmp_product, operation Mode is: A*(B:0xe4).
DSP Report: operator mul_16ns_9ns_24_1_1_U2664/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2664/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3118/tmp_product, operation Mode is: A*(B:0x3ffd9).
DSP Report: operator mul_16ns_7s_23_1_1_U3118/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3118/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1561/tmp_product, operation Mode is: A*(B:0x46).
DSP Report: operator mul_16ns_8ns_23_1_1_U1561/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1561/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3023/tmp_product, operation Mode is: A*(B:0x71).
DSP Report: operator mul_16ns_8ns_23_1_1_U3023/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3023/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U568/tmp_product, operation Mode is: A*(B:0x3fdc9).
DSP Report: operator mul_16ns_11s_27_1_1_U568/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U568/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1136/tmp_product, operation Mode is: A*(B:0x3fdcc).
DSP Report: operator mul_16ns_11s_27_1_1_U1136/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1136/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3106/tmp_product, operation Mode is: A*(B:0x3fc1a).
DSP Report: operator mul_16ns_11s_27_1_1_U3106/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3106/tmp_product.
DSP Report: Generating DSP mul_16ns_12ns_27_1_1_U2279/tmp_product, operation Mode is: A*(B:0x496).
DSP Report: operator mul_16ns_12ns_27_1_1_U2279/tmp_product is absorbed into DSP mul_16ns_12ns_27_1_1_U2279/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1394/tmp_product, operation Mode is: A*(B:0x3fdf5).
DSP Report: operator mul_16ns_11s_27_1_1_U1394/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1394/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2886/tmp_product, operation Mode is: A*(B:0xd3).
DSP Report: operator mul_16ns_9ns_24_1_1_U2886/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2886/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1030/tmp_product, operation Mode is: A*(B:0x91).
DSP Report: operator mul_16ns_9ns_24_1_1_U1030/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1030/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1392/tmp_product, operation Mode is: A*(B:0x89).
DSP Report: operator mul_16ns_9ns_24_1_1_U1392/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1392/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2361/tmp_product, operation Mode is: A*(B:0x3ff69).
DSP Report: operator mul_16ns_9s_25_1_1_U2361/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2361/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1591/tmp_product, operation Mode is: A*(B:0x3ff14).
DSP Report: operator mul_16ns_9s_25_1_1_U1591/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1591/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2296/tmp_product, operation Mode is: A*(B:0x3ff14).
DSP Report: operator mul_16ns_9s_25_1_1_U2296/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2296/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2566/tmp_product, operation Mode is: A*(B:0x36b).
DSP Report: operator mul_16ns_11ns_26_1_1_U2566/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2566/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1953/tmp_product, operation Mode is: A*(B:0x3ff3e).
DSP Report: operator mul_16ns_9s_25_1_1_U1953/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1953/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1386/tmp_product, operation Mode is: A*(B:0x132).
DSP Report: operator mul_16ns_10ns_25_1_1_U1386/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1386/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U523/tmp_product, operation Mode is: A*(B:0x160).
DSP Report: operator mul_16ns_10ns_25_1_1_U523/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U523/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1787/tmp_product, operation Mode is: A*(B:0x3ff72).
DSP Report: operator mul_16ns_9s_25_1_1_U1787/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1787/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2998/tmp_product, operation Mode is: A*(B:0x3fe96).
DSP Report: operator mul_16ns_10s_26_1_1_U2998/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2998/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1406/tmp_product, operation Mode is: A*(B:0x3fef3).
DSP Report: operator mul_16ns_10s_26_1_1_U1406/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1406/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2690/tmp_product, operation Mode is: A*(B:0x2ea).
DSP Report: operator mul_16ns_11ns_26_1_1_U2690/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2690/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2351/tmp_product, operation Mode is: A*(B:0x211).
DSP Report: operator mul_16ns_11ns_26_1_1_U2351/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2351/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1193/tmp_product, operation Mode is: A*(B:0x3fed8).
DSP Report: operator mul_16ns_10s_26_1_1_U1193/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1193/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_9_reg_36011304_reg[19] )
DSP Debug: swapped A/B pins for adder 0xaac29c80
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1835/tmp_product, operation Mode is: A*(B:0x3ffcf).
DSP Report: operator mul_16ns_7s_23_1_1_U1835/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1835/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1706/tmp_product, operation Mode is: A*(B:0x3ffc7).
DSP Report: operator mul_16ns_7s_23_1_1_U1706/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1706/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1907/tmp_product, operation Mode is: A*(B:0x3ffd1).
DSP Report: operator mul_16ns_7s_23_1_1_U1907/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1907/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3101/tmp_product, operation Mode is: A*(B:0x3ffdb).
DSP Report: operator mul_16ns_7s_23_1_1_U3101/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3101/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1466/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_16ns_6s_22_1_1_U1466/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1466/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2206/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_16ns_6s_22_1_1_U2206/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2206/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U976/tmp_product, operation Mode is: A*(B:0x7d).
DSP Report: operator mul_16ns_8ns_23_1_1_U976/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U976/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2971/tmp_product, operation Mode is: A*(B:0x3ffd9).
DSP Report: operator mul_16ns_7s_23_1_1_U2971/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2971/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2833/tmp_product, operation Mode is: A*(B:0x3ffc6).
DSP Report: operator mul_16ns_7s_23_1_1_U2833/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2833/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U802/tmp_product, operation Mode is: A*(B:0x3ffc7).
DSP Report: operator mul_16ns_7s_23_1_1_U802/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U802/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1355/tmp_product, operation Mode is: A*(B:0x4e).
DSP Report: operator mul_16ns_8ns_23_1_1_U1355/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1355/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2245/tmp_product, operation Mode is: A*(B:0x6f).
DSP Report: operator mul_16ns_8ns_23_1_1_U2245/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2245/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2294/tmp_product, operation Mode is: A*(B:0x3ff9c).
DSP Report: operator mul_16ns_8s_24_1_1_U2294/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2294/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U589/tmp_product, operation Mode is: A*(B:0x3ff83).
DSP Report: operator mul_16ns_8s_24_1_1_U589/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U589/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1090/tmp_product, operation Mode is: A*(B:0x15f).
DSP Report: operator mul_16ns_10ns_25_1_1_U1090/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1090/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U728/tmp_product, operation Mode is: A*(B:0x3ff8b).
DSP Report: operator mul_16ns_8s_24_1_1_U728/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U728/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2840/tmp_product, operation Mode is: A*(B:0x3ff87).
DSP Report: operator mul_16ns_8s_24_1_1_U2840/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2840/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1114/tmp_product, operation Mode is: A*(B:0x3ff3e).
DSP Report: operator mul_16ns_9s_25_1_1_U1114/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1114/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2460/tmp_product, operation Mode is: A*(B:0x3ff1b).
DSP Report: operator mul_16ns_9s_25_1_1_U2460/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2460/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1246/tmp_product, operation Mode is: A*(B:0x3ff77).
DSP Report: operator mul_16ns_9s_25_1_1_U1246/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1246/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1639/tmp_product, operation Mode is: A*(B:0x3ff5b).
DSP Report: operator mul_16ns_9s_25_1_1_U1639/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1639/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U862/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_16ns_6s_22_1_1_U862/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U862/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U745/tmp_product, operation Mode is: A*(B:0x76).
DSP Report: operator mul_16ns_8ns_23_1_1_U745/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U745/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2131/tmp_product, operation Mode is: A*(B:0x3ffce).
DSP Report: operator mul_16ns_7s_23_1_1_U2131/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2131/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1717/tmp_product, operation Mode is: A*(B:0x3ffce).
DSP Report: operator mul_16ns_7s_23_1_1_U1717/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1717/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2225/tmp_product, operation Mode is: A*(B:0x3ffd1).
DSP Report: operator mul_16ns_7s_23_1_1_U2225/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2225/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2706/tmp_product, operation Mode is: A*(B:0x3ffc7).
DSP Report: operator mul_16ns_7s_23_1_1_U2706/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2706/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1348/tmp_product, operation Mode is: A*(B:0x3ffce).
DSP Report: operator mul_16ns_7s_23_1_1_U1348/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1348/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2235/tmp_product, operation Mode is: A*(B:0x52).
DSP Report: operator mul_16ns_8ns_23_1_1_U2235/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2235/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U843/tmp_product, operation Mode is: A*(B:0x5a).
DSP Report: operator mul_16ns_8ns_23_1_1_U843/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U843/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1901/tmp_product, operation Mode is: A*(B:0x6c).
DSP Report: operator mul_16ns_8ns_23_1_1_U1901/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1901/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2452/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_16ns_6s_22_1_1_U2452/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2452/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1037/tmp_product, operation Mode is: A*(B:0x3fcf5).
DSP Report: operator mul_16ns_11s_27_1_1_U1037/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1037/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1825/tmp_product, operation Mode is: A*(B:0x3fd8c).
DSP Report: operator mul_16ns_11s_27_1_1_U1825/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1825/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U2789/tmp_product, operation Mode is: A*(B:0x3fb8b).
DSP Report: operator mul_16ns_12s_28_1_1_U2789/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U2789/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2584/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_16ns_6ns_21_1_1_U2584/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2584/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2531/tmp_product, operation Mode is: A*(B:0x3fe28).
DSP Report: operator mul_16ns_10s_26_1_1_U2531/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2531/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2281/tmp_product, operation Mode is: A*(B:0x3fe46).
DSP Report: operator mul_16ns_10s_26_1_1_U2281/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2281/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2303/tmp_product, operation Mode is: A*(B:0x3ff9e).
DSP Report: operator mul_16ns_8s_24_1_1_U2303/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2303/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2038/tmp_product, operation Mode is: A*(B:0x3ffb5).
DSP Report: operator mul_16ns_8s_24_1_1_U2038/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2038/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U885/tmp_product, operation Mode is: A*(B:0x3ff6a).
DSP Report: operator mul_16ns_9s_25_1_1_U885/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U885/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2802/tmp_product, operation Mode is: A*(B:0x3ff8d).
DSP Report: operator mul_16ns_8s_24_1_1_U2802/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2802/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1191/tmp_product, operation Mode is: A*(B:0x3ffb5).
DSP Report: operator mul_16ns_8s_24_1_1_U1191/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1191/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2823/tmp_product, operation Mode is: A*(B:0x3ffb7).
DSP Report: operator mul_16ns_8s_24_1_1_U2823/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2823/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U626/tmp_product, operation Mode is: A*(B:0x3ffd7).
DSP Report: operator mul_16ns_7s_23_1_1_U626/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U626/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2511/tmp_product, operation Mode is: A*(B:0x3ffd6).
DSP Report: operator mul_16ns_7s_23_1_1_U2511/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2511/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2985/tmp_product, operation Mode is: A*(B:0x29).
DSP Report: operator mul_16ns_7ns_22_1_1_U2985/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2985/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2618/tmp_product, operation Mode is: A*(B:0x36).
DSP Report: operator mul_16ns_7ns_22_1_1_U2618/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2618/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U891/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_16ns_6ns_21_1_1_U891/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U891/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U844/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_16ns_6s_22_1_1_U844/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U844/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1772/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_16ns_6s_22_1_1_U1772/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1772/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1874/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_16ns_6s_22_1_1_U1874/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1874/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1349/tmp_product, operation Mode is: A*(B:0x3ffc5).
DSP Report: operator mul_16ns_7s_23_1_1_U1349/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1349/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3067/tmp_product, operation Mode is: A*(B:0x3ffda).
DSP Report: operator mul_16ns_7s_23_1_1_U3067/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3067/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2209/tmp_product, operation Mode is: A*(B:0x3ffd2).
DSP Report: operator mul_16ns_7s_23_1_1_U2209/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2209/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1867/tmp_product, operation Mode is: A*(B:0x3ffa6).
DSP Report: operator mul_16ns_8s_24_1_1_U1867/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1867/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1617/tmp_product, operation Mode is: A*(B:0x3ff98).
DSP Report: operator mul_16ns_8s_24_1_1_U1617/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1617/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1678/tmp_product, operation Mode is: A*(B:0x3ff8e).
DSP Report: operator mul_16ns_8s_24_1_1_U1678/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1678/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U894/tmp_product, operation Mode is: A*(B:0x3ff92).
DSP Report: operator mul_16ns_8s_24_1_1_U894/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U894/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1676/tmp_product, operation Mode is: A*(B:0x4e).
DSP Report: operator mul_16ns_8ns_23_1_1_U1676/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1676/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U775/tmp_product, operation Mode is: A*(B:0x76).
DSP Report: operator mul_16ns_8ns_23_1_1_U775/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U775/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1026/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_16ns_6s_22_1_1_U1026/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1026/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1959/tmp_product, operation Mode is: A*(B:0x66).
DSP Report: operator mul_16ns_8ns_23_1_1_U1959/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1959/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2324/tmp_product, operation Mode is: A*(B:0x3ffcc).
DSP Report: operator mul_16ns_7s_23_1_1_U2324/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2324/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2758/tmp_product, operation Mode is: A*(B:0x3ffdb).
DSP Report: operator mul_16ns_7s_23_1_1_U2758/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2758/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2074/tmp_product, operation Mode is: A*(B:0x3ffd6).
DSP Report: operator mul_16ns_7s_23_1_1_U2074/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2074/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2652/tmp_product, operation Mode is: A*(B:0x74).
DSP Report: operator mul_16ns_8ns_23_1_1_U2652/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2652/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1431/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_16ns_6s_22_1_1_U1431/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1431/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2330/tmp_product, operation Mode is: A*(B:0x58).
DSP Report: operator mul_16ns_8ns_23_1_1_U2330/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2330/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U541/tmp_product, operation Mode is: A*(B:0x33).
DSP Report: operator mul_16ns_7ns_22_1_1_U541/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U541/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1336/tmp_product, operation Mode is: A*(B:0x2a).
DSP Report: operator mul_16ns_7ns_22_1_1_U1336/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1336/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2990/tmp_product, operation Mode is: A*(B:0x25).
DSP Report: operator mul_16ns_7ns_22_1_1_U2990/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2990/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2138/tmp_product, operation Mode is: A*(B:0x2d).
DSP Report: operator mul_16ns_7ns_22_1_1_U2138/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2138/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2898/tmp_product, operation Mode is: A*(B:0x3fd2b).
DSP Report: operator mul_16ns_11s_27_1_1_U2898/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2898/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2870/tmp_product, operation Mode is: A*(B:0x3fdf6).
DSP Report: operator mul_16ns_11s_27_1_1_U2870/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2870/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U596/tmp_product, operation Mode is: A*(B:0x3fedb).
DSP Report: operator mul_16ns_10s_26_1_1_U596/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U596/tmp_product.
DSP Report: Generating DSP add_ln58_1438_fu_35984928_p2, operation Mode is: C+A*(B:0x3fdd1).
DSP Report: operator add_ln58_1438_fu_35984928_p2 is absorbed into DSP add_ln58_1438_fu_35984928_p2.
DSP Report: operator mul_16ns_11s_27_1_1_U2284/tmp_product is absorbed into DSP add_ln58_1438_fu_35984928_p2.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1914/tmp_product, operation Mode is: A*(B:0x3ff7b).
DSP Report: operator mul_16ns_9s_25_1_1_U1914/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1914/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2039/tmp_product, operation Mode is: A*(B:0xab).
DSP Report: operator mul_16ns_9ns_24_1_1_U2039/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2039/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1577/tmp_product, operation Mode is: A*(B:0xa7).
DSP Report: operator mul_16ns_9ns_24_1_1_U1577/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1577/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1546/tmp_product, operation Mode is: A*(B:0x3ffda).
DSP Report: operator mul_16ns_7s_23_1_1_U1546/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1546/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1827/tmp_product, operation Mode is: A*(B:0x3ffd5).
DSP Report: operator mul_16ns_7s_23_1_1_U1827/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1827/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1015/tmp_product, operation Mode is: A*(B:0x3ffd1).
DSP Report: operator mul_16ns_7s_23_1_1_U1015/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1015/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1327/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_16ns_6s_22_1_1_U1327/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1327/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U604/tmp_product, operation Mode is: A*(B:0x37).
DSP Report: operator mul_16ns_7ns_22_1_1_U604/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U604/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1047/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_16ns_6s_22_1_1_U1047/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1047/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3036/tmp_product, operation Mode is: A*(B:0x3ff12).
DSP Report: operator mul_16ns_9s_25_1_1_U3036/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3036/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U635/tmp_product, operation Mode is: A*(B:0x3ff1a).
DSP Report: operator mul_16ns_9s_25_1_1_U635/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U635/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U804/tmp_product, operation Mode is: A*(B:0x3ff3d).
DSP Report: operator mul_16ns_9s_25_1_1_U804/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U804/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1187/tmp_product, operation Mode is: A*(B:0x3ff2c).
DSP Report: operator mul_16ns_9s_25_1_1_U1187/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1187/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U921/tmp_product, operation Mode is: A*(B:0x3ffc7).
DSP Report: operator mul_16ns_7s_23_1_1_U921/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U921/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2839/tmp_product, operation Mode is: A*(B:0x3ffd6).
DSP Report: operator mul_16ns_7s_23_1_1_U2839/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2839/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U534/tmp_product, operation Mode is: A*(B:0x3feb9).
DSP Report: operator mul_16ns_10s_26_1_1_U534/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U534/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2381/tmp_product, operation Mode is: A*(B:0x3ffbb).
DSP Report: operator mul_16ns_8s_24_1_1_U2381/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2381/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_3_reg_36011269_reg[22] )
DSP Debug: swapped A/B pins for adder 0xc04c7680
DSP Debug: swapped A/B pins for adder 0xef128360
DSP Report: Generating DSP mult_2547_reg_34838950_reg, operation Mode is: (A2*(B:0x338))'.
DSP Report: register mult_2547_reg_34838950_reg is absorbed into DSP mult_2547_reg_34838950_reg.
DSP Report: register mult_2547_reg_34838950_reg is absorbed into DSP mult_2547_reg_34838950_reg.
DSP Report: operator mul_16ns_11ns_26_1_1_U1034/tmp_product is absorbed into DSP mult_2547_reg_34838950_reg.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2027/tmp_product, operation Mode is: A*(B:0xf7).
DSP Report: operator mul_16ns_9ns_24_1_1_U2027/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2027/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2290/tmp_product, operation Mode is: A2*(B:0x3ff87).
DSP Report: register mul_16ns_8s_24_1_1_U2290/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2290/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U2290/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2290/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1338/tmp_product, operation Mode is: A2*(B:0x3ffd9).
DSP Report: register mul_16ns_7s_23_1_1_U1338/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1338/tmp_product.
DSP Report: operator mul_16ns_7s_23_1_1_U1338/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1338/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1313/tmp_product, operation Mode is: A*(B:0x3ffd1).
DSP Report: operator mul_16ns_7s_23_1_1_U1313/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1313/tmp_product.
DSP Report: Generating DSP add_ln58_1702_fu_35986255_p2, operation Mode is: C+A*(B:0x3ffe9).
DSP Report: operator add_ln58_1702_fu_35986255_p2 is absorbed into DSP add_ln58_1702_fu_35986255_p2.
DSP Report: operator mul_16ns_6s_22_1_1_U2571/tmp_product is absorbed into DSP add_ln58_1702_fu_35986255_p2.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2620/tmp_product, operation Mode is: A*(B:0x3ff6d).
DSP Report: operator mul_16ns_9s_25_1_1_U2620/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2620/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2153/tmp_product, operation Mode is: A*(B:0x35).
DSP Report: operator mul_16ns_7ns_22_1_1_U2153/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2153/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1225/tmp_product, operation Mode is: A2*(B:0x3ff7a).
DSP Report: register mul_16ns_9s_25_1_1_U1225/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1225/tmp_product.
DSP Report: operator mul_16ns_9s_25_1_1_U1225/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1225/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U2268/tmp_product, operation Mode is: A2*(B:0x3f9f3).
DSP Report: register mul_16ns_12s_28_1_1_U2268/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U2268/tmp_product.
DSP Report: operator mul_16ns_12s_28_1_1_U2268/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U2268/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U2470/tmp_product, operation Mode is: A2*(B:0x3fae7).
DSP Report: register mul_16ns_12s_28_1_1_U2470/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U2470/tmp_product.
DSP Report: operator mul_16ns_12s_28_1_1_U2470/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U2470/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U1311/tmp_product, operation Mode is: A*(B:0x3fb63).
DSP Report: operator mul_16ns_12s_28_1_1_U1311/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U1311/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2161/tmp_product, operation Mode is: A*(B:0x3feaf).
DSP Report: operator mul_16ns_10s_26_1_1_U2161/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2161/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2497/tmp_product, operation Mode is: A*(B:0x3fd3d).
DSP Report: operator mul_16ns_11s_27_1_1_U2497/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2497/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1912/tmp_product, operation Mode is: A*(B:0x2a).
DSP Report: operator mul_16ns_7ns_22_1_1_U1912/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1912/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U3051/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_16ns_6ns_21_1_1_U3051/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U3051/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2316/tmp_product, operation Mode is: A*(B:0x57).
DSP Report: operator mul_16ns_8ns_23_1_1_U2316/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2316/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2438/tmp_product, operation Mode is: A*(B:0x32).
DSP Report: operator mul_16ns_7ns_22_1_1_U2438/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2438/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1053/tmp_product, operation Mode is: A2*(B:0x33).
DSP Report: register mul_16ns_7ns_22_1_1_U1053/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1053/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U1053/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1053/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1017/tmp_product, operation Mode is: A*(B:0x2d).
DSP Report: operator mul_16ns_7ns_22_1_1_U1017/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1017/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U610/tmp_product, operation Mode is: A*(B:0x2a).
DSP Report: operator mul_16ns_7ns_22_1_1_U610/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U610/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1757/tmp_product, operation Mode is: A*(B:0x2d).
DSP Report: operator mul_16ns_7ns_22_1_1_U1757/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1757/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2697/tmp_product, operation Mode is: A*(B:0x3ff9a).
DSP Report: operator mul_16ns_8s_24_1_1_U2697/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2697/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1297/tmp_product, operation Mode is: A*(B:0x3ff96).
DSP Report: operator mul_16ns_8s_24_1_1_U1297/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1297/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U1309/tmp_product, operation Mode is: A2*(B:0x3fa9f).
DSP Report: register mul_16ns_12s_28_1_1_U1309/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U1309/tmp_product.
DSP Report: operator mul_16ns_12s_28_1_1_U1309/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U1309/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2308/tmp_product, operation Mode is: A*(B:0x3ff77).
DSP Report: operator mul_16ns_9s_25_1_1_U2308/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2308/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1470/tmp_product, operation Mode is: A*(B:0x3ff50).
DSP Report: operator mul_16ns_9s_25_1_1_U1470/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1470/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1226/tmp_product, operation Mode is: A*(B:0x3ff62).
DSP Report: operator mul_16ns_9s_25_1_1_U1226/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1226/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1430/tmp_product, operation Mode is: A*(B:0x234).
DSP Report: operator mul_16ns_11ns_26_1_1_U1430/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1430/tmp_product.
DSP Report: Generating DSP add_ln58_926_reg_36018348_reg, operation Mode is: (PCIN+A2:B2+C')'.
DSP Report: register add_ln58_921_reg_36014763_reg is absorbed into DSP add_ln58_926_reg_36018348_reg.
DSP Report: register add_ln58_926_reg_36018348_reg is absorbed into DSP add_ln58_926_reg_36018348_reg.
DSP Report: register add_ln58_925_reg_36014768_reg is absorbed into DSP add_ln58_926_reg_36018348_reg.
DSP Report: register add_ln58_926_reg_36018348_reg is absorbed into DSP add_ln58_926_reg_36018348_reg.
DSP Report: operator add_ln58_926_fu_36000554_p2 is absorbed into DSP add_ln58_926_reg_36018348_reg.
DSP Report: Generating DSP mult_2953_reg_6506894_reg, operation Mode is: (A*(B:0x9c))'.
DSP Report: register mult_2953_reg_6506894_reg is absorbed into DSP mult_2953_reg_6506894_reg.
DSP Report: operator mul_16ns_9ns_24_1_1_U2792/tmp_product is absorbed into DSP mult_2953_reg_6506894_reg.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1974/tmp_product, operation Mode is: A*(B:0x3ffd1).
DSP Report: operator mul_16ns_7s_23_1_1_U1974/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1974/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2849/tmp_product, operation Mode is: A*(B:0x9b).
DSP Report: operator mul_16ns_9ns_24_1_1_U2849/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2849/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2390/tmp_product, operation Mode is: A*(B:0x75).
DSP Report: operator mul_16ns_8ns_23_1_1_U2390/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2390/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2200/tmp_product, operation Mode is: A*(B:0x6c).
DSP Report: operator mul_16ns_8ns_23_1_1_U2200/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2200/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1532/tmp_product, operation Mode is: A*(B:0x25).
DSP Report: operator mul_16ns_7ns_22_1_1_U1532/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1532/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1841/tmp_product, operation Mode is: A*(B:0x27).
DSP Report: operator mul_16ns_7ns_22_1_1_U1841/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1841/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2799/tmp_product, operation Mode is: A*(B:0x37).
DSP Report: operator mul_16ns_7ns_22_1_1_U2799/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2799/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1316/tmp_product, operation Mode is: A*(B:0x5a).
DSP Report: operator mul_16ns_8ns_23_1_1_U1316/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1316/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2175/tmp_product, operation Mode is: A*(B:0x5e).
DSP Report: operator mul_16ns_8ns_23_1_1_U2175/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2175/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3006/tmp_product, operation Mode is: A*(B:0x3ffd9).
DSP Report: operator mul_16ns_7s_23_1_1_U3006/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3006/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U813/tmp_product, operation Mode is: A*(B:0x6d).
DSP Report: operator mul_16ns_8ns_23_1_1_U813/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U813/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2220/tmp_product, operation Mode is: A*(B:0x3ff6a).
DSP Report: operator mul_16ns_9s_25_1_1_U2220/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2220/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U719/tmp_product, operation Mode is: A*(B:0xa9).
DSP Report: operator mul_16ns_9ns_24_1_1_U719/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U719/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1806/tmp_product, operation Mode is: A*(B:0x85).
DSP Report: operator mul_16ns_9ns_24_1_1_U1806/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1806/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2906/tmp_product, operation Mode is: A*(B:0x3ffa9).
DSP Report: operator mul_16ns_8s_24_1_1_U2906/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2906/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2140/tmp_product, operation Mode is: A*(B:0x3ff85).
DSP Report: operator mul_16ns_8s_24_1_1_U2140/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2140/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1857/tmp_product, operation Mode is: A*(B:0x3ffd3).
DSP Report: operator mul_16ns_7s_23_1_1_U1857/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1857/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2928/tmp_product, operation Mode is: A*(B:0x54).
DSP Report: operator mul_16ns_8ns_23_1_1_U2928/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2928/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1366/tmp_product, operation Mode is: A*(B:0x3ffd9).
DSP Report: operator mul_16ns_7s_23_1_1_U1366/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1366/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1586/tmp_product, operation Mode is: A*(B:0x3ffd4).
DSP Report: operator mul_16ns_7s_23_1_1_U1586/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1586/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1777/tmp_product, operation Mode is: A*(B:0x62).
DSP Report: operator mul_16ns_8ns_23_1_1_U1777/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1777/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2711/tmp_product, operation Mode is: A*(B:0x46).
DSP Report: operator mul_16ns_8ns_23_1_1_U2711/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2711/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1419/tmp_product, operation Mode is: A*(B:0x65).
DSP Report: operator mul_16ns_8ns_23_1_1_U1419/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1419/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U625/tmp_product, operation Mode is: A*(B:0x4e).
DSP Report: operator mul_16ns_8ns_23_1_1_U625/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U625/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2412/tmp_product, operation Mode is: A*(B:0x5f).
DSP Report: operator mul_16ns_8ns_23_1_1_U2412/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2412/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2228/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_16ns_6ns_21_1_1_U2228/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2228/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1094/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_16ns_6ns_21_1_1_U1094/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1094/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U925/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_16ns_6ns_21_1_1_U925/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U925/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2724/tmp_product, operation Mode is: A*(B:0x3fe76).
DSP Report: operator mul_16ns_10s_26_1_1_U2724/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2724/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1194/tmp_product, operation Mode is: A*(B:0x5b).
DSP Report: operator mul_16ns_8ns_23_1_1_U1194/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1194/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1580/tmp_product, operation Mode is: A*(B:0x51).
DSP Report: operator mul_16ns_8ns_23_1_1_U1580/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1580/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U570/tmp_product, operation Mode is: A*(B:0x7d).
DSP Report: operator mul_16ns_8ns_23_1_1_U570/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U570/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2508/tmp_product, operation Mode is: A*(B:0x3ffa9).
DSP Report: operator mul_16ns_8s_24_1_1_U2508/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2508/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U699/tmp_product, operation Mode is: A*(B:0x3ffb9).
DSP Report: operator mul_16ns_8s_24_1_1_U699/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U699/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1454/tmp_product, operation Mode is: A*(B:0x3ffc3).
DSP Report: operator mul_16ns_7s_23_1_1_U1454/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1454/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2602/tmp_product, operation Mode is: A*(B:0x3ffcf).
DSP Report: operator mul_16ns_7s_23_1_1_U2602/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2602/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1370/tmp_product, operation Mode is: A*(B:0x9b).
DSP Report: operator mul_16ns_9ns_24_1_1_U1370/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1370/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2858/tmp_product, operation Mode is: A2*(B:0x85).
DSP Report: register mul_16ns_9ns_24_1_1_U2858/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2858/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U2858/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2858/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2771/tmp_product, operation Mode is: A*(B:0x3ffd6).
DSP Report: operator mul_16ns_7s_23_1_1_U2771/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2771/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U637/tmp_product, operation Mode is: A*(B:0x3ffc9).
DSP Report: operator mul_16ns_7s_23_1_1_U637/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U637/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2467/tmp_product, operation Mode is: A*(B:0x3ffc7).
DSP Report: operator mul_16ns_7s_23_1_1_U2467/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2467/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1180/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_16ns_6ns_21_1_1_U1180/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1180/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2419/tmp_product, operation Mode is: A*(B:0x3ffbd).
DSP Report: operator mul_16ns_8s_24_1_1_U2419/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2419/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2686/tmp_product, operation Mode is: A*(B:0x3ffb1).
DSP Report: operator mul_16ns_8s_24_1_1_U2686/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2686/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2168/tmp_product, operation Mode is: A*(B:0x3ffae).
DSP Report: operator mul_16ns_8s_24_1_1_U2168/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2168/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1425/tmp_product, operation Mode is: A*(B:0x23).
DSP Report: operator mul_16ns_7ns_22_1_1_U1425/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1425/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2859/tmp_product, operation Mode is: A*(B:0x29).
DSP Report: operator mul_16ns_7ns_22_1_1_U2859/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2859/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1195/tmp_product, operation Mode is: A*(B:0x34).
DSP Report: operator mul_16ns_7ns_22_1_1_U1195/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1195/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_15_reg_36011309_reg[20] )
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U888/tmp_product, operation Mode is: A*(B:0x3ff92).
DSP Report: operator mul_16ns_8s_24_1_1_U888/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U888/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2746/tmp_product, operation Mode is: A*(B:0x3ffbd).
DSP Report: operator mul_16ns_8s_24_1_1_U2746/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2746/tmp_product.
DSP Report: Generating DSP mult_2555_reg_6507663_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mult_2555_reg_6507663_reg is absorbed into DSP mult_2555_reg_6507663_reg.
DSP Report: operator mul_16ns_5ns_20_1_1_U1544/tmp_product is absorbed into DSP mult_2555_reg_6507663_reg.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1782/tmp_product, operation Mode is: A*(B:0x3ffd2).
DSP Report: operator mul_16ns_7s_23_1_1_U1782/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1782/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2807/tmp_product, operation Mode is: A*(B:0x52).
DSP Report: operator mul_16ns_8ns_23_1_1_U2807/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2807/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2851/tmp_product, operation Mode is: A*(B:0x49).
DSP Report: operator mul_16ns_8ns_23_1_1_U2851/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2851/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1203/tmp_product, operation Mode is: A*(B:0x3ffd1).
DSP Report: operator mul_16ns_7s_23_1_1_U1203/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1203/tmp_product.
DSP Report: Generating DSP mul_ln73_2586_reg_6507703_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_ln73_2586_reg_6507703_reg is absorbed into DSP mul_ln73_2586_reg_6507703_reg.
DSP Report: operator mul_16ns_5ns_20_1_1_U1220/tmp_product is absorbed into DSP mul_ln73_2586_reg_6507703_reg.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1847/tmp_product, operation Mode is: A*(B:0x3ff92).
DSP Report: operator mul_16ns_8s_24_1_1_U1847/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1847/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1909/tmp_product, operation Mode is: A*(B:0x3ffc3).
DSP Report: operator mul_16ns_7s_23_1_1_U1909/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1909/tmp_product.
DSP Report: Generating DSP add_ln58_2362_fu_35989659_p2, operation Mode is: C+A*(B:0x3ffe3).
DSP Report: operator add_ln58_2362_fu_35989659_p2 is absorbed into DSP add_ln58_2362_fu_35989659_p2.
DSP Report: operator mul_16ns_6s_22_1_1_U910/tmp_product is absorbed into DSP add_ln58_2362_fu_35989659_p2.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1274/tmp_product, operation Mode is: A*(B:0x2e).
DSP Report: operator mul_16ns_7ns_22_1_1_U1274/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1274/tmp_product.
DSP Report: Generating DSP add_ln58_1160_fu_35983532_p2, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator add_ln58_1160_fu_35983532_p2 is absorbed into DSP add_ln58_1160_fu_35983532_p2.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U806/tmp_product, operation Mode is: A2*(B:0x99).
DSP Report: register mul_16ns_9ns_24_1_1_U806/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U806/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U806/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U806/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U636/tmp_product, operation Mode is: A2*(B:0x3ffa6).
DSP Report: register mul_16ns_8s_24_1_1_U636/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U636/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U636/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U636/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1804/tmp_product, operation Mode is: A*(B:0x3ffcb).
DSP Report: operator mul_16ns_7s_23_1_1_U1804/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1804/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2363/tmp_product, operation Mode is: A*(B:0x3ffd2).
DSP Report: operator mul_16ns_7s_23_1_1_U2363/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2363/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1183/tmp_product, operation Mode is: A*(B:0x3ffcd).
DSP Report: operator mul_16ns_7s_23_1_1_U1183/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1183/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2193/tmp_product, operation Mode is: A*(B:0x3ffd4).
DSP Report: operator mul_16ns_7s_23_1_1_U2193/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2193/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1067/tmp_product, operation Mode is: A*(B:0x2a).
DSP Report: operator mul_16ns_7ns_22_1_1_U1067/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1067/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1593/tmp_product, operation Mode is: A*(B:0x58).
DSP Report: operator mul_16ns_8ns_23_1_1_U1593/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1593/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2288/tmp_product, operation Mode is: A2*(B:0x3ff9f).
DSP Report: register mul_16ns_8s_24_1_1_U2288/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2288/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U2288/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2288/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2283/tmp_product, operation Mode is: A*(B:0x3ffdd).
DSP Report: operator mul_16ns_7s_23_1_1_U2283/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2283/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1849/tmp_product, operation Mode is: A*(B:0x2d).
DSP Report: operator mul_16ns_7ns_22_1_1_U1849/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1849/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U749/tmp_product, operation Mode is: A*(B:0x3ff9a).
DSP Report: operator mul_16ns_8s_24_1_1_U749/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U749/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1281/tmp_product, operation Mode is: A*(B:0x3ffd3).
DSP Report: operator mul_16ns_7s_23_1_1_U1281/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1281/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2373/tmp_product, operation Mode is: A*(B:0x3ffa7).
DSP Report: operator mul_16ns_8s_24_1_1_U2373/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2373/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2925/tmp_product, operation Mode is: A*(B:0x47).
DSP Report: operator mul_16ns_8ns_23_1_1_U2925/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2925/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U790/tmp_product, operation Mode is: A*(B:0x5a).
DSP Report: operator mul_16ns_8ns_23_1_1_U790/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U790/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1374/tmp_product, operation Mode is: A*(B:0x56).
DSP Report: operator mul_16ns_8ns_23_1_1_U1374/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1374/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U961/tmp_product, operation Mode is: A*(B:0x35).
DSP Report: operator mul_16ns_7ns_22_1_1_U961/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U961/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U3056/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_16ns_6s_22_1_1_U3056/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U3056/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U707/tmp_product, operation Mode is: A*(B:0x26).
DSP Report: operator mul_16ns_7ns_22_1_1_U707/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U707/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1585/tmp_product, operation Mode is: A*(B:0x2a).
DSP Report: operator mul_16ns_7ns_22_1_1_U1585/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1585/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1689/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_16ns_6s_22_1_1_U1689/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1689/tmp_product.
DSP Report: Generating DSP mult_3245_reg_6507687_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mult_3245_reg_6507687_reg is absorbed into DSP mult_3245_reg_6507687_reg.
DSP Report: operator mul_16ns_6ns_21_1_1_U1876/tmp_product is absorbed into DSP mult_3245_reg_6507687_reg.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2682/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_16ns_6ns_21_1_1_U2682/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2682/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1728/tmp_product, operation Mode is: A*(B:0x35).
DSP Report: operator mul_16ns_7ns_22_1_1_U1728/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1728/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1301/tmp_product, operation Mode is: A*(B:0x2c).
DSP Report: operator mul_16ns_7ns_22_1_1_U1301/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1301/tmp_product.
DSP Report: Generating DSP add_ln58_3329_fu_35994566_p2, operation Mode is: C+A*(B:0x2b).
DSP Report: operator add_ln58_3329_fu_35994566_p2 is absorbed into DSP add_ln58_3329_fu_35994566_p2.
DSP Report: operator mul_16ns_7ns_22_1_1_U1997/tmp_product is absorbed into DSP add_ln58_3329_fu_35994566_p2.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3126/tmp_product, operation Mode is: A*(B:0x5a).
DSP Report: operator mul_16ns_8ns_23_1_1_U3126/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3126/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1291/tmp_product, operation Mode is: A*(B:0x62).
DSP Report: operator mul_16ns_8ns_23_1_1_U1291/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1291/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U507/tmp_product, operation Mode is: A*(B:0x58).
DSP Report: operator mul_16ns_8ns_23_1_1_U507/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U507/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2067/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_16ns_6s_22_1_1_U2067/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2067/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1518/tmp_product, operation Mode is: A*(B:0x3ffc5).
DSP Report: operator mul_16ns_7s_23_1_1_U1518/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1518/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1620/tmp_product, operation Mode is: A*(B:0x3ffc3).
DSP Report: operator mul_16ns_7s_23_1_1_U1620/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1620/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1070/tmp_product, operation Mode is: A*(B:0x3ffd2).
DSP Report: operator mul_16ns_7s_23_1_1_U1070/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1070/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U857/tmp_product, operation Mode is: A*(B:0x61).
DSP Report: operator mul_16ns_8ns_23_1_1_U857/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U857/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2781/tmp_product, operation Mode is: A*(B:0x5c).
DSP Report: operator mul_16ns_8ns_23_1_1_U2781/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2781/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1813/tmp_product, operation Mode is: A*(B:0x6f).
DSP Report: operator mul_16ns_8ns_23_1_1_U1813/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1813/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1064/tmp_product, operation Mode is: A*(B:0x62).
DSP Report: operator mul_16ns_8ns_23_1_1_U1064/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1064/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3020/tmp_product, operation Mode is: A*(B:0x55).
DSP Report: operator mul_16ns_8ns_23_1_1_U3020/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3020/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2394/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_16ns_6s_22_1_1_U2394/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2394/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U916/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_16ns_6s_22_1_1_U916/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U916/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U947/tmp_product, operation Mode is: A*(B:0x3ffdb).
DSP Report: operator mul_16ns_7s_23_1_1_U947/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U947/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1994/tmp_product, operation Mode is: A*(B:0x3ffcf).
DSP Report: operator mul_16ns_7s_23_1_1_U1994/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1994/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1918/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_16ns_6ns_21_1_1_U1918/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1918/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2422/tmp_product, operation Mode is: A*(B:0x4f).
DSP Report: operator mul_16ns_8ns_23_1_1_U2422/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2422/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U562/tmp_product, operation Mode is: A*(B:0x3ff9b).
DSP Report: operator mul_16ns_8s_24_1_1_U562/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U562/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U773/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_16ns_6s_22_1_1_U773/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U773/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1023/tmp_product, operation Mode is: A*(B:0x3ffda).
DSP Report: operator mul_16ns_7s_23_1_1_U1023/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1023/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2155/tmp_product, operation Mode is: A*(B:0x98).
DSP Report: operator mul_16ns_9ns_24_1_1_U2155/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2155/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2137/tmp_product, operation Mode is: A*(B:0x53).
DSP Report: operator mul_16ns_8ns_23_1_1_U2137/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2137/tmp_product.
DSP Report: Generating DSP add_ln58_3202_fu_35994024_p2, operation Mode is: C+(A*(B:0xb))'.
DSP Report: register mult_1997_reg_6507643_reg is absorbed into DSP add_ln58_3202_fu_35994024_p2.
DSP Report: operator add_ln58_3202_fu_35994024_p2 is absorbed into DSP add_ln58_3202_fu_35994024_p2.
DSP Report: operator mul_16ns_5ns_20_1_1_U2707/tmp_product is absorbed into DSP add_ln58_3202_fu_35994024_p2.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1197/tmp_product, operation Mode is: A*(B:0x75).
DSP Report: operator mul_16ns_8ns_23_1_1_U1197/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1197/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1885/tmp_product, operation Mode is: A*(B:0x6c).
DSP Report: operator mul_16ns_8ns_23_1_1_U1885/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1885/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U591/tmp_product, operation Mode is: A*(B:0x35).
DSP Report: operator mul_16ns_7ns_22_1_1_U591/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U591/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2291/tmp_product, operation Mode is: A*(B:0x27).
DSP Report: operator mul_16ns_7ns_22_1_1_U2291/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2291/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1887/tmp_product, operation Mode is: A*(B:0x2b).
DSP Report: operator mul_16ns_7ns_22_1_1_U1887/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1887/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_7_reg_36011299_reg[20] )
DSP Debug: swapped A/B pins for adder 0xe885a8a0
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1697/tmp_product, operation Mode is: A*(B:0x3ff8d).
DSP Report: operator mul_16ns_8s_24_1_1_U1697/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1697/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1568/tmp_product, operation Mode is: A*(B:0x3ffba).
DSP Report: operator mul_16ns_8s_24_1_1_U1568/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1568/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1770/tmp_product, operation Mode is: A*(B:0x8a).
DSP Report: operator mul_16ns_9ns_24_1_1_U1770/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1770/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1796/tmp_product, operation Mode is: A*(B:0xda).
DSP Report: operator mul_16ns_9ns_24_1_1_U1796/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1796/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U547/tmp_product, operation Mode is: A*(B:0xb2).
DSP Report: operator mul_16ns_9ns_24_1_1_U547/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U547/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2391/tmp_product, operation Mode is: A*(B:0xb6).
DSP Report: operator mul_16ns_9ns_24_1_1_U2391/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2391/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1878/tmp_product, operation Mode is: A*(B:0xd1).
DSP Report: operator mul_16ns_9ns_24_1_1_U1878/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1878/tmp_product.
DSP Report: Generating DSP mult_2763_reg_6507273_reg, operation Mode is: (A*(B:0xc2))'.
DSP Report: register mult_2763_reg_6507273_reg is absorbed into DSP mult_2763_reg_6507273_reg.
DSP Report: operator mul_16ns_9ns_24_1_1_U1460/tmp_product is absorbed into DSP mult_2763_reg_6507273_reg.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2087/tmp_product, operation Mode is: A*(B:0x3ffcc).
DSP Report: operator mul_16ns_7s_23_1_1_U2087/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2087/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U792/tmp_product, operation Mode is: A*(B:0x3ffd3).
DSP Report: operator mul_16ns_7s_23_1_1_U792/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U792/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2741/tmp_product, operation Mode is: A*(B:0x3ffca).
DSP Report: operator mul_16ns_7s_23_1_1_U2741/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2741/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1675/tmp_product, operation Mode is: A*(B:0x3ffd4).
DSP Report: operator mul_16ns_7s_23_1_1_U1675/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1675/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U667/tmp_product, operation Mode is: A*(B:0x3ffd3).
DSP Report: operator mul_16ns_7s_23_1_1_U667/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U667/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1436/tmp_product, operation Mode is: A*(B:0x3ffd4).
DSP Report: operator mul_16ns_7s_23_1_1_U1436/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1436/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1329/tmp_product, operation Mode is: A*(B:0x5d).
DSP Report: operator mul_16ns_8ns_23_1_1_U1329/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1329/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U602/tmp_product, operation Mode is: A*(B:0x47).
DSP Report: operator mul_16ns_8ns_23_1_1_U602/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U602/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1831/tmp_product, operation Mode is: A*(B:0x56).
DSP Report: operator mul_16ns_8ns_23_1_1_U1831/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1831/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1531/tmp_product, operation Mode is: A*(B:0x6f).
DSP Report: operator mul_16ns_8ns_23_1_1_U1531/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1531/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2113/tmp_product, operation Mode is: A*(B:0x3ff19).
DSP Report: operator mul_16ns_9s_25_1_1_U2113/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2113/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1012/tmp_product, operation Mode is: A*(B:0x3fead).
DSP Report: operator mul_16ns_10s_26_1_1_U1012/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1012/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U942/tmp_product, operation Mode is: A*(B:0x287).
DSP Report: operator mul_16ns_11ns_26_1_1_U942/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U942/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U852/tmp_product, operation Mode is: A2*(B:0x3faef).
DSP Report: register mul_16ns_12s_28_1_1_U852/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U852/tmp_product.
DSP Report: operator mul_16ns_12s_28_1_1_U852/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U852/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3150/tmp_product, operation Mode is: A''*(B:0x3fd7f).
DSP Report: register mul_16ns_11s_27_1_1_U3150/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3150/tmp_product.
DSP Report: register mul_16ns_11s_27_1_1_U3150/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3150/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3150/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3150/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U1805/tmp_product, operation Mode is: A*(B:0x3f8d5).
DSP Report: operator mul_16ns_12s_28_1_1_U1805/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U1805/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1730/tmp_product, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_16ns_7s_23_1_1_U1730/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1730/tmp_product.
DSP Report: register mul_16ns_7s_23_1_1_U1730/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1730/tmp_product.
DSP Report: operator mul_16ns_7s_23_1_1_U1730/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1730/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U671/tmp_product, operation Mode is: A*(B:0x23).
DSP Report: operator mul_16ns_7ns_22_1_1_U671/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U671/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1534/tmp_product, operation Mode is: A*(B:0x34).
DSP Report: operator mul_16ns_7ns_22_1_1_U1534/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1534/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2797/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_16ns_6ns_21_1_1_U2797/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2797/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2579/tmp_product, operation Mode is: A*(B:0xbc).
DSP Report: operator mul_16ns_9ns_24_1_1_U2579/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2579/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2644/tmp_product, operation Mode is: A*(B:0x35).
DSP Report: operator mul_16ns_7ns_22_1_1_U2644/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2644/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2878/tmp_product, operation Mode is: A*(B:0x47).
DSP Report: operator mul_16ns_8ns_23_1_1_U2878/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2878/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1860/tmp_product, operation Mode is: A*(B:0x75).
DSP Report: operator mul_16ns_8ns_23_1_1_U1860/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1860/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1270/tmp_product, operation Mode is: A*(B:0x3ff74).
DSP Report: operator mul_16ns_9s_25_1_1_U1270/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1270/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1995/tmp_product, operation Mode is: A*(B:0x3ff05).
DSP Report: operator mul_16ns_9s_25_1_1_U1995/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1995/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1606/tmp_product, operation Mode is: A*(B:0x3ff94).
DSP Report: operator mul_16ns_8s_24_1_1_U1606/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1606/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1500/tmp_product, operation Mode is: A2*(B:0x3ff9b).
DSP Report: register mul_16ns_8s_24_1_1_U1500/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1500/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U1500/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1500/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U500/tmp_product, operation Mode is: A*(B:0x3ffaf).
DSP Report: operator mul_16ns_8s_24_1_1_U500/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U500/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2443/tmp_product, operation Mode is: A*(B:0x3ff8d).
DSP Report: operator mul_16ns_8s_24_1_1_U2443/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2443/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1265/tmp_product, operation Mode is: A*(B:0x3ff95).
DSP Report: operator mul_16ns_8s_24_1_1_U1265/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1265/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1965/tmp_product, operation Mode is: A*(B:0x2f).
DSP Report: operator mul_16ns_7ns_22_1_1_U1965/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1965/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U633/tmp_product, operation Mode is: A*(B:0x36).
DSP Report: operator mul_16ns_7ns_22_1_1_U633/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U633/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1143/tmp_product, operation Mode is: A*(B:0x23).
DSP Report: operator mul_16ns_7ns_22_1_1_U1143/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1143/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1980/tmp_product, operation Mode is: A*(B:0x25).
DSP Report: operator mul_16ns_7ns_22_1_1_U1980/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1980/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1429/tmp_product, operation Mode is: A*(B:0x3ffda).
DSP Report: operator mul_16ns_7s_23_1_1_U1429/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1429/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2036/tmp_product, operation Mode is: A*(B:0x7b).
DSP Report: operator mul_16ns_8ns_23_1_1_U2036/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2036/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2111/tmp_product, operation Mode is: A*(B:0x55).
DSP Report: operator mul_16ns_8ns_23_1_1_U2111/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2111/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U536/tmp_product, operation Mode is: A*(B:0x64).
DSP Report: operator mul_16ns_8ns_23_1_1_U536/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U536/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U676/tmp_product, operation Mode is: A*(B:0x43).
DSP Report: operator mul_16ns_8ns_23_1_1_U676/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U676/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1823/tmp_product, operation Mode is: A*(B:0x6d).
DSP Report: operator mul_16ns_8ns_23_1_1_U1823/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1823/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2737/tmp_product, operation Mode is: A*(B:0x51).
DSP Report: operator mul_16ns_8ns_23_1_1_U2737/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2737/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1499/tmp_product, operation Mode is: A*(B:0x52).
DSP Report: operator mul_16ns_8ns_23_1_1_U1499/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1499/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U705/tmp_product, operation Mode is: A*(B:0x43).
DSP Report: operator mul_16ns_8ns_23_1_1_U705/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U705/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1302/tmp_product, operation Mode is: A*(B:0x74).
DSP Report: operator mul_16ns_8ns_23_1_1_U1302/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1302/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1608/tmp_product, operation Mode is: A*(B:0x63).
DSP Report: operator mul_16ns_8ns_23_1_1_U1608/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1608/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2117/tmp_product, operation Mode is: A*(B:0x63).
DSP Report: operator mul_16ns_8ns_23_1_1_U2117/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2117/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1925/tmp_product, operation Mode is: A*(B:0x92).
DSP Report: operator mul_16ns_9ns_24_1_1_U1925/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1925/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U834/tmp_product, operation Mode is: A*(B:0xab).
DSP Report: operator mul_16ns_9ns_24_1_1_U834/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U834/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U522/tmp_product, operation Mode is: A*(B:0x3ff89).
DSP Report: operator mul_16ns_8s_24_1_1_U522/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U522/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3140/tmp_product, operation Mode is: A*(B:0x3ff91).
DSP Report: operator mul_16ns_8s_24_1_1_U3140/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3140/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U747/tmp_product, operation Mode is: A*(B:0x3ffd2).
DSP Report: operator mul_16ns_7s_23_1_1_U747/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U747/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2408/tmp_product, operation Mode is: A*(B:0xba).
DSP Report: operator mul_16ns_9ns_24_1_1_U2408/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2408/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1575/tmp_product, operation Mode is: A*(B:0x3ffcd).
DSP Report: operator mul_16ns_7s_23_1_1_U1575/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1575/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U605/tmp_product, operation Mode is: A*(B:0x3ffca).
DSP Report: operator mul_16ns_7s_23_1_1_U605/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U605/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U597/tmp_product, operation Mode is: A*(B:0x5d).
DSP Report: operator mul_16ns_8ns_23_1_1_U597/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U597/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1869/tmp_product, operation Mode is: A*(B:0x53).
DSP Report: operator mul_16ns_8ns_23_1_1_U1869/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1869/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2701/tmp_product, operation Mode is: A*(B:0x3ffd4).
DSP Report: operator mul_16ns_7s_23_1_1_U2701/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2701/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2249/tmp_product, operation Mode is: A*(B:0x69).
DSP Report: operator mul_16ns_8ns_23_1_1_U2249/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2249/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2543/tmp_product, operation Mode is: A*(B:0x79).
DSP Report: operator mul_16ns_8ns_23_1_1_U2543/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2543/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U539/tmp_product, operation Mode is: A*(B:0x53).
DSP Report: operator mul_16ns_8ns_23_1_1_U539/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U539/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2167/tmp_product, operation Mode is: A*(B:0x67).
DSP Report: operator mul_16ns_8ns_23_1_1_U2167/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2167/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1294/tmp_product, operation Mode is: A*(B:0x3ffcc).
DSP Report: operator mul_16ns_7s_23_1_1_U1294/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1294/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1268/tmp_product, operation Mode is: A*(B:0x3ffd5).
DSP Report: operator mul_16ns_7s_23_1_1_U1268/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1268/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2899/tmp_product, operation Mode is: A*(B:0x3ffca).
DSP Report: operator mul_16ns_7s_23_1_1_U2899/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2899/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3043/tmp_product, operation Mode is: A*(B:0x3ffd7).
DSP Report: operator mul_16ns_7s_23_1_1_U3043/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3043/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3060/tmp_product, operation Mode is: A*(B:0x3ffd9).
DSP Report: operator mul_16ns_7s_23_1_1_U3060/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3060/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1292/tmp_product, operation Mode is: A*(B:0x3ff8d).
DSP Report: operator mul_16ns_8s_24_1_1_U1292/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1292/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1201/tmp_product, operation Mode is: A*(B:0xac).
DSP Report: operator mul_16ns_9ns_24_1_1_U1201/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1201/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1029/tmp_product, operation Mode is: A*(B:0x89).
DSP Report: operator mul_16ns_9ns_24_1_1_U1029/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1029/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U709/tmp_product, operation Mode is: A*(B:0xc1).
DSP Report: operator mul_16ns_9ns_24_1_1_U709/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U709/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1642/tmp_product, operation Mode is: A*(B:0x83).
DSP Report: operator mul_16ns_9ns_24_1_1_U1642/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1642/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2583/tmp_product, operation Mode is: A*(B:0x3ffd9).
DSP Report: operator mul_16ns_7s_23_1_1_U2583/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2583/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U830/tmp_product, operation Mode is: A*(B:0x3ffd4).
DSP Report: operator mul_16ns_7s_23_1_1_U830/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U830/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2344/tmp_product, operation Mode is: A*(B:0xa8).
DSP Report: operator mul_16ns_9ns_24_1_1_U2344/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2344/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2820/tmp_product, operation Mode is: A*(B:0x86).
DSP Report: operator mul_16ns_9ns_24_1_1_U2820/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2820/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3019/tmp_product, operation Mode is: A*(B:0xbe).
DSP Report: operator mul_16ns_9ns_24_1_1_U3019/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3019/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2613/tmp_product, operation Mode is: A*(B:0x83).
DSP Report: operator mul_16ns_9ns_24_1_1_U2613/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2613/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2199/tmp_product, operation Mode is: A*(B:0x3ffd4).
DSP Report: operator mul_16ns_7s_23_1_1_U2199/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2199/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U524/tmp_product, operation Mode is: A*(B:0x3ffda).
DSP Report: operator mul_16ns_7s_23_1_1_U524/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U524/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2377/tmp_product, operation Mode is: A*(B:0x3ffd4).
DSP Report: operator mul_16ns_7s_23_1_1_U2377/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2377/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U656/tmp_product, operation Mode is: A*(B:0x3ffc5).
DSP Report: operator mul_16ns_7s_23_1_1_U656/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U656/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U526/tmp_product, operation Mode is: A*(B:0xe5).
DSP Report: operator mul_16ns_9ns_24_1_1_U526/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U526/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2733/tmp_product, operation Mode is: A*(B:0xe4).
DSP Report: operator mul_16ns_9ns_24_1_1_U2733/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2733/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1319/tmp_product, operation Mode is: A*(B:0xe7).
DSP Report: operator mul_16ns_9ns_24_1_1_U1319/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1319/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2565/tmp_product, operation Mode is: A*(B:0x3ffdb).
DSP Report: operator mul_16ns_7s_23_1_1_U2565/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2565/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1448/tmp_product, operation Mode is: A*(B:0x3ffdd).
DSP Report: operator mul_16ns_7s_23_1_1_U1448/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1448/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U824/tmp_product, operation Mode is: A*(B:0x61).
DSP Report: operator mul_16ns_8ns_23_1_1_U824/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U824/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1554/tmp_product, operation Mode is: A*(B:0x33).
DSP Report: operator mul_16ns_7ns_22_1_1_U1554/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1554/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U926/tmp_product, operation Mode is: A*(B:0x7b).
DSP Report: operator mul_16ns_8ns_23_1_1_U926/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U926/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1767/tmp_product, operation Mode is: A*(B:0x2c).
DSP Report: operator mul_16ns_7ns_22_1_1_U1767/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1767/tmp_product.
DSP Report: Generating DSP add_ln58_472_fu_35980136_p2, operation Mode is: C+A*(B:0x96).
DSP Report: operator add_ln58_472_fu_35980136_p2 is absorbed into DSP add_ln58_472_fu_35980136_p2.
DSP Report: operator mul_16ns_9ns_24_1_1_U1138/tmp_product is absorbed into DSP add_ln58_472_fu_35980136_p2.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1788/tmp_product, operation Mode is: A*(B:0x3ff94).
DSP Report: operator mul_16ns_8s_24_1_1_U1788/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1788/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1508/tmp_product, operation Mode is: A*(B:0x3ffa2).
DSP Report: operator mul_16ns_8s_24_1_1_U1508/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1508/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U681/tmp_product, operation Mode is: A*(B:0x67).
DSP Report: operator mul_16ns_8ns_23_1_1_U681/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U681/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U598/tmp_product, operation Mode is: A*(B:0x4f).
DSP Report: operator mul_16ns_8ns_23_1_1_U598/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U598/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1401/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_16ns_6s_22_1_1_U1401/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1401/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2221/tmp_product, operation Mode is: A*(B:0x79).
DSP Report: operator mul_16ns_8ns_23_1_1_U2221/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2221/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U821/tmp_product, operation Mode is: A*(B:0xac).
DSP Report: operator mul_16ns_9ns_24_1_1_U821/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U821/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2704/tmp_product, operation Mode is: A''*(B:0xb3).
DSP Report: register mul_16ns_9ns_24_1_1_U2704/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2704/tmp_product.
DSP Report: register mul_16ns_9ns_24_1_1_U2704/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2704/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U2704/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2704/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1542/tmp_product, operation Mode is: A*(B:0xf2).
DSP Report: operator mul_16ns_9ns_24_1_1_U1542/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1542/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1514/tmp_product, operation Mode is: A*(B:0x3ffcd).
DSP Report: operator mul_16ns_7s_23_1_1_U1514/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1514/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1550/tmp_product, operation Mode is: A*(B:0x3ffc6).
DSP Report: operator mul_16ns_7s_23_1_1_U1550/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1550/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1852/tmp_product, operation Mode is: A*(B:0x6b).
DSP Report: operator mul_16ns_8ns_23_1_1_U1852/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1852/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2157/tmp_product, operation Mode is: A*(B:0x46).
DSP Report: operator mul_16ns_8ns_23_1_1_U2157/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2157/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1702/tmp_product, operation Mode is: A*(B:0x5a).
DSP Report: operator mul_16ns_8ns_23_1_1_U1702/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1702/tmp_product.
DSP Report: Generating DSP mult_2952_reg_6507675_reg, operation Mode is: (A*(B:0x3ffab))'.
DSP Report: register mult_2952_reg_6507675_reg is absorbed into DSP mult_2952_reg_6507675_reg.
DSP Report: operator mul_16ns_8s_24_1_1_U2888/tmp_product is absorbed into DSP mult_2952_reg_6507675_reg.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2189/tmp_product, operation Mode is: A*(B:0x2a).
DSP Report: operator mul_16ns_7ns_22_1_1_U2189/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2189/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1284/tmp_product, operation Mode is: A*(B:0x29).
DSP Report: operator mul_16ns_7ns_22_1_1_U1284/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1284/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U858/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_16ns_6s_22_1_1_U858/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U858/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U518/tmp_product, operation Mode is: A*(B:0xac).
DSP Report: operator mul_16ns_9ns_24_1_1_U518/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U518/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1477/tmp_product, operation Mode is: A*(B:0xde).
DSP Report: operator mul_16ns_9ns_24_1_1_U1477/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1477/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1625/tmp_product, operation Mode is: A*(B:0x6c).
DSP Report: operator mul_16ns_8ns_23_1_1_U1625/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1625/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2920/tmp_product, operation Mode is: A*(B:0x6c).
DSP Report: operator mul_16ns_8ns_23_1_1_U2920/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2920/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1445/tmp_product, operation Mode is: A*(B:0x47).
DSP Report: operator mul_16ns_8ns_23_1_1_U1445/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1445/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U703/tmp_product, operation Mode is: A*(B:0x6d).
DSP Report: operator mul_16ns_8ns_23_1_1_U703/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U703/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2630/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_16ns_6s_22_1_1_U2630/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2630/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2510/tmp_product, operation Mode is: A*(B:0x71).
DSP Report: operator mul_16ns_8ns_23_1_1_U2510/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2510/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1871/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_16ns_6s_22_1_1_U1871/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1871/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1007/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_16ns_6s_22_1_1_U1007/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1007/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U3040/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_16ns_6s_22_1_1_U3040/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U3040/tmp_product.
DSP Report: Generating DSP mult_1100_reg_6507582_reg, operation Mode is: (A*(B:0x33))'.
DSP Report: register mult_1100_reg_6507582_reg is absorbed into DSP mult_1100_reg_6507582_reg.
DSP Report: operator mul_16ns_7ns_22_1_1_U2629/tmp_product is absorbed into DSP mult_1100_reg_6507582_reg.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1674/tmp_product, operation Mode is: A*(B:0x39).
DSP Report: operator mul_16ns_7ns_22_1_1_U1674/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1674/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2226/tmp_product, operation Mode is: A*(B:0x2d).
DSP Report: operator mul_16ns_7ns_22_1_1_U2226/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2226/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1269/tmp_product, operation Mode is: A*(B:0x39).
DSP Report: operator mul_16ns_7ns_22_1_1_U1269/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1269/tmp_product.
DSP Report: Generating DSP add_ln58_1684_fu_35986185_p2, operation Mode is: C+(A*(B:0x15))'.
DSP Report: register mult_2447_reg_6507655_reg is absorbed into DSP add_ln58_1684_fu_35986185_p2.
DSP Report: operator mul_16ns_6ns_21_1_1_U2057/tmp_product is absorbed into DSP add_ln58_1684_fu_35986185_p2.
DSP Report: operator add_ln58_1684_fu_35986185_p2 is absorbed into DSP add_ln58_1684_fu_35986185_p2.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2738/tmp_product, operation Mode is: A*(B:0x3ff71).
DSP Report: operator mul_16ns_9s_25_1_1_U2738/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2738/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1103/tmp_product, operation Mode is: A*(B:0x75).
DSP Report: operator mul_16ns_8ns_23_1_1_U1103/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1103/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U971/tmp_product, operation Mode is: A*(B:0x5f).
DSP Report: operator mul_16ns_8ns_23_1_1_U971/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U971/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1699/tmp_product, operation Mode is: A*(B:0x3ff97).
DSP Report: operator mul_16ns_8s_24_1_1_U1699/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1699/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U970/tmp_product, operation Mode is: A*(B:0x3ffcf).
DSP Report: operator mul_16ns_7s_23_1_1_U970/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U970/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U678/tmp_product, operation Mode is: A*(B:0x76).
DSP Report: operator mul_16ns_8ns_23_1_1_U678/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U678/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1455/tmp_product, operation Mode is: A*(B:0x5f).
DSP Report: operator mul_16ns_8ns_23_1_1_U1455/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1455/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U582/tmp_product, operation Mode is: A*(B:0x3ffc7).
DSP Report: operator mul_16ns_7s_23_1_1_U582/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U582/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1505/tmp_product, operation Mode is: A*(B:0x113).
DSP Report: operator mul_16ns_10ns_25_1_1_U1505/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1505/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1830/tmp_product, operation Mode is: A*(B:0x134).
DSP Report: operator mul_16ns_10ns_25_1_1_U1830/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1830/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2410/tmp_product, operation Mode is: A*(B:0x146).
DSP Report: operator mul_16ns_10ns_25_1_1_U2410/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2410/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U848/tmp_product, operation Mode is: A*(B:0x1a7).
DSP Report: operator mul_16ns_10ns_25_1_1_U848/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U848/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1780/tmp_product, operation Mode is: A*(B:0x154).
DSP Report: operator mul_16ns_10ns_25_1_1_U1780/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1780/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1262/tmp_product, operation Mode is: A*(B:0x2c6).
DSP Report: operator mul_16ns_11ns_26_1_1_U1262/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1262/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2345/tmp_product, operation Mode is: A*(B:0x3fee5).
DSP Report: operator mul_16ns_10s_26_1_1_U2345/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2345/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1245/tmp_product, operation Mode is: A*(B:0x3ff63).
DSP Report: operator mul_16ns_9s_25_1_1_U1245/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1245/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2086/tmp_product, operation Mode is: A*(B:0x2a0).
DSP Report: operator mul_16ns_11ns_26_1_1_U2086/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2086/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U595/tmp_product, operation Mode is: A*(B:0x3ff1e).
DSP Report: operator mul_16ns_9s_25_1_1_U595/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U595/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2800/tmp_product, operation Mode is: A*(B:0x3ff7b).
DSP Report: operator mul_16ns_9s_25_1_1_U2800/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2800/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3107/tmp_product, operation Mode is: A*(B:0x9b).
DSP Report: operator mul_16ns_9ns_24_1_1_U3107/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3107/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2146/tmp_product, operation Mode is: A*(B:0xd0).
DSP Report: operator mul_16ns_9ns_24_1_1_U2146/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2146/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1504/tmp_product, operation Mode is: A*(B:0xd4).
DSP Report: operator mul_16ns_9ns_24_1_1_U1504/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1504/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U581/tmp_product, operation Mode is: A*(B:0x55).
DSP Report: operator mul_16ns_8ns_23_1_1_U581/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U581/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U642/tmp_product, operation Mode is: A*(B:0x3fe7f).
DSP Report: operator mul_16ns_10s_26_1_1_U642/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U642/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U710/tmp_product, operation Mode is: A*(B:0x3fe6c).
DSP Report: operator mul_16ns_10s_26_1_1_U710/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U710/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1101/tmp_product, operation Mode is: A*(B:0x3fe70).
DSP Report: operator mul_16ns_10s_26_1_1_U1101/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1101/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3033/tmp_product, operation Mode is: A*(B:0x3fe16).
DSP Report: operator mul_16ns_10s_26_1_1_U3033/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3033/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2505/tmp_product, operation Mode is: A*(B:0x3ff92).
DSP Report: operator mul_16ns_8s_24_1_1_U2505/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2505/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2180/tmp_product, operation Mode is: A*(B:0x3ffb3).
DSP Report: operator mul_16ns_8s_24_1_1_U2180/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2180/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2810/tmp_product, operation Mode is: A*(B:0xde).
DSP Report: operator mul_16ns_9ns_24_1_1_U2810/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2810/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1235/tmp_product, operation Mode is: A*(B:0x9b).
DSP Report: operator mul_16ns_9ns_24_1_1_U1235/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1235/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U498/tmp_product, operation Mode is: A*(B:0x94).
DSP Report: operator mul_16ns_9ns_24_1_1_U498/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U498/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1330/tmp_product, operation Mode is: A*(B:0x9b).
DSP Report: operator mul_16ns_9ns_24_1_1_U1330/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1330/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2121/tmp_product, operation Mode is: A*(B:0x10e).
DSP Report: operator mul_16ns_10ns_25_1_1_U2121/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2121/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1202/tmp_product, operation Mode is: A*(B:0x169).
DSP Report: operator mul_16ns_10ns_25_1_1_U1202/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1202/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1115/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_16ns_10ns_25_1_1_U1115/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1115/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U578/tmp_product, operation Mode is: A*(B:0x3fe8d).
DSP Report: operator mul_16ns_10s_26_1_1_U578/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U578/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2734/tmp_product, operation Mode is: A*(B:0x3fe62).
DSP Report: operator mul_16ns_10s_26_1_1_U2734/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2734/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2763/tmp_product, operation Mode is: A*(B:0x3ff27).
DSP Report: operator mul_16ns_9s_25_1_1_U2763/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2763/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3138/tmp_product, operation Mode is: A*(B:0x3ff14).
DSP Report: operator mul_16ns_9s_25_1_1_U3138/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3138/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2528/tmp_product, operation Mode is: A*(B:0x3ff79).
DSP Report: operator mul_16ns_9s_25_1_1_U2528/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2528/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1920/tmp_product, operation Mode is: A*(B:0x3feec).
DSP Report: operator mul_16ns_10s_26_1_1_U1920/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1920/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2705/tmp_product, operation Mode is: A*(B:0x3ff28).
DSP Report: operator mul_16ns_9s_25_1_1_U2705/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2705/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1121/tmp_product, operation Mode is: A*(B:0x3fe49).
DSP Report: operator mul_16ns_10s_26_1_1_U1121/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1121/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3111/tmp_product, operation Mode is: A*(B:0x3fece).
DSP Report: operator mul_16ns_10s_26_1_1_U3111/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3111/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2276/tmp_product, operation Mode is: A*(B:0x3feb5).
DSP Report: operator mul_16ns_10s_26_1_1_U2276/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2276/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1851/tmp_product, operation Mode is: A*(B:0x192).
DSP Report: operator mul_16ns_10ns_25_1_1_U1851/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1851/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1937/tmp_product, operation Mode is: A*(B:0x1bf).
DSP Report: operator mul_16ns_10ns_25_1_1_U1937/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1937/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2867/tmp_product, operation Mode is: A*(B:0x143).
DSP Report: operator mul_16ns_10ns_25_1_1_U2867/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2867/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2659/tmp_product, operation Mode is: A*(B:0x173).
DSP Report: operator mul_16ns_10ns_25_1_1_U2659/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2659/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1584/tmp_product, operation Mode is: A*(B:0x3fe3d).
DSP Report: operator mul_16ns_10s_26_1_1_U1584/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1584/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2642/tmp_product, operation Mode is: A*(B:0x132).
DSP Report: operator mul_16ns_10ns_25_1_1_U2642/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2642/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2049/tmp_product, operation Mode is: A*(B:0x3ff9c).
DSP Report: operator mul_16ns_8s_24_1_1_U2049/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2049/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1886/tmp_product, operation Mode is: A*(B:0x182).
DSP Report: operator mul_16ns_10ns_25_1_1_U1886/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1886/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3084/tmp_product, operation Mode is: A*(B:0x3fed9).
DSP Report: operator mul_16ns_10s_26_1_1_U3084/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3084/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U651/tmp_product, operation Mode is: A*(B:0x3fec5).
DSP Report: operator mul_16ns_10s_26_1_1_U651/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U651/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U715/tmp_product, operation Mode is: A*(B:0x3fdf6).
DSP Report: operator mul_16ns_11s_27_1_1_U715/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U715/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1365/tmp_product, operation Mode is: A2*(B:0x3ffad).
DSP Report: register mul_16ns_8s_24_1_1_U1365/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1365/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U1365/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1365/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U952/tmp_product, operation Mode is: A*(B:0x3ff91).
DSP Report: operator mul_16ns_8s_24_1_1_U952/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U952/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1748/tmp_product, operation Mode is: A*(B:0xd1).
DSP Report: operator mul_16ns_9ns_24_1_1_U1748/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1748/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2020/tmp_product, operation Mode is: A*(B:0xeb).
DSP Report: operator mul_16ns_9ns_24_1_1_U2020/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2020/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2604/tmp_product, operation Mode is: A*(B:0x3ffda).
DSP Report: operator mul_16ns_7s_23_1_1_U2604/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2604/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1100/tmp_product, operation Mode is: A*(B:0xf5).
DSP Report: operator mul_16ns_9ns_24_1_1_U1100/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1100/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3100/tmp_product, operation Mode is: A*(B:0x3ffcc).
DSP Report: operator mul_16ns_7s_23_1_1_U3100/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3100/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1880/tmp_product, operation Mode is: A*(B:0x3ffdb).
DSP Report: operator mul_16ns_7s_23_1_1_U1880/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1880/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2356/tmp_product, operation Mode is: A*(B:0x3ffcd).
DSP Report: operator mul_16ns_7s_23_1_1_U2356/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2356/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1146/tmp_product, operation Mode is: A*(B:0x3ff93).
DSP Report: operator mul_16ns_8s_24_1_1_U1146/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1146/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U696/tmp_product, operation Mode is: A*(B:0x3ffa2).
DSP Report: operator mul_16ns_8s_24_1_1_U696/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U696/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1843/tmp_product, operation Mode is: A*(B:0x3ff9a).
DSP Report: operator mul_16ns_8s_24_1_1_U1843/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1843/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U969/tmp_product, operation Mode is: A*(B:0x8f).
DSP Report: operator mul_16ns_9ns_24_1_1_U969/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U969/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1242/tmp_product, operation Mode is: A*(B:0xa1).
DSP Report: operator mul_16ns_9ns_24_1_1_U1242/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1242/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U994/tmp_product, operation Mode is: A*(B:0xd1).
DSP Report: operator mul_16ns_9ns_24_1_1_U994/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U994/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U872/tmp_product, operation Mode is: A*(B:0xf4).
DSP Report: operator mul_16ns_9ns_24_1_1_U872/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U872/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2464/tmp_product, operation Mode is: A*(B:0xb6).
DSP Report: operator mul_16ns_9ns_24_1_1_U2464/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2464/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U959/tmp_product, operation Mode is: A*(B:0x8a).
DSP Report: operator mul_16ns_9ns_24_1_1_U959/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U959/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2253/tmp_product, operation Mode is: A*(B:0x3ff8c).
DSP Report: operator mul_16ns_8s_24_1_1_U2253/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2253/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2275/tmp_product, operation Mode is: A*(B:0x3ff95).
DSP Report: operator mul_16ns_8s_24_1_1_U2275/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2275/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2665/tmp_product, operation Mode is: A*(B:0x3ff92).
DSP Report: operator mul_16ns_8s_24_1_1_U2665/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2665/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1156/tmp_product, operation Mode is: A*(B:0x3ff97).
DSP Report: operator mul_16ns_8s_24_1_1_U1156/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1156/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2084/tmp_product, operation Mode is: A*(B:0xae).
DSP Report: operator mul_16ns_9ns_24_1_1_U2084/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2084/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1234/tmp_product, operation Mode is: A*(B:0x91).
DSP Report: operator mul_16ns_9ns_24_1_1_U1234/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1234/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2643/tmp_product, operation Mode is: A*(B:0x93).
DSP Report: operator mul_16ns_9ns_24_1_1_U2643/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2643/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2968/tmp_product, operation Mode is: A*(B:0x3ffdd).
DSP Report: operator mul_16ns_7s_23_1_1_U2968/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2968/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2442/tmp_product, operation Mode is: A*(B:0x99).
DSP Report: operator mul_16ns_9ns_24_1_1_U2442/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2442/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U814/tmp_product, operation Mode is: A*(B:0x52).
DSP Report: operator mul_16ns_8ns_23_1_1_U814/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U814/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2185/tmp_product, operation Mode is: A2*(B:0x56).
DSP Report: register mul_16ns_8ns_23_1_1_U2185/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2185/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U2185/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2185/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1509/tmp_product, operation Mode is: A*(B:0x65).
DSP Report: operator mul_16ns_8ns_23_1_1_U1509/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1509/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2231/tmp_product, operation Mode is: A*(B:0x131).
DSP Report: operator mul_16ns_10ns_25_1_1_U2231/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2231/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U756/tmp_product, operation Mode is: A*(B:0x194).
DSP Report: operator mul_16ns_10ns_25_1_1_U756/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U756/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1320/tmp_product, operation Mode is: A*(B:0x3ffb9).
DSP Report: operator mul_16ns_8s_24_1_1_U1320/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1320/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1247/tmp_product, operation Mode is: A*(B:0x3ffa2).
DSP Report: operator mul_16ns_8s_24_1_1_U1247/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1247/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2655/tmp_product, operation Mode is: A*(B:0x3ffbd).
DSP Report: operator mul_16ns_8s_24_1_1_U2655/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2655/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1362/tmp_product, operation Mode is: A*(B:0x3ff9a).
DSP Report: operator mul_16ns_8s_24_1_1_U1362/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1362/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U906/tmp_product, operation Mode is: A*(B:0x3ff92).
DSP Report: operator mul_16ns_8s_24_1_1_U906/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U906/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1162/tmp_product, operation Mode is: A*(B:0x3ffa7).
DSP Report: operator mul_16ns_8s_24_1_1_U1162/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1162/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U704/tmp_product, operation Mode is: A*(B:0x3ffad).
DSP Report: operator mul_16ns_8s_24_1_1_U704/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U704/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2825/tmp_product, operation Mode is: A*(B:0x3ffce).
DSP Report: operator mul_16ns_7s_23_1_1_U2825/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2825/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1467/tmp_product, operation Mode is: A*(B:0x3ffca).
DSP Report: operator mul_16ns_7s_23_1_1_U1467/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1467/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3131/tmp_product, operation Mode is: A*(B:0x61).
DSP Report: operator mul_16ns_8ns_23_1_1_U3131/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3131/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2674/tmp_product, operation Mode is: A*(B:0x3ffa6).
DSP Report: operator mul_16ns_8s_24_1_1_U2674/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2674/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1363/tmp_product, operation Mode is: A*(B:0x3ff9c).
DSP Report: operator mul_16ns_8s_24_1_1_U1363/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1363/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1127/tmp_product, operation Mode is: A*(B:0x1d5).
DSP Report: operator mul_16ns_10ns_25_1_1_U1127/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1127/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1569/tmp_product, operation Mode is: A*(B:0x4d).
DSP Report: operator mul_16ns_8ns_23_1_1_U1569/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1569/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2068/tmp_product, operation Mode is: A*(B:0xeb).
DSP Report: operator mul_16ns_9ns_24_1_1_U2068/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2068/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2905/tmp_product, operation Mode is: A*(B:0x2df).
DSP Report: operator mul_16ns_11ns_26_1_1_U2905/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2905/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2044/tmp_product, operation Mode is: A*(B:0x3fee5).
DSP Report: operator mul_16ns_10s_26_1_1_U2044/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2044/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U619/tmp_product, operation Mode is: A*(B:0x3ffa7).
DSP Report: operator mul_16ns_8s_24_1_1_U619/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U619/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1411/tmp_product, operation Mode is: A*(B:0x3ff95).
DSP Report: operator mul_16ns_8s_24_1_1_U1411/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1411/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2568/tmp_product, operation Mode is: A*(B:0x3ffb3).
DSP Report: operator mul_16ns_8s_24_1_1_U2568/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2568/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2546/tmp_product, operation Mode is: A*(B:0x3ffbd).
DSP Report: operator mul_16ns_8s_24_1_1_U2546/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2546/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1479/tmp_product, operation Mode is: A*(B:0xd8).
DSP Report: operator mul_16ns_9ns_24_1_1_U1479/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1479/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2233/tmp_product, operation Mode is: A*(B:0x8a).
DSP Report: operator mul_16ns_9ns_24_1_1_U2233/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2233/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1609/tmp_product, operation Mode is: A*(B:0x57).
DSP Report: operator mul_16ns_8ns_23_1_1_U1609/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1609/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U905/tmp_product, operation Mode is: A*(B:0x53).
DSP Report: operator mul_16ns_8ns_23_1_1_U905/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U905/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3063/tmp_product, operation Mode is: A*(B:0x53).
DSP Report: operator mul_16ns_8ns_23_1_1_U3063/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3063/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2141/tmp_product, operation Mode is: A*(B:0x51).
DSP Report: operator mul_16ns_8ns_23_1_1_U2141/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2141/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U732/tmp_product, operation Mode is: A*(B:0x2a).
DSP Report: operator mul_16ns_7ns_22_1_1_U732/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U732/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2725/tmp_product, operation Mode is: A*(B:0x26).
DSP Report: operator mul_16ns_7ns_22_1_1_U2725/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2725/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1173/tmp_product, operation Mode is: A*(B:0x3a).
DSP Report: operator mul_16ns_7ns_22_1_1_U1173/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1173/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2549/tmp_product, operation Mode is: A*(B:0xb1).
DSP Report: operator mul_16ns_9ns_24_1_1_U2549/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2549/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1751/tmp_product, operation Mode is: A*(B:0x9c).
DSP Report: operator mul_16ns_9ns_24_1_1_U1751/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1751/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1286/tmp_product, operation Mode is: A*(B:0x3ffa6).
DSP Report: operator mul_16ns_8s_24_1_1_U1286/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1286/tmp_product.
DSP Report: Generating DSP mult_1307_reg_6507472_reg, operation Mode is: (A*(B:0x1cd))'.
DSP Report: register mult_1307_reg_6507472_reg is absorbed into DSP mult_1307_reg_6507472_reg.
DSP Report: operator mul_16ns_10ns_25_1_1_U2804/tmp_product is absorbed into DSP mult_1307_reg_6507472_reg.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1027/tmp_product, operation Mode is: A*(B:0xfb).
DSP Report: operator mul_16ns_9ns_24_1_1_U1027/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1027/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1172/tmp_product, operation Mode is: A*(B:0x26).
DSP Report: operator mul_16ns_7ns_22_1_1_U1172/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1172/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U3115/tmp_product, operation Mode is: A*(B:0x33).
DSP Report: operator mul_16ns_7ns_22_1_1_U3115/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U3115/tmp_product.
DSP Report: Generating DSP add_ln58_1761_fu_35986538_p2, operation Mode is: C+A*(B:0x2c).
DSP Report: operator add_ln58_1761_fu_35986538_p2 is absorbed into DSP add_ln58_1761_fu_35986538_p2.
DSP Report: operator mul_16ns_7ns_22_1_1_U2747/tmp_product is absorbed into DSP add_ln58_1761_fu_35986538_p2.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1272/tmp_product, operation Mode is: A*(B:0x2f).
DSP Report: operator mul_16ns_7ns_22_1_1_U1272/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1272/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2366/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_16ns_6ns_21_1_1_U2366/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2366/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2934/tmp_product, operation Mode is: A*(B:0x3ffa7).
DSP Report: operator mul_16ns_8s_24_1_1_U2934/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2934/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U853/tmp_product, operation Mode is: A*(B:0x3ffd9).
DSP Report: operator mul_16ns_7s_23_1_1_U853/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U853/tmp_product.
DSP Report: Generating DSP add_ln58_3841_fu_35997169_p2, operation Mode is: C+A*(B:0x3ffbb).
DSP Report: operator add_ln58_3841_fu_35997169_p2 is absorbed into DSP add_ln58_3841_fu_35997169_p2.
DSP Report: operator mul_16ns_8s_24_1_1_U2970/tmp_product is absorbed into DSP add_ln58_3841_fu_35997169_p2.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U760/tmp_product, operation Mode is: A*(B:0x45).
DSP Report: operator mul_16ns_8ns_23_1_1_U760/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U760/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1718/tmp_product, operation Mode is: A*(B:0x58).
DSP Report: operator mul_16ns_8ns_23_1_1_U1718/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1718/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1199/tmp_product, operation Mode is: A*(B:0x3ffdb).
DSP Report: operator mul_16ns_7s_23_1_1_U1199/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1199/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1513/tmp_product, operation Mode is: A*(B:0x95).
DSP Report: operator mul_16ns_9ns_24_1_1_U1513/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1513/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1661/tmp_product, operation Mode is: A*(B:0x87).
DSP Report: operator mul_16ns_9ns_24_1_1_U1661/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1661/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3065/tmp_product, operation Mode is: A*(B:0xa6).
DSP Report: operator mul_16ns_9ns_24_1_1_U3065/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3065/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2999/tmp_product, operation Mode is: A*(B:0x3ffcd).
DSP Report: operator mul_16ns_7s_23_1_1_U2999/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2999/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U923/tmp_product, operation Mode is: A*(B:0xc2).
DSP Report: operator mul_16ns_9ns_24_1_1_U923/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U923/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2400/tmp_product, operation Mode is: A*(B:0xf6).
DSP Report: operator mul_16ns_9ns_24_1_1_U2400/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2400/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3078/tmp_product, operation Mode is: A*(B:0xde).
DSP Report: operator mul_16ns_9ns_24_1_1_U3078/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3078/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U879/tmp_product, operation Mode is: A*(B:0xa6).
DSP Report: operator mul_16ns_9ns_24_1_1_U879/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U879/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U811/tmp_product, operation Mode is: A*(B:0x77).
DSP Report: operator mul_16ns_8ns_23_1_1_U811/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U811/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1157/tmp_product, operation Mode is: A*(B:0x3ffcb).
DSP Report: operator mul_16ns_7s_23_1_1_U1157/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1157/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1690/tmp_product, operation Mode is: A*(B:0x58).
DSP Report: operator mul_16ns_8ns_23_1_1_U1690/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1690/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U991/tmp_product, operation Mode is: A*(B:0x66).
DSP Report: operator mul_16ns_8ns_23_1_1_U991/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U991/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U794/tmp_product, operation Mode is: A*(B:0x54).
DSP Report: operator mul_16ns_8ns_23_1_1_U794/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U794/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2818/tmp_product, operation Mode is: A*(B:0x3fdc4).
DSP Report: operator mul_16ns_11s_27_1_1_U2818/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2818/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1312/tmp_product, operation Mode is: A*(B:0x69).
DSP Report: operator mul_16ns_8ns_23_1_1_U1312/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1312/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U3069/tmp_product, operation Mode is: A*(B:0x36).
DSP Report: operator mul_16ns_7ns_22_1_1_U3069/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U3069/tmp_product.
DSP Report: Generating DSP add_ln58_902_fu_35982272_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln58_902_fu_35982272_p2 is absorbed into DSP add_ln58_902_fu_35982272_p2.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1624/tmp_product, operation Mode is: A*(B:0x85).
DSP Report: operator mul_16ns_9ns_24_1_1_U1624/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1624/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2492/tmp_product, operation Mode is: A*(B:0xcc).
DSP Report: operator mul_16ns_9ns_24_1_1_U2492/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2492/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1160/tmp_product, operation Mode is: A*(B:0x3ffc9).
DSP Report: operator mul_16ns_7s_23_1_1_U1160/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1160/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1435/tmp_product, operation Mode is: A*(B:0x37).
DSP Report: operator mul_16ns_7ns_22_1_1_U1435/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1435/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2230/tmp_product, operation Mode is: A*(B:0x6f).
DSP Report: operator mul_16ns_8ns_23_1_1_U2230/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2230/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1324/tmp_product, operation Mode is: A*(B:0x3ffbd).
DSP Report: operator mul_16ns_8s_24_1_1_U1324/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1324/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2538/tmp_product, operation Mode is: A*(B:0x127).
DSP Report: operator mul_16ns_10ns_25_1_1_U2538/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2538/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2887/tmp_product, operation Mode is: A*(B:0x3ff98).
DSP Report: operator mul_16ns_8s_24_1_1_U2887/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2887/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2031/tmp_product, operation Mode is: A*(B:0x3ffaf).
DSP Report: operator mul_16ns_8s_24_1_1_U2031/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2031/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2458/tmp_product, operation Mode is: A*(B:0x3ff43).
DSP Report: operator mul_16ns_9s_25_1_1_U2458/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2458/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U778/tmp_product, operation Mode is: A*(B:0x113).
DSP Report: operator mul_16ns_10ns_25_1_1_U778/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U778/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2477/tmp_product, operation Mode is: A*(B:0x3ff5a).
DSP Report: operator mul_16ns_9s_25_1_1_U2477/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2477/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1919/tmp_product, operation Mode is: A*(B:0x3ff6f).
DSP Report: operator mul_16ns_9s_25_1_1_U1919/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1919/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U864/tmp_product, operation Mode is: A*(B:0x3ffa4).
DSP Report: operator mul_16ns_8s_24_1_1_U864/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U864/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1207/tmp_product, operation Mode is: A*(B:0x3ffb2).
DSP Report: operator mul_16ns_8s_24_1_1_U1207/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1207/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1656/tmp_product, operation Mode is: A*(B:0x3ffac).
DSP Report: operator mul_16ns_8s_24_1_1_U1656/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1656/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1057/tmp_product, operation Mode is: A*(B:0x6a).
DSP Report: operator mul_16ns_8ns_23_1_1_U1057/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1057/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1139/tmp_product, operation Mode is: A*(B:0x57).
DSP Report: operator mul_16ns_8ns_23_1_1_U1139/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1139/tmp_product.
DSP Report: Generating DSP mul_16ns_5ns_20_1_1_U945/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_16ns_5ns_20_1_1_U945/tmp_product is absorbed into DSP mul_16ns_5ns_20_1_1_U945/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U855/tmp_product, operation Mode is: A*(B:0x157).
DSP Report: operator mul_16ns_10ns_25_1_1_U855/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U855/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2605/tmp_product, operation Mode is: A*(B:0x1d3).
DSP Report: operator mul_16ns_10ns_25_1_1_U2605/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2605/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3075/tmp_product, operation Mode is: A*(B:0x3ff98).
DSP Report: operator mul_16ns_8s_24_1_1_U3075/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3075/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2836/tmp_product, operation Mode is: A*(B:0xb5).
DSP Report: operator mul_16ns_9ns_24_1_1_U2836/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2836/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1224/tmp_product, operation Mode is: A*(B:0x83).
DSP Report: operator mul_16ns_9ns_24_1_1_U1224/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1224/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1081/tmp_product, operation Mode is: A*(B:0x8c).
DSP Report: operator mul_16ns_9ns_24_1_1_U1081/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1081/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U951/tmp_product, operation Mode is: A*(B:0x2a4).
DSP Report: operator mul_16ns_11ns_26_1_1_U951/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U951/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1072/tmp_product, operation Mode is: A*(B:0x3ffa9).
DSP Report: operator mul_16ns_8s_24_1_1_U1072/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1072/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1051/tmp_product, operation Mode is: A*(B:0x3ffa9).
DSP Report: operator mul_16ns_8s_24_1_1_U1051/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1051/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2628/tmp_product, operation Mode is: A*(B:0x1a2).
DSP Report: operator mul_16ns_10ns_25_1_1_U2628/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2628/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U838/tmp_product, operation Mode is: A*(B:0x3ff97).
DSP Report: operator mul_16ns_8s_24_1_1_U838/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U838/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2982/tmp_product, operation Mode is: A*(B:0xa2).
DSP Report: operator mul_16ns_9ns_24_1_1_U2982/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2982/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U847/tmp_product, operation Mode is: A*(B:0xf7).
DSP Report: operator mul_16ns_9ns_24_1_1_U847/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U847/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1631/tmp_product, operation Mode is: A*(B:0xd5).
DSP Report: operator mul_16ns_9ns_24_1_1_U1631/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1631/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2037/tmp_product, operation Mode is: A*(B:0xa9).
DSP Report: operator mul_16ns_9ns_24_1_1_U2037/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2037/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2812/tmp_product, operation Mode is: A*(B:0xd0).
DSP Report: operator mul_16ns_9ns_24_1_1_U2812/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2812/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1821/tmp_product, operation Mode is: A*(B:0x3ff73).
DSP Report: operator mul_16ns_9s_25_1_1_U1821/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1821/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U973/tmp_product, operation Mode is: A*(B:0x3ff35).
DSP Report: operator mul_16ns_9s_25_1_1_U973/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U973/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1089/tmp_product, operation Mode is: A*(B:0x3fda3).
DSP Report: operator mul_16ns_11s_27_1_1_U1089/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1089/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1300/tmp_product, operation Mode is: A*(B:0x3fd94).
DSP Report: operator mul_16ns_11s_27_1_1_U1300/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1300/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U2040/tmp_product, operation Mode is: A*(B:0x3f9f2).
DSP Report: operator mul_16ns_12s_28_1_1_U2040/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U2040/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1378/tmp_product, operation Mode is: A*(B:0x3fecd).
DSP Report: operator mul_16ns_10s_26_1_1_U1378/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1378/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U897/tmp_product, operation Mode is: A*(B:0x3fe2f).
DSP Report: operator mul_16ns_10s_26_1_1_U897/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U897/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2218/tmp_product, operation Mode is: A*(B:0x2bf).
DSP Report: operator mul_16ns_11ns_26_1_1_U2218/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2218/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2973/tmp_product, operation Mode is: A*(B:0x283).
DSP Report: operator mul_16ns_11ns_26_1_1_U2973/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2973/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U2684/tmp_product, operation Mode is: A*(B:0x3fb5b).
DSP Report: operator mul_16ns_12s_28_1_1_U2684/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U2684/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U832/tmp_product, operation Mode is: A*(B:0x3fbd8).
DSP Report: operator mul_16ns_12s_28_1_1_U832/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U832/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U960/tmp_product, operation Mode is: A*(B:0x3faaf).
DSP Report: operator mul_16ns_12s_28_1_1_U960/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U960/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U1762/tmp_product, operation Mode is: A*(B:0x3fb53).
DSP Report: operator mul_16ns_12s_28_1_1_U1762/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U1762/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U2094/tmp_product, operation Mode is: A*(B:0x3fb4b).
DSP Report: operator mul_16ns_12s_28_1_1_U2094/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U2094/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U2118/tmp_product, operation Mode is: A*(B:0x3fbdb).
DSP Report: operator mul_16ns_12s_28_1_1_U2118/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U2118/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2375/tmp_product, operation Mode is: A*(B:0x3fcba).
DSP Report: operator mul_16ns_11s_27_1_1_U2375/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2375/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1582/tmp_product, operation Mode is: A*(B:0x3fdc8).
DSP Report: operator mul_16ns_11s_27_1_1_U1582/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1582/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1734/tmp_product, operation Mode is: A*(B:0x3fc78).
DSP Report: operator mul_16ns_11s_27_1_1_U1734/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1734/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1410/tmp_product, operation Mode is: A*(B:0x3fd28).
DSP Report: operator mul_16ns_11s_27_1_1_U1410/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1410/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1966/tmp_product, operation Mode is: A*(B:0x3fcf4).
DSP Report: operator mul_16ns_11s_27_1_1_U1966/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1966/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U898/tmp_product, operation Mode is: A*(B:0x3fcb0).
DSP Report: operator mul_16ns_11s_27_1_1_U898/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U898/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2336/tmp_product, operation Mode is: A*(B:0x3fd4f).
DSP Report: operator mul_16ns_11s_27_1_1_U2336/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2336/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U558/tmp_product, operation Mode is: A*(B:0x3fef9).
DSP Report: operator mul_16ns_10s_26_1_1_U558/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U558/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2696/tmp_product, operation Mode is: A*(B:0x3fef3).
DSP Report: operator mul_16ns_10s_26_1_1_U2696/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2696/tmp_product.
DSP Report: Generating DSP mul_16ns_12ns_27_1_1_U1396/tmp_product, operation Mode is: A*(B:0x4bd).
DSP Report: operator mul_16ns_12ns_27_1_1_U1396/tmp_product is absorbed into DSP mul_16ns_12ns_27_1_1_U1396/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2545/tmp_product, operation Mode is: A*(B:0x3fe44).
DSP Report: operator mul_16ns_10s_26_1_1_U2545/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2545/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1776/tmp_product, operation Mode is: A*(B:0x3fe54).
DSP Report: operator mul_16ns_10s_26_1_1_U1776/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1776/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1119/tmp_product, operation Mode is: A*(B:0x3ff65).
DSP Report: operator mul_16ns_9s_25_1_1_U1119/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1119/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1566/tmp_product, operation Mode is: A*(B:0x3ff5c).
DSP Report: operator mul_16ns_9s_25_1_1_U1566/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1566/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2424/tmp_product, operation Mode is: A*(B:0x233).
DSP Report: operator mul_16ns_11ns_26_1_1_U2424/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2424/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U2061/tmp_product, operation Mode is: A*(B:0x3fbbc).
DSP Report: operator mul_16ns_12s_28_1_1_U2061/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U2061/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1927/tmp_product, operation Mode is: A*(B:0x3ff07).
DSP Report: operator mul_16ns_9s_25_1_1_U1927/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1927/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2369/tmp_product, operation Mode is: A*(B:0x3ff5d).
DSP Report: operator mul_16ns_9s_25_1_1_U2369/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2369/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U730/tmp_product, operation Mode is: A*(B:0x144).
DSP Report: operator mul_16ns_10ns_25_1_1_U730/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U730/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1861/tmp_product, operation Mode is: A*(B:0x3ff61).
DSP Report: operator mul_16ns_9s_25_1_1_U1861/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1861/tmp_product.
DSP Report: Generating DSP mul_16ns_12ns_27_1_1_U661/tmp_product, operation Mode is: A*(B:0x441).
DSP Report: operator mul_16ns_12ns_27_1_1_U661/tmp_product is absorbed into DSP mul_16ns_12ns_27_1_1_U661/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3000/tmp_product, operation Mode is: A*(B:0x3fdea).
DSP Report: operator mul_16ns_11s_27_1_1_U3000/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3000/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U657/tmp_product, operation Mode is: A*(B:0x3fdc7).
DSP Report: operator mul_16ns_11s_27_1_1_U657/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U657/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2631/tmp_product, operation Mode is: A*(B:0x3fe6d).
DSP Report: operator mul_16ns_10s_26_1_1_U2631/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2631/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U900/tmp_product, operation Mode is: A*(B:0x3feb8).
DSP Report: operator mul_16ns_10s_26_1_1_U900/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U900/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2550/tmp_product, operation Mode is: A*(B:0x3fe48).
DSP Report: operator mul_16ns_10s_26_1_1_U2550/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2550/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1390/tmp_product, operation Mode is: A*(B:0x3fd42).
DSP Report: operator mul_16ns_11s_27_1_1_U1390/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1390/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2992/tmp_product, operation Mode is: A*(B:0x22f).
DSP Report: operator mul_16ns_11ns_26_1_1_U2992/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2992/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U912/tmp_product, operation Mode is: A*(B:0x3fede).
DSP Report: operator mul_16ns_10s_26_1_1_U912/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U912/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2874/tmp_product, operation Mode is: A*(B:0x3ff37).
DSP Report: operator mul_16ns_9s_25_1_1_U2874/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2874/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2964/tmp_product, operation Mode is: A*(B:0x3ff66).
DSP Report: operator mul_16ns_9s_25_1_1_U2964/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2964/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1563/tmp_product, operation Mode is: A*(B:0x3ff0a).
DSP Report: operator mul_16ns_9s_25_1_1_U1563/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1563/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2784/tmp_product, operation Mode is: A*(B:0x3ff25).
DSP Report: operator mul_16ns_9s_25_1_1_U2784/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2784/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1935/tmp_product, operation Mode is: A*(B:0x3ff67).
DSP Report: operator mul_16ns_9s_25_1_1_U1935/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1935/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1190/tmp_product, operation Mode is: A*(B:0x28e).
DSP Report: operator mul_16ns_11ns_26_1_1_U1190/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1190/tmp_product.
DSP Report: Generating DSP add_ln58_886_reg_36014718_reg, operation Mode is: C+A*(B:0x3fd0c).
DSP Report: register add_ln58_886_reg_36014718_reg is absorbed into DSP add_ln58_886_reg_36014718_reg.
DSP Report: operator add_ln58_886_fu_35982192_p2 is absorbed into DSP add_ln58_886_reg_36014718_reg.
DSP Report: operator mul_16ns_11s_27_1_1_U2426/tmp_product is absorbed into DSP add_ln58_886_reg_36014718_reg.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3039/tmp_product, operation Mode is: A*(B:0x261).
DSP Report: operator mul_16ns_11ns_26_1_1_U3039/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3039/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2194/tmp_product, operation Mode is: A*(B:0x3fdf6).
DSP Report: operator mul_16ns_11s_27_1_1_U2194/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2194/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1977/tmp_product, operation Mode is: A*(B:0x3fc76).
DSP Report: operator mul_16ns_11s_27_1_1_U1977/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1977/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2576/tmp_product, operation Mode is: A*(B:0x3bc).
DSP Report: operator mul_16ns_11ns_26_1_1_U2576/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2576/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1917/tmp_product, operation Mode is: A*(B:0x2f7).
DSP Report: operator mul_16ns_11ns_26_1_1_U1917/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1917/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2019/tmp_product, operation Mode is: A*(B:0x3ff5e).
DSP Report: operator mul_16ns_9s_25_1_1_U2019/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2019/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1854/tmp_product, operation Mode is: A*(B:0x3fd1b).
DSP Report: operator mul_16ns_11s_27_1_1_U1854/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1854/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U915/tmp_product, operation Mode is: A*(B:0x3fe93).
DSP Report: operator mul_16ns_10s_26_1_1_U915/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U915/tmp_product.
DSP Report: Generating DSP add_ln58_765_fu_35981612_p2, operation Mode is: C+A*(B:0x3fd7c).
DSP Report: operator add_ln58_765_fu_35981612_p2 is absorbed into DSP add_ln58_765_fu_35981612_p2.
DSP Report: operator mul_16ns_11s_27_1_1_U2891/tmp_product is absorbed into DSP add_ln58_765_fu_35981612_p2.
DSP Debug: swapped A/B pins for adder 0xf4a2ee40
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U787/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_16ns_6s_22_1_1_U787/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U787/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2277/tmp_product, operation Mode is: A*(B:0x3ffca).
DSP Report: operator mul_16ns_7s_23_1_1_U2277/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2277/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2232/tmp_product, operation Mode is: A*(B:0x3d).
DSP Report: operator mul_16ns_7ns_22_1_1_U2232/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2232/tmp_product.
DSP Report: Generating DSP add_ln58_2795_fu_35949139_p2, operation Mode is: (C:0x14000)+A*(B:0x2e).
DSP Report: operator add_ln58_2795_fu_35949139_p2 is absorbed into DSP add_ln58_2795_fu_35949139_p2.
DSP Report: operator mul_16ns_7ns_22_1_1_U3004/tmp_product is absorbed into DSP add_ln58_2795_fu_35949139_p2.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2379/tmp_product, operation Mode is: A*(B:0x3ffab).
DSP Report: operator mul_16ns_8s_24_1_1_U2379/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2379/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1303/tmp_product, operation Mode is: A2*(B:0x3ffbb).
DSP Report: register mul_16ns_8s_24_1_1_U1303/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1303/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U1303/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1303/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U878/tmp_product, operation Mode is: A*(B:0x61).
DSP Report: operator mul_16ns_8ns_23_1_1_U878/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U878/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2456/tmp_product, operation Mode is: A*(B:0x6e).
DSP Report: operator mul_16ns_8ns_23_1_1_U2456/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2456/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U841/tmp_product, operation Mode is: A*(B:0x3ffcd).
DSP Report: operator mul_16ns_7s_23_1_1_U841/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U841/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U748/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_16ns_6s_22_1_1_U748/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U748/tmp_product.
DSP Report: Generating DSP add_ln58_3442_fu_35949685_p2, operation Mode is: (C:0x6bc00)+A*(B:0x3ffcd).
DSP Report: operator add_ln58_3442_fu_35949685_p2 is absorbed into DSP add_ln58_3442_fu_35949685_p2.
DSP Report: operator mul_16ns_7s_23_1_1_U1663/tmp_product is absorbed into DSP add_ln58_3442_fu_35949685_p2.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1010/tmp_product, operation Mode is: A*(B:0x3ffc9).
DSP Report: operator mul_16ns_7s_23_1_1_U1010/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1010/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2997/tmp_product, operation Mode is: A*(B:0x47).
DSP Report: operator mul_16ns_8ns_23_1_1_U2997/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2997/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1147/tmp_product, operation Mode is: A2*(B:0x3b).
DSP Report: register mul_16ns_7ns_22_1_1_U1147/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1147/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U1147/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1147/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2988/tmp_product, operation Mode is: A2*(B:0x3ff79).
DSP Report: register mul_16ns_9s_25_1_1_U2988/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2988/tmp_product.
DSP Report: operator mul_16ns_9s_25_1_1_U2988/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2988/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1013/tmp_product, operation Mode is: A2*(B:0x63).
DSP Report: register mul_16ns_8ns_23_1_1_U1013/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1013/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U1013/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1013/tmp_product.
DSP Report: Generating DSP add_ln58_1940_fu_35948400_p2, operation Mode is: C+(A*(B:0xd))'.
DSP Report: register mult_128_reg_270281_reg is absorbed into DSP add_ln58_1940_fu_35948400_p2.
DSP Report: operator add_ln58_1940_fu_35948400_p2 is absorbed into DSP add_ln58_1940_fu_35948400_p2.
DSP Report: operator mul_16ns_5ns_20_1_1_U1681/tmp_product is absorbed into DSP add_ln58_1940_fu_35948400_p2.
DSP Report: Generating DSP add_ln58_1942_fu_35948420_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln58_1942_fu_35948420_p2 is absorbed into DSP add_ln58_1942_fu_35948420_p2.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2917/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_16ns_6ns_21_1_1_U2917/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2917/tmp_product.
DSP Report: Generating DSP add_ln58_1942_reg_36012813_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln58_1942_reg_36012813_reg is absorbed into DSP add_ln58_1942_reg_36012813_reg.
DSP Report: operator add_ln58_1942_fu_35948420_p2 is absorbed into DSP add_ln58_1942_reg_36012813_reg.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2760/tmp_product, operation Mode is: A*(B:0x3ffaf).
DSP Report: operator mul_16ns_8s_24_1_1_U2760/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2760/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2365/tmp_product, operation Mode is: A2*(B:0x9a).
DSP Report: register mul_16ns_9ns_24_1_1_U2365/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2365/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U2365/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2365/tmp_product.
DSP Report: Generating DSP add_ln58_1506_fu_35948008_p2, operation Mode is: PCIN+A:B+(C:0x36000).
DSP Report: operator add_ln58_1506_fu_35948008_p2 is absorbed into DSP add_ln58_1506_fu_35948008_p2.
DSP Report: Generating DSP add_ln58_1506_fu_35948008_p2, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator add_ln58_1506_fu_35948008_p2 is absorbed into DSP add_ln58_1506_fu_35948008_p2.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1685/tmp_product, operation Mode is: A*(B:0x37).
DSP Report: operator mul_16ns_7ns_22_1_1_U1685/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1685/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1764/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_16ns_6ns_21_1_1_U1764/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1764/tmp_product.
DSP Report: Generating DSP add_ln58_2902_fu_35949223_p2, operation Mode is: (C:0x40400)+A*(B:0x2a).
DSP Report: operator add_ln58_2902_fu_35949223_p2 is absorbed into DSP add_ln58_2902_fu_35949223_p2.
DSP Report: operator mul_16ns_7ns_22_1_1_U3012/tmp_product is absorbed into DSP add_ln58_2902_fu_35949223_p2.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2624/tmp_product, operation Mode is: A*(B:0x3ffb5).
DSP Report: operator mul_16ns_8s_24_1_1_U2624/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2624/tmp_product.
DSP Report: Generating DSP add_ln58_108_fu_35946715_p2, operation Mode is: (C:0x2ac00)+(A*(B:0xb))'.
DSP Report: register mult_29_reg_270257_reg is absorbed into DSP add_ln58_108_fu_35946715_p2.
DSP Report: operator mul_16ns_5ns_20_1_1_U2205/tmp_product is absorbed into DSP add_ln58_108_fu_35946715_p2.
DSP Report: operator add_ln58_108_fu_35946715_p2 is absorbed into DSP add_ln58_108_fu_35946715_p2.
DSP Report: Generating DSP add_ln58_109_fu_35946725_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln58_109_fu_35946725_p2 is absorbed into DSP add_ln58_109_fu_35946725_p2.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1691/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_16ns_6s_22_1_1_U1691/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1691/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2939/tmp_product, operation Mode is: A*(B:0x35).
DSP Report: operator mul_16ns_7ns_22_1_1_U2939/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2939/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2580/tmp_product, operation Mode is: A*(B:0x3ff69).
DSP Report: operator mul_16ns_9s_25_1_1_U2580/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2580/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1985/tmp_product, operation Mode is: A*(B:0x43).
DSP Report: operator mul_16ns_8ns_23_1_1_U1985/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1985/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2383/tmp_product, operation Mode is: A2*(B:0x3ffd4).
DSP Report: register mul_16ns_7s_23_1_1_U2383/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2383/tmp_product.
DSP Report: operator mul_16ns_7s_23_1_1_U2383/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2383/tmp_product.
DSP Report: Generating DSP add_ln58_867_fu_35947391_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln58_867_fu_35947391_p2 is absorbed into DSP add_ln58_867_fu_35947391_p2.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3153/tmp_product, operation Mode is: A2*(B:0x8a).
DSP Report: register mul_16ns_9ns_24_1_1_U3153/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3153/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U3153/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3153/tmp_product.
DSP Report: Generating DSP add_ln58_867_reg_36012568_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln58_867_reg_36012568_reg is absorbed into DSP add_ln58_867_reg_36012568_reg.
DSP Report: operator add_ln58_867_fu_35947391_p2 is absorbed into DSP add_ln58_867_reg_36012568_reg.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2963/tmp_product, operation Mode is: A*(B:0x3ff9f).
DSP Report: operator mul_16ns_8s_24_1_1_U2963/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2963/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1800/tmp_product, operation Mode is: A*(B:0x3ffd9).
DSP Report: operator mul_16ns_7s_23_1_1_U1800/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1800/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2965/tmp_product, operation Mode is: A*(B:0x8b).
DSP Report: operator mul_16ns_9ns_24_1_1_U2965/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2965/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2555/tmp_product, operation Mode is: A*(B:0x3a).
DSP Report: operator mul_16ns_7ns_22_1_1_U2555/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2555/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U846/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_16ns_6ns_21_1_1_U846/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U846/tmp_product.
DSP Report: Generating DSP mult_208_reg_6506781_reg, operation Mode is: (A*(B:0x9e))'.
DSP Report: register mult_208_reg_6506781_reg is absorbed into DSP mult_208_reg_6506781_reg.
DSP Report: operator mul_16ns_9ns_24_1_1_U854/tmp_product is absorbed into DSP mult_208_reg_6506781_reg.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1060/tmp_product, operation Mode is: A*(B:0x23).
DSP Report: operator mul_16ns_7ns_22_1_1_U1060/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1060/tmp_product.
DSP Report: Generating DSP add_ln58_3551_fu_35949757_p2, operation Mode is: C+A2*(B:0x3ffca).
DSP Report: register add_ln58_3551_fu_35949757_p2 is absorbed into DSP add_ln58_3551_fu_35949757_p2.
DSP Report: operator add_ln58_3551_fu_35949757_p2 is absorbed into DSP add_ln58_3551_fu_35949757_p2.
DSP Report: operator mul_16ns_7s_23_1_1_U1594/tmp_product is absorbed into DSP add_ln58_3551_fu_35949757_p2.
DSP Report: Generating DSP mul_ln73_75_reg_6506728_reg, operation Mode is: (A*(B:0x45))'.
DSP Report: register mul_ln73_75_reg_6506728_reg is absorbed into DSP mul_ln73_75_reg_6506728_reg.
DSP Report: operator mul_16ns_8ns_23_1_1_U1732/tmp_product is absorbed into DSP mul_ln73_75_reg_6506728_reg.
DSP Report: Generating DSP mul_16ns_5ns_20_1_1_U2926/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_16ns_5ns_20_1_1_U2926/tmp_product is absorbed into DSP mul_16ns_5ns_20_1_1_U2926/tmp_product.
DSP Report: Generating DSP add_ln58_3657_fu_35949811_p2, operation Mode is: C+A2*(B:0x45).
DSP Report: register add_ln58_3657_fu_35949811_p2 is absorbed into DSP add_ln58_3657_fu_35949811_p2.
DSP Report: operator add_ln58_3657_fu_35949811_p2 is absorbed into DSP add_ln58_3657_fu_35949811_p2.
DSP Report: operator mul_16ns_8ns_23_1_1_U2257/tmp_product is absorbed into DSP add_ln58_3657_fu_35949811_p2.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2064/tmp_product, operation Mode is: A*(B:0x32).
DSP Report: operator mul_16ns_7ns_22_1_1_U2064/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2064/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U816/tmp_product, operation Mode is: A*(B:0x3ffc7).
DSP Report: operator mul_16ns_7s_23_1_1_U816/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U816/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1093/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_16ns_6s_22_1_1_U1093/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1093/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1422/tmp_product, operation Mode is: A*(B:0x2f).
DSP Report: operator mul_16ns_7ns_22_1_1_U1422/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1422/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1276/tmp_product, operation Mode is: A*(B:0x15d).
DSP Report: operator mul_16ns_10ns_25_1_1_U1276/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1276/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1838/tmp_product, operation Mode is: A*(B:0x2d).
DSP Report: operator mul_16ns_7ns_22_1_1_U1838/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1838/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U817/tmp_product, operation Mode is: A*(B:0x3ffcd).
DSP Report: operator mul_16ns_7s_23_1_1_U817/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U817/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3027/tmp_product, operation Mode is: A*(B:0x3ffc9).
DSP Report: operator mul_16ns_7s_23_1_1_U3027/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3027/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2214/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_16ns_6ns_21_1_1_U2214/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2214/tmp_product.
DSP Report: Generating DSP add_ln58_1398_fu_35947922_p2, operation Mode is: (C:0x29400)+A*(B:0x58).
DSP Report: operator add_ln58_1398_fu_35947922_p2 is absorbed into DSP add_ln58_1398_fu_35947922_p2.
DSP Report: operator mul_16ns_8ns_23_1_1_U2709/tmp_product is absorbed into DSP add_ln58_1398_fu_35947922_p2.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2171/tmp_product, operation Mode is: A2*(B:0x3ffcf).
DSP Report: register mul_16ns_7s_23_1_1_U2171/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2171/tmp_product.
DSP Report: operator mul_16ns_7s_23_1_1_U2171/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2171/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2592/tmp_product, operation Mode is: A*(B:0xee).
DSP Report: operator mul_16ns_9ns_24_1_1_U2592/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2592/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2909/tmp_product, operation Mode is: A*(B:0x3ff66).
DSP Report: operator mul_16ns_9s_25_1_1_U2909/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2909/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2128/tmp_product, operation Mode is: A2*(B:0x3ff6d).
DSP Report: register mul_16ns_9s_25_1_1_U2128/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2128/tmp_product.
DSP Report: operator mul_16ns_9s_25_1_1_U2128/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2128/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U871/tmp_product, operation Mode is: A*(B:0x3d).
DSP Report: operator mul_16ns_7ns_22_1_1_U871/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U871/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2837/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_16ns_6s_22_1_1_U2837/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2837/tmp_product.
DSP Report: Generating DSP add_ln58_1189_fu_35947754_p2, operation Mode is: C+A*(B:0x3ff9e).
DSP Report: operator add_ln58_1189_fu_35947754_p2 is absorbed into DSP add_ln58_1189_fu_35947754_p2.
DSP Report: operator mul_16ns_8s_24_1_1_U2777/tmp_product is absorbed into DSP add_ln58_1189_fu_35947754_p2.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1342/tmp_product, operation Mode is: A2*(B:0x3ffa2).
DSP Report: register mul_16ns_8s_24_1_1_U1342/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1342/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U1342/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1342/tmp_product.
DSP Report: Generating DSP add_ln58_1184_fu_35947718_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln58_1184_fu_35947718_p2 is absorbed into DSP add_ln58_1184_fu_35947718_p2.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2995/tmp_product, operation Mode is: A2*(B:0x3ffcc).
DSP Report: register mul_16ns_7s_23_1_1_U2995/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2995/tmp_product.
DSP Report: operator mul_16ns_7s_23_1_1_U2995/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2995/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1252/tmp_product, operation Mode is: A2*(B:0x46).
DSP Report: register mul_16ns_8ns_23_1_1_U1252/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1252/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U1252/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1252/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1105/tmp_product, operation Mode is: A*(B:0x47).
DSP Report: operator mul_16ns_8ns_23_1_1_U1105/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1105/tmp_product.
DSP Report: Generating DSP mult_198_reg_6506753_reg, operation Mode is: (A*(B:0x3ffad))'.
DSP Report: register mult_198_reg_6506753_reg is absorbed into DSP mult_198_reg_6506753_reg.
DSP Report: operator mul_16ns_8s_24_1_1_U2533/tmp_product is absorbed into DSP mult_198_reg_6506753_reg.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2966/tmp_product, operation Mode is: A2*(B:0x3ffb1).
DSP Report: register mul_16ns_8s_24_1_1_U2966/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2966/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U2966/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2966/tmp_product.
DSP Report: Generating DSP mult_166_reg_270289_reg, operation Mode is: (A*(B:0x27))'.
DSP Report: register mult_166_reg_270289_reg is absorbed into DSP mult_166_reg_270289_reg.
DSP Report: operator mul_16ns_7ns_22_1_1_U825/tmp_product is absorbed into DSP mult_166_reg_270289_reg.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2912/tmp_product, operation Mode is: A*(B:0x53).
DSP Report: operator mul_16ns_8ns_23_1_1_U2912/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2912/tmp_product.
DSP Report: Generating DSP add_ln58_2472_fu_35948823_p2, operation Mode is: (C:0xfffffffbc800)+A*(B:0x3ffa2).
DSP Report: operator add_ln58_2472_fu_35948823_p2 is absorbed into DSP add_ln58_2472_fu_35948823_p2.
DSP Report: operator mul_16ns_8s_24_1_1_U1371/tmp_product is absorbed into DSP add_ln58_2472_fu_35948823_p2.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1723/tmp_product, operation Mode is: A*(B:0x2e).
DSP Report: operator mul_16ns_7ns_22_1_1_U1723/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1723/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1725/tmp_product, operation Mode is: A*(B:0x4b).
DSP Report: operator mul_16ns_8ns_23_1_1_U1725/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1725/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2097/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_16ns_6ns_21_1_1_U2097/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2097/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1229/tmp_product, operation Mode is: A*(B:0x3ffa5).
DSP Report: operator mul_16ns_8s_24_1_1_U1229/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1229/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1080/tmp_product, operation Mode is: A*(B:0x34).
DSP Report: operator mul_16ns_7ns_22_1_1_U1080/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1080/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1383/tmp_product, operation Mode is: A*(B:0x3ffce).
DSP Report: operator mul_16ns_7s_23_1_1_U1383/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1383/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2241/tmp_product, operation Mode is: A2*(B:0x77).
DSP Report: register mul_16ns_8ns_23_1_1_U2241/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2241/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U2241/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2241/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2250/tmp_product, operation Mode is: A*(B:0x56).
DSP Report: operator mul_16ns_8ns_23_1_1_U2250/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2250/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2658/tmp_product, operation Mode is: A2*(B:0x8e).
DSP Report: register mul_16ns_9ns_24_1_1_U2658/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2658/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U2658/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2658/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2386/tmp_product, operation Mode is: A2*(B:0x3ffd7).
DSP Report: register mul_16ns_7s_23_1_1_U2386/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2386/tmp_product.
DSP Report: operator mul_16ns_7s_23_1_1_U2386/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2386/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2627/tmp_product, operation Mode is: A2*(B:0x58).
DSP Report: register mul_16ns_8ns_23_1_1_U2627/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2627/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U2627/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2627/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1766/tmp_product, operation Mode is: A*(B:0x51).
DSP Report: operator mul_16ns_8ns_23_1_1_U1766/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1766/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1066/tmp_product, operation Mode is: A*(B:0x3ffd2).
DSP Report: operator mul_16ns_7s_23_1_1_U1066/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1066/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1551/tmp_product, operation Mode is: A*(B:0x51).
DSP Report: operator mul_16ns_8ns_23_1_1_U1551/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1551/tmp_product.
DSP Report: Generating DSP add_ln58_645_fu_35947179_p2, operation Mode is: C+A*(B:0x3ffd7).
DSP Report: operator add_ln58_645_fu_35947179_p2 is absorbed into DSP add_ln58_645_fu_35947179_p2.
DSP Report: operator mul_16ns_7s_23_1_1_U1481/tmp_product is absorbed into DSP add_ln58_645_fu_35947179_p2.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3139/tmp_product, operation Mode is: A2*(B:0x5d).
DSP Report: register mul_16ns_8ns_23_1_1_U3139/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3139/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U3139/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3139/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U711/tmp_product, operation Mode is: A2*(B:0x69).
DSP Report: register mul_16ns_8ns_23_1_1_U711/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U711/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U711/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U711/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2817/tmp_product, operation Mode is: A*(B:0x31).
DSP Report: operator mul_16ns_7ns_22_1_1_U2817/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2817/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2838/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_16ns_6s_22_1_1_U2838/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2838/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1179/tmp_product, operation Mode is: A2*(B:0x2c).
DSP Report: register mul_16ns_7ns_22_1_1_U1179/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1179/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U1179/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1179/tmp_product.
DSP Report: Generating DSP add_ln58_539_fu_35947113_p2, operation Mode is: C+A*(B:0x3ffcb).
DSP Report: operator add_ln58_539_fu_35947113_p2 is absorbed into DSP add_ln58_539_fu_35947113_p2.
DSP Report: operator mul_16ns_7s_23_1_1_U2788/tmp_product is absorbed into DSP add_ln58_539_fu_35947113_p2.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2081/tmp_product, operation Mode is: A2*(B:0x7b).
DSP Report: register mul_16ns_8ns_23_1_1_U2081/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2081/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U2081/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2081/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1475/tmp_product, operation Mode is: A2*(B:0x53).
DSP Report: register mul_16ns_8ns_23_1_1_U1475/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1475/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U1475/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1475/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1159/tmp_product, operation Mode is: A*(B:0x4c).
DSP Report: operator mul_16ns_8ns_23_1_1_U1159/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1159/tmp_product.
DSP Report: Generating DSP mult_146_reg_6506651_reg, operation Mode is: (A2*(B:0x3ffa7))'.
DSP Report: register mult_146_reg_6506651_reg is absorbed into DSP mult_146_reg_6506651_reg.
DSP Report: register mult_146_reg_6506651_reg is absorbed into DSP mult_146_reg_6506651_reg.
DSP Report: operator mul_16ns_8s_24_1_1_U2983/tmp_product is absorbed into DSP mult_146_reg_6506651_reg.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1352/tmp_product, operation Mode is: A2*(B:0x3a).
DSP Report: register mul_16ns_7ns_22_1_1_U1352/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1352/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U1352/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1352/tmp_product.
DSP Report: Generating DSP mult_332_reg_6507032_reg, operation Mode is: (A*(B:0x3ffa8))'.
DSP Report: register mult_332_reg_6507032_reg is absorbed into DSP mult_332_reg_6507032_reg.
DSP Report: operator mul_16ns_8s_24_1_1_U1001/tmp_product is absorbed into DSP mult_332_reg_6507032_reg.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2745/tmp_product, operation Mode is: A*(B:0x2d).
DSP Report: operator mul_16ns_7ns_22_1_1_U2745/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2745/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U579/tmp_product, operation Mode is: A*(B:0x2e).
DSP Report: operator mul_16ns_7ns_22_1_1_U579/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U579/tmp_product.
DSP Report: Generating DSP add_ln58_223_reg_36012403_reg, operation Mode is: C+A*(B:0x3ffd7).
DSP Report: register add_ln58_223_reg_36012403_reg is absorbed into DSP add_ln58_223_reg_36012403_reg.
DSP Report: operator add_ln58_223_fu_35946833_p2 is absorbed into DSP add_ln58_223_reg_36012403_reg.
DSP Report: operator mul_16ns_7s_23_1_1_U2518/tmp_product is absorbed into DSP add_ln58_223_reg_36012403_reg.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1916/tmp_product, operation Mode is: A*(B:0xbc).
DSP Report: operator mul_16ns_9ns_24_1_1_U1916/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1916/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1673/tmp_product, operation Mode is: A*(B:0x3ffdb).
DSP Report: operator mul_16ns_7s_23_1_1_U1673/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1673/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1280/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_16ns_6s_22_1_1_U1280/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1280/tmp_product.
DSP Report: Generating DSP mul_16ns_5ns_20_1_1_U1809/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_16ns_5ns_20_1_1_U1809/tmp_product is absorbed into DSP mul_16ns_5ns_20_1_1_U1809/tmp_product.
DSP Report: Generating DSP add_ln58_651_fu_35947207_p2, operation Mode is: C+A*(B:0x45).
DSP Report: operator add_ln58_651_fu_35947207_p2 is absorbed into DSP add_ln58_651_fu_35947207_p2.
DSP Report: operator mul_16ns_8ns_23_1_1_U1732/tmp_product is absorbed into DSP add_ln58_651_fu_35947207_p2.
DSP Report: Generating DSP add_ln58_652_reg_36012523_reg, operation Mode is: C+A*(B:0x3ffac).
DSP Report: register add_ln58_652_reg_36012523_reg is absorbed into DSP add_ln58_652_reg_36012523_reg.
DSP Report: operator add_ln58_652_fu_35947217_p2 is absorbed into DSP add_ln58_652_reg_36012523_reg.
DSP Report: operator mul_16ns_8s_24_1_1_U2520/tmp_product is absorbed into DSP add_ln58_652_reg_36012523_reg.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1176/tmp_product, operation Mode is: A2*(B:0x3ff49).
DSP Report: register mul_16ns_9s_25_1_1_U1176/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1176/tmp_product.
DSP Report: operator mul_16ns_9s_25_1_1_U1176/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1176/tmp_product.
DSP Report: Generating DSP add_ln58_2814_reg_36016933_reg, operation Mode is: C+A*(B:0x3fd81).
DSP Report: register add_ln58_2814_reg_36016933_reg is absorbed into DSP add_ln58_2814_reg_36016933_reg.
DSP Report: operator add_ln58_2814_fu_35991995_p2 is absorbed into DSP add_ln58_2814_reg_36016933_reg.
DSP Report: operator mul_16ns_11s_27_1_1_U2392/tmp_product is absorbed into DSP add_ln58_2814_reg_36016933_reg.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2979/tmp_product, operation Mode is: A*(B:0x3fd31).
DSP Report: operator mul_16ns_11s_27_1_1_U2979/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2979/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U675/tmp_product, operation Mode is: A*(B:0x3fd20).
DSP Report: operator mul_16ns_11s_27_1_1_U675/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U675/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2059/tmp_product, operation Mode is: A*(B:0x87).
DSP Report: operator mul_16ns_9ns_24_1_1_U2059/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2059/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U529/tmp_product, operation Mode is: A*(B:0x3ffb1).
DSP Report: operator mul_16ns_8s_24_1_1_U529/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U529/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2557/tmp_product, operation Mode is: A*(B:0x1c4).
DSP Report: operator mul_16ns_10ns_25_1_1_U2557/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2557/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2340/tmp_product, operation Mode is: A*(B:0x23b).
DSP Report: operator mul_16ns_11ns_26_1_1_U2340/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2340/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1259/tmp_product, operation Mode is: A2*(B:0x14d).
DSP Report: register mul_16ns_10ns_25_1_1_U1259/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1259/tmp_product.
DSP Report: operator mul_16ns_10ns_25_1_1_U1259/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1259/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1611/tmp_product, operation Mode is: A*(B:0x3ffcb).
DSP Report: operator mul_16ns_7s_23_1_1_U1611/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1611/tmp_product.
DSP Report: Generating DSP add_ln58_537_fu_35947097_p2, operation Mode is: (C:0xc400)+A*(B:0x3ff9a).
DSP Report: operator add_ln58_537_fu_35947097_p2 is absorbed into DSP add_ln58_537_fu_35947097_p2.
DSP Report: operator mul_16ns_8s_24_1_1_U1480/tmp_product is absorbed into DSP add_ln58_537_fu_35947097_p2.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U868/tmp_product, operation Mode is: A*(B:0x3a).
DSP Report: operator mul_16ns_7ns_22_1_1_U868/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U868/tmp_product.
DSP Report: Generating DSP add_ln58_545_reg_36012488_reg, operation Mode is: C+A*(B:0x8d).
DSP Report: register add_ln58_545_reg_36012488_reg is absorbed into DSP add_ln58_545_reg_36012488_reg.
DSP Report: operator add_ln58_545_fu_35947135_p2 is absorbed into DSP add_ln58_545_reg_36012488_reg.
DSP Report: operator mul_16ns_9ns_24_1_1_U2961/tmp_product is absorbed into DSP add_ln58_545_reg_36012488_reg.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2082/tmp_product, operation Mode is: A*(B:0x3ffa5).
DSP Report: operator mul_16ns_8s_24_1_1_U2082/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2082/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2487/tmp_product, operation Mode is: A*(B:0x3ffd9).
DSP Report: operator mul_16ns_7s_23_1_1_U2487/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2487/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1592/tmp_product, operation Mode is: A2*(B:0x4f).
DSP Report: register mul_16ns_8ns_23_1_1_U1592/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1592/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U1592/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1592/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U810/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_16ns_6ns_21_1_1_U810/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U810/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2144/tmp_product, operation Mode is: A*(B:0x4a).
DSP Report: operator mul_16ns_8ns_23_1_1_U2144/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2144/tmp_product.
DSP Report: Generating DSP add_ln58_2496_fu_35948915_p2, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator add_ln58_2496_fu_35948915_p2 is absorbed into DSP add_ln58_2496_fu_35948915_p2.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2058/tmp_product, operation Mode is: A*(B:0x3ff97).
DSP Report: operator mul_16ns_8s_24_1_1_U2058/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2058/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2529/tmp_product, operation Mode is: A*(B:0x3ffc9).
DSP Report: operator mul_16ns_7s_23_1_1_U2529/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2529/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1350/tmp_product, operation Mode is: A*(B:0x3ffd7).
DSP Report: operator mul_16ns_7s_23_1_1_U1350/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1350/tmp_product.
DSP Report: Generating DSP add_ln58_2043_reg_36012823_reg, operation Mode is: (C:0xfffffffb3c00)+A*(B:0x3ffb3).
DSP Report: register add_ln58_2043_reg_36012823_reg is absorbed into DSP add_ln58_2043_reg_36012823_reg.
DSP Report: operator add_ln58_2043_fu_35948442_p2 is absorbed into DSP add_ln58_2043_reg_36012823_reg.
DSP Report: operator mul_16ns_8s_24_1_1_U1752/tmp_product is absorbed into DSP add_ln58_2043_reg_36012823_reg.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2755/tmp_product, operation Mode is: A2*(B:0x3ff6b).
DSP Report: register mul_16ns_9s_25_1_1_U2755/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2755/tmp_product.
DSP Report: operator mul_16ns_9s_25_1_1_U2755/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2755/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U956/tmp_product, operation Mode is: A*(B:0x3ff0b).
DSP Report: operator mul_16ns_9s_25_1_1_U956/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U956/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U1756/tmp_product, operation Mode is: A*(B:0x3fa69).
DSP Report: operator mul_16ns_12s_28_1_1_U1756/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U1756/tmp_product.
DSP Report: Generating DSP mul_16ns_13s_29_1_1_U734/tmp_product, operation Mode is: A*(B:0x3f568).
DSP Report: operator mul_16ns_13s_29_1_1_U734/tmp_product is absorbed into DSP mul_16ns_13s_29_1_1_U734/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U992/tmp_product, operation Mode is: A*(B:0x3ffd5).
DSP Report: operator mul_16ns_7s_23_1_1_U992/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U992/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2173/tmp_product, operation Mode is: A*(B:0x3ffa2).
DSP Report: operator mul_16ns_8s_24_1_1_U2173/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2173/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U697/tmp_product, operation Mode is: A*(B:0x3ff87).
DSP Report: operator mul_16ns_8s_24_1_1_U697/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U697/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1088/tmp_product, operation Mode is: A*(B:0x3ffa3).
DSP Report: operator mul_16ns_8s_24_1_1_U1088/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1088/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2054/tmp_product, operation Mode is: A*(B:0x45).
DSP Report: operator mul_16ns_8ns_23_1_1_U2054/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2054/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1949/tmp_product, operation Mode is: A*(B:0x52).
DSP Report: operator mul_16ns_8ns_23_1_1_U1949/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1949/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2815/tmp_product, operation Mode is: A2*(B:0x3fee4).
DSP Report: register mul_16ns_10s_26_1_1_U2815/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2815/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U2815/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2815/tmp_product.
DSP Report: Generating DSP mul_16ns_12ns_27_1_1_U2136/tmp_product, operation Mode is: A*(B:0x425).
DSP Report: operator mul_16ns_12ns_27_1_1_U2136/tmp_product is absorbed into DSP mul_16ns_12ns_27_1_1_U2136/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U874/tmp_product, operation Mode is: A2*(B:0x3ff6c).
DSP Report: register mul_16ns_9s_25_1_1_U874/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U874/tmp_product.
DSP Report: operator mul_16ns_9s_25_1_1_U874/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U874/tmp_product.
DSP Report: Generating DSP add_ln58_883_fu_35982176_p2, operation Mode is: C+A*(B:0x3fdc8).
DSP Report: operator add_ln58_883_fu_35982176_p2 is absorbed into DSP add_ln58_883_fu_35982176_p2.
DSP Report: operator mul_16ns_11s_27_1_1_U3130/tmp_product is absorbed into DSP add_ln58_883_fu_35982176_p2.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U2908/tmp_product, operation Mode is: A2*(B:0x3fbae).
DSP Report: register mul_16ns_12s_28_1_1_U2908/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U2908/tmp_product.
DSP Report: operator mul_16ns_12s_28_1_1_U2908/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U2908/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1223/tmp_product, operation Mode is: A*(B:0x3fcc3).
DSP Report: operator mul_16ns_11s_27_1_1_U1223/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1223/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2280/tmp_product, operation Mode is: A*(B:0x3fc24).
DSP Report: operator mul_16ns_11s_27_1_1_U2280/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2280/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2338/tmp_product, operation Mode is: A*(B:0xb4).
DSP Report: operator mul_16ns_9ns_24_1_1_U2338/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2338/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2933/tmp_product, operation Mode is: A*(B:0x3ffa9).
DSP Report: operator mul_16ns_8s_24_1_1_U2933/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2933/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2806/tmp_product, operation Mode is: A*(B:0x4d).
DSP Report: operator mul_16ns_8ns_23_1_1_U2806/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2806/tmp_product.
DSP Report: Generating DSP add_ln58_351_fu_35979570_p2, operation Mode is: C+A*(B:0xa9).
DSP Report: operator add_ln58_351_fu_35979570_p2 is absorbed into DSP add_ln58_351_fu_35979570_p2.
DSP Report: operator mul_16ns_9ns_24_1_1_U2932/tmp_product is absorbed into DSP add_ln58_351_fu_35979570_p2.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2401/tmp_product, operation Mode is: A2*(B:0x13).
DSP Report: register mul_16ns_6ns_21_1_1_U2401/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2401/tmp_product.
DSP Report: operator mul_16ns_6ns_21_1_1_U2401/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2401/tmp_product.
DSP Report: Generating DSP add_ln58_352_fu_35979580_p2, operation Mode is: PCIN+(A:0x0):B2+C'.
DSP Report: register p_read_219_reg_36010899_pp0_iter1_reg_reg is absorbed into DSP add_ln58_352_fu_35979580_p2.
DSP Report: register add_ln58_352_fu_35979580_p2 is absorbed into DSP add_ln58_352_fu_35979580_p2.
DSP Report: operator add_ln58_352_fu_35979580_p2 is absorbed into DSP add_ln58_352_fu_35979580_p2.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U882/tmp_product, operation Mode is: A2*(B:0x3fb38).
DSP Report: register mul_16ns_12s_28_1_1_U882/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U882/tmp_product.
DSP Report: operator mul_16ns_12s_28_1_1_U882/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U882/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1035/tmp_product, operation Mode is: A*(B:0x3fe9d).
DSP Report: operator mul_16ns_10s_26_1_1_U1035/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1035/tmp_product.
DSP Report: Generating DSP add_ln58_2491_fu_35990278_p2, operation Mode is: C+A*(B:0x3fdc4).
DSP Report: operator add_ln58_2491_fu_35990278_p2 is absorbed into DSP add_ln58_2491_fu_35990278_p2.
DSP Report: operator mul_16ns_11s_27_1_1_U1188/tmp_product is absorbed into DSP add_ln58_2491_fu_35990278_p2.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1928/tmp_product, operation Mode is: A2*(B:0x10d).
DSP Report: register mul_16ns_10ns_25_1_1_U1928/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1928/tmp_product.
DSP Report: operator mul_16ns_10ns_25_1_1_U1928/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1928/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1273/tmp_product, operation Mode is: A*(B:0x3ffa6).
DSP Report: operator mul_16ns_8s_24_1_1_U1273/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1273/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1686/tmp_product, operation Mode is: A2*(B:0x159).
DSP Report: register mul_16ns_10ns_25_1_1_U1686/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1686/tmp_product.
DSP Report: operator mul_16ns_10ns_25_1_1_U1686/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1686/tmp_product.
DSP Report: Generating DSP add_ln58_2497_fu_35990313_p2, operation Mode is: C'+A2*(B:0x8c).
DSP Report: register add_ln58_2497_fu_35990313_p2 is absorbed into DSP add_ln58_2497_fu_35990313_p2.
DSP Report: register add_ln58_2496_reg_36012943_reg is absorbed into DSP add_ln58_2497_fu_35990313_p2.
DSP Report: operator add_ln58_2497_fu_35990313_p2 is absorbed into DSP add_ln58_2497_fu_35990313_p2.
DSP Report: operator mul_16ns_9ns_24_1_1_U2889/tmp_product is absorbed into DSP add_ln58_2497_fu_35990313_p2.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U771/tmp_product, operation Mode is: A*(B:0x3fd32).
DSP Report: operator mul_16ns_11s_27_1_1_U771/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U771/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1164/tmp_product, operation Mode is: A*(B:0x3fd8e).
DSP Report: operator mul_16ns_11s_27_1_1_U1164/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1164/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2110/tmp_product, operation Mode is: A2*(B:0x3fdaa).
DSP Report: register mul_16ns_11s_27_1_1_U2110/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2110/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U2110/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2110/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2850/tmp_product, operation Mode is: A*(B:0x3fe3a).
DSP Report: operator mul_16ns_10s_26_1_1_U2850/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2850/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1464/tmp_product, operation Mode is: A*(B:0x3feb6).
DSP Report: operator mul_16ns_10s_26_1_1_U1464/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1464/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2830/tmp_product, operation Mode is: A*(B:0x1c4).
DSP Report: operator mul_16ns_10ns_25_1_1_U2830/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2830/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2448/tmp_product, operation Mode is: A*(B:0x1e4).
DSP Report: operator mul_16ns_10ns_25_1_1_U2448/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2448/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2930/tmp_product, operation Mode is: A*(B:0x146).
DSP Report: operator mul_16ns_10ns_25_1_1_U2930/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2930/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2341/tmp_product, operation Mode is: A2*(B:0x3ff4b).
DSP Report: register mul_16ns_9s_25_1_1_U2341/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2341/tmp_product.
DSP Report: operator mul_16ns_9s_25_1_1_U2341/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2341/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U1700/tmp_product, operation Mode is: A2*(B:0x3f977).
DSP Report: register mul_16ns_12s_28_1_1_U1700/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U1700/tmp_product.
DSP Report: operator mul_16ns_12s_28_1_1_U1700/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U1700/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U823/tmp_product, operation Mode is: A2*(B:0x3f93a).
DSP Report: register mul_16ns_12s_28_1_1_U823/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U823/tmp_product.
DSP Report: operator mul_16ns_12s_28_1_1_U823/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U823/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2900/tmp_product, operation Mode is: A*(B:0x3fd5a).
DSP Report: operator mul_16ns_11s_27_1_1_U2900/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2900/tmp_product.
DSP Report: Generating DSP add_ln58_3023_reg_36013078_reg, operation Mode is: C+A*(B:0x3fbde).
DSP Report: register add_ln58_3023_reg_36013078_reg is absorbed into DSP add_ln58_3023_reg_36013078_reg.
DSP Report: operator add_ln58_3023_fu_35949377_p2 is absorbed into DSP add_ln58_3023_reg_36013078_reg.
DSP Report: operator mul_16ns_12s_28_1_1_U603/tmp_product is absorbed into DSP add_ln58_3023_reg_36013078_reg.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2300/tmp_product, operation Mode is: A2*(B:0x3fc74).
DSP Report: register mul_16ns_11s_27_1_1_U2300/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2300/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U2300/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2300/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2406/tmp_product, operation Mode is: A*(B:0x3fd43).
DSP Report: operator mul_16ns_11s_27_1_1_U2406/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2406/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U767/tmp_product, operation Mode is: A*(B:0x3fe5f).
DSP Report: operator mul_16ns_10s_26_1_1_U767/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U767/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U662/tmp_product, operation Mode is: A*(B:0x3feb0).
DSP Report: operator mul_16ns_10s_26_1_1_U662/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U662/tmp_product.
DSP Report: Generating DSP mult_872_reg_6507289_reg, operation Mode is: (A*(B:0x3fdcb))'.
DSP Report: register mult_872_reg_6507289_reg is absorbed into DSP mult_872_reg_6507289_reg.
DSP Report: operator mul_16ns_11s_27_1_1_U643/tmp_product is absorbed into DSP mult_872_reg_6507289_reg.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1304/tmp_product, operation Mode is: A2*(B:0x144).
DSP Report: register mul_16ns_10ns_25_1_1_U1304/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1304/tmp_product.
DSP Report: operator mul_16ns_10ns_25_1_1_U1304/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1304/tmp_product.
DSP Report: Generating DSP add_ln58_3783_fu_35996866_p2, operation Mode is: C+A2*(B:0x3fe77).
DSP Report: register add_ln58_3783_fu_35996866_p2 is absorbed into DSP add_ln58_3783_fu_35996866_p2.
DSP Report: operator add_ln58_3783_fu_35996866_p2 is absorbed into DSP add_ln58_3783_fu_35996866_p2.
DSP Report: operator mul_16ns_10s_26_1_1_U2824/tmp_product is absorbed into DSP add_ln58_3783_fu_35996866_p2.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1222/tmp_product, operation Mode is: A*(B:0x3fe8c).
DSP Report: operator mul_16ns_10s_26_1_1_U1222/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1222/tmp_product.
DSP Report: Generating DSP add_ln58_3558_fu_35949779_p2, operation Mode is: C+A*(B:0x3fdc3).
DSP Report: operator add_ln58_3558_fu_35949779_p2 is absorbed into DSP add_ln58_3558_fu_35949779_p2.
DSP Report: operator mul_16ns_11s_27_1_1_U851/tmp_product is absorbed into DSP add_ln58_3558_fu_35949779_p2.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2892/tmp_product, operation Mode is: A*(B:0x2e1).
DSP Report: operator mul_16ns_11ns_26_1_1_U2892/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2892/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1668/tmp_product, operation Mode is: A*(B:0x3fed4).
DSP Report: operator mul_16ns_10s_26_1_1_U1668/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1668/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U738/tmp_product, operation Mode is: A2*(B:0x3fdcd).
DSP Report: register mul_16ns_11s_27_1_1_U738/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U738/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U738/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U738/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2196/tmp_product, operation Mode is: A*(B:0x3fd96).
DSP Report: operator mul_16ns_11s_27_1_1_U2196/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2196/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1124/tmp_product, operation Mode is: A*(B:0x3fcb0).
DSP Report: operator mul_16ns_11s_27_1_1_U1124/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1124/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U835/tmp_product, operation Mode is: A*(B:0x3fd01).
DSP Report: operator mul_16ns_11s_27_1_1_U835/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U835/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2593/tmp_product, operation Mode is: A2*(B:0x3feb3).
DSP Report: register mul_16ns_10s_26_1_1_U2593/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2593/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U2593/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2593/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2626/tmp_product, operation Mode is: A*(B:0x3fe3c).
DSP Report: operator mul_16ns_10s_26_1_1_U2626/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2626/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2397/tmp_product, operation Mode is: A*(B:0x3fd49).
DSP Report: operator mul_16ns_11s_27_1_1_U2397/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2397/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U979/tmp_product, operation Mode is: A*(B:0x3ff61).
DSP Report: operator mul_16ns_9s_25_1_1_U979/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U979/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2594/tmp_product, operation Mode is: A2*(B:0x215).
DSP Report: register mul_16ns_11ns_26_1_1_U2594/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2594/tmp_product.
DSP Report: operator mul_16ns_11ns_26_1_1_U2594/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2594/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1474/tmp_product, operation Mode is: A*(B:0x169).
DSP Report: operator mul_16ns_10ns_25_1_1_U1474/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1474/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1043/tmp_product, operation Mode is: A*(B:0x3ff7a).
DSP Report: operator mul_16ns_9s_25_1_1_U1043/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1043/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2700/tmp_product, operation Mode is: A*(B:0x3ff37).
DSP Report: operator mul_16ns_9s_25_1_1_U2700/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2700/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1604/tmp_product, operation Mode is: A2*(B:0x3ff1a).
DSP Report: register mul_16ns_9s_25_1_1_U1604/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1604/tmp_product.
DSP Report: operator mul_16ns_9s_25_1_1_U1604/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1604/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3086/tmp_product, operation Mode is: A*(B:0x3ff1e).
DSP Report: operator mul_16ns_9s_25_1_1_U3086/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3086/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2469/tmp_product, operation Mode is: A*(B:0x3ffaf).
DSP Report: operator mul_16ns_8s_24_1_1_U2469/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2469/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2919/tmp_product, operation Mode is: A*(B:0x3ff2a).
DSP Report: operator mul_16ns_9s_25_1_1_U2919/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2919/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2431/tmp_product, operation Mode is: A2*(B:0x3fe95).
DSP Report: register mul_16ns_10s_26_1_1_U2431/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2431/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U2431/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2431/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U566/tmp_product, operation Mode is: A2*(B:0x3fe15).
DSP Report: register mul_16ns_10s_26_1_1_U566/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U566/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U566/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U566/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1819/tmp_product, operation Mode is: A2*(B:0x3c5).
DSP Report: register mul_16ns_11ns_26_1_1_U1819/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1819/tmp_product.
DSP Report: operator mul_16ns_11ns_26_1_1_U1819/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1819/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2215/tmp_product, operation Mode is: A*(B:0x3fe62).
DSP Report: operator mul_16ns_10s_26_1_1_U2215/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2215/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2935/tmp_product, operation Mode is: A*(B:0x3fda8).
DSP Report: operator mul_16ns_11s_27_1_1_U2935/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2935/tmp_product.
DSP Report: Generating DSP mult_815_reg_6507525_reg, operation Mode is: (A*(B:0x3fe31))'.
DSP Report: register mult_815_reg_6507525_reg is absorbed into DSP mult_815_reg_6507525_reg.
DSP Report: operator mul_16ns_10s_26_1_1_U1960/tmp_product is absorbed into DSP mult_815_reg_6507525_reg.
DSP Report: Generating DSP mul_16ns_12ns_27_1_1_U1769/tmp_product, operation Mode is: A*(B:0x40e).
DSP Report: operator mul_16ns_12ns_27_1_1_U1769/tmp_product is absorbed into DSP mul_16ns_12ns_27_1_1_U1769/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U893/tmp_product, operation Mode is: A*(B:0x3fdbd).
DSP Report: operator mul_16ns_11s_27_1_1_U893/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U893/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U803/tmp_product, operation Mode is: A*(B:0x3ffb1).
DSP Report: operator mul_16ns_8s_24_1_1_U803/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U803/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1356/tmp_product, operation Mode is: A*(B:0x3ffba).
DSP Report: operator mul_16ns_8s_24_1_1_U1356/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1356/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2070/tmp_product, operation Mode is: A*(B:0x3ffb5).
DSP Report: operator mul_16ns_8s_24_1_1_U2070/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2070/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U785/tmp_product, operation Mode is: A*(B:0x1ba).
DSP Report: operator mul_16ns_10ns_25_1_1_U785/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U785/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2478/tmp_product, operation Mode is: A*(B:0xfd).
DSP Report: operator mul_16ns_9ns_24_1_1_U2478/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2478/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1137/tmp_product, operation Mode is: A*(B:0x3ffaf).
DSP Report: operator mul_16ns_8s_24_1_1_U1137/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1137/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1922/tmp_product, operation Mode is: A2*(B:0x3fec8).
DSP Report: register mul_16ns_10s_26_1_1_U1922/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1922/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U1922/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1922/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U856/tmp_product, operation Mode is: A*(B:0x3fe21).
DSP Report: operator mul_16ns_10s_26_1_1_U856/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U856/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U990/tmp_product, operation Mode is: A2*(B:0x3fd0a).
DSP Report: register mul_16ns_11s_27_1_1_U990/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U990/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U990/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U990/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1054/tmp_product, operation Mode is: A*(B:0x292).
DSP Report: operator mul_16ns_11ns_26_1_1_U1054/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1054/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3079/tmp_product, operation Mode is: A*(B:0x166).
DSP Report: operator mul_16ns_10ns_25_1_1_U3079/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3079/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1938/tmp_product, operation Mode is: A*(B:0x3ff14).
DSP Report: operator mul_16ns_9s_25_1_1_U1938/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1938/tmp_product.
DSP Debug: swapped A/B pins for adder 0xf58fdc20
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1129/tmp_product, operation Mode is: A2*(B:0x3ffc6).
DSP Report: register mul_16ns_7s_23_1_1_U1129/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1129/tmp_product.
DSP Report: operator mul_16ns_7s_23_1_1_U1129/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1129/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1400/tmp_product, operation Mode is: A*(B:0x35).
DSP Report: operator mul_16ns_7ns_22_1_1_U1400/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1400/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1420/tmp_product, operation Mode is: A2*(B:0x3ffe9).
DSP Report: register mul_16ns_6s_22_1_1_U1420/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1420/tmp_product.
DSP Report: operator mul_16ns_6s_22_1_1_U1420/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1420/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1783/tmp_product, operation Mode is: A*(B:0x31).
DSP Report: operator mul_16ns_7ns_22_1_1_U1783/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1783/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1318/tmp_product, operation Mode is: A*(B:0x33).
DSP Report: operator mul_16ns_7ns_22_1_1_U1318/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1318/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2952/tmp_product, operation Mode is: A*(B:0xac).
DSP Report: operator mul_16ns_9ns_24_1_1_U2952/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2952/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1142/tmp_product, operation Mode is: A2*(B:0x3ffab).
DSP Report: register mul_16ns_8s_24_1_1_U1142/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1142/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U1142/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1142/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2018/tmp_product, operation Mode is: A*(B:0x3ff99).
DSP Report: operator mul_16ns_8s_24_1_1_U2018/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2018/tmp_product.
DSP Report: Generating DSP mul_ln73_282_reg_6507238_reg, operation Mode is: (A*(B:0x3ffa6))'.
DSP Report: register mul_ln73_282_reg_6507238_reg is absorbed into DSP mul_ln73_282_reg_6507238_reg.
DSP Report: operator mul_16ns_8s_24_1_1_U2954/tmp_product is absorbed into DSP mul_ln73_282_reg_6507238_reg.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1288/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_16ns_6ns_21_1_1_U1288/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1288/tmp_product.
DSP Report: Generating DSP mul_16ns_5ns_20_1_1_U1820/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_16ns_5ns_20_1_1_U1820/tmp_product is absorbed into DSP mul_16ns_5ns_20_1_1_U1820/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2842/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_16ns_6s_22_1_1_U2842/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2842/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1895/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_16ns_6s_22_1_1_U1895/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1895/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1217/tmp_product, operation Mode is: A2*(B:0x45).
DSP Report: register mul_16ns_8ns_23_1_1_U1217/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1217/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U1217/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1217/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U949/tmp_product, operation Mode is: A*(B:0x75).
DSP Report: operator mul_16ns_8ns_23_1_1_U949/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U949/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1161/tmp_product, operation Mode is: A*(B:0x5b).
DSP Report: operator mul_16ns_8ns_23_1_1_U1161/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1161/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U658/tmp_product, operation Mode is: A*(B:0x46).
DSP Report: operator mul_16ns_8ns_23_1_1_U658/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U658/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2007/tmp_product, operation Mode is: A*(B:0x49).
DSP Report: operator mul_16ns_8ns_23_1_1_U2007/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2007/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1834/tmp_product, operation Mode is: A*(B:0x5d).
DSP Report: operator mul_16ns_8ns_23_1_1_U1834/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1834/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2184/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_16ns_6s_22_1_1_U2184/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2184/tmp_product.
DSP Report: Generating DSP add_ln58_3581_fu_35995877_p2, operation Mode is: C+(A*(B:0xd))'.
DSP Report: register mult_1143_reg_6507595_reg is absorbed into DSP add_ln58_3581_fu_35995877_p2.
DSP Report: operator mul_16ns_5ns_20_1_1_U1489/tmp_product is absorbed into DSP add_ln58_3581_fu_35995877_p2.
DSP Report: operator add_ln58_3581_fu_35995877_p2 is absorbed into DSP add_ln58_3581_fu_35995877_p2.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2075/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_16ns_6s_22_1_1_U2075/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2075/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U3003/tmp_product, operation Mode is: A*(B:0x31).
DSP Report: operator mul_16ns_7ns_22_1_1_U3003/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U3003/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1515/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_16ns_6s_22_1_1_U1515/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1515/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2101/tmp_product, operation Mode is: A*(B:0x32).
DSP Report: operator mul_16ns_7ns_22_1_1_U2101/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2101/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1364/tmp_product, operation Mode is: A*(B:0x2c).
DSP Report: operator mul_16ns_7ns_22_1_1_U1364/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1364/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2708/tmp_product, operation Mode is: A*(B:0x1d6).
DSP Report: operator mul_16ns_10ns_25_1_1_U2708/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2708/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1877/tmp_product, operation Mode is: A*(B:0x3ffcd).
DSP Report: operator mul_16ns_7s_23_1_1_U1877/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1877/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2163/tmp_product, operation Mode is: A2*(B:0x3ffa4).
DSP Report: register mul_16ns_8s_24_1_1_U2163/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2163/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U2163/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2163/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1991/tmp_product, operation Mode is: A*(B:0x3ffac).
DSP Report: operator mul_16ns_8s_24_1_1_U1991/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1991/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2247/tmp_product, operation Mode is: A*(B:0x3ffd2).
DSP Report: operator mul_16ns_7s_23_1_1_U2247/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2247/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2083/tmp_product, operation Mode is: A*(B:0x8b).
DSP Report: operator mul_16ns_9ns_24_1_1_U2083/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2083/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2004/tmp_product, operation Mode is: A*(B:0x3ffc3).
DSP Report: operator mul_16ns_7s_23_1_1_U2004/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2004/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U569/tmp_product, operation Mode is: A*(B:0x3ffd9).
DSP Report: operator mul_16ns_7s_23_1_1_U569/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U569/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1632/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_16ns_6ns_21_1_1_U1632/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1632/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1842/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_16ns_6ns_21_1_1_U1842/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1842/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1165/tmp_product, operation Mode is: A*(B:0x73).
DSP Report: operator mul_16ns_8ns_23_1_1_U1165/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1165/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2716/tmp_product, operation Mode is: A*(B:0x52).
DSP Report: operator mul_16ns_8ns_23_1_1_U2716/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2716/tmp_product.
DSP Report: Generating DSP mul_ln73_254_reg_6507194_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_ln73_254_reg_6507194_reg is absorbed into DSP mul_ln73_254_reg_6507194_reg.
DSP Report: operator mul_16ns_5ns_20_1_1_U1083/tmp_product is absorbed into DSP mul_ln73_254_reg_6507194_reg.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1230/tmp_product, operation Mode is: A2*(B:0x1d).
DSP Report: register mul_16ns_6ns_21_1_1_U1230/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1230/tmp_product.
DSP Report: operator mul_16ns_6ns_21_1_1_U1230/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1230/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2195/tmp_product, operation Mode is: A*(B:0x4b).
DSP Report: operator mul_16ns_8ns_23_1_1_U2195/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2195/tmp_product.
DSP Report: Generating DSP mul_16ns_5ns_20_1_1_U2298/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_16ns_5ns_20_1_1_U2298/tmp_product is absorbed into DSP mul_16ns_5ns_20_1_1_U2298/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1758/tmp_product, operation Mode is: A*(B:0x3ffd9).
DSP Report: operator mul_16ns_7s_23_1_1_U1758/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1758/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1416/tmp_product, operation Mode is: A*(B:0x3a).
DSP Report: operator mul_16ns_7ns_22_1_1_U1416/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1416/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1004/tmp_product, operation Mode is: A*(B:0x6f).
DSP Report: operator mul_16ns_8ns_23_1_1_U1004/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1004/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1808/tmp_product, operation Mode is: A*(B:0x14b).
DSP Report: operator mul_16ns_10ns_25_1_1_U1808/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1808/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U883/tmp_product, operation Mode is: A*(B:0x115).
DSP Report: operator mul_16ns_10ns_25_1_1_U883/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U883/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2311/tmp_product, operation Mode is: A2*(B:0x9e).
DSP Report: register mul_16ns_9ns_24_1_1_U2311/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2311/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U2311/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2311/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2187/tmp_product, operation Mode is: A*(B:0x3ff92).
DSP Report: operator mul_16ns_8s_24_1_1_U2187/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2187/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1175/tmp_product, operation Mode is: A*(B:0x3ffb6).
DSP Report: operator mul_16ns_8s_24_1_1_U1175/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1175/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1236/tmp_product, operation Mode is: A2*(B:0x15).
DSP Report: register mul_16ns_6ns_21_1_1_U1236/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1236/tmp_product.
DSP Report: operator mul_16ns_6ns_21_1_1_U1236/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1236/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2512/tmp_product, operation Mode is: A*(B:0xb0).
DSP Report: operator mul_16ns_9ns_24_1_1_U2512/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2512/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1784/tmp_product, operation Mode is: A*(B:0x27).
DSP Report: operator mul_16ns_7ns_22_1_1_U1784/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1784/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1458/tmp_product, operation Mode is: A*(B:0x3ffda).
DSP Report: operator mul_16ns_7s_23_1_1_U1458/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1458/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2638/tmp_product, operation Mode is: A*(B:0x3ff93).
DSP Report: operator mul_16ns_8s_24_1_1_U2638/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2638/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2484/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_16ns_6s_22_1_1_U2484/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2484/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1238/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_16ns_6s_22_1_1_U1238/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1238/tmp_product.
DSP Report: Generating DSP add_ln58_3244_fu_35949581_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln58_3244_fu_35949581_p2 is absorbed into DSP add_ln58_3244_fu_35949581_p2.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2595/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_16ns_6s_22_1_1_U2595/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2595/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U563/tmp_product, operation Mode is: A*(B:0x2c).
DSP Report: operator mul_16ns_7ns_22_1_1_U563/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U563/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2129/tmp_product, operation Mode is: A*(B:0x33).
DSP Report: operator mul_16ns_7ns_22_1_1_U2129/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2129/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U543/tmp_product, operation Mode is: A*(B:0x37).
DSP Report: operator mul_16ns_7ns_22_1_1_U543/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U543/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2125/tmp_product, operation Mode is: A*(B:0x32).
DSP Report: operator mul_16ns_7ns_22_1_1_U2125/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2125/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2787/tmp_product, operation Mode is: A*(B:0x34).
DSP Report: operator mul_16ns_7ns_22_1_1_U2787/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2787/tmp_product.
DSP Report: Generating DSP add_ln58_1314_reg_36012688_reg, operation Mode is: C+A*(B:0x1d).
DSP Report: register add_ln58_1314_reg_36012688_reg is absorbed into DSP add_ln58_1314_reg_36012688_reg.
DSP Report: operator add_ln58_1314_fu_35947916_p2 is absorbed into DSP add_ln58_1314_reg_36012688_reg.
DSP Report: operator mul_16ns_6ns_21_1_1_U2857/tmp_product is absorbed into DSP add_ln58_1314_reg_36012688_reg.
DSP Report: Generating DSP mult_433_reg_6507160_reg, operation Mode is: (A*(B:0x3ffcf))'.
DSP Report: register mult_433_reg_6507160_reg is absorbed into DSP mult_433_reg_6507160_reg.
DSP Report: operator mul_16ns_7s_23_1_1_U3072/tmp_product is absorbed into DSP mult_433_reg_6507160_reg.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2292/tmp_product, operation Mode is: A*(B:0x3ffb9).
DSP Report: operator mul_16ns_8s_24_1_1_U2292/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2292/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2320/tmp_product, operation Mode is: A*(B:0x3a).
DSP Report: operator mul_16ns_7ns_22_1_1_U2320/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2320/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1076/tmp_product, operation Mode is: A*(B:0x4c).
DSP Report: operator mul_16ns_8ns_23_1_1_U1076/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1076/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2285/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_16ns_6ns_21_1_1_U2285/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2285/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U865/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_16ns_6ns_21_1_1_U865/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U865/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2238/tmp_product, operation Mode is: A*(B:0x51).
DSP Report: operator mul_16ns_8ns_23_1_1_U2238/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2238/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2069/tmp_product, operation Mode is: A*(B:0x3ffcb).
DSP Report: operator mul_16ns_7s_23_1_1_U2069/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2069/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1414/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_16ns_6ns_21_1_1_U1414/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1414/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1073/tmp_product, operation Mode is: A*(B:0x1b1).
DSP Report: operator mul_16ns_10ns_25_1_1_U1073/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1073/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U782/tmp_product, operation Mode is: A*(B:0x35).
DSP Report: operator mul_16ns_7ns_22_1_1_U782/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U782/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1084/tmp_product, operation Mode is: A*(B:0x29).
DSP Report: operator mul_16ns_7ns_22_1_1_U1084/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1084/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1415/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_16ns_6ns_21_1_1_U1415/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1415/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2272/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_16ns_6s_22_1_1_U2272/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2272/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2243/tmp_product, operation Mode is: A*(B:0x6d).
DSP Report: operator mul_16ns_8ns_23_1_1_U2243/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2243/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1846/tmp_product, operation Mode is: A*(B:0x3ffd4).
DSP Report: operator mul_16ns_7s_23_1_1_U1846/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1846/tmp_product.
DSP Report: Generating DSP mult_763_reg_6507500_reg, operation Mode is: (A*(B:0x37))'.
DSP Report: register mult_763_reg_6507500_reg is absorbed into DSP mult_763_reg_6507500_reg.
DSP Report: operator mul_16ns_7ns_22_1_1_U2314/tmp_product is absorbed into DSP mult_763_reg_6507500_reg.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2480/tmp_product, operation Mode is: A2*(B:0x3ffed).
DSP Report: register mul_16ns_6s_22_1_1_U2480/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2480/tmp_product.
DSP Report: operator mul_16ns_6s_22_1_1_U2480/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2480/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1485/tmp_product, operation Mode is: A*(B:0x54).
DSP Report: operator mul_16ns_8ns_23_1_1_U1485/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1485/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2948/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_16ns_6s_22_1_1_U2948/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2948/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1108/tmp_product, operation Mode is: A2*(B:0xf3).
DSP Report: register mul_16ns_9ns_24_1_1_U1108/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1108/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U1108/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1108/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1450/tmp_product, operation Mode is: A*(B:0xf3).
DSP Report: operator mul_16ns_9ns_24_1_1_U1450/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1450/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U768/tmp_product, operation Mode is: A*(B:0x3ffcf).
DSP Report: operator mul_16ns_7s_23_1_1_U768/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U768/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1975/tmp_product, operation Mode is: A*(B:0x2f).
DSP Report: operator mul_16ns_7ns_22_1_1_U1975/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1975/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2756/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_16ns_6ns_21_1_1_U2756/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2756/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1317/tmp_product, operation Mode is: A2*(B:0x1b).
DSP Report: register mul_16ns_6ns_21_1_1_U1317/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1317/tmp_product.
DSP Report: operator mul_16ns_6ns_21_1_1_U1317/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1317/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1760/tmp_product, operation Mode is: A2*(B:0x39).
DSP Report: register mul_16ns_7ns_22_1_1_U1760/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1760/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U1760/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1760/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1921/tmp_product, operation Mode is: A*(B:0x23).
DSP Report: operator mul_16ns_7ns_22_1_1_U1921/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1921/tmp_product.
DSP Report: Generating DSP add_ln58_2380_fu_35948807_p2, operation Mode is: C+A*(B:0x3b).
DSP Report: operator add_ln58_2380_fu_35948807_p2 is absorbed into DSP add_ln58_2380_fu_35948807_p2.
DSP Report: operator mul_16ns_7ns_22_1_1_U2591/tmp_product is absorbed into DSP add_ln58_2380_fu_35948807_p2.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1773/tmp_product, operation Mode is: A*(B:0x98).
DSP Report: operator mul_16ns_9ns_24_1_1_U1773/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1773/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2560/tmp_product, operation Mode is: A*(B:0x3ffab).
DSP Report: operator mul_16ns_8s_24_1_1_U2560/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2560/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2692/tmp_product, operation Mode is: A*(B:0x3ffd4).
DSP Report: operator mul_16ns_7s_23_1_1_U2692/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2692/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1621/tmp_product, operation Mode is: A*(B:0x3ffc5).
DSP Report: operator mul_16ns_7s_23_1_1_U1621/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1621/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1078/tmp_product, operation Mode is: A*(B:0x3fe06).
DSP Report: operator mul_16ns_10s_26_1_1_U1078/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1078/tmp_product.
DSP Report: Generating DSP add_ln58_2600_reg_36012973_reg, operation Mode is: C+A*(B:0x3fa63).
DSP Report: register add_ln58_2600_reg_36012973_reg is absorbed into DSP add_ln58_2600_reg_36012973_reg.
DSP Report: operator add_ln58_2600_fu_35949037_p2 is absorbed into DSP add_ln58_2600_reg_36012973_reg.
DSP Report: operator mul_16ns_12s_28_1_1_U1484/tmp_product is absorbed into DSP add_ln58_2600_reg_36012973_reg.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1233/tmp_product, operation Mode is: A2*(B:0x3fe21).
DSP Report: register mul_16ns_10s_26_1_1_U1233/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1233/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U1233/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1233/tmp_product.
DSP Report: Generating DSP add_ln58_452_fu_35980035_p2, operation Mode is: C+A*(B:0x3fdf1).
DSP Report: operator add_ln58_452_fu_35980035_p2 is absorbed into DSP add_ln58_452_fu_35980035_p2.
DSP Report: operator mul_16ns_11s_27_1_1_U967/tmp_product is absorbed into DSP add_ln58_452_fu_35980035_p2.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1650/tmp_product, operation Mode is: A*(B:0x1ee).
DSP Report: operator mul_16ns_10ns_25_1_1_U1650/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1650/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U807/tmp_product, operation Mode is: A*(B:0x3ff11).
DSP Report: operator mul_16ns_9s_25_1_1_U807/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U807/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3136/tmp_product, operation Mode is: A*(B:0x3fe60).
DSP Report: operator mul_16ns_10s_26_1_1_U3136/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3136/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1530/tmp_product, operation Mode is: A*(B:0x3fd52).
DSP Report: operator mul_16ns_11s_27_1_1_U1530/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1530/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1840/tmp_product, operation Mode is: A*(B:0x1ef).
DSP Report: operator mul_16ns_10ns_25_1_1_U1840/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1840/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2739/tmp_product, operation Mode is: A*(B:0x3fe77).
DSP Report: operator mul_16ns_10s_26_1_1_U2739/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2739/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3053/tmp_product, operation Mode is: A2*(B:0x3fc60).
DSP Report: register mul_16ns_11s_27_1_1_U3053/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3053/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3053/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3053/tmp_product.
DSP Report: Generating DSP mul_16ns_13s_29_1_1_U2846/tmp_product, operation Mode is: A''*(B:0x3f5d3).
DSP Report: register mul_16ns_13s_29_1_1_U2846/tmp_product is absorbed into DSP mul_16ns_13s_29_1_1_U2846/tmp_product.
DSP Report: register mul_16ns_13s_29_1_1_U2846/tmp_product is absorbed into DSP mul_16ns_13s_29_1_1_U2846/tmp_product.
DSP Report: operator mul_16ns_13s_29_1_1_U2846/tmp_product is absorbed into DSP mul_16ns_13s_29_1_1_U2846/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U572/tmp_product, operation Mode is: A*(B:0x3ff9b).
DSP Report: operator mul_16ns_8s_24_1_1_U572/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U572/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1981/tmp_product, operation Mode is: A2*(B:0x5b).
DSP Report: register mul_16ns_8ns_23_1_1_U1981/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1981/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U1981/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1981/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2493/tmp_product, operation Mode is: A*(B:0xfa).
DSP Report: operator mul_16ns_9ns_24_1_1_U2493/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2493/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3083/tmp_product, operation Mode is: A*(B:0x3ff85).
DSP Report: operator mul_16ns_8s_24_1_1_U3083/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3083/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2927/tmp_product, operation Mode is: A*(B:0x3fee3).
DSP Report: operator mul_16ns_10s_26_1_1_U2927/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2927/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2414/tmp_product, operation Mode is: A*(B:0x3fe26).
DSP Report: operator mul_16ns_10s_26_1_1_U2414/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2414/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2994/tmp_product, operation Mode is: A''*(B:0x3fe84).
DSP Report: register mul_16ns_10s_26_1_1_U2994/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2994/tmp_product.
DSP Report: register mul_16ns_10s_26_1_1_U2994/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2994/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U2994/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2994/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1754/tmp_product, operation Mode is: A*(B:0x238).
DSP Report: operator mul_16ns_11ns_26_1_1_U1754/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1754/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1645/tmp_product, operation Mode is: A*(B:0x3ff9e).
DSP Report: operator mul_16ns_8s_24_1_1_U1645/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1645/tmp_product.
DSP Report: Generating DSP mult_771_reg_6506907_reg, operation Mode is: (A*(B:0x3fe2e))'.
DSP Report: register mult_771_reg_6506907_reg is absorbed into DSP mult_771_reg_6506907_reg.
DSP Report: operator mul_16ns_10s_26_1_1_U1048/tmp_product is absorbed into DSP mult_771_reg_6506907_reg.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2459/tmp_product, operation Mode is: A*(B:0x169).
DSP Report: operator mul_16ns_10ns_25_1_1_U2459/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2459/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1525/tmp_product, operation Mode is: A*(B:0x18e).
DSP Report: operator mul_16ns_10ns_25_1_1_U1525/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1525/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2798/tmp_product, operation Mode is: A2*(B:0x3fde3).
DSP Report: register mul_16ns_11s_27_1_1_U2798/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2798/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U2798/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2798/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1264/tmp_product, operation Mode is: A*(B:0x1db).
DSP Report: operator mul_16ns_10ns_25_1_1_U1264/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1264/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1778/tmp_product, operation Mode is: A*(B:0x1ce).
DSP Report: operator mul_16ns_10ns_25_1_1_U1778/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1778/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2993/tmp_product, operation Mode is: A''*(B:0x179).
DSP Report: register mul_16ns_10ns_25_1_1_U2993/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2993/tmp_product.
DSP Report: register mul_16ns_10ns_25_1_1_U2993/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2993/tmp_product.
DSP Report: operator mul_16ns_10ns_25_1_1_U2993/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2993/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2699/tmp_product, operation Mode is: A*(B:0x1a7).
DSP Report: operator mul_16ns_10ns_25_1_1_U2699/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2699/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2093/tmp_product, operation Mode is: A*(B:0x17e).
DSP Report: operator mul_16ns_10ns_25_1_1_U2093/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2093/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2389/tmp_product, operation Mode is: A2*(B:0x1fd).
DSP Report: register mul_16ns_10ns_25_1_1_U2389/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2389/tmp_product.
DSP Report: operator mul_16ns_10ns_25_1_1_U2389/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2389/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2150/tmp_product, operation Mode is: A2*(B:0x15d).
DSP Report: register mul_16ns_10ns_25_1_1_U2150/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2150/tmp_product.
DSP Report: operator mul_16ns_10ns_25_1_1_U2150/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2150/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U978/tmp_product, operation Mode is: A*(B:0x18d).
DSP Report: operator mul_16ns_10ns_25_1_1_U978/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U978/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1402/tmp_product, operation Mode is: A*(B:0x3ff54).
DSP Report: operator mul_16ns_9s_25_1_1_U1402/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1402/tmp_product.
DSP Report: Generating DSP mult_722_reg_6507235_reg, operation Mode is: (A2*(B:0x3fe51))'.
DSP Report: register mult_722_reg_6507235_reg is absorbed into DSP mult_722_reg_6507235_reg.
DSP Report: register mult_722_reg_6507235_reg is absorbed into DSP mult_722_reg_6507235_reg.
DSP Report: operator mul_16ns_10s_26_1_1_U2436/tmp_product is absorbed into DSP mult_722_reg_6507235_reg.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2588/tmp_product, operation Mode is: A*(B:0x3feba).
DSP Report: operator mul_16ns_10s_26_1_1_U2588/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2588/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U551/tmp_product, operation Mode is: A2*(B:0x3fe87).
DSP Report: register mul_16ns_10s_26_1_1_U551/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U551/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U551/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U551/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2022/tmp_product, operation Mode is: A*(B:0x3ffc5).
DSP Report: operator mul_16ns_7s_23_1_1_U2022/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2022/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2072/tmp_product, operation Mode is: A2*(B:0x3ffd9).
DSP Report: register mul_16ns_7s_23_1_1_U2072/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2072/tmp_product.
DSP Report: operator mul_16ns_7s_23_1_1_U2072/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2072/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2274/tmp_product, operation Mode is: A*(B:0x3ffd3).
DSP Report: operator mul_16ns_7s_23_1_1_U2274/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2274/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1837/tmp_product, operation Mode is: A*(B:0x1ac).
DSP Report: operator mul_16ns_10ns_25_1_1_U1837/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1837/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U600/tmp_product, operation Mode is: A*(B:0x12e).
DSP Report: operator mul_16ns_10ns_25_1_1_U600/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U600/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2943/tmp_product, operation Mode is: A*(B:0x6b).
DSP Report: operator mul_16ns_8ns_23_1_1_U2943/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2943/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2500/tmp_product, operation Mode is: A*(B:0xca).
DSP Report: operator mul_16ns_9ns_24_1_1_U2500/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2500/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1844/tmp_product, operation Mode is: A*(B:0x19b).
DSP Report: operator mul_16ns_10ns_25_1_1_U1844/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1844/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1359/tmp_product, operation Mode is: A*(B:0x321).
DSP Report: operator mul_16ns_11ns_26_1_1_U1359/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1359/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2811/tmp_product, operation Mode is: A2*(B:0x3a9).
DSP Report: register mul_16ns_11ns_26_1_1_U2811/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2811/tmp_product.
DSP Report: operator mul_16ns_11ns_26_1_1_U2811/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2811/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1315/tmp_product, operation Mode is: A*(B:0x3fcc2).
DSP Report: operator mul_16ns_11s_27_1_1_U1315/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1315/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2476/tmp_product, operation Mode is: A2*(B:0x3fec6).
DSP Report: register mul_16ns_10s_26_1_1_U2476/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2476/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U2476/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2476/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2773/tmp_product, operation Mode is: A*(B:0x3fd12).
DSP Report: operator mul_16ns_11s_27_1_1_U2773/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2773/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2114/tmp_product, operation Mode is: A*(B:0x3ff92).
DSP Report: operator mul_16ns_8s_24_1_1_U2114/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2114/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2192/tmp_product, operation Mode is: A*(B:0x3ff9f).
DSP Report: operator mul_16ns_8s_24_1_1_U2192/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2192/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3057/tmp_product, operation Mode is: A*(B:0x191).
DSP Report: operator mul_16ns_10ns_25_1_1_U3057/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3057/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1033/tmp_product, operation Mode is: A*(B:0x148).
DSP Report: operator mul_16ns_10ns_25_1_1_U1033/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1033/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U999/tmp_product, operation Mode is: A*(B:0x3ff8b).
DSP Report: operator mul_16ns_8s_24_1_1_U999/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U999/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2011/tmp_product, operation Mode is: A*(B:0x11c).
DSP Report: operator mul_16ns_10ns_25_1_1_U2011/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2011/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U545/tmp_product, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_16ns_8s_24_1_1_U545/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U545/tmp_product.
DSP Report: register mul_16ns_8s_24_1_1_U545/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U545/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U545/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U545/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1167/tmp_product, operation Mode is: A*(B:0x92).
DSP Report: operator mul_16ns_9ns_24_1_1_U1167/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1167/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3124/tmp_product, operation Mode is: A*(B:0xbd).
DSP Report: operator mul_16ns_9ns_24_1_1_U3124/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3124/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2012/tmp_product, operation Mode is: A*(B:0x3ff37).
DSP Report: operator mul_16ns_9s_25_1_1_U2012/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2012/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2023/tmp_product, operation Mode is: A*(B:0x3ff7a).
DSP Report: operator mul_16ns_9s_25_1_1_U2023/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2023/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U797/tmp_product, operation Mode is: A2*(B:0x25e).
DSP Report: register mul_16ns_11ns_26_1_1_U797/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U797/tmp_product.
DSP Report: operator mul_16ns_11ns_26_1_1_U797/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U797/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1218/tmp_product, operation Mode is: A*(B:0x3ff59).
DSP Report: operator mul_16ns_9s_25_1_1_U1218/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1218/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1228/tmp_product, operation Mode is: A*(B:0x3ff31).
DSP Report: operator mul_16ns_9s_25_1_1_U1228/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1228/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1295/tmp_product, operation Mode is: A*(B:0x11f).
DSP Report: operator mul_16ns_10ns_25_1_1_U1295/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1295/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1171/tmp_product, operation Mode is: A*(B:0x159).
DSP Report: operator mul_16ns_10ns_25_1_1_U1171/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1171/tmp_product.
DSP Report: Generating DSP add_ln58_3128_fu_35993599_p2, operation Mode is: C+A2*(B:0x3fdf6).
DSP Report: register add_ln58_3128_fu_35993599_p2 is absorbed into DSP add_ln58_3128_fu_35993599_p2.
DSP Report: operator add_ln58_3128_fu_35993599_p2 is absorbed into DSP add_ln58_3128_fu_35993599_p2.
DSP Report: operator mul_16ns_11s_27_1_1_U2609/tmp_product is absorbed into DSP add_ln58_3128_fu_35993599_p2.
DSP Report: Generating DSP mult_830_reg_6507535_reg, operation Mode is: (A*(B:0x2fe))'.
DSP Report: register mult_830_reg_6507535_reg is absorbed into DSP mult_830_reg_6507535_reg.
DSP Report: operator mul_16ns_11ns_26_1_1_U3066/tmp_product is absorbed into DSP mult_830_reg_6507535_reg.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U670/tmp_product, operation Mode is: A*(B:0x3fe70).
DSP Report: operator mul_16ns_10s_26_1_1_U670/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U670/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U886/tmp_product, operation Mode is: A''*(B:0x3fd65).
DSP Report: register mul_16ns_11s_27_1_1_U886/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U886/tmp_product.
DSP Report: register mul_16ns_11s_27_1_1_U886/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U886/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U886/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U886/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2764/tmp_product, operation Mode is: A*(B:0x3febb).
DSP Report: operator mul_16ns_10s_26_1_1_U2764/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2764/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1599/tmp_product, operation Mode is: A*(B:0x3ffd6).
DSP Report: operator mul_16ns_7s_23_1_1_U1599/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1599/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3010/tmp_product, operation Mode is: A*(B:0x3ffd1).
DSP Report: operator mul_16ns_7s_23_1_1_U3010/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3010/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U954/tmp_product, operation Mode is: A*(B:0x3ffce).
DSP Report: operator mul_16ns_7s_23_1_1_U954/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U954/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2929/tmp_product, operation Mode is: A*(B:0x3ffdd).
DSP Report: operator mul_16ns_7s_23_1_1_U2929/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2929/tmp_product.
DSP Debug: swapped A/B pins for adder 0xdac428a0
DSP Report: Generating DSP add_ln58_2267_fu_35948704_p2, operation Mode is: C+A*(B:0x3ffaa).
DSP Report: operator add_ln58_2267_fu_35948704_p2 is absorbed into DSP add_ln58_2267_fu_35948704_p2.
DSP Report: operator mul_16ns_8s_24_1_1_U609/tmp_product is absorbed into DSP add_ln58_2267_fu_35948704_p2.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2270/tmp_product, operation Mode is: A*(B:0x4f).
DSP Report: operator mul_16ns_8ns_23_1_1_U2270/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2270/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2047/tmp_product, operation Mode is: A*(B:0x3ff79).
DSP Report: operator mul_16ns_9s_25_1_1_U2047/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2047/tmp_product.
DSP Report: Generating DSP mult_32_reg_270261_reg, operation Mode is: (A*(B:0x26))'.
DSP Report: register mult_32_reg_270261_reg is absorbed into DSP mult_32_reg_270261_reg.
DSP Report: operator mul_16ns_7ns_22_1_1_U1647/tmp_product is absorbed into DSP mult_32_reg_270261_reg.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U801/tmp_product, operation Mode is: A*(B:0x6f).
DSP Report: operator mul_16ns_8ns_23_1_1_U801/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U801/tmp_product.
DSP Report: Generating DSP add_ln58_432_fu_35946977_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln58_432_fu_35946977_p2 is absorbed into DSP add_ln58_432_fu_35946977_p2.
DSP Report: Generating DSP mult_666_reg_6507435_reg, operation Mode is: (A*(B:0x3ff52))'.
DSP Report: register mult_666_reg_6507435_reg is absorbed into DSP mult_666_reg_6507435_reg.
DSP Report: operator mul_16ns_9s_25_1_1_U1071/tmp_product is absorbed into DSP mult_666_reg_6507435_reg.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U620/tmp_product, operation Mode is: A*(B:0x2b).
DSP Report: operator mul_16ns_7ns_22_1_1_U620/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U620/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2216/tmp_product, operation Mode is: A*(B:0x76).
DSP Report: operator mul_16ns_8ns_23_1_1_U2216/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2216/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1244/tmp_product, operation Mode is: A*(B:0x3ffb7).
DSP Report: operator mul_16ns_8s_24_1_1_U1244/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1244/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2864/tmp_product, operation Mode is: A2*(B:0x86).
DSP Report: register mul_16ns_9ns_24_1_1_U2864/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2864/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U2864/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2864/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1042/tmp_product, operation Mode is: A*(B:0x3ffc3).
DSP Report: operator mul_16ns_7s_23_1_1_U1042/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1042/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2735/tmp_product, operation Mode is: A*(B:0x3ffca).
DSP Report: operator mul_16ns_7s_23_1_1_U2735/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2735/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2720/tmp_product, operation Mode is: A*(B:0x97).
DSP Report: operator mul_16ns_9ns_24_1_1_U2720/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2720/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3099/tmp_product, operation Mode is: A*(B:0x3ffca).
DSP Report: operator mul_16ns_7s_23_1_1_U3099/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3099/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1041/tmp_product, operation Mode is: A*(B:0x3ffda).
DSP Report: operator mul_16ns_7s_23_1_1_U1041/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1041/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U737/tmp_product, operation Mode is: A*(B:0x4f).
DSP Report: operator mul_16ns_8ns_23_1_1_U737/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U737/tmp_product.
DSP Report: Generating DSP mult_181_reg_6506718_reg, operation Mode is: (A*(B:0x3ff64))'.
DSP Report: register mult_181_reg_6506718_reg is absorbed into DSP mult_181_reg_6506718_reg.
DSP Report: operator mul_16ns_9s_25_1_1_U1149/tmp_product is absorbed into DSP mult_181_reg_6506718_reg.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1213/tmp_product, operation Mode is: A*(B:0x3ff9e).
DSP Report: operator mul_16ns_8s_24_1_1_U1213/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1213/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2134/tmp_product, operation Mode is: A*(B:0x3ffc6).
DSP Report: operator mul_16ns_7s_23_1_1_U2134/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2134/tmp_product.
DSP Report: Generating DSP add_ln58_323_fu_35946845_p2, operation Mode is: (C:0x35400)+(A*(B:0x4d))'.
DSP Report: register mult_2_reg_270237_reg is absorbed into DSP add_ln58_323_fu_35946845_p2.
DSP Report: operator mul_16ns_8ns_23_1_1_U2486/tmp_product is absorbed into DSP add_ln58_323_fu_35946845_p2.
DSP Report: operator add_ln58_323_fu_35946845_p2 is absorbed into DSP add_ln58_323_fu_35946845_p2.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1398/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_16ns_6s_22_1_1_U1398/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1398/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1102/tmp_product, operation Mode is: A*(B:0x7d).
DSP Report: operator mul_16ns_8ns_23_1_1_U1102/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1102/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U624/tmp_product, operation Mode is: A2*(B:0x31).
DSP Report: register mul_16ns_7ns_22_1_1_U624/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U624/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U624/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U624/tmp_product.
DSP Report: Generating DSP mult_130_reg_6506626_reg, operation Mode is: (A*(B:0x3ff76))'.
DSP Report: register mult_130_reg_6506626_reg is absorbed into DSP mult_130_reg_6506626_reg.
DSP Report: operator mul_16ns_9s_25_1_1_U876/tmp_product is absorbed into DSP mult_130_reg_6506626_reg.
DSP Report: Generating DSP mult_46_reg_270269_reg, operation Mode is: (A*(B:0x31))'.
DSP Report: register mult_46_reg_270269_reg is absorbed into DSP mult_46_reg_270269_reg.
DSP Report: operator mul_16ns_7ns_22_1_1_U516/tmp_product is absorbed into DSP mult_46_reg_270269_reg.
DSP Report: Generating DSP add_ln58_2151_fu_35948544_p2, operation Mode is: PCIN+(A:0x0):B+(C:0x26c00).
DSP Report: operator add_ln58_2151_fu_35948544_p2 is absorbed into DSP add_ln58_2151_fu_35948544_p2.
DSP Report: Generating DSP add_ln58_2158_fu_35988557_p2, operation Mode is: PCIN+A2:B2+C.
DSP Report: register add_ln58_2153_reg_36012858_reg is absorbed into DSP add_ln58_2158_fu_35988557_p2.
DSP Report: register add_ln58_2158_fu_35988557_p2 is absorbed into DSP add_ln58_2158_fu_35988557_p2.
DSP Report: operator add_ln58_2158_fu_35988557_p2 is absorbed into DSP add_ln58_2158_fu_35988557_p2.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2723/tmp_product, operation Mode is: A*(B:0x3ffd1).
DSP Report: operator mul_16ns_7s_23_1_1_U2723/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2723/tmp_product.
DSP Report: Generating DSP add_ln58_2159_reg_36012868_reg, operation Mode is: C+A*(B:0x3ff7d).
DSP Report: register add_ln58_2159_reg_36012868_reg is absorbed into DSP add_ln58_2159_reg_36012868_reg.
DSP Report: operator add_ln58_2159_fu_35948596_p2 is absorbed into DSP add_ln58_2159_reg_36012868_reg.
DSP Report: operator mul_16ns_9s_25_1_1_U693/tmp_product is absorbed into DSP add_ln58_2159_reg_36012868_reg.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2491/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_16ns_6s_22_1_1_U2491/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2491/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U953/tmp_product, operation Mode is: A*(B:0x27).
DSP Report: operator mul_16ns_7ns_22_1_1_U953/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U953/tmp_product.
DSP Report: Generating DSP add_ln58_2161_fu_35948602_p2, operation Mode is: C+A*(B:0x3ffd5).
DSP Report: operator add_ln58_2161_fu_35948602_p2 is absorbed into DSP add_ln58_2161_fu_35948602_p2.
DSP Report: operator mul_16ns_7s_23_1_1_U1039/tmp_product is absorbed into DSP add_ln58_2161_fu_35948602_p2.
DSP Report: Generating DSP mult_127_reg_6506619_reg, operation Mode is: (A*(B:0x43))'.
DSP Report: register mult_127_reg_6506619_reg is absorbed into DSP mult_127_reg_6506619_reg.
DSP Report: operator mul_16ns_8ns_23_1_1_U3046/tmp_product is absorbed into DSP mult_127_reg_6506619_reg.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3156/tmp_product, operation Mode is: A*(B:0x3ffd7).
DSP Report: operator mul_16ns_7s_23_1_1_U3156/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3156/tmp_product.
DSP Report: Generating DSP add_ln58_1831_reg_36012783_reg, operation Mode is: C+A*(B:0x3ffbb).
DSP Report: register add_ln58_1831_reg_36012783_reg is absorbed into DSP add_ln58_1831_reg_36012783_reg.
DSP Report: operator add_ln58_1831_fu_35948298_p2 is absorbed into DSP add_ln58_1831_reg_36012783_reg.
DSP Report: operator mul_16ns_8s_24_1_1_U3038/tmp_product is absorbed into DSP add_ln58_1831_reg_36012783_reg.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1077/tmp_product, operation Mode is: A*(B:0x16f).
DSP Report: operator mul_16ns_10ns_25_1_1_U1077/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1077/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3132/tmp_product, operation Mode is: A*(B:0x3ffa5).
DSP Report: operator mul_16ns_8s_24_1_1_U3132/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3132/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2590/tmp_product, operation Mode is: A*(B:0x8f).
DSP Report: operator mul_16ns_9ns_24_1_1_U2590/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2590/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2673/tmp_product, operation Mode is: A*(B:0x99).
DSP Report: operator mul_16ns_9ns_24_1_1_U2673/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2673/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2530/tmp_product, operation Mode is: A*(B:0x3ff7d).
DSP Report: operator mul_16ns_9s_25_1_1_U2530/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2530/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2736/tmp_product, operation Mode is: A*(B:0x3ff66).
DSP Report: operator mul_16ns_9s_25_1_1_U2736/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2736/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2255/tmp_product, operation Mode is: A*(B:0x6a).
DSP Report: operator mul_16ns_8ns_23_1_1_U2255/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2255/tmp_product.
DSP Report: Generating DSP add_ln58_2582_fu_35948937_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln58_2582_fu_35948937_p2 is absorbed into DSP add_ln58_2582_fu_35948937_p2.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1341/tmp_product, operation Mode is: A*(B:0x3ff95).
DSP Report: operator mul_16ns_8s_24_1_1_U1341/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1341/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3158/tmp_product, operation Mode is: A*(B:0x5a).
DSP Report: operator mul_16ns_8ns_23_1_1_U3158/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3158/tmp_product.
DSP Report: Generating DSP add_ln58_2584_fu_35948953_p2, operation Mode is: C+A*(B:0x3ffb1).
DSP Report: operator add_ln58_2584_fu_35948953_p2 is absorbed into DSP add_ln58_2584_fu_35948953_p2.
DSP Report: operator mul_16ns_8s_24_1_1_U1441/tmp_product is absorbed into DSP add_ln58_2584_fu_35948953_p2.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U896/tmp_product, operation Mode is: A*(B:0x5e).
DSP Report: operator mul_16ns_8ns_23_1_1_U896/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U896/tmp_product.
DSP Report: Generating DSP mult_264_reg_270297_reg, operation Mode is: (A*(B:0x26))'.
DSP Report: register mult_264_reg_270297_reg is absorbed into DSP mult_264_reg_270297_reg.
DSP Report: operator mul_16ns_7ns_22_1_1_U2559/tmp_product is absorbed into DSP mult_264_reg_270297_reg.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2731/tmp_product, operation Mode is: A*(B:0x23).
DSP Report: operator mul_16ns_7ns_22_1_1_U2731/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2731/tmp_product.
DSP Report: Generating DSP mul_ln73_274_reg_6507222_reg, operation Mode is: (A*(B:0x3ffbd))'.
DSP Report: register mul_ln73_274_reg_6507222_reg is absorbed into DSP mul_ln73_274_reg_6507222_reg.
DSP Report: operator mul_16ns_8s_24_1_1_U3144/tmp_product is absorbed into DSP mul_ln73_274_reg_6507222_reg.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1952/tmp_product, operation Mode is: A*(B:0x3a).
DSP Report: operator mul_16ns_7ns_22_1_1_U1952/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1952/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2976/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_16ns_6s_22_1_1_U2976/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2976/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2254/tmp_product, operation Mode is: A*(B:0x3ff8d).
DSP Report: operator mul_16ns_8s_24_1_1_U2254/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2254/tmp_product.
DSP Report: Generating DSP add_ln58_968_fu_35947473_p2, operation Mode is: (C:0x72800)+(A*(B:0x32))'.
DSP Report: register mult_8_reg_270241_reg is absorbed into DSP add_ln58_968_fu_35947473_p2.
DSP Report: operator mul_16ns_7ns_22_1_1_U528/tmp_product is absorbed into DSP add_ln58_968_fu_35947473_p2.
DSP Report: operator add_ln58_968_fu_35947473_p2 is absorbed into DSP add_ln58_968_fu_35947473_p2.
DSP Report: Generating DSP add_ln58_970_fu_35947493_p2, operation Mode is: C+A*(B:0x3ff9e).
DSP Report: operator add_ln58_970_fu_35947493_p2 is absorbed into DSP add_ln58_970_fu_35947493_p2.
DSP Report: operator mul_16ns_8s_24_1_1_U1213/tmp_product is absorbed into DSP add_ln58_970_fu_35947493_p2.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1986/tmp_product, operation Mode is: A*(B:0x3ffcf).
DSP Report: operator mul_16ns_7s_23_1_1_U1986/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1986/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3154/tmp_product, operation Mode is: A*(B:0x3ff85).
DSP Report: operator mul_16ns_8s_24_1_1_U3154/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3154/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1427/tmp_product, operation Mode is: A*(B:0x32).
DSP Report: operator mul_16ns_7ns_22_1_1_U1427/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1427/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2358/tmp_product, operation Mode is: A*(B:0x3c8).
DSP Report: operator mul_16ns_11ns_26_1_1_U2358/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2358/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U550/tmp_product, operation Mode is: A*(B:0x212).
DSP Report: operator mul_16ns_11ns_26_1_1_U550/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U550/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1753/tmp_product, operation Mode is: A*(B:0x3ff6f).
DSP Report: operator mul_16ns_9s_25_1_1_U1753/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1753/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2015/tmp_product, operation Mode is: A*(B:0x3ffbb).
DSP Report: operator mul_16ns_8s_24_1_1_U2015/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2015/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1144/tmp_product, operation Mode is: A2*(B:0x3ffb4).
DSP Report: register mul_16ns_8s_24_1_1_U1144/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1144/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U1144/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1144/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U736/tmp_product, operation Mode is: A*(B:0x3ffd4).
DSP Report: operator mul_16ns_7s_23_1_1_U736/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U736/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2653/tmp_product, operation Mode is: A*(B:0x2c).
DSP Report: operator mul_16ns_7ns_22_1_1_U2653/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2653/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3147/tmp_product, operation Mode is: A*(B:0x3ffc6).
DSP Report: operator mul_16ns_7s_23_1_1_U3147/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3147/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1039/tmp_product, operation Mode is: A*(B:0x3ffd5).
DSP Report: operator mul_16ns_7s_23_1_1_U1039/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1039/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1781/tmp_product, operation Mode is: A*(B:0x45).
DSP Report: operator mul_16ns_8ns_23_1_1_U1781/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1781/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2819/tmp_product, operation Mode is: A*(B:0x3ffd2).
DSP Report: operator mul_16ns_7s_23_1_1_U2819/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2819/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1433/tmp_product, operation Mode is: A*(B:0x4f).
DSP Report: operator mul_16ns_8ns_23_1_1_U1433/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1433/tmp_product.
DSP Report: Generating DSP add_ln58_1727_reg_36012763_reg, operation Mode is: C+A*(B:0x3ff9d).
DSP Report: register add_ln58_1727_reg_36012763_reg is absorbed into DSP add_ln58_1727_reg_36012763_reg.
DSP Report: operator add_ln58_1727_fu_35948224_p2 is absorbed into DSP add_ln58_1727_reg_36012763_reg.
DSP Report: operator mul_16ns_8s_24_1_1_U564/tmp_product is absorbed into DSP add_ln58_1727_reg_36012763_reg.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1140/tmp_product, operation Mode is: A2*(B:0x2a).
DSP Report: register mul_16ns_7ns_22_1_1_U1140/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1140/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U1140/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1140/tmp_product.
DSP Report: Generating DSP mult_714_reg_6507475_reg, operation Mode is: (A*(B:0x4c2))'.
DSP Report: register mult_714_reg_6507475_reg is absorbed into DSP mult_714_reg_6507475_reg.
DSP Report: operator mul_16ns_12ns_27_1_1_U1628/tmp_product is absorbed into DSP mult_714_reg_6507475_reg.
DSP Report: Generating DSP mult_236_reg_6506855_reg, operation Mode is: (A*(B:0x3ff9c))'.
DSP Report: register mult_236_reg_6506855_reg is absorbed into DSP mult_236_reg_6506855_reg.
DSP Report: operator mul_16ns_8s_24_1_1_U2353/tmp_product is absorbed into DSP mult_236_reg_6506855_reg.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U537/tmp_product, operation Mode is: A2*(B:0x3ffb1).
DSP Report: register mul_16ns_8s_24_1_1_U537/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U537/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U537/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U537/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1622/tmp_product, operation Mode is: A*(B:0x3ffd3).
DSP Report: operator mul_16ns_7s_23_1_1_U1622/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1622/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3088/tmp_product, operation Mode is: A*(B:0x3ffd5).
DSP Report: operator mul_16ns_7s_23_1_1_U3088/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3088/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1926/tmp_product, operation Mode is: A*(B:0x25).
DSP Report: operator mul_16ns_7ns_22_1_1_U1926/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1926/tmp_product.
DSP Report: Generating DSP add_ln58_3236_fu_35949549_p2, operation Mode is: C+A*(B:0x3ffd4).
DSP Report: operator add_ln58_3236_fu_35949549_p2 is absorbed into DSP add_ln58_3236_fu_35949549_p2.
DSP Report: operator mul_16ns_7s_23_1_1_U736/tmp_product is absorbed into DSP add_ln58_3236_fu_35949549_p2.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1934/tmp_product, operation Mode is: A*(B:0x3ffca).
DSP Report: operator mul_16ns_7s_23_1_1_U1934/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1934/tmp_product.
DSP Report: Generating DSP add_ln58_1622_fu_35948120_p2, operation Mode is: C+A*(B:0x3ffb6).
DSP Report: operator add_ln58_1622_fu_35948120_p2 is absorbed into DSP add_ln58_1622_fu_35948120_p2.
DSP Report: operator mul_16ns_8s_24_1_1_U1547/tmp_product is absorbed into DSP add_ln58_1622_fu_35948120_p2.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U759/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_16ns_6ns_21_1_1_U759/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U759/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2527/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_16ns_6ns_21_1_1_U2527/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2527/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mult_51_reg_36011366_reg[2] )
DSP Debug: swapped A/B pins for adder 0xab50ef60
DSP Report: Generating DSP mult_252_reg_6506887_reg, operation Mode is: (A*(B:0x3ffac))'.
DSP Report: register mult_252_reg_6506887_reg is absorbed into DSP mult_252_reg_6506887_reg.
DSP Report: operator mul_16ns_8s_24_1_1_U1879/tmp_product is absorbed into DSP mult_252_reg_6506887_reg.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U870/tmp_product, operation Mode is: A*(B:0x3ff74).
DSP Report: operator mul_16ns_9s_25_1_1_U870/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U870/tmp_product.
DSP Report: Generating DSP add_ln58_1075_fu_35947573_p2, operation Mode is: (C:0x49000)+(A*(B:0x4b))'.
DSP Report: register mult_9_reg_270245_reg is absorbed into DSP add_ln58_1075_fu_35947573_p2.
DSP Report: operator add_ln58_1075_fu_35947573_p2 is absorbed into DSP add_ln58_1075_fu_35947573_p2.
DSP Report: operator mul_16ns_8ns_23_1_1_U2625/tmp_product is absorbed into DSP add_ln58_1075_fu_35947573_p2.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U494/tmp_product, operation Mode is: A*(B:0x56).
DSP Report: operator mul_16ns_8ns_23_1_1_U494/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U494/tmp_product.
DSP Report: Generating DSP mult_186_reg_270293_reg, operation Mode is: (A*(B:0x3d))'.
DSP Report: register mult_186_reg_270293_reg is absorbed into DSP mult_186_reg_270293_reg.
DSP Report: operator mul_16ns_7ns_22_1_1_U1775/tmp_product is absorbed into DSP mult_186_reg_270293_reg.
DSP Report: Generating DSP add_ln58_1080_fu_35947615_p2, operation Mode is: C+A*(B:0x3ff95).
DSP Report: operator add_ln58_1080_fu_35947615_p2 is absorbed into DSP add_ln58_1080_fu_35947615_p2.
DSP Report: operator mul_16ns_8s_24_1_1_U1798/tmp_product is absorbed into DSP add_ln58_1080_fu_35947615_p2.
DSP Report: Generating DSP add_ln58_1081_reg_36012613_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln58_1081_reg_36012613_reg is absorbed into DSP add_ln58_1081_reg_36012613_reg.
DSP Report: operator add_ln58_1081_fu_35947625_p2 is absorbed into DSP add_ln58_1081_reg_36012613_reg.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U741/tmp_product, operation Mode is: A*(B:0x63).
DSP Report: operator mul_16ns_8ns_23_1_1_U741/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U741/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2719/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_16ns_6ns_21_1_1_U2719/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2719/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2481/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_16ns_6ns_21_1_1_U2481/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2481/tmp_product.
DSP Report: Generating DSP add_ln58_2155_fu_35948570_p2, operation Mode is: C+A2*(B:0x63).
DSP Report: register add_ln58_2155_fu_35948570_p2 is absorbed into DSP add_ln58_2155_fu_35948570_p2.
DSP Report: operator add_ln58_2155_fu_35948570_p2 is absorbed into DSP add_ln58_2155_fu_35948570_p2.
DSP Report: operator mul_16ns_8ns_23_1_1_U1856/tmp_product is absorbed into DSP add_ln58_2155_fu_35948570_p2.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1763/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_16ns_6ns_21_1_1_U1763/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1763/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1655/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_16ns_6s_22_1_1_U1655/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1655/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1423/tmp_product, operation Mode is: A*(B:0x3ffd1).
DSP Report: operator mul_16ns_7s_23_1_1_U1423/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1423/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2534/tmp_product, operation Mode is: A2*(B:0x3ff96).
DSP Report: register mul_16ns_8s_24_1_1_U2534/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2534/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U2534/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2534/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U492/tmp_product, operation Mode is: A2*(B:0x27).
DSP Report: register mul_16ns_7ns_22_1_1_U492/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U492/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U492/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U492/tmp_product.
DSP Report: Generating DSP add_ln58_754_fu_35947295_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln58_754_fu_35947295_p2 is absorbed into DSP add_ln58_754_fu_35947295_p2.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1900/tmp_product, operation Mode is: A*(B:0x3ff8c).
DSP Report: operator mul_16ns_8s_24_1_1_U1900/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1900/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1204/tmp_product, operation Mode is: A*(B:0x3ffb7).
DSP Report: operator mul_16ns_8s_24_1_1_U1204/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1204/tmp_product.
DSP Report: Generating DSP mult_337_reg_6507039_reg, operation Mode is: (A*(B:0x68))'.
DSP Report: register mult_337_reg_6507039_reg is absorbed into DSP mult_337_reg_6507039_reg.
DSP Report: operator mul_16ns_8ns_23_1_1_U1828/tmp_product is absorbed into DSP mult_337_reg_6507039_reg.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U614/tmp_product, operation Mode is: A*(B:0x35).
DSP Report: operator mul_16ns_7ns_22_1_1_U614/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U614/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U739/tmp_product, operation Mode is: A*(B:0x7a).
DSP Report: operator mul_16ns_8ns_23_1_1_U739/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U739/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1153/tmp_product, operation Mode is: A2*(B:0x2f).
DSP Report: register mul_16ns_7ns_22_1_1_U1153/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1153/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U1153/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1153/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1712/tmp_product, operation Mode is: A*(B:0x3ffab).
DSP Report: operator mul_16ns_8s_24_1_1_U1712/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1712/tmp_product.
DSP Report: Generating DSP add_ln58_2261_fu_35948682_p2, operation Mode is: C+A*(B:0x3ffa2).
DSP Report: operator add_ln58_2261_fu_35948682_p2 is absorbed into DSP add_ln58_2261_fu_35948682_p2.
DSP Report: operator mul_16ns_8s_24_1_1_U1237/tmp_product is absorbed into DSP add_ln58_2261_fu_35948682_p2.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2359/tmp_product, operation Mode is: A*(B:0x93).
DSP Report: operator mul_16ns_9ns_24_1_1_U2359/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2359/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3034/tmp_product, operation Mode is: A2*(B:0x3ff8a).
DSP Report: register mul_16ns_8s_24_1_1_U3034/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3034/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U3034/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3034/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2509/tmp_product, operation Mode is: A*(B:0x3ffbd).
DSP Report: operator mul_16ns_8s_24_1_1_U2509/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2509/tmp_product.
DSP Report: Generating DSP add_ln58_1290_fu_35947792_p2, operation Mode is: (C:0x20800)+(A*(B:0xd))'.
DSP Report: register mul_ln73_reg_270265_reg is absorbed into DSP add_ln58_1290_fu_35947792_p2.
DSP Report: operator mul_16ns_5ns_20_1_1_U1743/tmp_product is absorbed into DSP add_ln58_1290_fu_35947792_p2.
DSP Report: operator add_ln58_1290_fu_35947792_p2 is absorbed into DSP add_ln58_1290_fu_35947792_p2.
DSP Report: Generating DSP add_ln58_1291_fu_35947802_p2, operation Mode is: C+(A*(B:0x3ffa8))'.
DSP Report: register mult_10_reg_270249_reg is absorbed into DSP add_ln58_1291_fu_35947802_p2.
DSP Report: operator mul_16ns_8s_24_1_1_U2726/tmp_product is absorbed into DSP add_ln58_1291_fu_35947802_p2.
DSP Report: operator add_ln58_1291_fu_35947802_p2 is absorbed into DSP add_ln58_1291_fu_35947802_p2.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2260/tmp_product, operation Mode is: A2*(B:0x83).
DSP Report: register mul_16ns_9ns_24_1_1_U2260/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2260/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U2260/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2260/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3044/tmp_product, operation Mode is: A*(B:0x3ffb9).
DSP Report: operator mul_16ns_8s_24_1_1_U3044/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3044/tmp_product.
DSP Report: Generating DSP add_ln58_1296_fu_35947844_p2, operation Mode is: PCIN+(A:0x0):B+C'.
DSP Report: register add_ln58_1296_fu_35947844_p2 is absorbed into DSP add_ln58_1296_fu_35947844_p2.
DSP Report: operator add_ln58_1296_fu_35947844_p2 is absorbed into DSP add_ln58_1296_fu_35947844_p2.
DSP Report: Generating DSP mult_262_reg_6506903_reg, operation Mode is: (A*(B:0x65))'.
DSP Report: register mult_262_reg_6506903_reg is absorbed into DSP mult_262_reg_6506903_reg.
DSP Report: operator mul_16ns_8ns_23_1_1_U1727/tmp_product is absorbed into DSP mult_262_reg_6506903_reg.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U3085/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_16ns_6s_22_1_1_U3085/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U3085/tmp_product.
DSP Report: Generating DSP mul_ln17_reg_270273_reg, operation Mode is: (A*(B:0x3ffdd))'.
DSP Report: register mul_ln17_reg_270273_reg is absorbed into DSP mul_ln17_reg_270273_reg.
DSP Report: operator mul_16ns_7s_22_1_1_U1627/tmp_product is absorbed into DSP mul_ln17_reg_270273_reg.
DSP Report: Generating DSP add_ln58_2367_fu_35948739_p2, operation Mode is: PCIN+A2:B2+C.
DSP Report: register add_ln58_2367_fu_35948739_p2 is absorbed into DSP add_ln58_2367_fu_35948739_p2.
DSP Report: register add_ln58_2367_fu_35948739_p2 is absorbed into DSP add_ln58_2367_fu_35948739_p2.
DSP Report: operator add_ln58_2367_fu_35948739_p2 is absorbed into DSP add_ln58_2367_fu_35948739_p2.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1791/tmp_product, operation Mode is: A2*(B:0x51).
DSP Report: register mul_16ns_8ns_23_1_1_U1791/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1791/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U1791/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1791/tmp_product.
DSP Report: Generating DSP mult_241_reg_6506865_reg, operation Mode is: (A*(B:0x3ffcb))'.
DSP Report: register mult_241_reg_6506865_reg is absorbed into DSP mult_241_reg_6506865_reg.
DSP Report: operator mul_16ns_7s_23_1_1_U1052/tmp_product is absorbed into DSP mult_241_reg_6506865_reg.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1954/tmp_product, operation Mode is: A2*(B:0x3ffa5).
DSP Report: register mul_16ns_8s_24_1_1_U1954/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1954/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U1954/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1954/tmp_product.
DSP Report: Generating DSP mul_ln73_reg_270265_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_ln73_reg_270265_reg is absorbed into DSP mul_ln73_reg_270265_reg.
DSP Report: operator mul_16ns_5ns_20_1_1_U1743/tmp_product is absorbed into DSP mul_ln73_reg_270265_reg.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1729/tmp_product, operation Mode is: A*(B:0x3ffd4).
DSP Report: operator mul_16ns_7s_23_1_1_U1729/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1729/tmp_product.
DSP Report: Generating DSP add_ln58_3770_reg_36013238_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln58_3770_reg_36013238_reg is absorbed into DSP add_ln58_3770_reg_36013238_reg.
DSP Report: operator add_ln58_3770_fu_35949961_p2 is absorbed into DSP add_ln58_3770_reg_36013238_reg.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U627/tmp_product, operation Mode is: A*(B:0x3a).
DSP Report: operator mul_16ns_7ns_22_1_1_U627/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U627/tmp_product.
DSP Report: Generating DSP add_ln58_1830_fu_35948288_p2, operation Mode is: C+A2*(B:0x3ffe5).
DSP Report: register add_ln58_1830_fu_35948288_p2 is absorbed into DSP add_ln58_1830_fu_35948288_p2.
DSP Report: operator add_ln58_1830_fu_35948288_p2 is absorbed into DSP add_ln58_1830_fu_35948288_p2.
DSP Report: operator mul_16ns_6s_22_1_1_U861/tmp_product is absorbed into DSP add_ln58_1830_fu_35948288_p2.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U683/tmp_product, operation Mode is: A*(B:0x52).
DSP Report: operator mul_16ns_8ns_23_1_1_U683/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U683/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2240/tmp_product, operation Mode is: A*(B:0x3ffa3).
DSP Report: operator mul_16ns_8s_24_1_1_U2240/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2240/tmp_product.
DSP Report: Generating DSP add_ln58_3335_fu_35949593_p2, operation Mode is: C+A2*(B:0x3ff6a).
DSP Report: register add_ln58_3335_fu_35949593_p2 is absorbed into DSP add_ln58_3335_fu_35949593_p2.
DSP Report: operator add_ln58_3335_fu_35949593_p2 is absorbed into DSP add_ln58_3335_fu_35949593_p2.
DSP Report: operator mul_16ns_9s_25_1_1_U2923/tmp_product is absorbed into DSP add_ln58_3335_fu_35949593_p2.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1797/tmp_product, operation Mode is: A*(B:0x5a).
DSP Report: operator mul_16ns_8ns_23_1_1_U1797/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1797/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U911/tmp_product, operation Mode is: A*(B:0x3ffcb).
DSP Report: operator mul_16ns_7s_23_1_1_U911/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U911/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1520/tmp_product, operation Mode is: A*(B:0x36).
DSP Report: operator mul_16ns_7ns_22_1_1_U1520/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1520/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1009/tmp_product, operation Mode is: A*(B:0x33).
DSP Report: operator mul_16ns_7ns_22_1_1_U1009/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1009/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2547/tmp_product, operation Mode is: A*(B:0x9e).
DSP Report: operator mul_16ns_9ns_24_1_1_U2547/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2547/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U744/tmp_product, operation Mode is: A2*(B:0x8f).
DSP Report: register mul_16ns_9ns_24_1_1_U744/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U744/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U744/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U744/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1346/tmp_product, operation Mode is: A2*(B:0x3ffd9).
DSP Report: register mul_16ns_7s_23_1_1_U1346/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1346/tmp_product.
DSP Report: operator mul_16ns_7s_23_1_1_U1346/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1346/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U617/tmp_product, operation Mode is: A*(B:0x3ffdd).
DSP Report: operator mul_16ns_7s_23_1_1_U617/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U617/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2130/tmp_product, operation Mode is: A2*(B:0x3ffa7).
DSP Report: register mul_16ns_8s_24_1_1_U2130/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2130/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U2130/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2130/tmp_product.
DSP Report: Generating DSP add_ln58_3229_fu_35949507_p2, operation Mode is: PCIN+A:B+(C:0x2ac00).
DSP Report: operator add_ln58_3229_fu_35949507_p2 is absorbed into DSP add_ln58_3229_fu_35949507_p2.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2256/tmp_product, operation Mode is: A*(B:0x3ffda).
DSP Report: operator mul_16ns_7s_23_1_1_U2256/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2256/tmp_product.
DSP Report: Generating DSP mult_107_reg_270277_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mult_107_reg_270277_reg is absorbed into DSP mult_107_reg_270277_reg.
DSP Report: operator mul_16ns_6ns_21_1_1_U1328/tmp_product is absorbed into DSP mult_107_reg_270277_reg.
DSP Report: Generating DSP add_ln58_3229_fu_35949507_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln58_3229_fu_35949507_p2 is absorbed into DSP add_ln58_3229_fu_35949507_p2.
DSP Report: Generating DSP add_ln58_215_fu_35946795_p2, operation Mode is: (C:0x28c00)+(A*(B:0x1d))'.
DSP Report: register mult_1_reg_270233_reg is absorbed into DSP add_ln58_215_fu_35946795_p2.
DSP Report: operator add_ln58_215_fu_35946795_p2 is absorbed into DSP add_ln58_215_fu_35946795_p2.
DSP Report: operator mul_16ns_6ns_21_1_1_U917/tmp_product is absorbed into DSP add_ln58_215_fu_35946795_p2.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1118/tmp_product, operation Mode is: A*(B:0x68).
DSP Report: operator mul_16ns_8ns_23_1_1_U1118/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1118/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2841/tmp_product, operation Mode is: A2*(B:0x77).
DSP Report: register mul_16ns_8ns_23_1_1_U2841/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2841/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U2841/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2841/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1993/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_16ns_6s_22_1_1_U1993/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1993/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U968/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_16ns_6ns_21_1_1_U968/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U968/tmp_product.
DSP Report: Generating DSP mult_314_reg_6507003_reg, operation Mode is: (A*(B:0x3ffaa))'.
DSP Report: register mult_314_reg_6507003_reg is absorbed into DSP mult_314_reg_6507003_reg.
DSP Report: operator mul_16ns_8s_24_1_1_U2223/tmp_product is absorbed into DSP mult_314_reg_6507003_reg.
DSP Report: Generating DSP mult_159_reg_270285_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mult_159_reg_270285_reg is absorbed into DSP mult_159_reg_270285_reg.
DSP Report: operator mul_16ns_6ns_21_1_1_U2916/tmp_product is absorbed into DSP mult_159_reg_270285_reg.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1990/tmp_product, operation Mode is: A*(B:0x3ffaa).
DSP Report: operator mul_16ns_8s_24_1_1_U1990/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1990/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2525/tmp_product, operation Mode is: A*(B:0x3ffc3).
DSP Report: operator mul_16ns_7s_23_1_1_U2525/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2525/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3141/tmp_product, operation Mode is: A2*(B:0x3ffae).
DSP Report: register mul_16ns_8s_24_1_1_U3141/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3141/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U3141/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3141/tmp_product.
DSP Report: Generating DSP add_ln58_1613_fu_35948056_p2, operation Mode is: (C:0x22c00)+(A*(B:0x87))'.
DSP Report: register mult_12_reg_270253_reg is absorbed into DSP add_ln58_1613_fu_35948056_p2.
DSP Report: operator mul_16ns_9ns_24_1_1_U2165/tmp_product is absorbed into DSP add_ln58_1613_fu_35948056_p2.
DSP Report: operator add_ln58_1613_fu_35948056_p2 is absorbed into DSP add_ln58_1613_fu_35948056_p2.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1894/tmp_product, operation Mode is: A*(B:0x58).
DSP Report: operator mul_16ns_8ns_23_1_1_U1894/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1894/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1296/tmp_product, operation Mode is: A2*(B:0x3ff9e).
DSP Report: register mul_16ns_8s_24_1_1_U1296/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1296/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U1296/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1296/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1707/tmp_product, operation Mode is: A2*(B:0x6c).
DSP Report: register mul_16ns_8ns_23_1_1_U1707/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1707/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U1707/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1707/tmp_product.
DSP Report: Generating DSP add_ln58_3121_reg_36013088_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln58_3121_reg_36013088_reg is absorbed into DSP add_ln58_3121_reg_36013088_reg.
DSP Report: operator add_ln58_3121_fu_35949415_p2 is absorbed into DSP add_ln58_3121_reg_36013088_reg.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1556/tmp_product, operation Mode is: A*(B:0x2b).
DSP Report: operator mul_16ns_7ns_22_1_1_U1556/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1556/tmp_product.
DSP Report: Generating DSP add_ln58_3122_fu_35949421_p2, operation Mode is: C+A*(B:0x54).
DSP Report: operator add_ln58_3122_fu_35949421_p2 is absorbed into DSP add_ln58_3122_fu_35949421_p2.
DSP Report: operator mul_16ns_8ns_23_1_1_U3104/tmp_product is absorbed into DSP add_ln58_3122_fu_35949421_p2.
DSP Report: Generating DSP add_ln58_3123_reg_36013093_reg, operation Mode is: C+A*(B:0x3ff9a).
DSP Report: register add_ln58_3123_reg_36013093_reg is absorbed into DSP add_ln58_3123_reg_36013093_reg.
DSP Report: operator add_ln58_3123_fu_35949431_p2 is absorbed into DSP add_ln58_3123_reg_36013093_reg.
DSP Report: operator mul_16ns_8s_24_1_1_U532/tmp_product is absorbed into DSP add_ln58_3123_reg_36013093_reg.
DSP Report: Generating DSP mult_325_reg_6507019_reg, operation Mode is: (A*(B:0x5d))'.
DSP Report: register mult_325_reg_6507019_reg is absorbed into DSP mult_325_reg_6507019_reg.
DSP Report: operator mul_16ns_8ns_23_1_1_U1692/tmp_product is absorbed into DSP mult_325_reg_6507019_reg.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2681/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_16ns_6s_22_1_1_U2681/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2681/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1021/tmp_product, operation Mode is: A*(B:0x29).
DSP Report: operator mul_16ns_7ns_22_1_1_U1021/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1021/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2342/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_16ns_6s_22_1_1_U2342/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2342/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1923/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_16ns_6s_22_1_1_U1923/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1923/tmp_product.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
DSP Debug: swapped A/B pins for adder 0xbd6e4240
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U611/tmp_product, operation Mode is: A*(B:0x55).
DSP Report: operator mul_16ns_8ns_23_1_1_U611/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U611/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U743/tmp_product, operation Mode is: A*(B:0x51).
DSP Report: operator mul_16ns_8ns_23_1_1_U743/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U743/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U588/tmp_product, operation Mode is: A*(B:0x3ffd9).
DSP Report: operator mul_16ns_7s_23_1_1_U588/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U588/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2008/tmp_product, operation Mode is: A*(B:0x3ffcf).
DSP Report: operator mul_16ns_7s_23_1_1_U2008/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2008/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U673/tmp_product, operation Mode is: A*(B:0x3ffdb).
DSP Report: operator mul_16ns_7s_23_1_1_U673/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U673/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2190/tmp_product, operation Mode is: A*(B:0x3ffc3).
DSP Report: operator mul_16ns_7s_23_1_1_U2190/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2190/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1335/tmp_product, operation Mode is: A*(B:0x62).
DSP Report: operator mul_16ns_8ns_23_1_1_U1335/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1335/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2318/tmp_product, operation Mode is: A*(B:0x53).
DSP Report: operator mul_16ns_8ns_23_1_1_U2318/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2318/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2950/tmp_product, operation Mode is: A*(B:0x6b).
DSP Report: operator mul_16ns_8ns_23_1_1_U2950/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2950/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1343/tmp_product, operation Mode is: A*(B:0x31).
DSP Report: operator mul_16ns_7ns_22_1_1_U1343/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1343/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1442/tmp_product, operation Mode is: A*(B:0x3b).
DSP Report: operator mul_16ns_7ns_22_1_1_U1442/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1442/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U995/tmp_product, operation Mode is: A*(B:0x163).
DSP Report: operator mul_16ns_10ns_25_1_1_U995/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U995/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2033/tmp_product, operation Mode is: A*(B:0x1d9).
DSP Report: operator mul_16ns_10ns_25_1_1_U2033/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2033/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U573/tmp_product, operation Mode is: A*(B:0x18b).
DSP Report: operator mul_16ns_10ns_25_1_1_U573/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U573/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1905/tmp_product, operation Mode is: A*(B:0x3ffb2).
DSP Report: operator mul_16ns_8s_24_1_1_U1905/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1905/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2354/tmp_product, operation Mode is: A*(B:0x3ff91).
DSP Report: operator mul_16ns_8s_24_1_1_U2354/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2354/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1576/tmp_product, operation Mode is: A*(B:0x222).
DSP Report: operator mul_16ns_11ns_26_1_1_U1576/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1576/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2828/tmp_product, operation Mode is: A*(B:0x36).
DSP Report: operator mul_16ns_7ns_22_1_1_U2828/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2828/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1951/tmp_product, operation Mode is: A*(B:0x4d).
DSP Report: operator mul_16ns_8ns_23_1_1_U1951/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1951/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2519/tmp_product, operation Mode is: A*(B:0x32).
DSP Report: operator mul_16ns_7ns_22_1_1_U2519/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2519/tmp_product.
DSP Report: Generating DSP mult_2784_reg_6506583_reg, operation Mode is: (A*(B:0xd1))'.
DSP Report: register mult_2784_reg_6506583_reg is absorbed into DSP mult_2784_reg_6506583_reg.
DSP Report: operator mul_16ns_9ns_24_1_1_U2151/tmp_product is absorbed into DSP mult_2784_reg_6506583_reg.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2632/tmp_product, operation Mode is: A*(B:0x3ffc7).
DSP Report: operator mul_16ns_7s_23_1_1_U2632/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2632/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2427/tmp_product, operation Mode is: A*(B:0xea).
DSP Report: operator mul_16ns_9ns_24_1_1_U2427/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2427/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1113/tmp_product, operation Mode is: A*(B:0x3ffc9).
DSP Report: operator mul_16ns_7s_23_1_1_U1113/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1113/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U3014/tmp_product, operation Mode is: A*(B:0x3ffd5).
DSP Report: operator mul_16ns_7s_23_1_1_U3014/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U3014/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1559/tmp_product, operation Mode is: A*(B:0x3ffcf).
DSP Report: operator mul_16ns_7s_23_1_1_U1559/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1559/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1287/tmp_product, operation Mode is: A*(B:0x3ffc3).
DSP Report: operator mul_16ns_7s_23_1_1_U1287/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1287/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1184/tmp_product, operation Mode is: A*(B:0x3ffc7).
DSP Report: operator mul_16ns_7s_23_1_1_U1184/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1184/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3062/tmp_product, operation Mode is: A*(B:0x5e).
DSP Report: operator mul_16ns_8ns_23_1_1_U3062/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3062/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1537/tmp_product, operation Mode is: A*(B:0x59).
DSP Report: operator mul_16ns_8ns_23_1_1_U1537/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1537/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2861/tmp_product, operation Mode is: A*(B:0x3ffcd).
DSP Report: operator mul_16ns_7s_23_1_1_U2861/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2861/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2029/tmp_product, operation Mode is: A*(B:0x2f).
DSP Report: operator mul_16ns_7ns_22_1_1_U2029/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2029/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1158/tmp_product, operation Mode is: A*(B:0x4a).
DSP Report: operator mul_16ns_8ns_23_1_1_U1158/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1158/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3059/tmp_product, operation Mode is: A*(B:0x5a).
DSP Report: operator mul_16ns_8ns_23_1_1_U3059/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3059/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2132/tmp_product, operation Mode is: A*(B:0x45).
DSP Report: operator mul_16ns_8ns_23_1_1_U2132/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2132/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2641/tmp_product, operation Mode is: A*(B:0x68).
DSP Report: operator mul_16ns_8ns_23_1_1_U2641/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2641/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1381/tmp_product, operation Mode is: A*(B:0x3ffc3).
DSP Report: operator mul_16ns_7s_23_1_1_U1381/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1381/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1151/tmp_product, operation Mode is: A*(B:0x3ffda).
DSP Report: operator mul_16ns_7s_23_1_1_U1151/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1151/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2647/tmp_product, operation Mode is: A*(B:0x3ffd7).
DSP Report: operator mul_16ns_7s_23_1_1_U2647/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2647/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U997/tmp_product, operation Mode is: A*(B:0x3ffdb).
DSP Report: operator mul_16ns_7s_23_1_1_U997/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U997/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U993/tmp_product, operation Mode is: A*(B:0x64).
DSP Report: operator mul_16ns_8ns_23_1_1_U993/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U993/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1998/tmp_product, operation Mode is: A*(B:0x3ffd6).
DSP Report: operator mul_16ns_7s_23_1_1_U1998/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1998/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2649/tmp_product, operation Mode is: A*(B:0x3ffc5).
DSP Report: operator mul_16ns_7s_23_1_1_U2649/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2649/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U903/tmp_product, operation Mode is: A*(B:0x59).
DSP Report: operator mul_16ns_8ns_23_1_1_U903/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U903/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1502/tmp_product, operation Mode is: A*(B:0x46).
DSP Report: operator mul_16ns_8ns_23_1_1_U1502/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1502/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1452/tmp_product, operation Mode is: A*(B:0x4d).
DSP Report: operator mul_16ns_8ns_23_1_1_U1452/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1452/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U884/tmp_product, operation Mode is: A*(B:0x32).
DSP Report: operator mul_16ns_7ns_22_1_1_U884/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U884/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1155/tmp_product, operation Mode is: A*(B:0x3a).
DSP Report: operator mul_16ns_7ns_22_1_1_U1155/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1155/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2465/tmp_product, operation Mode is: A*(B:0x36).
DSP Report: operator mul_16ns_7ns_22_1_1_U2465/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2465/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U975/tmp_product, operation Mode is: A*(B:0x38e).
DSP Report: operator mul_16ns_11ns_26_1_1_U975/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U975/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2017/tmp_product, operation Mode is: A*(B:0x2bb).
DSP Report: operator mul_16ns_11ns_26_1_1_U2017/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2017/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2035/tmp_product, operation Mode is: A*(B:0x28a).
DSP Report: operator mul_16ns_11ns_26_1_1_U2035/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2035/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2475/tmp_product, operation Mode is: A*(B:0xbb).
DSP Report: operator mul_16ns_9ns_24_1_1_U2475/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2475/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3117/tmp_product, operation Mode is: A*(B:0xd2).
DSP Report: operator mul_16ns_9ns_24_1_1_U3117/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3117/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U560/tmp_product, operation Mode is: A*(B:0x3ffd4).
DSP Report: operator mul_16ns_7s_23_1_1_U560/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U560/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2668/tmp_product, operation Mode is: A*(B:0x8c).
DSP Report: operator mul_16ns_9ns_24_1_1_U2668/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2668/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2615/tmp_product, operation Mode is: A*(B:0x3ffc3).
DSP Report: operator mul_16ns_7s_23_1_1_U2615/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2615/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1872/tmp_product, operation Mode is: A*(B:0x77).
DSP Report: operator mul_16ns_8ns_23_1_1_U1872/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1872/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2645/tmp_product, operation Mode is: A*(B:0x3ffcf).
DSP Report: operator mul_16ns_7s_23_1_1_U2645/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2645/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2843/tmp_product, operation Mode is: A*(B:0x3ffd5).
DSP Report: operator mul_16ns_7s_23_1_1_U2843/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2843/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2691/tmp_product, operation Mode is: A*(B:0x56).
DSP Report: operator mul_16ns_8ns_23_1_1_U2691/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2691/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1389/tmp_product, operation Mode is: A*(B:0x5f).
DSP Report: operator mul_16ns_8ns_23_1_1_U1389/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1389/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2610/tmp_product, operation Mode is: A*(B:0x74).
DSP Report: operator mul_16ns_8ns_23_1_1_U2610/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2610/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1682/tmp_product, operation Mode is: A*(B:0x27).
DSP Report: operator mul_16ns_7ns_22_1_1_U1682/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1682/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1354/tmp_product, operation Mode is: A*(B:0x34).
DSP Report: operator mul_16ns_7ns_22_1_1_U1354/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1354/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2398/tmp_product, operation Mode is: A*(B:0x35).
DSP Report: operator mul_16ns_7ns_22_1_1_U2398/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2398/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1610/tmp_product, operation Mode is: A*(B:0x6e).
DSP Report: operator mul_16ns_8ns_23_1_1_U1610/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1610/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1866/tmp_product, operation Mode is: A*(B:0x61).
DSP Report: operator mul_16ns_8ns_23_1_1_U1866/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1866/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1672/tmp_product, operation Mode is: A*(B:0x3ffce).
DSP Report: operator mul_16ns_7s_23_1_1_U1672/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1672/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2362/tmp_product, operation Mode is: A*(B:0x52).
DSP Report: operator mul_16ns_8ns_23_1_1_U2362/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2362/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2608/tmp_product, operation Mode is: A*(B:0x5b).
DSP Report: operator mul_16ns_8ns_23_1_1_U2608/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2608/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U980/tmp_product, operation Mode is: A*(B:0x52).
DSP Report: operator mul_16ns_8ns_23_1_1_U980/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U980/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2657/tmp_product, operation Mode is: A*(B:0x76).
DSP Report: operator mul_16ns_8ns_23_1_1_U2657/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2657/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U822/tmp_product, operation Mode is: A*(B:0x4e).
DSP Report: operator mul_16ns_8ns_23_1_1_U822/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U822/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U688/tmp_product, operation Mode is: A*(B:0x46).
DSP Report: operator mul_16ns_8ns_23_1_1_U688/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U688/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U1971/tmp_product, operation Mode is: A*(B:0x3fa5c).
DSP Report: operator mul_16ns_12s_28_1_1_U1971/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U1971/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1539/tmp_product, operation Mode is: A*(B:0x333).
DSP Report: operator mul_16ns_11ns_26_1_1_U1539/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1539/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U796/tmp_product, operation Mode is: A*(B:0x3ffb3).
DSP Report: operator mul_16ns_8s_24_1_1_U796/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U796/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1701/tmp_product, operation Mode is: A*(B:0x3ffaf).
DSP Report: operator mul_16ns_8s_24_1_1_U1701/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1701/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U701/tmp_product, operation Mode is: A*(B:0x3ffa2).
DSP Report: operator mul_16ns_8s_24_1_1_U701/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U701/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2334/tmp_product, operation Mode is: A*(B:0x3ff8f).
DSP Report: operator mul_16ns_8s_24_1_1_U2334/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2334/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1817/tmp_product, operation Mode is: A*(B:0x86).
DSP Report: operator mul_16ns_9ns_24_1_1_U1817/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1817/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1726/tmp_product, operation Mode is: A*(B:0x3ff9b).
DSP Report: operator mul_16ns_8s_24_1_1_U1726/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1726/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1884/tmp_product, operation Mode is: A*(B:0x6d).
DSP Report: operator mul_16ns_8ns_23_1_1_U1884/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1884/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1326/tmp_product, operation Mode is: A*(B:0x73).
DSP Report: operator mul_16ns_8ns_23_1_1_U1326/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1326/tmp_product.
DSP Report: Generating DSP add_ln58_3757_fu_35996768_p2, operation Mode is: C+A*(B:0x8a).
DSP Report: operator add_ln58_3757_fu_35996768_p2 is absorbed into DSP add_ln58_3757_fu_35996768_p2.
DSP Report: operator mul_16ns_9ns_24_1_1_U1453/tmp_product is absorbed into DSP add_ln58_3757_fu_35996768_p2.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1875/tmp_product, operation Mode is: A*(B:0x74).
DSP Report: operator mul_16ns_8ns_23_1_1_U1875/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1875/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2293/tmp_product, operation Mode is: A*(B:0x3ffa6).
DSP Report: operator mul_16ns_8s_24_1_1_U2293/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2293/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1836/tmp_product, operation Mode is: A*(B:0x3ffa6).
DSP Report: operator mul_16ns_8s_24_1_1_U1836/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1836/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U714/tmp_product, operation Mode is: A*(B:0x3ffb7).
DSP Report: operator mul_16ns_8s_24_1_1_U714/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U714/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2881/tmp_product, operation Mode is: A*(B:0x3ff91).
DSP Report: operator mul_16ns_8s_24_1_1_U2881/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2881/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1307/tmp_product, operation Mode is: A*(B:0x85).
DSP Report: operator mul_16ns_9ns_24_1_1_U1307/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1307/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2313/tmp_product, operation Mode is: A*(B:0xa2).
DSP Report: operator mul_16ns_9ns_24_1_1_U2313/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2313/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3155/tmp_product, operation Mode is: A*(B:0xc2).
DSP Report: operator mul_16ns_9ns_24_1_1_U3155/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3155/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2953/tmp_product, operation Mode is: A*(B:0xa1).
DSP Report: operator mul_16ns_9ns_24_1_1_U2953/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2953/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U630/tmp_product, operation Mode is: A*(B:0xae).
DSP Report: operator mul_16ns_9ns_24_1_1_U630/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U630/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U751/tmp_product, operation Mode is: A*(B:0x92).
DSP Report: operator mul_16ns_9ns_24_1_1_U751/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U751/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2198/tmp_product, operation Mode is: A*(B:0x8e).
DSP Report: operator mul_16ns_9ns_24_1_1_U2198/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2198/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U721/tmp_product, operation Mode is: A*(B:0xd0).
DSP Report: operator mul_16ns_9ns_24_1_1_U721/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U721/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2026/tmp_product, operation Mode is: A*(B:0xda).
DSP Report: operator mul_16ns_9ns_24_1_1_U2026/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2026/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1506/tmp_product, operation Mode is: A*(B:0x92).
DSP Report: operator mul_16ns_9ns_24_1_1_U1506/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1506/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1345/tmp_product, operation Mode is: A*(B:0x87).
DSP Report: operator mul_16ns_9ns_24_1_1_U1345/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1345/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1461/tmp_product, operation Mode is: A*(B:0x8c).
DSP Report: operator mul_16ns_9ns_24_1_1_U1461/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1461/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1056/tmp_product, operation Mode is: A*(B:0x3ff91).
DSP Report: operator mul_16ns_8s_24_1_1_U1056/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1056/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2145/tmp_product, operation Mode is: A*(B:0x3ffb7).
DSP Report: operator mul_16ns_8s_24_1_1_U2145/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2145/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U929/tmp_product, operation Mode is: A*(B:0x3ffae).
DSP Report: operator mul_16ns_8s_24_1_1_U929/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U929/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1649/tmp_product, operation Mode is: A*(B:0x3ffbb).
DSP Report: operator mul_16ns_8s_24_1_1_U1649/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1649/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1208/tmp_product, operation Mode is: A*(B:0x141).
DSP Report: operator mul_16ns_10ns_25_1_1_U1208/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1208/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2805/tmp_product, operation Mode is: A*(B:0x3ffcd).
DSP Report: operator mul_16ns_7s_23_1_1_U2805/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2805/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U650/tmp_product, operation Mode is: A*(B:0xf7).
DSP Report: operator mul_16ns_9ns_24_1_1_U650/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U650/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U618/tmp_product, operation Mode is: A*(B:0x3ff96).
DSP Report: operator mul_16ns_8s_24_1_1_U618/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U618/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2987/tmp_product, operation Mode is: A*(B:0x109).
DSP Report: operator mul_16ns_10ns_25_1_1_U2987/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2987/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2319/tmp_product, operation Mode is: A*(B:0x5a).
DSP Report: operator mul_16ns_8ns_23_1_1_U2319/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2319/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2911/tmp_product, operation Mode is: A*(B:0x5a).
DSP Report: operator mul_16ns_8ns_23_1_1_U2911/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2911/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2348/tmp_product, operation Mode is: A*(B:0x45).
DSP Report: operator mul_16ns_8ns_23_1_1_U2348/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2348/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2539/tmp_product, operation Mode is: A*(B:0x7b).
DSP Report: operator mul_16ns_8ns_23_1_1_U2539/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2539/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2312/tmp_product, operation Mode is: A*(B:0x47).
DSP Report: operator mul_16ns_8ns_23_1_1_U2312/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2312/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2816/tmp_product, operation Mode is: A*(B:0x79).
DSP Report: operator mul_16ns_8ns_23_1_1_U2816/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2816/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U503/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_16ns_6s_22_1_1_U503/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U503/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U842/tmp_product, operation Mode is: A*(B:0x56).
DSP Report: operator mul_16ns_8ns_23_1_1_U842/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U842/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3064/tmp_product, operation Mode is: A*(B:0x4a).
DSP Report: operator mul_16ns_8ns_23_1_1_U3064/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3064/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U914/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_16ns_6s_22_1_1_U914/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U914/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2960/tmp_product, operation Mode is: A*(B:0x63).
DSP Report: operator mul_16ns_8ns_23_1_1_U2960/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2960/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1613/tmp_product, operation Mode is: A*(B:0x65).
DSP Report: operator mul_16ns_8ns_23_1_1_U1613/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1613/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U757/tmp_product, operation Mode is: A*(B:0x53).
DSP Report: operator mul_16ns_8ns_23_1_1_U757/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U757/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2796/tmp_product, operation Mode is: A*(B:0x5a).
DSP Report: operator mul_16ns_8ns_23_1_1_U2796/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2796/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U772/tmp_product, operation Mode is: A*(B:0x43).
DSP Report: operator mul_16ns_8ns_23_1_1_U772/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U772/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U717/tmp_product, operation Mode is: A*(B:0x3a).
DSP Report: operator mul_16ns_7ns_22_1_1_U717/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U717/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2834/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_16ns_6s_22_1_1_U2834/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2834/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1801/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_16ns_6s_22_1_1_U1801/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1801/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2780/tmp_product, operation Mode is: A*(B:0x29).
DSP Report: operator mul_16ns_7ns_22_1_1_U2780/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2780/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1635/tmp_product, operation Mode is: A*(B:0x2c).
DSP Report: operator mul_16ns_7ns_22_1_1_U1635/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1635/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1944/tmp_product, operation Mode is: A*(B:0x3ffc6).
DSP Report: operator mul_16ns_7s_23_1_1_U1944/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1944/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1654/tmp_product, operation Mode is: A*(B:0x92).
DSP Report: operator mul_16ns_9ns_24_1_1_U1654/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1654/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1091/tmp_product, operation Mode is: A*(B:0xe9).
DSP Report: operator mul_16ns_9ns_24_1_1_U1091/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1091/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U988/tmp_product, operation Mode is: A*(B:0xf5).
DSP Report: operator mul_16ns_9ns_24_1_1_U988/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U988/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3001/tmp_product, operation Mode is: A*(B:0xb7).
DSP Report: operator mul_16ns_9ns_24_1_1_U3001/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3001/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1177/tmp_product, operation Mode is: A*(B:0xd5).
DSP Report: operator mul_16ns_9ns_24_1_1_U1177/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1177/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1862/tmp_product, operation Mode is: A*(B:0x3ffb3).
DSP Report: operator mul_16ns_8s_24_1_1_U1862/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1862/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U628/tmp_product, operation Mode is: A*(B:0x3ff83).
DSP Report: operator mul_16ns_8s_24_1_1_U628/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U628/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1096/tmp_product, operation Mode is: A*(B:0x3ffae).
DSP Report: operator mul_16ns_8s_24_1_1_U1096/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1096/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3076/tmp_product, operation Mode is: A*(B:0x3ffba).
DSP Report: operator mul_16ns_8s_24_1_1_U3076/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3076/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1353/tmp_product, operation Mode is: A*(B:0x3ffaa).
DSP Report: operator mul_16ns_8s_24_1_1_U1353/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1353/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1904/tmp_product, operation Mode is: A*(B:0x3fe78).
DSP Report: operator mul_16ns_10s_26_1_1_U1904/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1904/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2135/tmp_product, operation Mode is: A*(B:0x3ff6f).
DSP Report: operator mul_16ns_9s_25_1_1_U2135/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2135/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1388/tmp_product, operation Mode is: A*(B:0x3fe4b).
DSP Report: operator mul_16ns_10s_26_1_1_U1388/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1388/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U735/tmp_product, operation Mode is: A*(B:0x2cf).
DSP Report: operator mul_16ns_11ns_26_1_1_U735/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U735/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1693/tmp_product, operation Mode is: A*(B:0x3ff83).
DSP Report: operator mul_16ns_8s_24_1_1_U1693/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1693/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1373/tmp_product, operation Mode is: A*(B:0x3ff85).
DSP Report: operator mul_16ns_8s_24_1_1_U1373/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1373/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1694/tmp_product, operation Mode is: A*(B:0x3ffab).
DSP Report: operator mul_16ns_8s_24_1_1_U1694/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1694/tmp_product.
DSP Report: Generating DSP mul_16ns_5ns_20_1_1_U2513/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_16ns_5ns_20_1_1_U2513/tmp_product is absorbed into DSP mul_16ns_5ns_20_1_1_U2513/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2445/tmp_product, operation Mode is: A*(B:0x25).
DSP Report: operator mul_16ns_7ns_22_1_1_U2445/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2445/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1662/tmp_product, operation Mode is: A*(B:0x31).
DSP Report: operator mul_16ns_7ns_22_1_1_U1662/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1662/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1708/tmp_product, operation Mode is: A*(B:0x35).
DSP Report: operator mul_16ns_7ns_22_1_1_U1708/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1708/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U786/tmp_product, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_16ns_6s_22_1_1_U786/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U786/tmp_product.
DSP Report: register mul_16ns_6s_22_1_1_U786/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U786/tmp_product.
DSP Report: operator mul_16ns_6s_22_1_1_U786/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U786/tmp_product.
DSP Report: Generating DSP mul_16ns_5ns_20_1_1_U2855/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_16ns_5ns_20_1_1_U2855/tmp_product is absorbed into DSP mul_16ns_5ns_20_1_1_U2855/tmp_product.
DSP Report: Generating DSP mul_ln73_2218_reg_6507245_reg, operation Mode is: (A*(B:0x3ffcd))'.
DSP Report: register mul_ln73_2218_reg_6507245_reg is absorbed into DSP mul_ln73_2218_reg_6507245_reg.
DSP Report: operator mul_16ns_7s_23_1_1_U2109/tmp_product is absorbed into DSP mul_ln73_2218_reg_6507245_reg.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2535/tmp_product, operation Mode is: A*(B:0x128).
DSP Report: operator mul_16ns_10ns_25_1_1_U2535/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2535/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1902/tmp_product, operation Mode is: A*(B:0x119).
DSP Report: operator mul_16ns_10ns_25_1_1_U1902/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1902/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2352/tmp_product, operation Mode is: A*(B:0x63).
DSP Report: operator mul_16ns_8ns_23_1_1_U2352/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2352/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3015/tmp_product, operation Mode is: A*(B:0x63).
DSP Report: operator mul_16ns_8ns_23_1_1_U3015/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3015/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1570/tmp_product, operation Mode is: A*(B:0x5b).
DSP Report: operator mul_16ns_8ns_23_1_1_U1570/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1570/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U753/tmp_product, operation Mode is: A*(B:0x3ffd1).
DSP Report: operator mul_16ns_7s_23_1_1_U753/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U753/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1552/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_16ns_6s_22_1_1_U1552/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1552/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1658/tmp_product, operation Mode is: A*(B:0x6e).
DSP Report: operator mul_16ns_8ns_23_1_1_U1658/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1658/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1424/tmp_product, operation Mode is: A*(B:0x69).
DSP Report: operator mul_16ns_8ns_23_1_1_U1424/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1424/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2100/tmp_product, operation Mode is: A*(B:0x3ffb6).
DSP Report: operator mul_16ns_8s_24_1_1_U2100/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2100/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1277/tmp_product, operation Mode is: A*(B:0x3ffa2).
DSP Report: operator mul_16ns_8s_24_1_1_U1277/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1277/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2831/tmp_product, operation Mode is: A*(B:0x3d).
DSP Report: operator mul_16ns_7ns_22_1_1_U2831/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2831/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U594/tmp_product, operation Mode is: A*(B:0x55).
DSP Report: operator mul_16ns_8ns_23_1_1_U594/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U594/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U663/tmp_product, operation Mode is: A*(B:0x2a).
DSP Report: operator mul_16ns_7ns_22_1_1_U663/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U663/tmp_product.
DSP Report: Generating DSP mult_2490_reg_6507384_reg, operation Mode is: (A*(B:0x3ffc6))'.
DSP Report: register mult_2490_reg_6507384_reg is absorbed into DSP mult_2490_reg_6507384_reg.
DSP Report: operator mul_16ns_7s_23_1_1_U3087/tmp_product is absorbed into DSP mult_2490_reg_6507384_reg.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2611/tmp_product, operation Mode is: A*(B:0xeb).
DSP Report: operator mul_16ns_9ns_24_1_1_U2611/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2611/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2680/tmp_product, operation Mode is: A*(B:0x3ffc6).
DSP Report: operator mul_16ns_7s_23_1_1_U2680/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2680/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2757/tmp_product, operation Mode is: A*(B:0x3ffc3).
DSP Report: operator mul_16ns_7s_23_1_1_U2757/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2757/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2252/tmp_product, operation Mode is: A*(B:0x3ffc9).
DSP Report: operator mul_16ns_7s_23_1_1_U2252/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2252/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1553/tmp_product, operation Mode is: A*(B:0x2c).
DSP Report: operator mul_16ns_7ns_22_1_1_U1553/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1553/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2425/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_16ns_6s_22_1_1_U2425/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2425/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2021/tmp_product, operation Mode is: A*(B:0x2a).
DSP Report: operator mul_16ns_7ns_22_1_1_U2021/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2021/tmp_product.
DSP Report: Generating DSP mult_3273_reg_6507695_reg, operation Mode is: (A*(B:0x37))'.
DSP Report: register mult_3273_reg_6507695_reg is absorbed into DSP mult_3273_reg_6507695_reg.
DSP Report: operator mul_16ns_7ns_22_1_1_U724/tmp_product is absorbed into DSP mult_3273_reg_6507695_reg.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2370/tmp_product, operation Mode is: A*(B:0x3ff8f).
DSP Report: operator mul_16ns_8s_24_1_1_U2370/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2370/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2637/tmp_product, operation Mode is: A*(B:0x18a).
DSP Report: operator mul_16ns_10ns_25_1_1_U2637/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2637/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2675/tmp_product, operation Mode is: A*(B:0x4a).
DSP Report: operator mul_16ns_8ns_23_1_1_U2675/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2675/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2945/tmp_product, operation Mode is: A*(B:0x2b).
DSP Report: operator mul_16ns_7ns_22_1_1_U2945/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2945/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U647/tmp_product, operation Mode is: A*(B:0x3ffbb).
DSP Report: operator mul_16ns_8s_24_1_1_U647/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U647/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U818/tmp_product, operation Mode is: A*(B:0x3ff9f).
DSP Report: operator mul_16ns_8s_24_1_1_U818/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U818/tmp_product.
DSP Report: Generating DSP mult_3275_reg_6507699_reg, operation Mode is: (A*(B:0x9b))'.
DSP Report: register mult_3275_reg_6507699_reg is absorbed into DSP mult_3275_reg_6507699_reg.
DSP Report: operator mul_16ns_9ns_24_1_1_U1742/tmp_product is absorbed into DSP mult_3275_reg_6507699_reg.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2542/tmp_product, operation Mode is: A*(B:0x3ffb3).
DSP Report: operator mul_16ns_8s_24_1_1_U2542/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2542/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2429/tmp_product, operation Mode is: A*(B:0x3ffa3).
DSP Report: operator mul_16ns_8s_24_1_1_U2429/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2429/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2409/tmp_product, operation Mode is: A*(B:0x3a).
DSP Report: operator mul_16ns_7ns_22_1_1_U2409/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2409/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U722/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_16ns_6s_22_1_1_U722/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U722/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1936/tmp_product, operation Mode is: A*(B:0x3ffc7).
DSP Report: operator mul_16ns_7s_23_1_1_U1936/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1936/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U496/tmp_product, operation Mode is: A*(B:0x2c).
DSP Report: operator mul_16ns_7ns_22_1_1_U496/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U496/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2585/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_16ns_6ns_21_1_1_U2585/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2585/tmp_product.
DSP Report: Generating DSP mult_2983_reg_6507679_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mult_2983_reg_6507679_reg is absorbed into DSP mult_2983_reg_6507679_reg.
DSP Report: operator mul_16ns_5ns_20_1_1_U1739/tmp_product is absorbed into DSP mult_2983_reg_6507679_reg.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1227/tmp_product, operation Mode is: A*(B:0x26).
DSP Report: operator mul_16ns_7ns_22_1_1_U1227/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1227/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1457/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_16ns_6s_22_1_1_U1457/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1457/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U3143/tmp_product, operation Mode is: A*(B:0x32).
DSP Report: operator mul_16ns_7ns_22_1_1_U3143/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U3143/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2034/tmp_product, operation Mode is: A*(B:0x39).
DSP Report: operator mul_16ns_7ns_22_1_1_U2034/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2034/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2688/tmp_product, operation Mode is: A*(B:0x27).
DSP Report: operator mul_16ns_7ns_22_1_1_U2688/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2688/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U930/tmp_product, operation Mode is: A*(B:0x27).
DSP Report: operator mul_16ns_7ns_22_1_1_U930/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U930/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1380/tmp_product, operation Mode is: A*(B:0x3ff50).
DSP Report: operator mul_16ns_9s_25_1_1_U1380/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1380/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3157/tmp_product, operation Mode is: A*(B:0x3ffb9).
DSP Report: operator mul_16ns_8s_24_1_1_U3157/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3157/tmp_product.
DSP Report: Generating DSP mul_ln73_2295_reg_6507683_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_ln73_2295_reg_6507683_reg is absorbed into DSP mul_ln73_2295_reg_6507683_reg.
DSP Report: operator mul_16ns_6ns_21_1_1_U2262/tmp_product is absorbed into DSP mul_ln73_2295_reg_6507683_reg.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2301/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_16ns_6ns_21_1_1_U2301/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2301/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U866/tmp_product, operation Mode is: A2*(B:0x1d).
DSP Report: register mul_16ns_6ns_21_1_1_U866/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U866/tmp_product.
DSP Report: operator mul_16ns_6ns_21_1_1_U866/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U866/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U3098/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_16ns_6ns_21_1_1_U3098/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U3098/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1807/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_16ns_6ns_21_1_1_U1807/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1807/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U3135/tmp_product, operation Mode is: A*(B:0x2d).
DSP Report: operator mul_16ns_7ns_22_1_1_U3135/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U3135/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U690/tmp_product, operation Mode is: A*(B:0x2a).
DSP Report: operator mul_16ns_7ns_22_1_1_U690/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U690/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1786/tmp_product, operation Mode is: A2*(B:0x26).
DSP Report: register mul_16ns_7ns_22_1_1_U1786/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1786/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U1786/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1786/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1462/tmp_product, operation Mode is: A*(B:0x3ffca).
DSP Report: operator mul_16ns_7s_23_1_1_U1462/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1462/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1794/tmp_product, operation Mode is: A*(B:0x3ffc6).
DSP Report: operator mul_16ns_7s_23_1_1_U1794/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1794/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2210/tmp_product, operation Mode is: A*(B:0x3ffd3).
DSP Report: operator mul_16ns_7s_23_1_1_U2210/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2210/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1898/tmp_product, operation Mode is: A*(B:0x3ffdd).
DSP Report: operator mul_16ns_7s_23_1_1_U1898/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1898/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1785/tmp_product, operation Mode is: A*(B:0x3ffa6).
DSP Report: operator mul_16ns_8s_24_1_1_U1785/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1785/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U708/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_16ns_6ns_21_1_1_U708/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U708/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2922/tmp_product, operation Mode is: A*(B:0x64).
DSP Report: operator mul_16ns_8ns_23_1_1_U2922/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2922/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2556/tmp_product, operation Mode is: A*(B:0x4b).
DSP Report: operator mul_16ns_8ns_23_1_1_U2556/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2556/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1046/tmp_product, operation Mode is: A*(B:0x5f).
DSP Report: operator mul_16ns_8ns_23_1_1_U1046/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1046/tmp_product.
DSP Report: Generating DSP mult_2908_reg_6507671_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mult_2908_reg_6507671_reg is absorbed into DSP mult_2908_reg_6507671_reg.
DSP Report: operator mul_16ns_6s_22_1_1_U2242/tmp_product is absorbed into DSP mult_2908_reg_6507671_reg.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1293/tmp_product, operation Mode is: A*(B:0x2d).
DSP Report: operator mul_16ns_7ns_22_1_1_U1293/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1293/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U746/tmp_product, operation Mode is: A*(B:0x26).
DSP Report: operator mul_16ns_7ns_22_1_1_U746/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U746/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2385/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_16ns_6s_22_1_1_U2385/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2385/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U3058/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_16ns_6s_22_1_1_U3058/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U3058/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U621/tmp_product, operation Mode is: A*(B:0x2e).
DSP Report: operator mul_16ns_7ns_22_1_1_U621/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U621/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U684/tmp_product, operation Mode is: A*(B:0x25).
DSP Report: operator mul_16ns_7ns_22_1_1_U684/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U684/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2441/tmp_product, operation Mode is: A*(B:0x92).
DSP Report: operator mul_16ns_9ns_24_1_1_U2441/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2441/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2654/tmp_product, operation Mode is: A*(B:0x46).
DSP Report: operator mul_16ns_8ns_23_1_1_U2654/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2654/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1123/tmp_product, operation Mode is: A*(B:0x61).
DSP Report: operator mul_16ns_8ns_23_1_1_U1123/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1123/tmp_product.
DSP Report: Generating DSP mult_2867_reg_6507182_reg, operation Mode is: (A*(B:0x3ffd2))'.
DSP Report: register mult_2867_reg_6507182_reg is absorbed into DSP mult_2867_reg_6507182_reg.
DSP Report: operator mul_16ns_7s_23_1_1_U1444/tmp_product is absorbed into DSP mult_2867_reg_6507182_reg.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2224/tmp_product, operation Mode is: A*(B:0x3ffd5).
DSP Report: operator mul_16ns_7s_23_1_1_U2224/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2224/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2940/tmp_product, operation Mode is: A*(B:0x3ffcf).
DSP Report: operator mul_16ns_7s_23_1_1_U2940/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2940/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2951/tmp_product, operation Mode is: A2*(B:0x5b).
DSP Report: register mul_16ns_8ns_23_1_1_U2951/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2951/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U2951/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2951/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U682/tmp_product, operation Mode is: A*(B:0x5a).
DSP Report: operator mul_16ns_8ns_23_1_1_U682/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U682/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2357/tmp_product, operation Mode is: A2*(B:0x3ff1b).
DSP Report: register mul_16ns_9s_25_1_1_U2357/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2357/tmp_product.
DSP Report: operator mul_16ns_9s_25_1_1_U2357/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2357/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U561/tmp_product, operation Mode is: A2*(B:0x215).
DSP Report: register mul_16ns_11ns_26_1_1_U561/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U561/tmp_product.
DSP Report: operator mul_16ns_11ns_26_1_1_U561/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U561/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1186/tmp_product, operation Mode is: A*(B:0x3ff75).
DSP Report: operator mul_16ns_9s_25_1_1_U1186/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1186/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1036/tmp_product, operation Mode is: A*(B:0x3ff76).
DSP Report: operator mul_16ns_9s_25_1_1_U1036/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1036/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3123/tmp_product, operation Mode is: A*(B:0x3ff11).
DSP Report: operator mul_16ns_9s_25_1_1_U3123/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3123/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1721/tmp_product, operation Mode is: A*(B:0x37).
DSP Report: operator mul_16ns_7ns_22_1_1_U1721/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1721/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2667/tmp_product, operation Mode is: A*(B:0x3fdb9).
DSP Report: operator mul_16ns_11s_27_1_1_U2667/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2667/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1340/tmp_product, operation Mode is: A*(B:0x3fde4).
DSP Report: operator mul_16ns_11s_27_1_1_U1340/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1340/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U584/tmp_product, operation Mode is: A*(B:0x3fc97).
DSP Report: operator mul_16ns_11s_27_1_1_U584/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U584/tmp_product.
DSP Report: Generating DSP mult_1538_reg_6506862_reg, operation Mode is: (A*(B:0x3fecd))'.
DSP Report: register mult_1538_reg_6506862_reg is absorbed into DSP mult_1538_reg_6506862_reg.
DSP Report: operator mul_16ns_10s_26_1_1_U2307/tmp_product is absorbed into DSP mult_1538_reg_6506862_reg.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1741/tmp_product, operation Mode is: A*(B:0x3fea3).
DSP Report: operator mul_16ns_10s_26_1_1_U1741/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1741/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U540/tmp_product, operation Mode is: A*(B:0x3fe5c).
DSP Report: operator mul_16ns_10s_26_1_1_U540/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U540/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2219/tmp_product, operation Mode is: A*(B:0x3ff39).
DSP Report: operator mul_16ns_9s_25_1_1_U2219/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2219/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2516/tmp_product, operation Mode is: A*(B:0x13d).
DSP Report: operator mul_16ns_10ns_25_1_1_U2516/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2516/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1404/tmp_product, operation Mode is: A*(B:0x17a).
DSP Report: operator mul_16ns_10ns_25_1_1_U1404/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1404/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3112/tmp_product, operation Mode is: A2*(B:0x1a4).
DSP Report: register mul_16ns_10ns_25_1_1_U3112/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3112/tmp_product.
DSP Report: operator mul_16ns_10ns_25_1_1_U3112/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3112/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1439/tmp_product, operation Mode is: A*(B:0x19f).
DSP Report: operator mul_16ns_10ns_25_1_1_U1439/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1439/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U531/tmp_product, operation Mode is: A*(B:0x175).
DSP Report: operator mul_16ns_10ns_25_1_1_U531/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U531/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1812/tmp_product, operation Mode is: A*(B:0x8e).
DSP Report: operator mul_16ns_9ns_24_1_1_U1812/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1812/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1864/tmp_product, operation Mode is: A*(B:0x3ffa6).
DSP Report: operator mul_16ns_8s_24_1_1_U1864/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1864/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U674/tmp_product, operation Mode is: A*(B:0x3ffbb).
DSP Report: operator mul_16ns_8s_24_1_1_U674/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U674/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U513/tmp_product, operation Mode is: A*(B:0x3ffb5).
DSP Report: operator mul_16ns_8s_24_1_1_U513/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U513/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U668/tmp_product, operation Mode is: A*(B:0x3ffa9).
DSP Report: operator mul_16ns_8s_24_1_1_U668/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U668/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1646/tmp_product, operation Mode is: A*(B:0x3ffb7).
DSP Report: operator mul_16ns_8s_24_1_1_U1646/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1646/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U716/tmp_product, operation Mode is: A*(B:0x3ffb6).
DSP Report: operator mul_16ns_8s_24_1_1_U716/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U716/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U750/tmp_product, operation Mode is: A*(B:0x3ffa9).
DSP Report: operator mul_16ns_8s_24_1_1_U750/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U750/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U931/tmp_product, operation Mode is: A*(B:0x3ffb2).
DSP Report: operator mul_16ns_8s_24_1_1_U931/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U931/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1375/tmp_product, operation Mode is: A*(B:0x3ffa9).
DSP Report: operator mul_16ns_8s_24_1_1_U1375/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1375/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1253/tmp_product, operation Mode is: A''*(B:0x3ff34).
DSP Report: register mul_16ns_9s_25_1_1_U1253/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1253/tmp_product.
DSP Report: register mul_16ns_9s_25_1_1_U1253/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1253/tmp_product.
DSP Report: operator mul_16ns_9s_25_1_1_U1253/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1253/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2248/tmp_product, operation Mode is: A*(B:0x3ff09).
DSP Report: operator mul_16ns_9s_25_1_1_U2248/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2248/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2041/tmp_product, operation Mode is: A*(B:0x3ff2b).
DSP Report: operator mul_16ns_9s_25_1_1_U2041/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2041/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2310/tmp_product, operation Mode is: A*(B:0x121).
DSP Report: operator mul_16ns_10ns_25_1_1_U2310/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2310/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U1982/tmp_product, operation Mode is: A*(B:0x1ab).
DSP Report: operator mul_16ns_10ns_25_1_1_U1982/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U1982/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1942/tmp_product, operation Mode is: A2*(B:0x3fced).
DSP Report: register mul_16ns_11s_27_1_1_U1942/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1942/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U1942/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1942/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1636/tmp_product, operation Mode is: A*(B:0x207).
DSP Report: operator mul_16ns_11ns_26_1_1_U1636/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1636/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U509/tmp_product, operation Mode is: A''*(B:0x3fefb).
DSP Report: register mul_16ns_10s_26_1_1_U509/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U509/tmp_product.
DSP Report: register mul_16ns_10s_26_1_1_U509/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U509/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U509/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U509/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U1906/tmp_product, operation Mode is: A*(B:0x20d).
DSP Report: operator mul_16ns_11ns_26_1_1_U1906/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U1906/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3035/tmp_product, operation Mode is: A*(B:0x19d).
DSP Report: operator mul_16ns_10ns_25_1_1_U3035/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3035/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2607/tmp_product, operation Mode is: A*(B:0x3ff6a).
DSP Report: operator mul_16ns_9s_25_1_1_U2607/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2607/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U1967/tmp_product, operation Mode is: A*(B:0xa1).
DSP Report: operator mul_16ns_9ns_24_1_1_U1967/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U1967/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2537/tmp_product, operation Mode is: A*(B:0x86).
DSP Report: operator mul_16ns_9ns_24_1_1_U2537/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2537/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2614/tmp_product, operation Mode is: A*(B:0xbd).
DSP Report: operator mul_16ns_9ns_24_1_1_U2614/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2614/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U525/tmp_product, operation Mode is: A*(B:0x9a).
DSP Report: operator mul_16ns_9ns_24_1_1_U525/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U525/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1660/tmp_product, operation Mode is: A*(B:0x3b).
DSP Report: operator mul_16ns_7ns_22_1_1_U1660/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1660/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1469/tmp_product, operation Mode is: A*(B:0x25).
DSP Report: operator mul_16ns_7ns_22_1_1_U1469/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1469/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U583/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_16ns_6s_22_1_1_U583/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U583/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U875/tmp_product, operation Mode is: A*(B:0x34).
DSP Report: operator mul_16ns_7ns_22_1_1_U875/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U875/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2562/tmp_product, operation Mode is: A*(B:0x3ffa9).
DSP Report: operator mul_16ns_8s_24_1_1_U2562/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2562/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3145/tmp_product, operation Mode is: A*(B:0x3ff8a).
DSP Report: operator mul_16ns_8s_24_1_1_U3145/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3145/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2938/tmp_product, operation Mode is: A*(B:0x3ffb3).
DSP Report: operator mul_16ns_8s_24_1_1_U2938/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2938/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U680/tmp_product, operation Mode is: A*(B:0x3ff94).
DSP Report: operator mul_16ns_8s_24_1_1_U680/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U680/tmp_product.
DSP Report: Generating DSP mult_1378_reg_6507612_reg, operation Mode is: (A*(B:0xc2))'.
DSP Report: register mult_1378_reg_6507612_reg is absorbed into DSP mult_1378_reg_6507612_reg.
DSP Report: operator mul_16ns_9ns_24_1_1_U1759/tmp_product is absorbed into DSP mult_1378_reg_6507612_reg.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1822/tmp_product, operation Mode is: A*(B:0x3feb8).
DSP Report: operator mul_16ns_10s_26_1_1_U1822/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1822/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U512/tmp_product, operation Mode is: A*(B:0x3fe69).
DSP Report: operator mul_16ns_10s_26_1_1_U512/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U512/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1634/tmp_product, operation Mode is: A*(B:0x3fea4).
DSP Report: operator mul_16ns_10s_26_1_1_U1634/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1634/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U985/tmp_product, operation Mode is: A*(B:0x3fe1e).
DSP Report: operator mul_16ns_10s_26_1_1_U985/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U985/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2468/tmp_product, operation Mode is: A*(B:0x3ffdd).
DSP Report: operator mul_16ns_7s_23_1_1_U2468/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2468/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U972/tmp_product, operation Mode is: A''*(B:0xce).
DSP Report: register mul_16ns_9ns_24_1_1_U972/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U972/tmp_product.
DSP Report: register mul_16ns_9ns_24_1_1_U972/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U972/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U972/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U972/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2174/tmp_product, operation Mode is: A*(B:0x3ffb7).
DSP Report: operator mul_16ns_8s_24_1_1_U2174/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2174/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1459/tmp_product, operation Mode is: A*(B:0x3ffba).
DSP Report: operator mul_16ns_8s_24_1_1_U1459/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1459/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U2623/tmp_product, operation Mode is: A*(B:0xa3).
DSP Report: operator mul_16ns_9ns_24_1_1_U2623/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U2623/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U774/tmp_product, operation Mode is: A*(B:0x87).
DSP Report: operator mul_16ns_9ns_24_1_1_U774/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U774/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2142/tmp_product, operation Mode is: A*(B:0x3ff6d).
DSP Report: operator mul_16ns_9s_25_1_1_U2142/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2142/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2880/tmp_product, operation Mode is: A*(B:0x3ff65).
DSP Report: operator mul_16ns_9s_25_1_1_U2880/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2880/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U590/tmp_product, operation Mode is: A*(B:0x3ff5e).
DSP Report: operator mul_16ns_9s_25_1_1_U590/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U590/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1019/tmp_product, operation Mode is: A*(B:0x3ff54).
DSP Report: operator mul_16ns_9s_25_1_1_U1019/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1019/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2523/tmp_product, operation Mode is: A2*(B:0x3ff4b).
DSP Report: register mul_16ns_9s_25_1_1_U2523/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2523/tmp_product.
DSP Report: operator mul_16ns_9s_25_1_1_U2523/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2523/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2522/tmp_product, operation Mode is: A*(B:0x3ff53).
DSP Report: operator mul_16ns_9s_25_1_1_U2522/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2522/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U933/tmp_product, operation Mode is: A*(B:0x113).
DSP Report: operator mul_16ns_10ns_25_1_1_U933/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U933/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2866/tmp_product, operation Mode is: A*(B:0x133).
DSP Report: operator mul_16ns_10ns_25_1_1_U2866/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2866/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U769/tmp_product, operation Mode is: A*(B:0x142).
DSP Report: operator mul_16ns_10ns_25_1_1_U769/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U769/tmp_product.
DSP Report: Generating DSP mult_2171_reg_6506803_reg, operation Mode is: (A*(B:0x26c))'.
DSP Report: register mult_2171_reg_6506803_reg is absorbed into DSP mult_2171_reg_6506803_reg.
DSP Report: operator mul_16ns_11ns_26_1_1_U2053/tmp_product is absorbed into DSP mult_2171_reg_6506803_reg.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2650/tmp_product, operation Mode is: A2*(B:0x3fe6b).
DSP Report: register mul_16ns_10s_26_1_1_U2650/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2650/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U2650/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2650/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1597/tmp_product, operation Mode is: A*(B:0x3ff5f).
DSP Report: operator mul_16ns_9s_25_1_1_U1597/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1597/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U1407/tmp_product, operation Mode is: A*(B:0x3ff0d).
DSP Report: operator mul_16ns_9s_25_1_1_U1407/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U1407/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2065/tmp_product, operation Mode is: A*(B:0x3ff7d).
DSP Report: operator mul_16ns_9s_25_1_1_U2065/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2065/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U555/tmp_product, operation Mode is: A*(B:0x3ff06).
DSP Report: operator mul_16ns_9s_25_1_1_U555/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U555/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U2544/tmp_product, operation Mode is: A*(B:0x3ff6b).
DSP Report: operator mul_16ns_9s_25_1_1_U2544/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U2544/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U521/tmp_product, operation Mode is: A*(B:0x173).
DSP Report: operator mul_16ns_10ns_25_1_1_U521/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U521/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2822/tmp_product, operation Mode is: A*(B:0x141).
DSP Report: operator mul_16ns_10ns_25_1_1_U2822/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2822/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U654/tmp_product, operation Mode is: A*(B:0x3fe7a).
DSP Report: operator mul_16ns_10s_26_1_1_U654/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U654/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2651/tmp_product, operation Mode is: A*(B:0x3fe13).
DSP Report: operator mul_16ns_10s_26_1_1_U2651/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2651/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2903/tmp_product, operation Mode is: A*(B:0x3fe75).
DSP Report: operator mul_16ns_10s_26_1_1_U2903/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2903/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1117/tmp_product, operation Mode is: A*(B:0x3fee5).
DSP Report: operator mul_16ns_10s_26_1_1_U1117/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1117/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U2795/tmp_product, operation Mode is: A*(B:0x3fef4).
DSP Report: operator mul_16ns_10s_26_1_1_U2795/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U2795/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1405/tmp_product, operation Mode is: A*(B:0x3fe90).
DSP Report: operator mul_16ns_10s_26_1_1_U1405/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1405/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2364/tmp_product, operation Mode is: A*(B:0x3fdbf).
DSP Report: operator mul_16ns_11s_27_1_1_U2364/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2364/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1596/tmp_product, operation Mode is: A*(B:0x62).
DSP Report: operator mul_16ns_8ns_23_1_1_U1596/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1596/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2782/tmp_product, operation Mode is: A*(B:0x72).
DSP Report: operator mul_16ns_8ns_23_1_1_U2782/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2782/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1710/tmp_product, operation Mode is: A*(B:0x73).
DSP Report: operator mul_16ns_8ns_23_1_1_U1710/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1710/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U652/tmp_product, operation Mode is: A*(B:0x3ffdb).
DSP Report: operator mul_16ns_7s_23_1_1_U652/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U652/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U3022/tmp_product, operation Mode is: A*(B:0x2b).
DSP Report: operator mul_16ns_7ns_22_1_1_U3022/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U3022/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U2032/tmp_product, operation Mode is: A*(B:0x29d).
DSP Report: operator mul_16ns_11ns_26_1_1_U2032/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U2032/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3024/tmp_product, operation Mode is: A*(B:0x3feca).
DSP Report: operator mul_16ns_10s_26_1_1_U3024/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3024/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U2907/tmp_product, operation Mode is: A*(B:0x3fb5c).
DSP Report: operator mul_16ns_12s_28_1_1_U2907/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U2907/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3129/tmp_product, operation Mode is: A*(B:0x3fed4).
DSP Report: operator mul_16ns_10s_26_1_1_U3129/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3129/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U1947/tmp_product, operation Mode is: A*(B:0x3feb4).
DSP Report: operator mul_16ns_10s_26_1_1_U1947/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U1947/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U1703/tmp_product, operation Mode is: A*(B:0x3fddb).
DSP Report: operator mul_16ns_11s_27_1_1_U1703/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U1703/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U2463/tmp_product, operation Mode is: A*(B:0x3fd08).
DSP Report: operator mul_16ns_11s_27_1_1_U2463/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U2463/tmp_product.
DSP Report: Generating DSP mult_1773_reg_6507636_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mult_1773_reg_6507636_reg is absorbed into DSP mult_1773_reg_6507636_reg.
DSP Report: operator mul_16ns_5ns_20_1_1_U2229/tmp_product is absorbed into DSP mult_1773_reg_6507636_reg.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2744/tmp_product, operation Mode is: A*(B:0x56).
DSP Report: operator mul_16ns_8ns_23_1_1_U2744/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2744/tmp_product.
DSP Report: Generating DSP mult_3267_reg_6507691_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mult_3267_reg_6507691_reg is absorbed into DSP mult_3267_reg_6507691_reg.
DSP Report: operator mul_16ns_5ns_20_1_1_U955/tmp_product is absorbed into DSP mult_3267_reg_6507691_reg.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2742/tmp_product, operation Mode is: A*(B:0x3ffb9).
DSP Report: operator mul_16ns_8s_24_1_1_U2742/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2742/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1999/tmp_product, operation Mode is: A*(B:0x3ff96).
DSP Report: operator mul_16ns_8s_24_1_1_U1999/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1999/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U639/tmp_product, operation Mode is: A*(B:0xad).
DSP Report: operator mul_16ns_9ns_24_1_1_U639/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U639/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3105/tmp_product, operation Mode is: A*(B:0xb2).
DSP Report: operator mul_16ns_9ns_24_1_1_U3105/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3105/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U946/tmp_product, operation Mode is: A*(B:0xbf).
DSP Report: operator mul_16ns_9ns_24_1_1_U946/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U946/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1588/tmp_product, operation Mode is: A''*(B:0x1d).
DSP Report: register mul_16ns_6ns_21_1_1_U1588/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1588/tmp_product.
DSP Report: register mul_16ns_6ns_21_1_1_U1588/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1588/tmp_product.
DSP Report: operator mul_16ns_6ns_21_1_1_U1588/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1588/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3142/tmp_product, operation Mode is: A*(B:0x45).
DSP Report: operator mul_16ns_8ns_23_1_1_U3142/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3142/tmp_product.
DSP Report: Generating DSP mult_3524_reg_6507707_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mult_3524_reg_6507707_reg is absorbed into DSP mult_3524_reg_6507707_reg.
DSP Report: operator mul_16ns_5ns_20_1_1_U2524/tmp_product is absorbed into DSP mult_3524_reg_6507707_reg.
DSP Report: Generating DSP add_ln58_1395_fu_35984678_p2, operation Mode is: C+A''*(B:0x3ffe9).
DSP Report: register add_ln58_1395_fu_35984678_p2 is absorbed into DSP add_ln58_1395_fu_35984678_p2.
DSP Report: register add_ln58_1395_fu_35984678_p2 is absorbed into DSP add_ln58_1395_fu_35984678_p2.
DSP Report: operator add_ln58_1395_fu_35984678_p2 is absorbed into DSP add_ln58_1395_fu_35984678_p2.
DSP Report: operator mul_16ns_6s_22_1_1_U2947/tmp_product is absorbed into DSP add_ln58_1395_fu_35984678_p2.
DSP Report: Generating DSP mul_16ns_5ns_20_1_1_U1221/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_16ns_5ns_20_1_1_U1221/tmp_product is absorbed into DSP mul_16ns_5ns_20_1_1_U1221/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U827/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_16ns_6ns_21_1_1_U827/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U827/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U612/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_16ns_6ns_21_1_1_U612/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U612/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2208/tmp_product, operation Mode is: A*(B:0x62).
DSP Report: operator mul_16ns_8ns_23_1_1_U2208/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2208/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1267/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_16ns_6ns_21_1_1_U1267/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1267/tmp_product.
DSP Report: Generating DSP add_ln58_639_fu_35980984_p2, operation Mode is: C+A*(B:0x23).
DSP Report: operator add_ln58_639_fu_35980984_p2 is absorbed into DSP add_ln58_639_fu_35980984_p2.
DSP Report: operator mul_16ns_7ns_22_1_1_U1198/tmp_product is absorbed into DSP add_ln58_639_fu_35980984_p2.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2693/tmp_product, operation Mode is: A''*(B:0x15).
DSP Report: register mul_16ns_6ns_21_1_1_U2693/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2693/tmp_product.
DSP Report: register mul_16ns_6ns_21_1_1_U2693/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2693/tmp_product.
DSP Report: operator mul_16ns_6ns_21_1_1_U2693/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2693/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U907/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_16ns_6ns_21_1_1_U907/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U907/tmp_product.
DSP Report: Generating DSP mul_16ns_5ns_20_1_1_U1163/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_16ns_5ns_20_1_1_U1163/tmp_product is absorbed into DSP mul_16ns_5ns_20_1_1_U1163/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1417/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_16ns_6s_22_1_1_U1417/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1417/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U809/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_16ns_6s_22_1_1_U809/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U809/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U2772/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_16ns_6s_22_1_1_U2772/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U2772/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2347/tmp_product, operation Mode is: A''*(B:0x53).
DSP Report: register mul_16ns_8ns_23_1_1_U2347/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2347/tmp_product.
DSP Report: register mul_16ns_8ns_23_1_1_U2347/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2347/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U2347/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2347/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1214/tmp_product, operation Mode is: A*(B:0x35).
DSP Report: operator mul_16ns_7ns_22_1_1_U1214/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1214/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1447/tmp_product, operation Mode is: A''*(B:0x43).
DSP Report: register mul_16ns_8ns_23_1_1_U1447/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1447/tmp_product.
DSP Report: register mul_16ns_8ns_23_1_1_U1447/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1447/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U1447/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1447/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1529/tmp_product, operation Mode is: A*(B:0x46).
DSP Report: operator mul_16ns_8ns_23_1_1_U1529/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1529/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2753/tmp_product, operation Mode is: A*(B:0x3a).
DSP Report: operator mul_16ns_7ns_22_1_1_U2753/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2753/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1397/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_16ns_6s_22_1_1_U1397/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1397/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1020/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_16ns_6s_22_1_1_U1020/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1020/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U2246/tmp_product, operation Mode is: A*(B:0x14c).
DSP Report: operator mul_16ns_10ns_25_1_1_U2246/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U2246/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3047/tmp_product, operation Mode is: A*(B:0x166).
DSP Report: operator mul_16ns_10ns_25_1_1_U3047/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3047/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1833/tmp_product, operation Mode is: A*(B:0x3ffb3).
DSP Report: operator mul_16ns_8s_24_1_1_U1833/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1833/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U860/tmp_product, operation Mode is: A*(B:0x3ff8c).
DSP Report: operator mul_16ns_8s_24_1_1_U860/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U860/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2073/tmp_product, operation Mode is: A*(B:0x3ff9d).
DSP Report: operator mul_16ns_8s_24_1_1_U2073/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2073/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U2160/tmp_product, operation Mode is: A*(B:0x3ff8f).
DSP Report: operator mul_16ns_8s_24_1_1_U2160/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U2160/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U1289/tmp_product, operation Mode is: A*(B:0x3ffb4).
DSP Report: operator mul_16ns_8s_24_1_1_U1289/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U1289/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U3149/tmp_product, operation Mode is: A*(B:0x2e).
DSP Report: operator mul_16ns_7ns_22_1_1_U3149/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U3149/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U742/tmp_product, operation Mode is: A*(B:0x3a).
DSP Report: operator mul_16ns_7ns_22_1_1_U742/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U742/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1055/tmp_product, operation Mode is: A*(B:0x2b).
DSP Report: operator mul_16ns_7ns_22_1_1_U1055/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1055/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1829/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_16ns_6ns_21_1_1_U1829/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1829/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U2239/tmp_product, operation Mode is: A''*(B:0x1b).
DSP Report: register mul_16ns_6ns_21_1_1_U2239/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2239/tmp_product.
DSP Report: register mul_16ns_6ns_21_1_1_U2239/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2239/tmp_product.
DSP Report: operator mul_16ns_6ns_21_1_1_U2239/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U2239/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3089/tmp_product, operation Mode is: A''*(B:0x5e).
DSP Report: register mul_16ns_8ns_23_1_1_U3089/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3089/tmp_product.
DSP Report: register mul_16ns_8ns_23_1_1_U3089/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3089/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U3089/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3089/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2634/tmp_product, operation Mode is: A*(B:0x46).
DSP Report: operator mul_16ns_8ns_23_1_1_U2634/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2634/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U695/tmp_product, operation Mode is: A*(B:0x47).
DSP Report: operator mul_16ns_8ns_23_1_1_U695/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U695/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2730/tmp_product, operation Mode is: A''*(B:0x34).
DSP Report: register mul_16ns_7ns_22_1_1_U2730/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2730/tmp_product.
DSP Report: register mul_16ns_7ns_22_1_1_U2730/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2730/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U2730/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2730/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2388/tmp_product, operation Mode is: A''*(B:0x2a).
DSP Report: register mul_16ns_7ns_22_1_1_U2388/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2388/tmp_product.
DSP Report: register mul_16ns_7ns_22_1_1_U2388/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2388/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U2388/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2388/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U1810/tmp_product, operation Mode is: A''*(B:0x72).
DSP Report: register mul_16ns_8ns_23_1_1_U1810/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1810/tmp_product.
DSP Report: register mul_16ns_8ns_23_1_1_U1810/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1810/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U1810/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U1810/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2071/tmp_product, operation Mode is: A''*(B:0x4b).
DSP Report: register mul_16ns_8ns_23_1_1_U2071/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2071/tmp_product.
DSP Report: register mul_16ns_8ns_23_1_1_U2071/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2071/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U2071/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2071/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U2453/tmp_product, operation Mode is: A*(B:0x71).
DSP Report: operator mul_16ns_8ns_23_1_1_U2453/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U2453/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2770/tmp_product, operation Mode is: A*(B:0x2e).
DSP Report: operator mul_16ns_7ns_22_1_1_U2770/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2770/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U2299/tmp_product, operation Mode is: A*(B:0x37).
DSP Report: operator mul_16ns_7ns_22_1_1_U2299/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U2299/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1449/tmp_product, operation Mode is: A*(B:0x36).
DSP Report: operator mul_16ns_7ns_22_1_1_U1449/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1449/tmp_product.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U1814/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_16ns_6ns_21_1_1_U1814/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U1814/tmp_product.
DSP Report: Generating DSP mul_16ns_5ns_20_1_1_U2305/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_16ns_5ns_20_1_1_U2305/tmp_product is absorbed into DSP mul_16ns_5ns_20_1_1_U2305/tmp_product.
DSP Report: Generating DSP mul_16ns_6s_22_1_1_U1209/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_16ns_6s_22_1_1_U1209/tmp_product is absorbed into DSP mul_16ns_6s_22_1_1_U1209/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U1560/tmp_product, operation Mode is: A*(B:0x3ffc7).
DSP Report: operator mul_16ns_7s_23_1_1_U1560/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U1560/tmp_product.
DSP Report: Generating DSP mul_16ns_7s_23_1_1_U2717/tmp_product, operation Mode is: A*(B:0x3ffd5).
DSP Report: operator mul_16ns_7s_23_1_1_U2717/tmp_product is absorbed into DSP mul_16ns_7s_23_1_1_U2717/tmp_product.
DSP Report: Generating DSP mul_16ns_7ns_22_1_1_U1166/tmp_product, operation Mode is: A''*(B:0x2b).
DSP Report: register mul_16ns_7ns_22_1_1_U1166/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1166/tmp_product.
DSP Report: register mul_16ns_7ns_22_1_1_U1166/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1166/tmp_product.
DSP Report: operator mul_16ns_7ns_22_1_1_U1166/tmp_product is absorbed into DSP mul_16ns_7ns_22_1_1_U1166/tmp_product.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3444/tmp_product, operation Mode is: A2*(B:0x3fe35).
DSP Report: register mul_16ns_10s_26_1_1_U3444/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3444/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U3444/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3444/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3400/tmp_product, operation Mode is: A*(B:0x3fef9).
DSP Report: operator mul_16ns_10s_26_1_1_U3400/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3400/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3544/tmp_product, operation Mode is: A*(B:0x255).
DSP Report: operator mul_16ns_11ns_26_1_1_U3544/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3544/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3478/tmp_product, operation Mode is: A2*(B:0x242).
DSP Report: register mul_16ns_11ns_26_1_1_U3478/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3478/tmp_product.
DSP Report: operator mul_16ns_11ns_26_1_1_U3478/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3478/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3513/tmp_product, operation Mode is: A*(B:0x3fef6).
DSP Report: operator mul_16ns_10s_26_1_1_U3513/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3513/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3464/tmp_product, operation Mode is: A*(B:0xdd).
DSP Report: operator mul_16ns_9ns_24_1_1_U3464/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3464/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3514/tmp_product, operation Mode is: A2*(B:0xaf).
DSP Report: register mul_16ns_9ns_24_1_1_U3514/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3514/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U3514/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3514/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3622/tmp_product, operation Mode is: A2*(B:0x3ff85).
DSP Report: register mul_16ns_8s_24_1_1_U3622/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3622/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U3622/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3622/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3582/tmp_product, operation Mode is: A*(B:0x182).
DSP Report: operator mul_16ns_10ns_25_1_1_U3582/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3582/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3591/tmp_product, operation Mode is: A*(B:0x20a).
DSP Report: operator mul_16ns_11ns_26_1_1_U3591/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3591/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3580/tmp_product, operation Mode is: A*(B:0x26d).
DSP Report: operator mul_16ns_11ns_26_1_1_U3580/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3580/tmp_product.
DSP Report: Generating DSP mul_17ns_10ns_26_1_1_U3427/tmp_product, operation Mode is: A*(B:0x10c).
DSP Report: operator mul_17ns_10ns_26_1_1_U3427/tmp_product is absorbed into DSP mul_17ns_10ns_26_1_1_U3427/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3567/tmp_product, operation Mode is: A*(B:0x2c1).
DSP Report: operator mul_16ns_11ns_26_1_1_U3567/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3567/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3551/tmp_product, operation Mode is: A*(B:0x12d).
DSP Report: operator mul_16ns_10ns_25_1_1_U3551/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3551/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3445/tmp_product, operation Mode is: A*(B:0x19f).
DSP Report: operator mul_16ns_10ns_25_1_1_U3445/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3445/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3451/tmp_product, operation Mode is: A*(B:0x1c5).
DSP Report: operator mul_16ns_10ns_25_1_1_U3451/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3451/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3360/tmp_product, operation Mode is: A2*(B:0x3ff3c).
DSP Report: register mul_16ns_9s_25_1_1_U3360/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3360/tmp_product.
DSP Report: operator mul_16ns_9s_25_1_1_U3360/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3360/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3388/tmp_product, operation Mode is: A*(B:0x3ff57).
DSP Report: operator mul_16ns_9s_25_1_1_U3388/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3388/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3339/tmp_product, operation Mode is: A*(B:0x376).
DSP Report: operator mul_16ns_11ns_26_1_1_U3339/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3339/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3488/tmp_product, operation Mode is: A*(B:0x3ff29).
DSP Report: operator mul_16ns_9s_25_1_1_U3488/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3488/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3401/tmp_product, operation Mode is: A*(B:0x19e).
DSP Report: operator mul_16ns_10ns_25_1_1_U3401/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3401/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3504/tmp_product, operation Mode is: A*(B:0x3ff7a).
DSP Report: operator mul_16ns_9s_25_1_1_U3504/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3504/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3344/tmp_product, operation Mode is: A*(B:0x3ff64).
DSP Report: operator mul_16ns_9s_25_1_1_U3344/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3344/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3430/tmp_product, operation Mode is: A*(B:0x15b).
DSP Report: operator mul_16ns_10ns_25_1_1_U3430/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3430/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3527/tmp_product, operation Mode is: A*(B:0x19b).
DSP Report: operator mul_16ns_10ns_25_1_1_U3527/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3527/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3359/tmp_product, operation Mode is: A*(B:0x1a7).
DSP Report: operator mul_16ns_10ns_25_1_1_U3359/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3359/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3550/tmp_product, operation Mode is: A*(B:0x3feba).
DSP Report: operator mul_16ns_10s_26_1_1_U3550/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3550/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3368/tmp_product, operation Mode is: A*(B:0x3fefd).
DSP Report: operator mul_16ns_10s_26_1_1_U3368/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3368/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3510/tmp_product, operation Mode is: A2*(B:0x3feac).
DSP Report: register mul_16ns_10s_26_1_1_U3510/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3510/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U3510/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3510/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3617/tmp_product, operation Mode is: A*(B:0x3fed8).
DSP Report: operator mul_16ns_10s_26_1_1_U3617/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3617/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3331/tmp_product, operation Mode is: A*(B:0x3fe92).
DSP Report: operator mul_16ns_10s_26_1_1_U3331/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3331/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3327/tmp_product, operation Mode is: A*(B:0x3fc1f).
DSP Report: operator mul_16ns_11s_27_1_1_U3327/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3327/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3521/tmp_product, operation Mode is: A2*(B:0x3fe4a).
DSP Report: register mul_16ns_10s_26_1_1_U3521/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3521/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U3521/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3521/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3325/tmp_product, operation Mode is: A*(B:0x3fe8e).
DSP Report: operator mul_16ns_10s_26_1_1_U3325/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3325/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3491/tmp_product, operation Mode is: A*(B:0x172).
DSP Report: operator mul_16ns_10ns_25_1_1_U3491/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3491/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3349/tmp_product, operation Mode is: A*(B:0x92).
DSP Report: operator mul_16ns_9ns_24_1_1_U3349/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3349/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3612/tmp_product, operation Mode is: A*(B:0x12c).
DSP Report: operator mul_16ns_10ns_25_1_1_U3612/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3612/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3497/tmp_product, operation Mode is: A*(B:0x87).
DSP Report: operator mul_16ns_9ns_24_1_1_U3497/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3497/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3601/tmp_product, operation Mode is: A*(B:0xc8).
DSP Report: operator mul_16ns_9ns_24_1_1_U3601/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3601/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3586/tmp_product, operation Mode is: A*(B:0xbe).
DSP Report: operator mul_16ns_9ns_24_1_1_U3586/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3586/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3556/tmp_product, operation Mode is: A*(B:0xf7).
DSP Report: operator mul_16ns_9ns_24_1_1_U3556/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3556/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3391/tmp_product, operation Mode is: A2*(B:0xe3).
DSP Report: register mul_16ns_9ns_24_1_1_U3391/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3391/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U3391/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3391/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3545/tmp_product, operation Mode is: A*(B:0x135).
DSP Report: operator mul_16ns_10ns_25_1_1_U3545/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3545/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3597/tmp_product, operation Mode is: A*(B:0x3ff26).
DSP Report: operator mul_16ns_9s_25_1_1_U3597/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3597/tmp_product.
DSP Report: Generating DSP mult_3587_reg_412604_reg, operation Mode is: (A*(B:0x3fd97))'.
DSP Report: register mult_3587_reg_412604_reg is absorbed into DSP mult_3587_reg_412604_reg.
DSP Report: operator mul_16ns_11s_27_1_1_U3338/tmp_product is absorbed into DSP mult_3587_reg_412604_reg.
DSP Report: Generating DSP add_ln58_4043_fu_417977_p2, operation Mode is: (C:0xffffffffb000)+A2*(B:0x3fefb).
DSP Report: register add_ln58_4043_fu_417977_p2 is absorbed into DSP add_ln58_4043_fu_417977_p2.
DSP Report: operator add_ln58_4043_fu_417977_p2 is absorbed into DSP add_ln58_4043_fu_417977_p2.
DSP Report: operator mul_16ns_10s_26_1_1_U3543/tmp_product is absorbed into DSP add_ln58_4043_fu_417977_p2.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3605/tmp_product, operation Mode is: A2*(B:0x6b).
DSP Report: register mul_16ns_8ns_23_1_1_U3605/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3605/tmp_product.
DSP Report: operator mul_16ns_8ns_23_1_1_U3605/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3605/tmp_product.
DSP Report: Generating DSP add_ln58_4044_fu_417987_p2, operation Mode is: C+A2*(B:0x3fef4).
DSP Report: register add_ln58_4044_fu_417987_p2 is absorbed into DSP add_ln58_4044_fu_417987_p2.
DSP Report: operator add_ln58_4044_fu_417987_p2 is absorbed into DSP add_ln58_4044_fu_417987_p2.
DSP Report: operator mul_16ns_10s_26_1_1_U3549/tmp_product is absorbed into DSP add_ln58_4044_fu_417987_p2.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3457/tmp_product, operation Mode is: A2*(B:0x3ff1f).
DSP Report: register mul_16ns_9s_25_1_1_U3457/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3457/tmp_product.
DSP Report: operator mul_16ns_9s_25_1_1_U3457/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3457/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3531/tmp_product, operation Mode is: A*(B:0x3ff6e).
DSP Report: operator mul_16ns_9s_25_1_1_U3531/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3531/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3560/tmp_product, operation Mode is: A*(B:0x3febd).
DSP Report: operator mul_16ns_10s_26_1_1_U3560/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3560/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3384/tmp_product, operation Mode is: A*(B:0x1d7).
DSP Report: operator mul_16ns_10ns_25_1_1_U3384/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3384/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3574/tmp_product, operation Mode is: A*(B:0x1ba).
DSP Report: operator mul_16ns_10ns_25_1_1_U3574/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3574/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3411/tmp_product, operation Mode is: A*(B:0x3fd9e).
DSP Report: operator mul_16ns_11s_27_1_1_U3411/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3411/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3499/tmp_product, operation Mode is: A*(B:0x3fde4).
DSP Report: operator mul_16ns_11s_27_1_1_U3499/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3499/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3406/tmp_product, operation Mode is: A*(B:0x3fd64).
DSP Report: operator mul_16ns_11s_27_1_1_U3406/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3406/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3353/tmp_product, operation Mode is: A*(B:0x3fe60).
DSP Report: operator mul_16ns_10s_26_1_1_U3353/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3353/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3355/tmp_product, operation Mode is: A*(B:0x3fef2).
DSP Report: operator mul_16ns_10s_26_1_1_U3355/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3355/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3592/tmp_product, operation Mode is: A*(B:0x3fcea).
DSP Report: operator mul_16ns_11s_27_1_1_U3592/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3592/tmp_product.
DSP Report: Generating DSP mul_17ns_10ns_26_1_1_U3373/tmp_product, operation Mode is: A2*(B:0x1f4).
DSP Report: register mul_17ns_10ns_26_1_1_U3373/tmp_product is absorbed into DSP mul_17ns_10ns_26_1_1_U3373/tmp_product.
DSP Report: operator mul_17ns_10ns_26_1_1_U3373/tmp_product is absorbed into DSP mul_17ns_10ns_26_1_1_U3373/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3392/tmp_product, operation Mode is: A*(B:0x3fee2).
DSP Report: operator mul_16ns_10s_26_1_1_U3392/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3392/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3472/tmp_product, operation Mode is: A2*(B:0x3feeb).
DSP Report: register mul_16ns_10s_26_1_1_U3472/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3472/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U3472/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3472/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3564/tmp_product, operation Mode is: A*(B:0xab).
DSP Report: operator mul_16ns_9ns_24_1_1_U3564/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3564/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3361/tmp_product, operation Mode is: A2*(B:0xc1).
DSP Report: register mul_16ns_9ns_24_1_1_U3361/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3361/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U3361/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3361/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3604/tmp_product, operation Mode is: A*(B:0xd3).
DSP Report: operator mul_16ns_9ns_24_1_1_U3604/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3604/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3402/tmp_product, operation Mode is: A*(B:0xef).
DSP Report: operator mul_16ns_9ns_24_1_1_U3402/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3402/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3409/tmp_product, operation Mode is: A*(B:0x72).
DSP Report: operator mul_16ns_8ns_23_1_1_U3409/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3409/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3554/tmp_product, operation Mode is: A2*(B:0x1bf).
DSP Report: register mul_16ns_10ns_25_1_1_U3554/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3554/tmp_product.
DSP Report: operator mul_16ns_10ns_25_1_1_U3554/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3554/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3481/tmp_product, operation Mode is: A*(B:0x3ff67).
DSP Report: operator mul_16ns_9s_25_1_1_U3481/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3481/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3509/tmp_product, operation Mode is: A2*(B:0x3ff52).
DSP Report: register mul_16ns_9s_25_1_1_U3509/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3509/tmp_product.
DSP Report: operator mul_16ns_9s_25_1_1_U3509/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3509/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3539/tmp_product, operation Mode is: A*(B:0x3ff72).
DSP Report: operator mul_16ns_9s_25_1_1_U3539/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3539/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3397/tmp_product, operation Mode is: A*(B:0x3ff93).
DSP Report: operator mul_16ns_8s_24_1_1_U3397/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3397/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3533/tmp_product, operation Mode is: A*(B:0x19c).
DSP Report: operator mul_16ns_10ns_25_1_1_U3533/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3533/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3523/tmp_product, operation Mode is: A*(B:0x3fe6c).
DSP Report: operator mul_16ns_10s_26_1_1_U3523/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3523/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3470/tmp_product, operation Mode is: A*(B:0x3fe97).
DSP Report: operator mul_16ns_10s_26_1_1_U3470/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3470/tmp_product.
DSP Report: Generating DSP add_ln58_3952_fu_417438_p2, operation Mode is: C+A*(B:0x107).
DSP Report: operator add_ln58_3952_fu_417438_p2 is absorbed into DSP add_ln58_3952_fu_417438_p2.
DSP Report: operator mul_17s_10ns_27_1_1_U3571/tmp_product is absorbed into DSP add_ln58_3952_fu_417438_p2.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3417/tmp_product, operation Mode is: A2*(B:0x1d3).
DSP Report: register mul_16ns_10ns_25_1_1_U3417/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3417/tmp_product.
DSP Report: operator mul_16ns_10ns_25_1_1_U3417/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3417/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3565/tmp_product, operation Mode is: A*(B:0x8b).
DSP Report: operator mul_16ns_9ns_24_1_1_U3565/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3565/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3357/tmp_product, operation Mode is: A*(B:0x3ffab).
DSP Report: operator mul_16ns_8s_24_1_1_U3357/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3357/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3507/tmp_product, operation Mode is: A*(B:0x8f).
DSP Report: operator mul_16ns_9ns_24_1_1_U3507/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3507/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3467/tmp_product, operation Mode is: A*(B:0x3ffae).
DSP Report: operator mul_16ns_8s_24_1_1_U3467/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3467/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3520/tmp_product, operation Mode is: A*(B:0x127).
DSP Report: operator mul_16ns_10ns_25_1_1_U3520/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3520/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3555/tmp_product, operation Mode is: A2*(B:0x170).
DSP Report: register mul_16ns_10ns_25_1_1_U3555/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3555/tmp_product.
DSP Report: operator mul_16ns_10ns_25_1_1_U3555/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3555/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3584/tmp_product, operation Mode is: A*(B:0x118).
DSP Report: operator mul_16ns_10ns_25_1_1_U3584/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3584/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3490/tmp_product, operation Mode is: A*(B:0x171).
DSP Report: operator mul_16ns_10ns_25_1_1_U3490/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3490/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3619/tmp_product, operation Mode is: A*(B:0x13d).
DSP Report: operator mul_16ns_10ns_25_1_1_U3619/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3619/tmp_product.
DSP Report: Generating DSP mul_16ns_8s_24_1_1_U3362/tmp_product, operation Mode is: A2*(B:0x3ff96).
DSP Report: register mul_16ns_8s_24_1_1_U3362/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3362/tmp_product.
DSP Report: operator mul_16ns_8s_24_1_1_U3362/tmp_product is absorbed into DSP mul_16ns_8s_24_1_1_U3362/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3484/tmp_product, operation Mode is: A*(B:0x13b).
DSP Report: operator mul_16ns_10ns_25_1_1_U3484/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3484/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3611/tmp_product, operation Mode is: A2*(B:0x3fefd).
DSP Report: register mul_16ns_10s_26_1_1_U3611/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3611/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U3611/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3611/tmp_product.
DSP Report: Generating DSP mult_3565_reg_31652_reg, operation Mode is: (A*(B:0xa9))'.
DSP Report: register mult_3565_reg_31652_reg is absorbed into DSP mult_3565_reg_31652_reg.
DSP Report: operator mul_16ns_9ns_24_1_1_U3529/tmp_product is absorbed into DSP mult_3565_reg_31652_reg.
DSP Report: Generating DSP add_ln58_3940_fu_417364_p2, operation Mode is: (C:0x1d800)+(A*(B:0x7b))'.
DSP Report: register mult_3547_reg_31632_reg is absorbed into DSP add_ln58_3940_fu_417364_p2.
DSP Report: operator add_ln58_3940_fu_417364_p2 is absorbed into DSP add_ln58_3940_fu_417364_p2.
DSP Report: operator mul_16ns_8ns_23_1_1_U3390/tmp_product is absorbed into DSP add_ln58_3940_fu_417364_p2.
DSP Report: Generating DSP add_ln58_3942_fu_417384_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln58_3942_fu_417384_p2 is absorbed into DSP add_ln58_3942_fu_417384_p2.
DSP Report: Generating DSP mult_3621_reg_412689_reg, operation Mode is: (A*(B:0x3fcec))'.
DSP Report: register mult_3621_reg_412689_reg is absorbed into DSP mult_3621_reg_412689_reg.
DSP Report: operator mul_16ns_11s_27_1_1_U3431/tmp_product is absorbed into DSP mult_3621_reg_412689_reg.
DSP Report: Generating DSP tmp1063_reg_413342_reg, operation Mode is: (A*(B:0x2f7))'.
DSP Report: register tmp1063_reg_413342_reg is absorbed into DSP tmp1063_reg_413342_reg.
DSP Report: operator mul_17s_11ns_28_1_1_U3460/tmp_product is absorbed into DSP tmp1063_reg_413342_reg.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3607/tmp_product, operation Mode is: A*(B:0x3fe88).
DSP Report: operator mul_16ns_10s_26_1_1_U3607/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3607/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3454/tmp_product, operation Mode is: A*(B:0x3fedf).
DSP Report: operator mul_16ns_10s_26_1_1_U3454/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3454/tmp_product.
DSP Report: Generating DSP add_ln58_3907_fu_417094_p2, operation Mode is: (C:0x23c00)+(A*(B:0x8c))'.
DSP Report: register mult_3546_reg_31628_reg is absorbed into DSP add_ln58_3907_fu_417094_p2.
DSP Report: operator mul_16ns_9ns_24_1_1_U3589/tmp_product is absorbed into DSP add_ln58_3907_fu_417094_p2.
DSP Report: operator add_ln58_3907_fu_417094_p2 is absorbed into DSP add_ln58_3907_fu_417094_p2.
DSP Report: Generating DSP add_ln58_3908_fu_417104_p2, operation Mode is: C+(A*(B:0x2ef))'.
DSP Report: register mult_3556_reg_31640_reg is absorbed into DSP add_ln58_3908_fu_417104_p2.
DSP Report: operator mul_16ns_11ns_26_1_1_U3615/tmp_product is absorbed into DSP add_ln58_3908_fu_417104_p2.
DSP Report: operator add_ln58_3908_fu_417104_p2 is absorbed into DSP add_ln58_3908_fu_417104_p2.
DSP Report: Generating DSP add_ln58_3909_fu_417114_p2, operation Mode is: C+A2*(B:0x3fc3a).
DSP Report: register add_ln58_3909_fu_417114_p2 is absorbed into DSP add_ln58_3909_fu_417114_p2.
DSP Report: operator add_ln58_3909_fu_417114_p2 is absorbed into DSP add_ln58_3909_fu_417114_p2.
DSP Report: operator mul_16ns_11s_27_1_1_U3424/tmp_product is absorbed into DSP add_ln58_3909_fu_417114_p2.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3324/tmp_product, operation Mode is: A2*(B:0x1df).
DSP Report: register mul_16ns_10ns_25_1_1_U3324/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3324/tmp_product.
DSP Report: operator mul_16ns_10ns_25_1_1_U3324/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3324/tmp_product.
DSP Report: Generating DSP mult_3573_reg_31660_reg, operation Mode is: (A*(B:0xaa))'.
DSP Report: register mult_3573_reg_31660_reg is absorbed into DSP mult_3573_reg_31660_reg.
DSP Report: operator mul_16ns_9ns_24_1_1_U3413/tmp_product is absorbed into DSP mult_3573_reg_31660_reg.
DSP Report: Generating DSP add_ln58_3912_fu_417140_p2, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator add_ln58_3912_fu_417140_p2 is absorbed into DSP add_ln58_3912_fu_417140_p2.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3450/tmp_product, operation Mode is: A2*(B:0x3fc37).
DSP Report: register mul_16ns_11s_27_1_1_U3450/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3450/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3450/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3450/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3608/tmp_product, operation Mode is: A*(B:0x3fc45).
DSP Report: operator mul_16ns_11s_27_1_1_U3608/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3608/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3379/tmp_product, operation Mode is: A*(B:0x31c).
DSP Report: operator mul_16ns_11ns_26_1_1_U3379/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3379/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3393/tmp_product, operation Mode is: A*(B:0x3ab).
DSP Report: operator mul_16ns_11ns_26_1_1_U3393/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3393/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3594/tmp_product, operation Mode is: A*(B:0x3ff4c).
DSP Report: operator mul_16ns_9s_25_1_1_U3594/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3594/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3372/tmp_product, operation Mode is: A*(B:0x3fed5).
DSP Report: operator mul_16ns_10s_26_1_1_U3372/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3372/tmp_product.
DSP Report: Generating DSP mul_16ns_12ns_27_1_1_U3433/tmp_product, operation Mode is: A2*(B:0x6d4).
DSP Report: register mul_16ns_12ns_27_1_1_U3433/tmp_product is absorbed into DSP mul_16ns_12ns_27_1_1_U3433/tmp_product.
DSP Report: operator mul_16ns_12ns_27_1_1_U3433/tmp_product is absorbed into DSP mul_16ns_12ns_27_1_1_U3433/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3369/tmp_product, operation Mode is: A*(B:0x3fa).
DSP Report: operator mul_16ns_11ns_26_1_1_U3369/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3369/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3581/tmp_product, operation Mode is: A*(B:0x3feda).
DSP Report: operator mul_16ns_10s_26_1_1_U3581/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3581/tmp_product.
DSP Report: Generating DSP mul_16ns_12s_28_1_1_U3453/tmp_product, operation Mode is: A''*(B:0x3fbb0).
DSP Report: register mul_16ns_12s_28_1_1_U3453/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U3453/tmp_product.
DSP Report: register mul_16ns_12s_28_1_1_U3453/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U3453/tmp_product.
DSP Report: operator mul_16ns_12s_28_1_1_U3453/tmp_product is absorbed into DSP mul_16ns_12s_28_1_1_U3453/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3532/tmp_product, operation Mode is: A*(B:0x3fe6b).
DSP Report: operator mul_16ns_10s_26_1_1_U3532/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3532/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3336/tmp_product, operation Mode is: A*(B:0x3fec8).
DSP Report: operator mul_16ns_10s_26_1_1_U3336/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3336/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3335/tmp_product, operation Mode is: A*(B:0x3fec2).
DSP Report: operator mul_16ns_10s_26_1_1_U3335/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3335/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3569/tmp_product, operation Mode is: A*(B:0x2b8).
DSP Report: operator mul_16ns_11ns_26_1_1_U3569/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3569/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3375/tmp_product, operation Mode is: A*(B:0x3fe03).
DSP Report: operator mul_16ns_10s_26_1_1_U3375/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3375/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3395/tmp_product, operation Mode is: A*(B:0x121).
DSP Report: operator mul_16ns_10ns_25_1_1_U3395/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3395/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3403/tmp_product, operation Mode is: A2*(B:0x1d3).
DSP Report: register mul_16ns_10ns_25_1_1_U3403/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3403/tmp_product.
DSP Report: operator mul_16ns_10ns_25_1_1_U3403/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3403/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3322/tmp_product, operation Mode is: A*(B:0x122).
DSP Report: operator mul_16ns_10ns_25_1_1_U3322/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3322/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3461/tmp_product, operation Mode is: A*(B:0x3ff4e).
DSP Report: operator mul_16ns_9s_25_1_1_U3461/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3461/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3563/tmp_product, operation Mode is: A2*(B:0x3ff77).
DSP Report: register mul_16ns_9s_25_1_1_U3563/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3563/tmp_product.
DSP Report: operator mul_16ns_9s_25_1_1_U3563/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3563/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3501/tmp_product, operation Mode is: A*(B:0x1d6).
DSP Report: operator mul_16ns_10ns_25_1_1_U3501/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3501/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3512/tmp_product, operation Mode is: A*(B:0x135).
DSP Report: operator mul_16ns_10ns_25_1_1_U3512/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3512/tmp_product.
DSP Report: Generating DSP mult_3554_reg_31636_reg, operation Mode is: (A*(B:0x3feba))'.
DSP Report: register mult_3554_reg_31636_reg is absorbed into DSP mult_3554_reg_31636_reg.
DSP Report: operator mul_16ns_10s_26_1_1_U3343/tmp_product is absorbed into DSP mult_3554_reg_31636_reg.
DSP Report: Generating DSP add_ln58_4187_fu_418852_p2, operation Mode is: PCIN+A:B+(C:0xd401).
DSP Report: operator add_ln58_4187_fu_418852_p2 is absorbed into DSP add_ln58_4187_fu_418852_p2.
DSP Report: Generating DSP mult_3571_reg_31656_reg, operation Mode is: (A*(B:0xc8))'.
DSP Report: register mult_3571_reg_31656_reg is absorbed into DSP mult_3571_reg_31656_reg.
DSP Report: operator mul_16ns_9ns_24_1_1_U3487/tmp_product is absorbed into DSP mult_3571_reg_31656_reg.
DSP Report: Generating DSP add_ln58_4187_fu_418852_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln58_4187_fu_418852_p2 is absorbed into DSP add_ln58_4187_fu_418852_p2.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3455/tmp_product, operation Mode is: A2*(B:0xa4).
DSP Report: register mul_16ns_9ns_24_1_1_U3455/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3455/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U3455/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3455/tmp_product.
DSP Report: Generating DSP mult_3618_reg_31664_reg, operation Mode is: (A*(B:0x3ffd6))'.
DSP Report: register mult_3618_reg_31664_reg is absorbed into DSP mult_3618_reg_31664_reg.
DSP Report: operator mul_16ns_7s_23_1_1_U3561/tmp_product is absorbed into DSP mult_3618_reg_31664_reg.
DSP Report: Generating DSP mult_3798_reg_31708_reg, operation Mode is: (A*(B:0x8d))'.
DSP Report: register mult_3798_reg_31708_reg is absorbed into DSP mult_3798_reg_31708_reg.
DSP Report: operator mul_16ns_9ns_24_1_1_U3426/tmp_product is absorbed into DSP mult_3798_reg_31708_reg.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3603/tmp_product, operation Mode is: A2*(B:0x3fe38).
DSP Report: register mul_16ns_10s_26_1_1_U3603/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3603/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U3603/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3603/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3422/tmp_product, operation Mode is: A2*(B:0x3fe37).
DSP Report: register mul_16ns_10s_26_1_1_U3422/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3422/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U3422/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3422/tmp_product.
DSP Report: Generating DSP add_ln58_4150_fu_418612_p2, operation Mode is: (C:0xffffffffa400)+A2*(B:0x3fd44).
DSP Report: register add_ln58_4150_fu_418612_p2 is absorbed into DSP add_ln58_4150_fu_418612_p2.
DSP Report: operator add_ln58_4150_fu_418612_p2 is absorbed into DSP add_ln58_4150_fu_418612_p2.
DSP Report: operator mul_16ns_11s_27_1_1_U3414/tmp_product is absorbed into DSP add_ln58_4150_fu_418612_p2.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3381/tmp_product, operation Mode is: A2*(B:0x3fd92).
DSP Report: register mul_16ns_11s_27_1_1_U3381/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3381/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3381/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3381/tmp_product.
DSP Report: Generating DSP add_ln58_4153_reg_420871_reg, operation Mode is: C+A*(B:0x218).
DSP Report: register add_ln58_4153_reg_420871_reg is absorbed into DSP add_ln58_4153_reg_420871_reg.
DSP Report: operator add_ln58_4153_fu_418638_p2 is absorbed into DSP add_ln58_4153_reg_420871_reg.
DSP Report: operator mul_17s_11ns_28_1_1_U3528/tmp_product is absorbed into DSP add_ln58_4153_reg_420871_reg.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3452/tmp_product, operation Mode is: A*(B:0x3fe27).
DSP Report: operator mul_16ns_10s_26_1_1_U3452/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3452/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3350/tmp_product, operation Mode is: A2*(B:0x3fe0c).
DSP Report: register mul_16ns_10s_26_1_1_U3350/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3350/tmp_product.
DSP Report: operator mul_16ns_10s_26_1_1_U3350/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3350/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3382/tmp_product, operation Mode is: A*(B:0x3fec2).
DSP Report: operator mul_16ns_10s_26_1_1_U3382/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3382/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3410/tmp_product, operation Mode is: A*(B:0x3ff6c).
DSP Report: operator mul_16ns_9s_25_1_1_U3410/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3410/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3477/tmp_product, operation Mode is: A*(B:0x3ff68).
DSP Report: operator mul_16ns_9s_25_1_1_U3477/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3477/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3448/tmp_product, operation Mode is: A*(B:0x3fe8f).
DSP Report: operator mul_16ns_10s_26_1_1_U3448/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3448/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3474/tmp_product, operation Mode is: A*(B:0x3ff3b).
DSP Report: operator mul_16ns_9s_25_1_1_U3474/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3474/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3616/tmp_product, operation Mode is: A2*(B:0x3fdea).
DSP Report: register mul_16ns_11s_27_1_1_U3616/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3616/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3616/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3616/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3577/tmp_product, operation Mode is: A*(B:0x3ff39).
DSP Report: operator mul_16ns_9s_25_1_1_U3577/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3577/tmp_product.
DSP Report: Generating DSP mul_16ns_10s_26_1_1_U3442/tmp_product, operation Mode is: A*(B:0x3fe63).
DSP Report: operator mul_16ns_10s_26_1_1_U3442/tmp_product is absorbed into DSP mul_16ns_10s_26_1_1_U3442/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3405/tmp_product, operation Mode is: A*(B:0x14d).
DSP Report: operator mul_16ns_10ns_25_1_1_U3405/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3405/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3323/tmp_product, operation Mode is: A2*(B:0x3ff15).
DSP Report: register mul_16ns_9s_25_1_1_U3323/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3323/tmp_product.
DSP Report: operator mul_16ns_9s_25_1_1_U3323/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3323/tmp_product.
DSP Report: Generating DSP mul_16ns_8ns_23_1_1_U3548/tmp_product, operation Mode is: A*(B:0x4c).
DSP Report: operator mul_16ns_8ns_23_1_1_U3548/tmp_product is absorbed into DSP mul_16ns_8ns_23_1_1_U3548/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3624/tmp_product, operation Mode is: A2*(B:0x3fd7d).
DSP Report: register mul_16ns_11s_27_1_1_U3624/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3624/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3624/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3624/tmp_product.
DSP Report: Generating DSP mult_3563_reg_31648_reg, operation Mode is: (A*(B:0x6b))'.
DSP Report: register mult_3563_reg_31648_reg is absorbed into DSP mult_3563_reg_31648_reg.
DSP Report: operator mul_16ns_8ns_23_1_1_U3599/tmp_product is absorbed into DSP mult_3563_reg_31648_reg.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3524/tmp_product, operation Mode is: A2*(B:0x261).
DSP Report: register mul_16ns_11ns_26_1_1_U3524/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3524/tmp_product.
DSP Report: operator mul_16ns_11ns_26_1_1_U3524/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3524/tmp_product.
DSP Report: Generating DSP add_ln58_3874_fu_416869_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln58_3874_fu_416869_p2 is absorbed into DSP add_ln58_3874_fu_416869_p2.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3493/tmp_product, operation Mode is: A*(B:0xcb).
DSP Report: operator mul_16ns_9ns_24_1_1_U3493/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3493/tmp_product.
DSP Report: Generating DSP add_ln58_3875_fu_416879_p2, operation Mode is: C+A*(B:0x29a).
DSP Report: operator add_ln58_3875_fu_416879_p2 is absorbed into DSP add_ln58_3875_fu_416879_p2.
DSP Report: operator mul_16ns_11ns_26_1_1_U3508/tmp_product is absorbed into DSP add_ln58_3875_fu_416879_p2.
DSP Report: Generating DSP mult_3670_reg_412796_reg, operation Mode is: (A*(B:0x3ff5d))'.
DSP Report: register mult_3670_reg_412796_reg is absorbed into DSP mult_3670_reg_412796_reg.
DSP Report: operator mul_16ns_9s_25_1_1_U3378/tmp_product is absorbed into DSP mult_3670_reg_412796_reg.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3526/tmp_product, operation Mode is: A*(B:0x1ce).
DSP Report: operator mul_16ns_10ns_25_1_1_U3526/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3526/tmp_product.
DSP Report: Generating DSP mul_16ns_9s_25_1_1_U3587/tmp_product, operation Mode is: A*(B:0x3ff21).
DSP Report: operator mul_16ns_9s_25_1_1_U3587/tmp_product is absorbed into DSP mul_16ns_9s_25_1_1_U3587/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3496/tmp_product, operation Mode is: A*(B:0x1b8).
DSP Report: operator mul_16ns_10ns_25_1_1_U3496/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3496/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3436/tmp_product, operation Mode is: A2*(B:0x3fc5b).
DSP Report: register mul_16ns_11s_27_1_1_U3436/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3436/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3436/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3436/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3469/tmp_product, operation Mode is: A2*(B:0x3fd5c).
DSP Report: register mul_16ns_11s_27_1_1_U3469/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3469/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3469/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3469/tmp_product.
DSP Report: Generating DSP mul_16ns_10ns_25_1_1_U3568/tmp_product, operation Mode is: A*(B:0x1ec).
DSP Report: operator mul_16ns_10ns_25_1_1_U3568/tmp_product is absorbed into DSP mul_16ns_10ns_25_1_1_U3568/tmp_product.
DSP Report: Generating DSP add_ln58_4010_fu_417801_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln58_4010_fu_417801_p2 is absorbed into DSP add_ln58_4010_fu_417801_p2.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3518/tmp_product, operation Mode is: A*(B:0x267).
DSP Report: operator mul_16ns_11ns_26_1_1_U3518/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3518/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3358/tmp_product, operation Mode is: A*(B:0x390).
DSP Report: operator mul_16ns_11ns_26_1_1_U3358/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3358/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3511/tmp_product, operation Mode is: A2*(B:0x3fd03).
DSP Report: register mul_16ns_11s_27_1_1_U3511/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3511/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3511/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3511/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3329/tmp_product, operation Mode is: A*(B:0x3fc77).
DSP Report: operator mul_16ns_11s_27_1_1_U3329/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3329/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3462/tmp_product, operation Mode is: A2*(B:0x3fc2e).
DSP Report: register mul_16ns_11s_27_1_1_U3462/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3462/tmp_product.
DSP Report: operator mul_16ns_11s_27_1_1_U3462/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3462/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3407/tmp_product, operation Mode is: A*(B:0x3fc06).
DSP Report: operator mul_16ns_11s_27_1_1_U3407/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3407/tmp_product.
DSP Report: Generating DSP mul_16ns_11ns_26_1_1_U3483/tmp_product, operation Mode is: A*(B:0x24b).
DSP Report: operator mul_16ns_11ns_26_1_1_U3483/tmp_product is absorbed into DSP mul_16ns_11ns_26_1_1_U3483/tmp_product.
DSP Report: Generating DSP mul_16ns_11s_27_1_1_U3437/tmp_product, operation Mode is: A*(B:0x3fc48).
DSP Report: operator mul_16ns_11s_27_1_1_U3437/tmp_product is absorbed into DSP mul_16ns_11s_27_1_1_U3437/tmp_product.
DSP Report: Generating DSP add_ln58_3877_fu_416895_p2, operation Mode is: C+A*(B:0x3fbf9).
DSP Report: operator add_ln58_3877_fu_416895_p2 is absorbed into DSP add_ln58_3877_fu_416895_p2.
DSP Report: operator mul_16ns_12s_28_1_1_U3341/tmp_product is absorbed into DSP add_ln58_3877_fu_416895_p2.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3590/tmp_product, operation Mode is: A*(B:0xb8).
DSP Report: operator mul_16ns_9ns_24_1_1_U3590/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3590/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3566/tmp_product, operation Mode is: A2*(B:0xef).
DSP Report: register mul_16ns_9ns_24_1_1_U3566/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3566/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U3566/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3566/tmp_product.
DSP Report: Generating DSP mul_16ns_9ns_24_1_1_U3354/tmp_product, operation Mode is: A2*(B:0xd3).
DSP Report: register mul_16ns_9ns_24_1_1_U3354/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3354/tmp_product.
DSP Report: operator mul_16ns_9ns_24_1_1_U3354/tmp_product is absorbed into DSP mul_16ns_9ns_24_1_1_U3354/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_ln42_14_reg_420481_reg[8] )
DSP Report: Generating DSP mul_16s_14ns_30_1_1_U10/tmp_product, operation Mode is: A*(B:0x152b).
DSP Report: operator mul_16s_14ns_30_1_1_U10/tmp_product is absorbed into DSP mul_16s_14ns_30_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U11/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_997_reg is absorbed into DSP mul_16s_14s_30_1_1_U11/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U11/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U11/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U12/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1003_reg is absorbed into DSP mul_16s_14s_30_1_1_U12/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U12/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U12/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U13/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1009_reg is absorbed into DSP mul_16s_14s_30_1_1_U13/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U13/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U14/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1015_reg is absorbed into DSP mul_16s_14s_30_1_1_U14/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U14/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U14/tmp_product.
DSP Report: Generating DSP mul_16s_14ns_30_1_1_U15/tmp_product, operation Mode is: A*(B:0x152b).
DSP Report: operator mul_16s_14ns_30_1_1_U15/tmp_product is absorbed into DSP mul_16s_14ns_30_1_1_U15/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U16/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1021_reg is absorbed into DSP mul_16s_14s_30_1_1_U16/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U16/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U16/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U17/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1027_reg is absorbed into DSP mul_16s_14s_30_1_1_U17/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U17/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U18/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1033_reg is absorbed into DSP mul_16s_14s_30_1_1_U18/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U18/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U18/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U19/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1039_reg is absorbed into DSP mul_16s_14s_30_1_1_U19/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U19/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_16s_14ns_30_1_1_U20/tmp_product, operation Mode is: A*(B:0x152b).
DSP Report: operator mul_16s_14ns_30_1_1_U20/tmp_product is absorbed into DSP mul_16s_14ns_30_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U21/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1044_reg is absorbed into DSP mul_16s_14s_30_1_1_U21/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U21/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U22/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1049_reg is absorbed into DSP mul_16s_14s_30_1_1_U22/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U22/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U23/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1054_reg is absorbed into DSP mul_16s_14s_30_1_1_U23/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U23/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U23/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U24/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1059_reg is absorbed into DSP mul_16s_14s_30_1_1_U24/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U24/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U24/tmp_product.
DSP Report: Generating DSP mul_16s_14ns_30_1_1_U25/tmp_product, operation Mode is: A*(B:0x152b).
DSP Report: operator mul_16s_14ns_30_1_1_U25/tmp_product is absorbed into DSP mul_16s_14ns_30_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U26/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1064_reg is absorbed into DSP mul_16s_14s_30_1_1_U26/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U26/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U26/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U27/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1069_reg is absorbed into DSP mul_16s_14s_30_1_1_U27/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U27/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U27/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U28/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1074_reg is absorbed into DSP mul_16s_14s_30_1_1_U28/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U28/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U28/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U29/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1079_reg is absorbed into DSP mul_16s_14s_30_1_1_U29/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U29/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U29/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U30/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1084_reg is absorbed into DSP mul_16s_14s_30_1_1_U30/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U30/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U31/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1089_reg is absorbed into DSP mul_16s_14s_30_1_1_U31/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U31/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U31/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U32/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1094_reg is absorbed into DSP mul_16s_14s_30_1_1_U32/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U32/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U32/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U33/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1099_reg is absorbed into DSP mul_16s_14s_30_1_1_U33/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U33/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U34/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1104_reg is absorbed into DSP mul_16s_14s_30_1_1_U34/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U34/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U35/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_16s_14s_30_1_1_U35/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U35/tmp_product.
DSP Report: register w2_load_43_reg_24694_reg is absorbed into DSP mul_16s_14s_30_1_1_U35/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U35/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U36/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_16s_14s_30_1_1_U36/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U36/tmp_product.
DSP Report: register w2_load_44_reg_24699_reg is absorbed into DSP mul_16s_14s_30_1_1_U36/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U36/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U37/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_16s_14s_30_1_1_U37/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U37/tmp_product.
DSP Report: register w2_load_45_reg_24704_reg is absorbed into DSP mul_16s_14s_30_1_1_U37/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U37/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U38/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_16s_14s_30_1_1_U38/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U38/tmp_product.
DSP Report: register w2_load_49_reg_24765_reg is absorbed into DSP mul_16s_14s_30_1_1_U38/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U38/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U39/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_16s_14s_30_1_1_U39/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U39/tmp_product.
DSP Report: register w2_load_50_reg_24770_reg is absorbed into DSP mul_16s_14s_30_1_1_U39/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U39/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U40/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_16s_14s_30_1_1_U40/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U40/tmp_product.
DSP Report: register w2_load_51_reg_24775_reg is absorbed into DSP mul_16s_14s_30_1_1_U40/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U40/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U41/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_16s_14s_30_1_1_U41/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U41/tmp_product.
DSP Report: register w2_load_52_reg_24780_reg is absorbed into DSP mul_16s_14s_30_1_1_U41/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U41/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U42/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_997_reg is absorbed into DSP mul_16s_14s_30_1_1_U42/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U42/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U42/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U43/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1003_reg is absorbed into DSP mul_16s_14s_30_1_1_U43/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U43/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U43/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U44/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1009_reg is absorbed into DSP mul_16s_14s_30_1_1_U44/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U44/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U44/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U45/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1015_reg is absorbed into DSP mul_16s_14s_30_1_1_U45/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U45/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U46/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1021_reg is absorbed into DSP mul_16s_14s_30_1_1_U46/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U46/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U47/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1027_reg is absorbed into DSP mul_16s_14s_30_1_1_U47/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U47/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U47/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U48/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1033_reg is absorbed into DSP mul_16s_14s_30_1_1_U48/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U48/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U48/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U49/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1039_reg is absorbed into DSP mul_16s_14s_30_1_1_U49/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U49/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U49/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U50/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1044_reg is absorbed into DSP mul_16s_14s_30_1_1_U50/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U50/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U51/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1049_reg is absorbed into DSP mul_16s_14s_30_1_1_U51/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U51/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U51/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U52/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1054_reg is absorbed into DSP mul_16s_14s_30_1_1_U52/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U52/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U52/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U53/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1059_reg is absorbed into DSP mul_16s_14s_30_1_1_U53/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U53/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_16s_14ns_30_1_1_U54/tmp_product, operation Mode is: A*(B:0x152b).
DSP Report: operator mul_16s_14ns_30_1_1_U54/tmp_product is absorbed into DSP mul_16s_14ns_30_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U55/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1064_reg is absorbed into DSP mul_16s_14s_30_1_1_U55/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U55/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U56/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1069_reg is absorbed into DSP mul_16s_14s_30_1_1_U56/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U56/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U56/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U57/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1074_reg is absorbed into DSP mul_16s_14s_30_1_1_U57/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U57/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_16s_14ns_30_1_1_U58/tmp_product, operation Mode is: A*(B:0x152b).
DSP Report: operator mul_16s_14ns_30_1_1_U58/tmp_product is absorbed into DSP mul_16s_14ns_30_1_1_U58/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U59/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1079_reg is absorbed into DSP mul_16s_14s_30_1_1_U59/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U59/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U59/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U60/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1084_reg is absorbed into DSP mul_16s_14s_30_1_1_U60/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U60/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U61/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1089_reg is absorbed into DSP mul_16s_14s_30_1_1_U61/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U61/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U61/tmp_product.
DSP Report: Generating DSP mul_16s_14ns_30_1_1_U62/tmp_product, operation Mode is: A*(B:0x152b).
DSP Report: operator mul_16s_14ns_30_1_1_U62/tmp_product is absorbed into DSP mul_16s_14ns_30_1_1_U62/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U63/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1094_reg is absorbed into DSP mul_16s_14s_30_1_1_U63/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U63/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U63/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U64/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1099_reg is absorbed into DSP mul_16s_14s_30_1_1_U64/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U64/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U64/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U65/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1104_reg is absorbed into DSP mul_16s_14s_30_1_1_U65/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U65/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U65/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U66/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_997_reg is absorbed into DSP mul_16s_14s_30_1_1_U66/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U66/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U67/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1003_reg is absorbed into DSP mul_16s_14s_30_1_1_U67/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U67/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U67/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U68/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1009_reg is absorbed into DSP mul_16s_14s_30_1_1_U68/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U68/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U69/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1015_reg is absorbed into DSP mul_16s_14s_30_1_1_U69/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U69/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U69/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U70/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1021_reg is absorbed into DSP mul_16s_14s_30_1_1_U70/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U70/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U71/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1027_reg is absorbed into DSP mul_16s_14s_30_1_1_U71/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U71/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U71/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U72/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_1033_reg is absorbed into DSP mul_16s_14s_30_1_1_U72/tmp_product.
DSP Report: operator mul_16s_14s_30_1_1_U72/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U72/tmp_product.
DSP Report: Generating DSP mul_16s_14ns_30_1_1_U73/tmp_product, operation Mode is: A*(B:0x152b).
DSP Report: operator mul_16s_14ns_30_1_1_U73/tmp_product is absorbed into DSP mul_16s_14ns_30_1_1_U73/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln191_reg_23593_reg[6] )
WARNING: [Synth 8-3917] design myhls__GCB2 has port if_fifo_cap[2] driven by constant 0
WARNING: [Synth 8-3917] design myhls__GCB2 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port if_fifo_cap[0] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O746[2] driven by constant 0
WARNING: [Synth 8-3917] design myhls__GCB2 has port O746[1] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O746[0] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O748[2] driven by constant 0
WARNING: [Synth 8-3917] design myhls__GCB2 has port O748[1] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O748[0] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O750[2] driven by constant 0
WARNING: [Synth 8-3917] design myhls__GCB2 has port O750[1] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O750[0] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O752[2] driven by constant 0
WARNING: [Synth 8-3917] design myhls__GCB2 has port O752[1] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O752[0] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O754[2] driven by constant 0
WARNING: [Synth 8-3917] design myhls__GCB2 has port O754[1] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O754[0] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O756[2] driven by constant 0
WARNING: [Synth 8-3917] design myhls__GCB2 has port O756[1] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O756[0] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O758[2] driven by constant 0
WARNING: [Synth 8-3917] design myhls__GCB2 has port O758[1] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O758[0] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O760[2] driven by constant 0
WARNING: [Synth 8-3917] design myhls__GCB2 has port O760[1] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O760[0] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O762[2] driven by constant 0
WARNING: [Synth 8-3917] design myhls__GCB2 has port O762[1] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O762[0] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O764[2] driven by constant 0
WARNING: [Synth 8-3917] design myhls__GCB2 has port O764[1] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O764[0] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O766[2] driven by constant 0
WARNING: [Synth 8-3917] design myhls__GCB2 has port O766[1] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O766[0] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O768[2] driven by constant 0
WARNING: [Synth 8-3917] design myhls__GCB2 has port O768[1] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O768[0] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O770[2] driven by constant 0
WARNING: [Synth 8-3917] design myhls__GCB2 has port O770[1] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O770[0] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O772[2] driven by constant 0
WARNING: [Synth 8-3917] design myhls__GCB2 has port O772[1] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O772[0] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O774[2] driven by constant 0
WARNING: [Synth 8-3917] design myhls__GCB2 has port O774[1] driven by constant 1
WARNING: [Synth 8-3917] design myhls__GCB2 has port O774[0] driven by constant 1
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sparse_relu_ap_ufixed_16_6_4_0_0_ap_ufixed_16_6_4_0_0_8_1_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_1_4_U0/\sub_ln247_20_reg_4400_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_1_4_U0/\trunc_ln247_43_reg_4506_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_1_4_U0/\trunc_ln247_28_reg_4456_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_c54_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_1_c55_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_2_c56_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_3_c57_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_4_c58_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_5_c59_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_6_c60_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_7_c61_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_8_c62_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_9_c63_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_10_c64_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_11_c65_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_12_c66_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_13_c67_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_14_c68_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_15_c69_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_c54_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_1_c55_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_2_c56_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_3_c57_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_4_c58_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_5_c59_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_6_c60_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_7_c61_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_8_c62_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_9_c63_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_10_c64_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_11_c65_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_12_c66_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_13_c67_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_14_c68_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_15_c69_channel_U/U_myhls_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][5] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln291_reg_9538_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln247_reg_8897_reg[9] )
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3664/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3664/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3664/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3664/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3664/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3664/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3664/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3665/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3665/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3665/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3665/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3665/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3665/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3665/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3666/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3666/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3666/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3666/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3666/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3666/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3666/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3667/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3667/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3667/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3667/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3667/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3667/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3667/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3668/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3668/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3668/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3668/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3668/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3668/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3668/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3669/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3669/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3669/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3669/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3669/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3669/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3669/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3670/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3670/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3670/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3670/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3670/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3670/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3670/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3671/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3671/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3671/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3671/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3671/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3671/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3671/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3672/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3672/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3672/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3672/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3672/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3672/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3672/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3673/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3673/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3673/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3673/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3673/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3673/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3673/tmp_product.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_ap_fixed_40_21_5_3_0_ap_ufixed_16_6_4_0_0_relu_config13_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:41 ; elapsed = 00:04:47 . Memory (MB): peak = 5312.617 ; gain = 2855.977 ; free physical = 520440 ; free virtual = 610276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                            | RTL Object | Depth x Width | Implemented As | 
+---------------------------------------------------------------------------------------+------------+---------------+----------------+
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom0       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom0       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom1       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom1       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom2       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom2       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom3       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom3       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom4       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom4       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom5       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom5       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom6       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom6       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom7       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom7       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom8       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom8       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom9       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom9       | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom10      | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom10      | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom11      | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom11      | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom12      | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom12      | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom13      | 64x12         | LUT            | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb | rom13      | 64x12         | LUT            | 
+---------------------------------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------------------------------------------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                    | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13ns_25_1_1                                                     | A*(B:0x8c4)                       | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*(B:0x7a5)                       | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*(B:0x555)                       | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*(B:0x7a5)                       | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13ns_25_1_1                                                     | A*(B:0x8c4)                       | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*(B:0x7a5)                       | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*(B:0x7a5)                       | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*(B:0x555)                       | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*(B:0x555)                       | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa4)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff87)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x25)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x58)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x34)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x25)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x39)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe7)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x67)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffae)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5e)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x55)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x51)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4c)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4c)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x55)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff92)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1dc)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x3ffe3))'                  | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x94)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbb)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x32)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A*(B:0xb)                         | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x57)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x43)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x91)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb6)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa2)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x7b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x3ffe5))'                  | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffed)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffed)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x58)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xc3)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xbb)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4e)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x74)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5c)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x34)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x26)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff96)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff89)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa4)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x3ffe5))'                  | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa5)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xb1)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x68)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x61)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4e)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xca)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xf6)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa6)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff87)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x96)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8c)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x46)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x53)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x54)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x59)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5c)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcc)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x13)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xb2)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff73)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff2c)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x10c)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff68)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff56)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x33)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x7a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x43)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe7)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x74)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5d)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x17)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x83)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3f8b7)                    | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb5)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe3)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff94)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xe2)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feb1)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x34)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x27)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcf)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd2)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x73)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x74)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6d)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x77)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd45)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd3d)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xab)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2b)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x92)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9d)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x98)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xea)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbb)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffce)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4e)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x75)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9e)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8e)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8c)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3ffcd)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff35)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff4e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffda)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x85)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe0f)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe1a)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xce)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xaf)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x47)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd1)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fcef)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | C+A*(B:0x3fbf6)                   | 17     | 12     | 27     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A*(B:0x3fa73))'                  | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff42)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x322)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x132)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fefb)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe21)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe0c)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe1b)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fed3)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A2*(B:0x3fbea))'                 | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff3a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff29)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcf)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8e)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff94)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb3)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff83)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x92)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff73)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffda)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff68)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8c)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | C+A*(B:0x3ff76)                   | 17     | 9      | 24     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xac)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff99)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff97)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x46)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9f)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | C+A*(B:0x3ff79)                   | 17     | 9      | 24     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb4)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x9b)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffab)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffaa)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffaf)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff42)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff5b)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffac)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | C+A*(B:0x3ff6a)                   | 17     | 9      | 24     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x87)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x167))'                    | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3fb3d)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xb3)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa1)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fce7)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdd2)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x155)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1e3)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd1)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xee)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa3)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffaf)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9c)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff95)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xe6)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xdc)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd6d)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff97)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffad)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb5)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd0)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffaf)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xe6)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb3)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd5)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x85)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x9f)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x99)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x83)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x9e)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xe5)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffab)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2a9)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff62)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff22)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff25)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9b)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffae)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbb)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb1)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff96)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff1e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff74)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff6e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff0d)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff59)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff6d)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff76)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff72)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff94)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2b9)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x85)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbd)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1b9)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa2)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x3df)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3c7)                      | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2e5)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x14b)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x11c)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1a3)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff59)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff6b)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff74)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff97)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x129)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff79)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | C+A*(B:0x3fea4)                   | 17     | 10     | 25     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x91)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa1)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff97)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff85)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff83)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb5)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa8)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x122))'                    | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbb)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff3f)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff23)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x87)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x95)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xc4)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xbb)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff31)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff3f)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x14f)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1a3)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1df)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x173)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x15f)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x11c)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x190)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x17a)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff0c)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff1a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1e1)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1a1)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe71)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feac)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe06)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd08)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd98)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feab)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A*(B:0x3fd5c)                   | 17     | 11     | 26     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x3fc12))'                  | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff67)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | C+A*(B:0x3fed0)                   | 17     | 10     | 25     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1dc)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x3fdb5))'                  | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd2)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xf2)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x175)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x190)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x12f)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x107)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff1d)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x17c)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1db)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x138)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1ec)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x19d)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x118)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff95)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1e4)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x170)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x138)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x133)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x149)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x12b)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x186)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x13f)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x12e)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x129)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1c2)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1a6)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1ec)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff3c)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feb5)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fecc)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x92)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff89)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe14)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x28c)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x17d)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x134)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff3b)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1c3)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff4d)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff4f)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1f7)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x15c)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x10a)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x170)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9a)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb2)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff98)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1e8)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1e9)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x19c)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x177)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x114)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1d8)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff57)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff33)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff2b)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe1b)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd8b)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8b)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x305)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x169)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1a2)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x190)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x18d)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feef)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe5d)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fee2)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff1e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | C+A*(B:0x3fee2)                   | 17     | 10     | 25     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff4a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe0c)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x211)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff4b)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff7a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff4b)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x106)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x150)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x196)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff4c)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x172)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff85)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fec1)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fea8)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff35)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff1e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x293)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x199)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff45)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff7d)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff38)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff53)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x231)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff6d)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x173)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x3fb46))'                  | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x172)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x130)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff5a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fec4)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fedd)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe9d)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fee7)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feda)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fee7)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe57)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fece)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fecc)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff14)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe83)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x234)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1db)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff5e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff77)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff66)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff6e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x144)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x155)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff44)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x3fd25))'                  | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fcd3)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2ee)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe90)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe9d)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa6)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | C+A*(B:0x3fe95)                   | 17     | 10     | 24     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff0f)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff49)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x3fe36))'                  | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdc4)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe99)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe45)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe9a)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A*(B:0x3fdc6)                   | 17     | 11     | 26     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x138)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1aa)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x16d)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x156)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x253)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2e3)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x133)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff5a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff2e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x3ff5f))'                  | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                          | (A*(B:0x258))'                    | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff35)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x15)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2f)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1a)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd4)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff92)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x347))'                    | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x29)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x73)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x3ffce))'                  | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x19)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3ffd7)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x66)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x54)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3fb60)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x344)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | PCIN+A:B+C                        | 10     | 18     | 28     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x54)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9b)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff39)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x14b)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x3ffcc))'                  | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xcb)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3ff9c)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa6)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | C+A*(B:0x3ff7b)                   | 17     | 9      | 24     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x74)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6c)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x64)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x36)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x39)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x35)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x16)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x282)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feef)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffea)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe6)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feea)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe2b)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9c)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3ffcc)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffba)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x9c)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x49)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x75)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x55)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x74)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbd)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff96)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x3ffc9))'                  | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0xbd)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x3ffcf))'                  | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa6)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x5d)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x46)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x52)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x72)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x2b)                       | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe7)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x56)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x33)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x46)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6e)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8f)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8d)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x9b)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x37)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x77)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x36)                       | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xf4)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x9b)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x79)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x69)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x59)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4e)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdad)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fef1)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fef1)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A''*(B:0x31)                      | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9b)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffce)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd4)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x95)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fee1)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x136)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1d3)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x3ffed))'                  | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x63)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9d)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | C+A*(B:0x3ff75)                   | 17     | 9      | 24     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x55)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb2)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa4)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x52)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x4e)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x72)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2fd)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fecb)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x29)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x31)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x19)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1a)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9a)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff06)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe37)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe90)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A*(B:0x3fd95)                   | 17     | 11     | 26     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A*(B:0xb)                         | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | C+A*(B:0x29)                      | 17     | 7      | 20     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe9)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1d)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb4)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fc1b)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdce)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x6a))'                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffce)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffea)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x16)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x29)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff93)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa8)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe3)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffea)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xf7)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9b)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa6)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff98)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd1)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xac)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | PCIN+(A:0x0):B+C                  | 30     | 16     | 22     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x51)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x85)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xb8)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x89)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffad)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff98)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa2)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd7)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff83)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff94)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x144)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x32)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x23)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2c)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3ffe6)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb4)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffae)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa1)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xb0)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x32)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2c)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x16)                       | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff67)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x178)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x144)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x111)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x142)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x197)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x17b)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x13b)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x13b)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1da)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1ca)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1b7)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x107)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1d8)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x128)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x189)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x14b)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff73)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff6f)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1c9)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff92)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1d0)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x12c)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1f7)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x111)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffce)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | C+A*(B:0xb)                       | 17     | 5      | 18     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff99)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x12d)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x112)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x18e)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1b0)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fed0)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff3e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe95)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2c8)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x195)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff54)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff37)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x107)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa4)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x18c)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x199)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x118)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff94)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa5)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff72)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff4a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x14b)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1b3)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x16e)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3fb6f)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb3)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x12f)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x15c)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x19a)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x159)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x158)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1aa)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffab)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x11e)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1f3)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x27b)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff2c)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff3c)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x23b)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe5d)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fc31)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feca)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff42)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2b5)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fc8a)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fc61)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd82)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff7d)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff56)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa9)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdcb)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd3d)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fde8)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe85)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x247)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | PCIN+A:B+C                        | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fcb3)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd46)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd86)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fedb)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A*(B:0x3fd6f)                   | 17     | 11     | 26     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe42)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe65)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x196)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff23)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xf1)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x86)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xc3)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x93)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1b5)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff46)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x115))'                    | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8b)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa7)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff96)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x122)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1a7)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff46)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb3)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x17b)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd76)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff3c)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff65)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2c7)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x331)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff6c)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff75)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1f1)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff2c)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x184)                      | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff85)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1df)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa2)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fcc1)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x428)                      | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd27)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x3fb88))'                  | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_12ns_27_1_1                                                     | A*(B:0x4ad)                       | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3fc16)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x284)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3fbc3)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3fbe1)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe7f)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd4d)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x253)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x278)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x3fa1e))'                  | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                          | A2*(B:0xac)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (C:0x2c400)+(A*(B:0x236))'        | 17     | 11     | 18     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A*(B:0x3fdd0)                   | 17     | 11     | 26     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdcf)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3f98b)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe34)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x323)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feb3)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe1d)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fea2)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x16f)                      | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2cb)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A2*(B:0x3fb8a))'                 | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x27a)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3fe3f)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | PCIN+A2:B2+C'                     | 9      | 18     | 27     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdbe)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fc4a)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x3fe3d))'                  | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_17ns_10ns_26_1_1                                                     | A*(B:0x154)                       | 18     | 10     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x23a)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x359)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe5b)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fee2)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feed)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fcb8)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3fdbd)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | (C:0xfffffffe2800)+A*(B:0x3fddd)  | 17     | 11     | 18     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd2)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A*(B:0x3fdf3)                   | 17     | 11     | 23     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd5e)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | C+A*(B:0x3fb27)                   | 17     | 12     | 27     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x69)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0xd9)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x3fd33))'                  | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                          | A2*(B:0x3fc71)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdf5)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fec8)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fef7)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3fd68)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3fdac)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3ff5c)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | PCIN+A:B+(C:0x1)                  | 7      | 18     | 1      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                          | PCIN+A:B                          | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fed7)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe9c)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd6b)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3fd3e)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3fde1)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3fce7)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3d5)                      | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x238)                      | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x219)                      | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x25d)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3fe9d)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3fe77)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe5b)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe99)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0xf4))'                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                          | A2*(B:0x66)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | PCIN+(A:0x0):B+C                  | 30     | 16     | 18     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd9c)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | C+A*(B:0x3fbdd)                   | 17     | 12     | 27     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                          | A2*(B:0x3fe1f)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff55)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fef5)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x328)                      | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3fb1c)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3fab1)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3fd4d)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3fd58)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe63)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3fe75)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fcef)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd60)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdda)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd22)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x1f2)                      | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x117)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x3b))'                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                          | (A*(B:0x36))'                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                          | A2*(B:0x24b)                      | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x246)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3ff85)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0xea)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3ff8b)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0xad)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6d)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | C+A*(B:0x8d)                      | 17     | 9      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff03)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3ff1e)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x26)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | C+A*(B:0xa8)                      | 17     | 9      | 22     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x31)                       | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x76)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x39)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x9e)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x57)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0xd)                        | 17     | 5      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x1a)                       | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x3ffeb)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x15d)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x15c))'                    | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                          | (A*(B:0x1dc))'                    | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                          | A2*(B:0x3ffa2)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1c8)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe6)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x9e)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x39)                       | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0xc9)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0xe6))'                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa3)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0xb6))'                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                          | A2*(B:0x133)                      | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x1de)                      | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x18f)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*(B:0x76))'                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                          | (A*(B:0x5b))'                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                          | (A*(B:0x3ffdb))'                  | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                          | A2*(B:0x3feb7)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A2*(B:0x2a)                       | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | C'+A2*(B:0x19)                    | 17     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13ns_25_1_1                                                     | A*(B:0x8c4)                       | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13ns_25_1_1                                                     | A*(B:0x8c4)                       | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*(B:0x555)                       | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B2                              | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13ns_25_1_1                                                     | A*(B:0x8c4)                       | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*(B:0x7a5)                       | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*(B:0x7a5)                       | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*(B:0x555)                       | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*(B:0x555)                       | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*(B:0x555)                       | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13ns_25_1_1                                                     | A*(B:0x8c4)                       | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*(B:0x7a5)                       | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*(B:0x7a5)                       | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*(B:0x555)                       | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13ns_25_1_1                                                     | A*(B:0x8c4)                       | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13ns_25_1_1                                                     | A*(B:0x8c4)                       | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B                               | 14     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x33)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2c)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffea)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3b)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x33)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x13)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A*(B:0xb)                         | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x13)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1d)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1a)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x1d)                       | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | C+A*(B:0x39)                      | 17     | 7      | 19     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x23)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe5)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | C+A*(B:0x1a)                      | 17     | 6      | 19     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3b)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x72)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6c)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff92)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb4)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff85)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd1)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x32)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe5)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x17)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x17)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A*(B:0xd)                         | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | (A*(B:0xd))'                      | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1b)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1d)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2b)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2f)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x27)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2f)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x23)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x33)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x31)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1b)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1b)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1b)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x29)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x26)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3f8de)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x46)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe5)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffed)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe5)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2b)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe3)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd4)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffda)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb4)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffaa)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb5)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x1a)                       | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | C+A*(B:0xb)                       | 17     | 5      | 18     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x27)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x2a)                       | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe9)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2f)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x31)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb6)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x17c)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2e)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x27)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x36)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A2*(B:0x17)                       | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1a)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x15)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x13)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x23)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x39)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x17)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1b)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A*(B:0xd)                         | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x29)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x35)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x27)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x49)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x59)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x73)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x32)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x184)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1a8)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xf2)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbb)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xe6)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd5a)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdd6)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3fb59)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd79)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x112)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1c8)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1a9)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff95)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffaf)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1bc)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x181)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa4)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff85)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fda7)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | C+A*(B:0x3fb63)                   | 17     | 12     | 27     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe0e)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe66)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbd)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbd)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffaf)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb1)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffae)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8d)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8c)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x11b)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffac)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb1)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8e)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xb1)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x86)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa3)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x136)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x17c)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x177)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xcb)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xf5)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffda)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12ns_27_1_1                                                     | A*(B:0x4b6)                       | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdbf)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2f2)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff3e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x24a)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x116)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x123)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x19d)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x162)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x13e)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x194)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x31)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fee1)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe36)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12ns_27_1_1                                                     | A*(B:0x437)                       | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x214)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2be)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feca)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x106)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1ef)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd99)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd4e)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feda)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A*(B:0x3fde3)                   | 17     | 11     | 26     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff99)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x151)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe64)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd09)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd25)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feed)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe09)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x20e)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe78)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8d)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd6)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x99)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x52)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x25)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x466)                      | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | (A*(B:0x3fdb3))'                  | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fec6)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe0d)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe3f)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2e)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | (A*(B:0x3faed))'                  | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd66)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fee6)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A*(B:0x3fdc2)                   | 17     | 11     | 26     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fefa)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe6b)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff1e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff76)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1d5)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff2a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff33)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fef9)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feb1)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x244)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feed)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fea2)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x141)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1f3)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xb3)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fea3)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe88)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x223)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe7e)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe9e)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff18)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff7a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff55)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x143)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x143)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x173)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x17c)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1b1)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe56)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12ns_27_1_1                                                     | A*(B:0x4fb)                       | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feef)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe7b)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fee4)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe4e)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe0f)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff54)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A2*(B:0x3fca4)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x32a)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x281)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x376)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x38c)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff72)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff1d)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff69)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fea0)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3febf)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fea4)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fed5)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe9f)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff30)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff0a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd2)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feb3)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe9e)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2a4)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2a8)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff48)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff27)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff3d)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff67)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x373)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe8c)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe3c)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x253)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fef5)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x159)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff5c)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5d)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6c)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe3)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff49)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff68)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff72)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xde)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff97)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcc)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xc6)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x16c)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe28)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe74)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fef5)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff73)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff42)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1a4)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1b0)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x12f)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd4)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8a)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x95)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x89)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x99)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x27a)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fedc)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe77)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd1)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe65)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fef4)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1b)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x255)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x3d6)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd5a)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2d6)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x214)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x21c)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1b1)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffce)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd4)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe5b)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | C+A*(B:0x3fdaf)                   | 17     | 11     | 26     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff3d)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x92)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x98)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8b)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xab)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xf1)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x294)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x3ee)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff0e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x203)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x116)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x11c)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x106)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x135)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffad)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xe4)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x46)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x71)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdc9)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdcc)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fc1a)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12ns_27_1_1                                                     | A*(B:0x496)                       | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdf5)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd3)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x91)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x89)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff69)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff14)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff14)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x36b)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff3e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x132)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x160)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff72)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe96)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fef3)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2ea)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x211)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fed8)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcf)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd1)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe7)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x7d)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4e)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9c)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff83)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x15f)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8b)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff87)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff3e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff1b)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff77)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff5b)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe7)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x76)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffce)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffce)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd1)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffce)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x52)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6c)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe9)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fcf5)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd8c)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3fb8b)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x19)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe28)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe46)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9e)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb5)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff6a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8d)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb5)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x29)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x36)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x13)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe5)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe9)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffda)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd2)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa6)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff98)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8e)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff92)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4e)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x76)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe3)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x66)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcc)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x74)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe6)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x58)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x33)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x25)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd2b)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdf6)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fedb)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A*(B:0x3fdd1)                   | 17     | 11     | 26     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff7b)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xab)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa7)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffda)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd1)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x37)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff12)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff1a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff3d)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff2c)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feb9)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbb)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | (A2*(B:0x338))'                   | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xf7)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | A2*(B:0x3ff87)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | A2*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd1)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | C+A*(B:0x3ffe9)                   | 17     | 6      | 18     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff6d)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x35)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | A2*(B:0x3ff7a)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | A2*(B:0x3f9f3)                    | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | A2*(B:0x3fae7)                    | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3fb63)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feaf)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd3d)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x16)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x57)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x32)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | A2*(B:0x33)                       | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9a)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff96)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | A2*(B:0x3fa9f)                    | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff77)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff50)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff62)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x234)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | (PCIN+A2:B2+C')'                  | 9      | 18     | 27     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | (A*(B:0x9c))'                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd1)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x9b)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x75)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6c)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x25)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x27)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x37)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5e)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6d)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff6a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa9)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x85)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff85)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x54)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd4)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x62)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x46)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x65)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4e)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x16)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1d)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x13)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe76)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x51)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x7d)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcf)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x9b)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | A2*(B:0x85)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x19)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbd)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb1)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffae)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x23)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x29)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x34)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff92)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbd)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB10 | (A*(B:0xd))'                      | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd2)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x52)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x49)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd1)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB10 | (A*(B:0xd))'                      | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff92)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | C+A*(B:0x3ffe3)                   | 17     | 6      | 17     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2e)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB10 | PCIN+(A:0x0):B+C                  | 30     | 16     | 20     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB10 | A2*(B:0x99)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB10 | A2*(B:0x3ffa6)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd2)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd4)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x58)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB10 | A2*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9a)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x47)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x56)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x35)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe6)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x26)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB10 | (A*(B:0x1b))'                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1a)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x35)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2c)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | C+A*(B:0x2b)                      | 17     | 7      | 18     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x62)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x58)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe6)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd2)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x61)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5c)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x62)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x55)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffea)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcf)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x16)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9b)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe3)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffda)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x98)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x53)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB10 | C+(A*(B:0xb))'                    | 17     | 5      | 17     | -      | 20     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x75)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6c)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x35)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x27)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2b)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8d)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffba)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8a)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xda)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xb2)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xb6)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd1)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB13 | (A*(B:0xc2))'                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcc)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffca)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd4)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd4)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5d)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x47)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x56)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff19)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fead)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x287)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB13 | A2*(B:0x3faef)                    | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB13 | A''*(B:0x3fd7f)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3f8d5)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB13 | A''*(B:0x3ffc3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x23)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x34)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x15)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xbc)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x35)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x47)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x75)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff74)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff05)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff94)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB13 | A2*(B:0x3ff9b)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffaf)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8d)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff95)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2f)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x36)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x23)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x25)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffda)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x7b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x55)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x64)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x43)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6d)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x51)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x52)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x43)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x74)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x63)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x63)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x92)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xab)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff89)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff91)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd2)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xba)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffca)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5d)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x53)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd4)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x69)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x79)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x53)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x67)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcc)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffca)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8d)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xac)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x89)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xc1)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x83)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd4)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa8)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x86)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xbe)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x83)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd4)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffda)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd4)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xe5)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xe4)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xe7)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x61)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x33)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x7b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2c)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | C+A*(B:0x96)                      | 17     | 9      | 22     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff94)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa2)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x67)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe5)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x79)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xac)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB13 | A''*(B:0xb3)                      | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xf2)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x46)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB13 | (A*(B:0x3ffab))'                  | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x29)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe6)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xac)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xde)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6c)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6c)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x47)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6d)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffea)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x71)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe3)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe5)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB13 | (A*(B:0x33))'                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x39)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x39)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB13 | C+(A*(B:0x15))'                   | 17     | 6      | 19     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff71)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x75)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff97)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcf)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x76)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x113)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x134)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x146)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1a7)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x154)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2c6)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fee5)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff63)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2a0)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff1e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff7b)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x9b)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd0)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd4)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x55)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe7f)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe6c)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe70)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe16)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff92)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb3)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xde)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x9b)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x94)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x9b)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x10e)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x169)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x137)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe8d)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe62)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff27)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff14)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff79)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feec)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff28)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe49)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fece)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feb5)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x192)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1bf)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x143)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x173)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe3d)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x132)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9c)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x182)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fed9)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fec5)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdf6)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB17 | A2*(B:0x3ffad)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff91)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd1)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xeb)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffda)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xf5)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcc)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff93)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa2)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9a)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8f)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa1)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd1)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xf4)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xb6)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8a)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8c)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff95)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff92)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff97)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xae)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x91)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x93)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x99)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x52)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB17 | A2*(B:0x56)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x65)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x131)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x194)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa2)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbd)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9a)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff92)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffad)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffce)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffca)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x61)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa6)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9c)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1d5)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4d)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xeb)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2df)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fee5)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff95)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb3)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbd)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd8)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8a)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x57)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x53)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x53)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x51)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x26)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xb1)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x9c)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa6)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB17 | (A*(B:0x1cd))'                    | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xfb)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x26)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x33)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | C+A*(B:0x2c)                      | 17     | 7      | 19     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2f)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x13)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | C+A*(B:0x3ffbb)                   | 17     | 8      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x45)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x58)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x95)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x87)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa6)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xc2)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xf6)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xde)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa6)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x77)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x58)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x66)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x54)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdc4)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x69)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x36)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB17 | PCIN+A:B+C                        | 4      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x85)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xcc)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x37)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbd)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x127)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff98)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffaf)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff43)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x113)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff5a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff6f)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa4)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb2)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffac)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x57)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A*(B:0xd)                         | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x157)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1d3)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff98)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xb5)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x83)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8c)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2a4)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1a2)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff97)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa2)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xf7)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd5)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa9)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd0)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff73)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff35)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fda3)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd94)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3f9f2)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fecd)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe2f)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2bf)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x283)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3fb5b)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3fbd8)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3faaf)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3fb53)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3fb4b)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3fbdb)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fcba)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdc8)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fc78)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd28)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fcf4)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fcb0)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd4f)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fef9)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fef3)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12ns_27_1_1                                                     | A*(B:0x4bd)                       | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe44)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe54)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff65)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff5c)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x233)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3fbbc)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff07)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff5d)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x144)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff61)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12ns_27_1_1                                                     | A*(B:0x441)                       | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdea)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdc7)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe6d)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feb8)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe48)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd42)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x22f)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fede)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff37)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff66)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff0a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff25)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff67)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x28e)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB21 | C+A*(B:0x3fd0c)                   | 17     | 11     | 26     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x261)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdf6)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fc76)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x3bc)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2f7)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff5e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd1b)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe93)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A*(B:0x3fd7c)                   | 17     | 11     | 26     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffea)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffca)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | (C:0x14000)+A*(B:0x2e)            | 17     | 7      | 17     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffab)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x3ffbb)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x61)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6e)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe7)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | (C:0x6bc00)+A*(B:0x3ffcd)         | 17     | 7      | 19     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x47)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x3b)                       | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x3ff79)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x63)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | C+(A*(B:0xd))'                    | 17     | 5      | 16     | -      | 20     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | PCIN+A:B+C                        | 2      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1d)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (PCIN+A:B)'                       | 3      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffaf)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x9a)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | PCIN+A:B+(C:0x36000)              | 2      | 18     | 18     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | PCIN+(A:0x0):B                    | 30     | 17     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x37)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1a)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | (C:0x40400)+A*(B:0x2a)            | 17     | 7      | 19     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb5)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (C:0x2ac00)+(A*(B:0xb))'          | 17     | 5      | 18     | -      | 20     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | PCIN+A:B+C                        | 2      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe6)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x35)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff69)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x43)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | PCIN+A:B+C                        | 6      | 18     | 21     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x8a)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (PCIN+A:B)'                       | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9f)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8b)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x15)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (A*(B:0x9e))'                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x23)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | C+A2*(B:0x3ffca)                  | 17     | 7      | 20     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (A*(B:0x45))'                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A*(B:0xb)                         | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | C+A2*(B:0x45)                     | 17     | 8      | 20     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x32)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe6)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2f)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x15d)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x17)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | (C:0x29400)+A*(B:0x58)            | 17     | 8      | 18     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x3ffcf)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xee)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff66)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x3ff6d)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe5)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | C+A*(B:0x3ff9e)                   | 17     | 8      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x3ffa2)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | PCIN+A:B+C                        | 5      | 18     | 20     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x3ffcc)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x46)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x47)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (A*(B:0x3ffad))'                  | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x3ffb1)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (A*(B:0x27))'                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x53)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | (C:0xfffffffbc800)+A*(B:0x3ffa2)  | 17     | 8      | 20     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2e)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1b)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa5)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x34)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffce)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x77)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x56)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x8e)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x3ffd7)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x58)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x51)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd2)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x51)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | C+A*(B:0x3ffd7)                   | 17     | 7      | 22     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x5d)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x69)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x31)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe5)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x2c)                       | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | C+A*(B:0x3ffcb)                   | 17     | 7      | 22     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x7b)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x53)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4c)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (A2*(B:0x3ffa7))'                 | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A2*(B:0x3a)                       | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (A*(B:0x3ffa8))'                  | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2e)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | C+A*(B:0x3ffd7)                   | 17     | 7      | 22     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xbc)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffea)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A*(B:0xd)                         | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | C+A*(B:0x45)                      | 17     | 8      | 20     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | C+A*(B:0x3ffac)                   | 17     | 8      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB25 | A2*(B:0x3ff49)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB25 | C+A*(B:0x3fd81)                   | 17     | 11     | 26     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd31)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd20)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x87)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb1)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1c4)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x23b)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB25 | A2*(B:0x14d)                      | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | (C:0xc400)+A*(B:0x3ff9a)          | 17     | 8      | 16     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB25 | C+A*(B:0x8d)                      | 17     | 9      | 22     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa5)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB25 | A2*(B:0x4f)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1b)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB25 | PCIN+(A:0x0):B+C                  | 30     | 16     | 19     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff97)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB25 | (C:0xfffffffb3c00)+A*(B:0x3ffb3)  | 17     | 8      | 20     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB25 | A2*(B:0x3ff6b)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff0b)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3fa69)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_13s_29_1_1                                                      | A*(B:0x3f568)                     | 17     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa2)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff87)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa3)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x45)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x52)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x3fee4)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12ns_27_1_1                                                     | A*(B:0x425)                       | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x3ff6c)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A*(B:0x3fdc8)                   | 17     | 11     | 25     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x3fbae)                    | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fcc3)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fc24)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xb4)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4d)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | C+A*(B:0xa9)                      | 17     | 9      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x13)                       | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | PCIN+(A:0x0):B2+C'                | 30     | 16     | 18     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x3fb38)                    | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe9d)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A*(B:0x3fdc4)                   | 17     | 11     | 26     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x10d)                      | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa6)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x159)                      | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | C'+A2*(B:0x8c)                    | 17     | 9      | 23     | -      | 24     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd32)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd8e)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x3fdaa)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe3a)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feb6)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1c4)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1e4)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x146)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x3ff4b)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x3f977)                    | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x3f93a)                    | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd5a)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | C+A*(B:0x3fbde)                   | 17     | 12     | 27     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x3fc74)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd43)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe5f)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feb0)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | (A*(B:0x3fdcb))'                  | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x144)                      | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | C+A2*(B:0x3fe77)                  | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe8c)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A*(B:0x3fdc3)                   | 17     | 11     | 26     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2e1)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fed4)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x3fdcd)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd96)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fcb0)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd01)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x3feb3)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe3c)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd49)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff61)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x215)                      | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x169)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff7a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff37)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x3ff1a)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff1e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffaf)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff2a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x3fe95)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x3fe15)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x3c5)                      | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe62)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fda8)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | (A*(B:0x3fe31))'                  | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_12ns_27_1_1                                                     | A*(B:0x40e)                       | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdbd)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb1)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffba)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb5)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1ba)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xfd)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffaf)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x3fec8)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe21)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A2*(B:0x3fd0a)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x292)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x166)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff14)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A2*(B:0x3ffc6)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x35)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A2*(B:0x3ffe9)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x31)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x33)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xac)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A2*(B:0x3ffab)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff99)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | (A*(B:0x3ffa6))'                  | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x15)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A*(B:0xb)                         | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe5)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A2*(B:0x45)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x75)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x46)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x49)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5d)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffed)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | C+(A*(B:0xd))'                    | 17     | 5      | 16     | -      | 20     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffed)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x31)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe6)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x32)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2c)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1d6)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A2*(B:0x3ffa4)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffac)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd2)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8b)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x19)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x16)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x73)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x52)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | (A*(B:0xb))'                      | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A2*(B:0x1d)                       | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A*(B:0xd)                         | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x14b)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x115)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A2*(B:0x9e)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff92)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb6)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A2*(B:0x15)                       | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xb0)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x27)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffda)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff93)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe9)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe5)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | PCIN+A:B+C                        | 5      | 18     | 20     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffed)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2c)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x33)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x37)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x32)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x34)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | C+A*(B:0x1d)                      | 17     | 6      | 16     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | (A*(B:0x3ffcf))'                  | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4c)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x16)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1a)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x51)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x17)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1b1)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x35)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x29)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1d)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe7)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6d)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd4)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | (A*(B:0x37))'                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A2*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x54)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffed)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A2*(B:0xf3)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xf3)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcf)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2f)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x13)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A2*(B:0x1b)                       | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A2*(B:0x39)                       | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x23)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | C+A*(B:0x3b)                      | 17     | 7      | 18     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x98)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffab)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd4)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe06)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | C+A*(B:0x3fa63)                   | 17     | 12     | 26     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A2*(B:0x3fe21)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A*(B:0x3fdf1)                   | 17     | 11     | 26     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1ee)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff11)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe60)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd52)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1ef)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe77)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A2*(B:0x3fc60)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*(B:0x3f5d3)                   | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9b)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A2*(B:0x5b)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xfa)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff85)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fee3)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe26)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*(B:0x3fe84)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x238)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9e)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | (A*(B:0x3fe2e))'                  | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x169)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x18e)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A2*(B:0x3fde3)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1db)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1ce)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*(B:0x179)                     | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1a7)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x17e)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A2*(B:0x1fd)                      | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A2*(B:0x15d)                      | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x18d)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff54)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | (A2*(B:0x3fe51))'                 | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feba)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A2*(B:0x3fe87)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A2*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1ac)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x12e)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xca)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x19b)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x321)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A2*(B:0x3a9)                      | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fcc2)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A2*(B:0x3fec6)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd12)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff92)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9f)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x191)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x148)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8b)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x11c)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*(B:0x3ff9f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x92)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xbd)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff37)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff7a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A2*(B:0x25e)                      | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff59)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff31)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x11f)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x159)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | C+A2*(B:0x3fdf6)                  | 17     | 11     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | (A*(B:0x2fe))'                    | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe70)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*(B:0x3fd65)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3febb)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd1)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffce)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | C+A*(B:0x3ffaa)                   | 17     | 8      | 21     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff79)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (A*(B:0x26))'                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | PCIN+A:B+C                        | 5      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (A*(B:0x3ff52))'                  | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2b)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x76)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | A2*(B:0x86)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffca)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x97)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffca)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffda)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (A*(B:0x3ff64))'                  | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9e)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (C:0x35400)+(A*(B:0x4d))'         | 17     | 8      | 18     | -      | 23     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe9)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x7d)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | A2*(B:0x31)                       | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (A*(B:0x3ff76))'                  | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (A*(B:0x31))'                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | PCIN+(A:0x0):B+(C:0x26c00)        | 30     | 18     | 18     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | PCIN+A2:B2+C                      | 7      | 18     | 24     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd1)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | C+A*(B:0x3ff7d)                   | 17     | 9      | 23     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe3)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x27)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | C+A*(B:0x3ffd5)                   | 17     | 7      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (A*(B:0x43))'                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | C+A*(B:0x3ffbb)                   | 17     | 8      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x16f)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa5)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8f)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x99)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff7d)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff66)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | PCIN+A:B+C                        | 5      | 18     | 22     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff95)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | C+A*(B:0x3ffb1)                   | 17     | 8      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5e)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (A*(B:0x26))'                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x23)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (A*(B:0x3ffbd))'                  | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe5)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8d)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (C:0x72800)+(A*(B:0x32))'         | 17     | 7      | 19     | -      | 22     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | C+A*(B:0x3ff9e)                   | 17     | 8      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcf)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff85)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x32)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x3c8)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x212)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff6f)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbb)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | A2*(B:0x3ffb4)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd4)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2c)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x45)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd2)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | C+A*(B:0x3ff9d)                   | 17     | 8      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | A2*(B:0x2a)                       | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (A*(B:0x4c2))'                    | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (A*(B:0x3ff9c))'                  | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | A2*(B:0x3ffb1)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x25)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | C+A*(B:0x3ffd4)                   | 17     | 7      | 22     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffca)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | C+A*(B:0x3ffb6)                   | 17     | 8      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x16)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x17)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A*(B:0x3ffac))'                  | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff74)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (C:0x49000)+(A*(B:0x4b))'         | 17     | 8      | 19     | -      | 23     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x56)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A*(B:0x3d))'                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | C+A*(B:0x3ff95)                   | 17     | 8      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (PCIN+A:B+C)'                     | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x63)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x13)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x13)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | C+A2*(B:0x63)                     | 17     | 8      | 21     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x16)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe6)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd1)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A2*(B:0x3ff96)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A2*(B:0x27)                       | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | PCIN+A:B+C                        | 4      | 18     | 22     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8c)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A*(B:0x68))'                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x35)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x7a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A2*(B:0x2f)                       | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffab)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | C+A*(B:0x3ffa2)                   | 17     | 8      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x93)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A2*(B:0x3ff8a)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbd)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (C:0x20800)+(A*(B:0xd))'          | 17     | 5      | 18     | -      | 20     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | C+(A*(B:0x3ffa8))'                | 17     | 8      | 20     | -      | 24     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A2*(B:0x83)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | PCIN+(A:0x0):B+C'                 | 30     | 16     | 21     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A*(B:0x65))'                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffed)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A*(B:0x3ffdd))'                  | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | PCIN+A2:B2+C                      | 2      | 18     | 20     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A2*(B:0x51)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A*(B:0x3ffcb))'                  | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A2*(B:0x3ffa5)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A*(B:0xd))'                      | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd4)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (PCIN+A:B+C)'                     | 6      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | C+A2*(B:0x3ffe5)                  | 17     | 6      | 19     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x52)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa3)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | C+A2*(B:0x3ff6a)                  | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x36)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x33)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x9e)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A2*(B:0x8f)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A2*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A2*(B:0x3ffa7)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | PCIN+A:B+(C:0x2ac00)              | 2      | 18     | 18     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffda)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A*(B:0x19))'                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | PCIN+A:B+C                        | 3      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (C:0x28c00)+(A*(B:0x1d))'         | 17     | 6      | 18     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x68)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A2*(B:0x77)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1b)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A*(B:0x3ffaa))'                  | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A*(B:0x17))'                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffaa)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A2*(B:0x3ffae)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (C:0x22c00)+(A*(B:0x87))'         | 17     | 9      | 18     | -      | 24     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x58)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A2*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A2*(B:0x6c)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (PCIN+A:B+C)'                     | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2b)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | C+A*(B:0x54)                      | 17     | 8      | 22     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | C+A*(B:0x3ff9a)                   | 17     | 8      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A*(B:0x5d))'                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffea)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x29)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffed)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe6)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x55)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x51)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcf)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x62)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x53)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x31)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3b)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x163)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1d9)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x18b)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb2)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff91)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x222)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x36)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4d)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x32)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB34 | (A*(B:0xd1))'                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xea)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcf)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5e)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x59)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2f)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x45)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x68)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffda)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x64)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x59)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x46)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4d)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x32)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x36)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x38e)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2bb)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x28a)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xbb)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd2)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd4)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8c)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x77)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcf)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x56)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x74)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x27)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x34)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x35)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6e)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x61)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffce)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x52)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x52)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x76)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4e)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x46)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3fa5c)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x333)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb3)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffaf)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa2)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8f)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x86)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9b)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6d)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x73)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | C+A*(B:0x8a)                      | 17     | 9      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x74)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa6)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa6)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff91)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x85)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa2)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xc2)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa1)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xae)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x92)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8e)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd0)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xda)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x92)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x87)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8c)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff91)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffae)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbb)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x141)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xf7)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff96)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x109)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x45)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x7b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x47)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x79)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe7)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x56)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffea)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x63)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x65)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x53)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x43)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe9)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe6)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x29)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2c)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x92)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xe9)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xf5)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xb7)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd5)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb3)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff83)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffae)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffba)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffaa)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe78)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff6f)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe4b)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2cf)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff83)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff85)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffab)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A*(B:0xb)                         | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x25)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x31)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x35)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB38 | A''*(B:0x3ffe7)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A*(B:0xd)                         | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB38 | (A*(B:0x3ffcd))'                  | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x128)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x119)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x63)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x63)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd1)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe3)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x6e)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x69)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb6)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa2)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x55)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB38 | (A*(B:0x3ffc6))'                  | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xeb)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc9)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2c)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB38 | (A*(B:0x37))'                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8f)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x18a)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2b)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbb)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9f)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB38 | (A*(B:0x9b))'                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb3)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa3)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe6)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2c)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1b)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB39 | (A*(B:0xb))'                      | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x26)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe5)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x32)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x39)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x27)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x27)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff50)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB39 | (A*(B:0x13))'                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x13)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB39 | A2*(B:0x1d)                       | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x15)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1d)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB39 | A2*(B:0x26)                       | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffca)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd3)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa6)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1a)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x64)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4b)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5f)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB39 | (A*(B:0x3ffed))'                  | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2d)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x26)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe7)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffea)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2e)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x25)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x92)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x46)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x61)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB39 | (A*(B:0x3ffd2))'                  | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffcf)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB39 | A2*(B:0x5b)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x5a)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | A2*(B:0x3ff1b)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | A2*(B:0x215)                      | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff75)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff76)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff11)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x37)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdb9)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fde4)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fc97)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | (A*(B:0x3fecd))'                  | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fea3)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe5c)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff39)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x13d)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x17a)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | A2*(B:0x1a4)                      | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x19f)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x175)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8e)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa6)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffbb)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb5)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb6)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb2)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | A''*(B:0x3ff34)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff09)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff2b)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x121)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1ab)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | A2*(B:0x3fced)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x207)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | A''*(B:0x3fefb)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x20d)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x19d)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff6a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa1)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x86)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xbd)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x9a)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3b)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x25)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe3)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x34)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffa9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8a)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb3)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff94)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | (A*(B:0xc2))'                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feb8)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe69)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fea4)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe1e)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | A''*(B:0xce)                      | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffba)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xa3)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x87)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff6d)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff65)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff5e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff54)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | A2*(B:0x3ff4b)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff53)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x113)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x133)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x142)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | (A*(B:0x26c))'                    | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | A2*(B:0x3fe6b)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff5f)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff0d)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff7d)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff06)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff6b)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x173)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x141)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe7a)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe13)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe75)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fee5)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fef4)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe90)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fdbf)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x62)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x72)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x73)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffdb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2b)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x29d)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feca)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A*(B:0x3fb5c)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fed4)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feb4)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fddb)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd08)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | (A*(B:0xb))'                      | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x56)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | (A*(B:0xd))'                      | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb9)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff96)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xad)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xb2)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xbf)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*(B:0x1d)                      | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x45)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | (A*(B:0xd))'                      | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | C+A''*(B:0x3ffe9)                 | 17     | 6      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A*(B:0xd)                         | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x13)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1d)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x62)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x13)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | C+A*(B:0x23)                      | 17     | 7      | 21     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*(B:0x15)                      | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x1a)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A*(B:0xd)                         | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe3)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe5)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*(B:0x53)                      | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x35)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*(B:0x43)                      | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x46)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe9)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffe7)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x14c)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x166)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb3)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8c)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff9d)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff8f)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffb4)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2e)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x3a)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2b)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x17)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*(B:0x1b)                      | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*(B:0x5e)                      | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x46)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x47)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*(B:0x34)                      | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*(B:0x2a)                      | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*(B:0x72)                      | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*(B:0x4b)                      | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x71)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x2e)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x37)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A*(B:0x36)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A*(B:0x16)                        | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A*(B:0xd)                         | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffc7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A*(B:0x3ffd5)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*(B:0x2b)                      | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3fe35)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fef9)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x255)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x242)                      | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fef6)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xdd)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0xaf)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3ff85)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x182)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x20a)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x26d)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_17ns_10ns_26_1_1                                                     | A*(B:0x10c)                       | 18     | 10     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2c1)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x12d)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x19f)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1c5)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3ff3c)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff57)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x376)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff29)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x19e)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff7a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff64)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x15b)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x19b)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1a7)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feba)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fefd)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3feac)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fed8)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe92)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fc1f)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3fe4a)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe8e)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x172)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x92)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x12c)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x87)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xc8)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xbe)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xf7)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0xe3)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x135)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff26)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A*(B:0x3fd97))'                  | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (C:0xffffffffb000)+A2*(B:0x3fefb) | 17     | 10     | 16     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x6b)                       | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | C+A2*(B:0x3fef4)                  | 17     | 10     | 23     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3ff1f)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff6e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3febd)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1d7)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1ba)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd9e)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fde4)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fd64)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe60)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fef2)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fcea)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x1f4)                      | 18     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fee2)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3feeb)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xab)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0xc1)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xd3)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xef)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x72)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x1bf)                      | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff67)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3ff52)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff72)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ff93)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x19c)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe6c)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe97)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_17s_10ns_27_1_1                                                      | C+A*(B:0x107)                     | 17     | 10     | 27     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x1d3)                      | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8b)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffab)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0x8f)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A*(B:0x3ffae)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x127)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x170)                      | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x118)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x171)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x13d)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3ff96)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x13b)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3fefd)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A*(B:0xa9))'                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (C:0x1d800)+(A*(B:0x7b))'         | 17     | 8      | 17     | -      | 23     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | PCIN+A:B+C                        | 5      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A*(B:0x3fcec))'                  | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A*(B:0x2f7))'                    | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe88)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fedf)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (C:0x23c00)+(A*(B:0x8c))'         | 17     | 9      | 18     | -      | 24     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | C+(A*(B:0x2ef))'                  | 17     | 11     | 24     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | C+A2*(B:0x3fc3a)                  | 17     | 11     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x1df)                      | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A*(B:0xaa))'                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | PCIN+(A:0x0):B+C                  | 30     | 18     | 20     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3fc37)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fc45)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x31c)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x3ab)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff4c)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fed5)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x6d4)                      | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x3fa)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3feda)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A''*(B:0x3fbb0)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe6b)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fec8)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fec2)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x2b8)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe03)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x121)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x1d3)                      | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x122)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff4e)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3ff77)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1d6)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x135)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A*(B:0x3feba))'                  | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | PCIN+A:B+(C:0xd401)               | 8      | 18     | 17     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A*(B:0xc8))'                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | PCIN+A:B+C                        | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0xa4)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A*(B:0x3ffd6))'                  | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A*(B:0x8d))'                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3fe38)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3fe37)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (C:0xffffffffa400)+A2*(B:0x3fd44) | 17     | 11     | 16     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3fd92)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | C+A*(B:0x218)                     | 17     | 11     | 27     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe27)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3fe0c)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fec2)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff6c)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff68)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe8f)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff3b)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3fdea)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff39)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A*(B:0x3fe63)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x14d)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3ff15)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A*(B:0x4c)                        | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3fd7d)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A*(B:0x6b))'                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x261)                      | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | PCIN+A:B+C                        | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xcb)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | C+A*(B:0x29a)                     | 17     | 11     | 24     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A*(B:0x3ff5d))'                  | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1ce)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A*(B:0x3ff21)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1b8)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3fc5b)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3fd5c)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A*(B:0x1ec)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | PCIN+A:B+C                        | 7      | 18     | 19     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x267)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x390)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3fd03)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fc77)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0x3fc2e)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fc06)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A*(B:0x24b)                       | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A*(B:0x3fc48)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | C+A*(B:0x3fbf9)                   | 17     | 12     | 27     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A*(B:0xb8)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0xef)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A2*(B:0xd3)                       | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16s_14ns_30_1_1                                                      | A*(B:0x152b)                      | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16s_14ns_30_1_1                                                      | A*(B:0x152b)                      | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16s_14ns_30_1_1                                                      | A*(B:0x152b)                      | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16s_14ns_30_1_1                                                      | A*(B:0x152b)                      | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B''                             | 16     | 14     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B''                             | 16     | 14     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B''                             | 16     | 14     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B''                             | 16     | 14     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B''                             | 16     | 14     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B''                             | 16     | 14     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B''                             | 16     | 14     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16s_14ns_30_1_1                                                      | A*(B:0x152b)                      | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16s_14ns_30_1_1                                                      | A*(B:0x152b)                      | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16s_14ns_30_1_1                                                      | A*(B:0x152b)                      | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B2                              | 16     | 14     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16s_14ns_30_1_1                                                      | A*(B:0x152b)                      | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''                             | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''                             | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''                             | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''                             | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''                             | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''                             | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''                             | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''                             | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''                             | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''                             | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
+-------------------------------------------------------------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:50 ; elapsed = 00:06:00 . Memory (MB): peak = 5312.617 ; gain = 2855.977 ; free physical = 530817 ; free virtual = 620954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q32_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q32_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q78_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q78_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q51_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q51_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q58_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q58_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q30_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q30_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q59_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q59_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q47_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q47_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q44_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q44_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q41_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q41_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q40_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q40_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q39_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q39_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q38_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q38_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q34_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q34_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q33_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q33_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q28_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q28_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q29_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q29_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q24_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q24_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q81_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q81_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q82_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q82_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q83_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q83_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q21_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q21_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q73_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q73_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q67_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q67_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q48_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q48_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q68_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q68_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q77_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q77_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q76_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q76_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q75_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q75_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q74_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q74_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q66_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q66_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q25_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q25_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q71_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q71_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q70_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q70_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q69_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q69_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q65_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q65_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q63_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q63_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q37_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q37_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q22_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q22_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q43_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0i_29/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q43_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/invert_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:40 ; elapsed = 00:06:53 . Memory (MB): peak = 5377.996 ; gain = 2921.355 ; free physical = 531069 ; free virtual = 621245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q32_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q32_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q78_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q78_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q51_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q51_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q58_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q58_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q30_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:52 ; elapsed = 00:08:07 . Memory (MB): peak = 6143.262 ; gain = 3686.621 ; free physical = 524354 ; free virtual = 614892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:55 ; elapsed = 00:08:10 . Memory (MB): peak = 6143.262 ; gain = 3686.621 ; free physical = 512714 ; free virtual = 603252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:17 ; elapsed = 00:10:32 . Memory (MB): peak = 6143.262 ; gain = 3686.621 ; free physical = 534657 ; free virtual = 625196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:19 ; elapsed = 00:10:35 . Memory (MB): peak = 6143.262 ; gain = 3686.621 ; free physical = 530130 ; free virtual = 620668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:44 ; elapsed = 00:11:00 . Memory (MB): peak = 6143.262 ; gain = 3686.621 ; free physical = 507647 ; free virtual = 598185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:48 ; elapsed = 00:11:04 . Memory (MB): peak = 6143.262 ; gain = 3686.621 ; free physical = 542751 ; free virtual = 633289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myhls       | dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3317_reg_36017508_pp0_iter4_reg_reg[1] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+---------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | fifo_reg[5]    | 38     | 38         | 38     | 0       | 0      | 0      | 0      | 
|dsrl__1     | fifo_reg[5]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__2     | fifo_reg[5]    | 39     | 39         | 39     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[2] | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[2] | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                    | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A'*B)'          | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | C+A'*B           | 16     | 18     | 48     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | C+A'*B           | 16     | 18     | 23     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_17s_10ns_27_1_1                                                      | (C+A*B)'         | 30     | 9      | 48     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A*B)'           | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (C+A*B)'         | 16     | 7      | 17     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | PCIN+A:B+C       | 5      | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A'*B)'          | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A*B)'           | 30     | 10     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (C+A*B)'         | 16     | 8      | 18     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | C+(A*B)'         | 16     | 10     | 24     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | C+A'*B           | 16     | 18     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A*B)'           | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | PCIN+A':B'+C'    | 0      | 18     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A*B)'           | 16     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | PCIN+A:B+C       | 8      | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A*B)'           | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | PCIN+A:B+C       | 6      | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A*B)'           | 16     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A*B)'           | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | C+A'*B           | 16     | 18     | 48     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (C+A*B)'         | 30     | 10     | 48     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A*B)'           | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | PCIN+A:B+C       | 8      | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | C+A'*B           | 16     | 10     | 24     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | (A'*B)'          | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | PCIN+A:B+C       | 7      | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | (C+A'*B)'        | 16     | 18     | 48     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A*B)'           | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A*B)'           | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | C+A'*B           | 16     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | C+A'*B           | 16     | 8      | 22     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*B)'           | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A*B)'           | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A*B)'           | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A*B)'           | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A*B)'           | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A*B)'           | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A*B)'           | 16     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | C'+A'*B          | 16     | 5      | 16     | -      | 21     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A'*B)'          | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A'*B)'          | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | (C+A*B)'         | 16     | 10     | 18     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A'*B           | 16     | 18     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                          | (C+A'*B)'        | 16     | 18     | 48     | -      | 0      | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                          | PCIN+A':B'+C'    | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A'*B)'          | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A'*B           | 16     | 18     | 48     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A'*B           | 16     | 18     | 48     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                          | (C+A'*B)'        | 16     | 18     | 48     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A'*B)'          | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | PCIN+A:B+C       | 7      | 18     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | PCIN+A:B         | 6      | 18     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A*B)'           | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | PCIN+A':B'+C'    | 0      | 16     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (C+A'*B)'        | 16     | 18     | 48     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 11     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12ns_27_1_1                                                     | A'*B             | 16     | 11     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 11     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 4      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | C'+A'*B          | 16     | 7      | 18     | -      | 0      | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s__GB0  | A'*B             | 17     | 9      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_17ns_10ns_26_1_1                                                     | A*B              | 17     | 9      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_17ns_10ns_26_1_1                                                     | A*B              | 17     | 9      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | C+A''*B          | 16     | 6      | 19     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | C+A''*B          | 16     | 5      | 19     | -      | 21     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | (A'*B)'          | 16     | 4      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | C'+A''*B         | 16     | 4      | 18     | -      | 20     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | (A'*B)'          | 16     | 4      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | (A'*B)'          | 16     | 4      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | (A'*B)'          | 16     | 4      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | C+A''*B          | 16     | 18     | 48     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | C+A''*B          | 16     | 6      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A'*B)'          | 16     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A'*B)'          | 16     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A'*B)'          | 16     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB4  | (C+A''*B)'       | 16     | 18     | 48     | -      | 28     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A''*B          | 16     | 18     | 48     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | (A''*B)'         | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | (A''*B)'         | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A''*B          | 16     | 18     | 48     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB6  | (C+A''*B)'       | 16     | 18     | 48     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A''*B          | 16     | 18     | 48     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                          | (C+A''*B)'       | 16     | 18     | 48     | -      | 28     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A''*B)'         | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A''*B)'         | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_9s_25_1_1                                                       | C+A''*B          | 16     | 18     | 48     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | C+A''*B          | 16     | 18     | 48     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | C+A''*B          | 16     | 18     | 48     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A''*B)'         | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB13 | (A''*B)'         | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | C+A''*B          | 16     | 8      | 22     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB13 | (A'*B)'          | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB13 | (A'*B)'          | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB13 | (C+A'*B)'        | 16     | 5      | 19     | -      | 21     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_10s_26_1_1                                                      | C+A''*B          | 16     | 18     | 48     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A''*B)'         | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB17 | (A''*B)'         | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | C+A''*B          | 16     | 6      | 19     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | C+A''*B          | 16     | 18     | 48     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB17 | (PCIN+A:B+C)'    | 4      | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_11s_27_1_1                                                      | (C+A''*B)'       | 16     | 18     | 48     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A''*B)'         | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_10s_26_1_1                                                      | C+A''*B          | 16     | 18     | 48     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A''*B)'         | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | C+A''*B          | 16     | 18     | 48     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A''*B)'         | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A''*B)'         | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_10s_26_1_1                                                      | C+A''*B          | 16     | 18     | 24     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A''*B)'         | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A''*B          | 16     | 18     | 48     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A''*B)'         | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A''*B)'         | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB21 | (C+A''*B)'       | 16     | 18     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A''*B          | 16     | 18     | 48     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | C+A'*B           | 16     | 6      | 17     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | C+A'*B           | 16     | 18     | 19     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (C+A*B)'         | 16     | 4      | 16     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | PCIN+A:B+C       | 2      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | PCIN+A':B'+C     | 2      | 18     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | PCIN+A':B'       | 0      | 17     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | C+A'*B           | 16     | 6      | 19     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (C+A*B)'         | 16     | 4      | 18     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | PCIN+A:B+C       | 2      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | PCIN+A:B+C       | 30     | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (A'*B)'          | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | C'+A'*B          | 16     | 18     | 20     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (A'*B)'          | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | C+A'*B           | 16     | 7      | 20     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | C+A'*B           | 16     | 7      | 18     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | (C+A'*B)'        | 16     | 18     | 48     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | PCIN+A':B'+C     | 5      | 18     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (A'*B)'          | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (A*B)'           | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_8s_24_1_1                                                       | C+A'*B           | 16     | 18     | 48     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | C+A'*B           | 16     | 18     | 48     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | C+A'*B           | 16     | 18     | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (A'*B)'          | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (A'*B)'          | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (C+A'*B)'        | 16     | 18     | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | C+A'*B           | 16     | 7      | 20     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (C+A'*B)'        | 16     | 18     | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A'*B             | 16     | 4      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A'*B             | 16     | 4      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB25 | (C+A''*B)'       | 16     | 18     | 48     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_8s_24_1_1                                                       | C+A'*B           | 16     | 18     | 16     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB25 | (C+A'*B)'        | 16     | 8      | 22     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB25 | PCIN+A':B'+C'    | 0      | 16     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB25 | (C+A'*B)'        | 16     | 18     | 48     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB25 | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A''*B          | 16     | 18     | 48     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | C+A''*B          | 16     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | PCIN+A:B'+C'     | 0      | 16     | -      | -      | 21     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A''*B          | 16     | 18     | 48     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | C'+A''*B         | 16     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | (C+A'*B)'        | 16     | 18     | 48     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | (A''*B)'         | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | C+A''*B          | 16     | 18     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A'*B           | 16     | 18     | 48     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | (A'*B)'          | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A''*B          | 16     | 18     | 48     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | (A''*B)'         | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | (A''*B)'         | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | C+A''*B          | 16     | 18     | 48     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | (A'*B)'          | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_8s_24_1_1                                                       | C+A'*B           | 16     | 18     | 21     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (A*B)'           | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | PCIN+A:B+C       | 5      | 18     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (A'*B)'          | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (A'*B)'          | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (C+A*B)'         | 16     | 7      | 18     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (C+A'*B)'        | 16     | 18     | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (A*B)'           | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | PCIN+A':B'+C     | 0      | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | PCIN+A':B'+C     | 30     | 18     | -      | -      | 25     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (C+A'*B)'        | 16     | 18     | 48     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_7s_23_1_1                                                       | C+A'*B           | 16     | 18     | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (A'*B)'          | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (C+A'*B)'        | 16     | 18     | 48     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | PCIN+A:B+C       | 5      | 18     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | C+A'*B           | 16     | 18     | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (A*B)'           | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (A'*B)'          | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (C+A*B)'         | 16     | 6      | 19     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_8s_24_1_1                                                       | C+A'*B           | 16     | 18     | 48     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (C+A'*B)'        | 16     | 18     | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (A'*B)'          | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | (A'*B)'          | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_7s_23_1_1                                                       | C+A'*B           | 16     | 18     | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | (C+A'*B)'        | 16     | 18     | 48     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A'*B)'          | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (C+A*B)'         | 16     | 7      | 19     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A*B)'           | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_8s_24_1_1                                                       | C+A'*B           | 16     | 18     | 48     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | C+A'*B           | 16     | 7      | 21     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | PCIN+A:B+C       | 4      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A'*B)'          | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_8s_24_1_1                                                       | C+A'*B           | 16     | 18     | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (C+A*B)'         | 16     | 4      | 18     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | C+(A*B)'         | 16     | 18     | 20     | -      | 24     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | PCIN+A':B'+C'    | 0      | 16     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A'*B)'          | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (C+A*B)'         | 16     | 18     | 20     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | PCIN+A':B'+C     | 2      | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A'*B)'          | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A*B)'           | 16     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | C+A'*B           | 16     | 18     | 19     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | C+A'*B           | 16     | 18     | 48     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | PCIN+A':B'+C     | 2      | 18     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A*B)'           | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | PCIN+A:B+C       | 3      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (C+A*B)'         | 16     | 5      | 18     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A'*B)'          | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A*B)'           | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (C+A*B)'         | 16     | 8      | 18     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | C+A'*B           | 16     | 7      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (C+A'*B)'        | 16     | 18     | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (A'*B)'          | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB34 | (A''*B)'         | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | C+A''*B          | 16     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | C'+A''*B         | 16     | 4      | 18     | -      | 20     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | PCIN+A:B+C       | 8      | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A''*B          | 16     | 18     | 48     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A''*B)'         | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB38 | (A''*B)'         | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB38 | (A''*B)'         | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB38 | (A'*B)'          | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB38 | (A'*B)'          | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | (A''*B)'         | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | (A'*B)'          | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | (A''*B)'         | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | (A''*B)'         | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_6s_22_1_1                                                       | C'+A''*B         | 16     | 18     | 18     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | (PCIN+A':B'+C')' | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | (A''*B)'         | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB10 | (A'*B)'          | 16     | 4      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB10 | (A'*B)'          | 16     | 4      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_6s_22_1_1                                                       | C+A''*B          | 16     | 18     | 48     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB10 | PCIN+A':B'+C'    | 0      | 16     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB10 | (A'*B)'          | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | C'+A''*B         | 16     | 6      | 18     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB10 | (C+A'*B)'        | 16     | 4      | 17     | -      | 20     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A''*B)'         | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A'*B)'          | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | (PCIN+A:B+C)'    | 8      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A'*B)'          | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | (C+A'*B)'        | 16     | 18     | 48     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A'*B)'          | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A'*B)'          | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | (A'*B)'          | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | (C+A'*B)'        | 16     | 4      | 16     | -      | 20     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | (A'*B)'          | 16     | 4      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | (PCIN+A:B+C)'    | 2      | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | (C'+A'*B)'       | 16     | 5      | 16     | -      | 21     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | (A'*B)'          | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | (A'*B)'          | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | C'+A'*B          | 16     | 6      | 18     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | (C+A'*B)'        | 16     | 18     | 48     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                          | (A'*B)'          | 16     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | (C+A'*B)'        | 16     | 18     | 48     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A''*B          | 16     | 18     | 48     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | C+A'*B           | 16     | 6      | 20     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                          | (A'*B)'          | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | PCIN+A':B'+C'    | 0      | 16     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB39 | (A'*B)'          | 16     | 4      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB39 | (A'*B)'          | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB39 | (A'*B)'          | 16     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB39 | (A''*B)'         | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A'*B             | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10ns_25_1_1                                                     | A''*B            | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_10s_26_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A'*B             | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11ns_26_1_1                                                     | A''*B            | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | C+A''*B          | 16     | 18     | 23     | -      | 28     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB13 | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A'*B             | 16     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_11s_27_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12ns_27_1_1                                                     | A''*B            | 16     | 11     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12ns_27_1_1                                                     | A''*B            | 16     | 11     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12ns_27_1_1                                                     | A''*B            | 16     | 11     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12ns_27_1_1                                                     | A''*B            | 16     | 11     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12ns_27_1_1                                                     | A''*B            | 16     | 11     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12ns_27_1_1                                                     | A''*B            | 16     | 11     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12ns_27_1_1                                                     | A''*B            | 16     | 11     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB5  | A''*B            | 16     | 11     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12ns_27_1_1                                                     | A''*B            | 16     | 11     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | C'+A''*B         | 16     | 18     | 48     | -      | 0      | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | C+A''*B          | 16     | 18     | 48     | -      | 29     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB13 | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_12s_28_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*B            | 16     | 18     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_13s_29_1_1                                                      | A''*B            | 16     | 18     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A''*B            | 16     | 4      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A''*B            | 16     | 4      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A''*B            | 16     | 4      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A''*B            | 16     | 4      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A''*B            | 16     | 4      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A''*B            | 16     | 4      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A''*B            | 16     | 4      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A'*B             | 16     | 4      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A''*B            | 16     | 4      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A''*B            | 16     | 4      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A''*B            | 16     | 4      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A'*B             | 16     | 4      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_5ns_20_1_1                                                      | A''*B            | 16     | 4      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | (A'*B)'          | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 5      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | (PCIN+A'*B)'     | 16     | 5      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB39 | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A''*B            | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6ns_21_1_1                                                      | A'*B             | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB38 | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_6s_22_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A''*B            | 16     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | C'+A''*B         | 16     | 6      | 20     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB39 | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB0  | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A'*B             | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7ns_22_1_1                                                      | A''*B            | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB13 | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_7s_23_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB25 | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | C'+A'*B          | 16     | 7      | 19     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB17 | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB39 | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB41 | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A'*B             | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8ns_23_1_1                                                      | A''*B            | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (PCIN+C+A'*B)'   | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | C+A'*B           | 16     | 18     | 48     | -      | 0      | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB17 | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB13 | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | (PCIN+C+A'*B)'   | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A'*B             | 16     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB10 | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A'*B             | 16     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | C'+A'*B          | 16     | 18     | 21     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB31 | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB10 | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_8s_24_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB27 | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A'*B             | 16     | 8      | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB13 | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB32 | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | (PCIN+A'*B)'     | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | C'+A''*B         | 16     | 8      | 22     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB33 | A'*B             | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB10 | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9ns_24_1_1                                                      | A''*B            | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB25 | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB8  | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB40 | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB25 | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB22 | A'*B             | 16     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A'*B             | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | (PCIN+C+A'*B)'   | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s__GB26 | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16ns_9s_25_1_1                                                       | A''*B            | 16     | 18     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''            | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''            | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''            | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''            | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''            | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''            | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''            | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''            | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''            | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s           | A*B''            | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16s_14ns_30_1_1                                                      | A*B              | 15     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16s_14ns_30_1_1                                                      | A*B              | 15     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16s_14ns_30_1_1                                                      | A*B              | 15     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16s_14ns_30_1_1                                                      | A*B              | 15     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16s_14ns_30_1_1                                                      | A*B              | 15     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16s_14ns_30_1_1                                                      | A*B              | 15     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16s_14ns_30_1_1                                                      | A*B              | 15     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_16s_14ns_30_1_1                                                      | A*B              | 15     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B''            | 15     | 18     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B''            | 15     | 18     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B''            | 15     | 18     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B''            | 15     | 18     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B''            | 15     | 18     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B''            | 15     | 18     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B''            | 15     | 18     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s       | A*B'             | 15     | 18     | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*B              | 13     | 11     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*B              | 13     | 11     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*B              | 13     | 11     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*B              | 13     | 11     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*B              | 13     | 11     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*B              | 13     | 11     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*B              | 13     | 11     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*B              | 13     | 11     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*B              | 13     | 11     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*B              | 13     | 11     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*B              | 13     | 11     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*B              | 13     | 11     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*B              | 13     | 11     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*B              | 13     | 11     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*B              | 13     | 11     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_12ns_24_1_1                                                     | A*B              | 13     | 11     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13ns_25_1_1                                                     | A*B              | 13     | 12     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13ns_25_1_1                                                     | A*B              | 13     | 12     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13ns_25_1_1                                                     | A*B              | 13     | 12     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13ns_25_1_1                                                     | A*B              | 13     | 12     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13ns_25_1_1                                                     | A*B              | 13     | 12     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13ns_25_1_1                                                     | A*B              | 13     | 12     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13ns_25_1_1                                                     | A*B              | 13     | 12     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13ns_25_1_1                                                     | A*B              | 13     | 12     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13ns_13s_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls                                                                          | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_mul_13s_13ns_26_1_1                                                      | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s__GB0 | A*B'             | 13     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+-------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+-------+
|      |Cell            |Count  |
+------+----------------+-------+
|1     |BUFG            |      1|
|2     |CARRY8          |  18892|
|3     |DSP48E2         |    161|
|4     |DSP_ALU         |   3088|
|5     |DSP_A_B_DATA    |   3088|
|6     |DSP_C_DATA      |   3088|
|7     |DSP_MULTIPLIER  |   3088|
|8     |DSP_M_DATA      |   3088|
|9     |DSP_OUTPUT      |   3088|
|10    |DSP_PREADD      |   3088|
|11    |DSP_PREADD_DATA |   3088|
|12    |LUT1            |   5538|
|13    |LUT2            |  72592|
|14    |LUT3            |  36983|
|15    |LUT4            |  63244|
|16    |LUT5            |  38881|
|17    |LUT6            |  97965|
|18    |MUXF7           |    465|
|19    |MUXF8           |      9|
|20    |RAMB18E2        |     48|
|21    |SRL16E          |   1635|
|22    |FDRE            | 120320|
|23    |FDSE            |   2095|
|24    |IBUF            |  36868|
|25    |OBUF            |    173|
+------+----------------+-------+

Report Instance Areas: 
+------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                                |Module                                                                                                                  |Cells  |
+------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                     |                                                                                                                        | 520574|
|2     |  dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0   |myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_s                                                |  16158|
|3     |    mult_3587_reg_412604_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__60             |      8|
|4     |    add_ln58_4043_fu_417977_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__21            |      8|
|5     |    add_ln58_4044_fu_417987_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__30            |      8|
|6     |    add_ln58_3952_fu_417438_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__29                 |      8|
|7     |    mult_3565_reg_31652_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__33                 |      8|
|8     |    add_ln58_3940_fu_417364_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__27                 |      8|
|9     |    add_ln58_3942_fu_417384_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2582_fu_35948937_p2_funnel__10            |      8|
|10    |    mult_3621_reg_412689_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__24             |      8|
|11    |    tmp1063_reg_413342_reg                                              |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__22                 |      8|
|12    |    add_ln58_3907_fu_417094_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__24                 |      8|
|13    |    add_ln58_3908_fu_417104_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/add_ln58_3908_fu_417104_p2_funnel__1               |      8|
|14    |    add_ln58_3909_fu_417114_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__6             |      8|
|15    |    mult_3573_reg_31660_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__5                  |      8|
|16    |    add_ln58_3912_fu_417140_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/add_ln58_3948_fu_419307_p2_funnel__2               |      8|
|17    |    mult_3554_reg_31636_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__8                  |      8|
|18    |    add_ln58_4187_fu_418852_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2582_fu_35948937_p2_funnel__1             |      8|
|19    |    mult_3571_reg_31656_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__11                 |      8|
|20    |    add_ln58_4187_fu_418852_p2__0                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2582_fu_35948937_p2_funnel__3             |      8|
|21    |    mult_3618_reg_31664_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__9                  |      8|
|22    |    mult_3798_reg_31708_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__19                 |      8|
|23    |    add_ln58_4150_fu_418612_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__33            |      8|
|24    |    add_ln58_4153_reg_420871_reg                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__7                  |      8|
|25    |    mult_3563_reg_31648_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__26                 |      8|
|26    |    add_ln58_3874_fu_416869_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2582_fu_35948937_p2_funnel__9             |      8|
|27    |    add_ln58_3875_fu_416879_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__31            |      8|
|28    |    mult_3670_reg_412796_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__25             |      8|
|29    |    add_ln58_4010_fu_417801_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2582_fu_35948937_p2_funnel__4             |      8|
|30    |    add_ln58_3877_fu_416895_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__43             |      8|
|31    |    mult_3758_reg_31700_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__35                 |      8|
|32    |    mult_3664_reg_31684_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__32                 |      8|
|33    |    add_ln58_4037_fu_417943_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__3             |      8|
|34    |    add_ln58_4012_fu_417817_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__22            |      8|
|35    |    mult_3730_reg_31692_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__30                 |      8|
|36    |    mult_3637_reg_31672_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__31                 |      8|
|37    |    mult_3760_reg_31704_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__28                 |      8|
|38    |    mult_3750_reg_31696_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__17                 |      8|
|39    |    mult_3657_reg_31680_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__21                 |      8|
|40    |    mult_3628_reg_31668_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel                     |      8|
|41    |    mult_3684_reg_31688_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__37                 |      8|
|42    |    add_ln58_4214_fu_419020_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__4    |      8|
|43    |    mult_3578_reg_412578_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__4              |      8|
|44    |    mult_3842_reg_413247_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__5              |      8|
|45    |    add_ln58_4114_fu_418389_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__12                 |      8|
|46    |    add_ln58_4115_fu_418399_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__29            |      8|
|47    |    mult_3584_reg_412594_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__68             |      8|
|48    |    add_ln58_3948_fu_419307_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/add_ln58_3948_fu_419307_p2_funnel__1               |      8|
|49    |    mult_3873_reg_413320_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__53             |      8|
|50    |    add_ln58_3973_fu_417551_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__10            |      8|
|51    |    add_ln58_3975_fu_417567_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__26            |      8|
|52    |    add_ln58_4014_reg_420671_reg                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__2              |      8|
|53    |    mult_3661_reg_412780_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__58             |      8|
|54    |    add_ln58_3956_fu_417450_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2582_fu_35948937_p2_funnel__2             |      8|
|55    |    add_ln58_3956_fu_417450_p2__0                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/add_ln58_3956_fu_417450_p2__0_funnel__1            |      8|
|56    |    mult_3647_reg_31676_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__1                  |      8|
|57    |    add_ln58_4038_fu_417953_p2                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/add_ln58_3948_fu_419307_p2_funnel__8               |      8|
|58    |    add_ln58_4055_reg_420736_reg                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__73             |      8|
|59    |    mul_16ns_10ns_25_1_1_U3322                                          |myhls_mul_16ns_10ns_25_1_1_3464                                                                                         |      8|
|60    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__464  |      8|
|61    |    mul_16ns_10ns_25_1_1_U3324                                          |myhls_mul_16ns_10ns_25_1_1_3465                                                                                         |     14|
|62    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__82   |      8|
|63    |    mul_16ns_10ns_25_1_1_U3359                                          |myhls_mul_16ns_10ns_25_1_1_3466                                                                                         |      8|
|64    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__556  |      8|
|65    |    mul_16ns_10ns_25_1_1_U3366                                          |myhls_mul_16ns_10ns_25_1_1_3467                                                                                         |     63|
|66    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__469  |      8|
|67    |    mul_16ns_10ns_25_1_1_U3384                                          |myhls_mul_16ns_10ns_25_1_1_3468                                                                                         |      8|
|68    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__259  |      8|
|69    |    mul_16ns_10ns_25_1_1_U3395                                          |myhls_mul_16ns_10ns_25_1_1_3469                                                                                         |     62|
|70    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__429  |      8|
|71    |    mul_16ns_10ns_25_1_1_U3396                                          |myhls_mul_16ns_10ns_25_1_1_3470                                                                                         |     63|
|72    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__53   |      8|
|73    |    mul_16ns_10ns_25_1_1_U3401                                          |myhls_mul_16ns_10ns_25_1_1_3471                                                                                         |     11|
|74    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__228  |      8|
|75    |    mul_16ns_10ns_25_1_1_U3403                                          |myhls_mul_16ns_10ns_25_1_1_3472                                                                                         |      8|
|76    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__448  |      8|
|77    |    mul_16ns_10ns_25_1_1_U3405                                          |myhls_mul_16ns_10ns_25_1_1_3473                                                                                         |     58|
|78    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__288  |      8|
|79    |    mul_16ns_10ns_25_1_1_U3415                                          |myhls_mul_16ns_10ns_25_1_1_3474                                                                                         |     81|
|80    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__101  |      8|
|81    |    mul_16ns_10ns_25_1_1_U3417                                          |myhls_mul_16ns_10ns_25_1_1_3475                                                                                         |     12|
|82    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__103  |      8|
|83    |    mul_16ns_10ns_25_1_1_U3421                                          |myhls_mul_16ns_10ns_25_1_1_3476                                                                                         |      8|
|84    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__105  |      8|
|85    |    mul_16ns_10ns_25_1_1_U3430                                          |myhls_mul_16ns_10ns_25_1_1_3477                                                                                         |    104|
|86    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__471  |      8|
|87    |    mul_16ns_10ns_25_1_1_U3445                                          |myhls_mul_16ns_10ns_25_1_1_3478                                                                                         |     65|
|88    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__495  |      8|
|89    |    mul_16ns_10ns_25_1_1_U3451                                          |myhls_mul_16ns_10ns_25_1_1_3479                                                                                         |     15|
|90    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__413  |      8|
|91    |    mul_16ns_10ns_25_1_1_U3484                                          |myhls_mul_16ns_10ns_25_1_1_3480                                                                                         |     10|
|92    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__33   |      8|
|93    |    mul_16ns_10ns_25_1_1_U3490                                          |myhls_mul_16ns_10ns_25_1_1_3481                                                                                         |     82|
|94    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__133  |      8|
|95    |    mul_16ns_10ns_25_1_1_U3491                                          |myhls_mul_16ns_10ns_25_1_1_3482                                                                                         |      9|
|96    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__25   |      8|
|97    |    mul_16ns_10ns_25_1_1_U3496                                          |myhls_mul_16ns_10ns_25_1_1_3483                                                                                         |     68|
|98    |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__472  |      8|
|99    |    mul_16ns_10ns_25_1_1_U3501                                          |myhls_mul_16ns_10ns_25_1_1_3484                                                                                         |      8|
|100   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__370  |      8|
|101   |    mul_16ns_10ns_25_1_1_U3503                                          |myhls_mul_16ns_10ns_25_1_1_3485                                                                                         |     37|
|102   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__58   |      8|
|103   |    mul_16ns_10ns_25_1_1_U3506                                          |myhls_mul_16ns_10ns_25_1_1_3486                                                                                         |      8|
|104   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__245  |      8|
|105   |    mul_16ns_10ns_25_1_1_U3512                                          |myhls_mul_16ns_10ns_25_1_1_3487                                                                                         |     66|
|106   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__380  |      8|
|107   |    mul_16ns_10ns_25_1_1_U3520                                          |myhls_mul_16ns_10ns_25_1_1_3488                                                                                         |     36|
|108   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__414  |      8|
|109   |    mul_16ns_10ns_25_1_1_U3526                                          |myhls_mul_16ns_10ns_25_1_1_3489                                                                                         |     12|
|110   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__96   |      8|
|111   |    mul_16ns_10ns_25_1_1_U3527                                          |myhls_mul_16ns_10ns_25_1_1_3490                                                                                         |      8|
|112   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__71   |      8|
|113   |    mul_16ns_10ns_25_1_1_U3533                                          |myhls_mul_16ns_10ns_25_1_1_3491                                                                                         |     37|
|114   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__280  |      8|
|115   |    mul_16ns_10ns_25_1_1_U3545                                          |myhls_mul_16ns_10ns_25_1_1_3492                                                                                         |     13|
|116   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__14   |      8|
|117   |    mul_16ns_10ns_25_1_1_U3551                                          |myhls_mul_16ns_10ns_25_1_1_3493                                                                                         |      8|
|118   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__61   |      8|
|119   |    mul_16ns_10ns_25_1_1_U3554                                          |myhls_mul_16ns_10ns_25_1_1_3494                                                                                         |     62|
|120   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__182  |      8|
|121   |    mul_16ns_10ns_25_1_1_U3555                                          |myhls_mul_16ns_10ns_25_1_1_3495                                                                                         |     10|
|122   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__277  |      8|
|123   |    mul_16ns_10ns_25_1_1_U3568                                          |myhls_mul_16ns_10ns_25_1_1_3496                                                                                         |      8|
|124   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__534  |      8|
|125   |    mul_16ns_10ns_25_1_1_U3574                                          |myhls_mul_16ns_10ns_25_1_1_3497                                                                                         |     41|
|126   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__275  |      8|
|127   |    mul_16ns_10ns_25_1_1_U3582                                          |myhls_mul_16ns_10ns_25_1_1_3498                                                                                         |     36|
|128   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__358  |      8|
|129   |    mul_16ns_10ns_25_1_1_U3584                                          |myhls_mul_16ns_10ns_25_1_1_3499                                                                                         |     11|
|130   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__260  |      8|
|131   |    mul_16ns_10ns_25_1_1_U3593                                          |myhls_mul_16ns_10ns_25_1_1_3500                                                                                         |      8|
|132   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__305  |      8|
|133   |    mul_16ns_10ns_25_1_1_U3609                                          |myhls_mul_16ns_10ns_25_1_1_3501                                                                                         |     40|
|134   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__552  |      8|
|135   |    mul_16ns_10ns_25_1_1_U3612                                          |myhls_mul_16ns_10ns_25_1_1_3502                                                                                         |     80|
|136   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__292  |      8|
|137   |    mul_16ns_10ns_25_1_1_U3619                                          |myhls_mul_16ns_10ns_25_1_1_3503                                                                                         |      8|
|138   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__229  |      8|
|139   |    mul_16ns_10s_26_1_1_U3325                                           |myhls_mul_16ns_10s_26_1_1_3504                                                                                          |     39|
|140   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__386  |      8|
|141   |    mul_16ns_10s_26_1_1_U3331                                           |myhls_mul_16ns_10s_26_1_1_3505                                                                                          |     62|
|142   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__468  |      8|
|143   |    mul_16ns_10s_26_1_1_U3335                                           |myhls_mul_16ns_10s_26_1_1_3506                                                                                          |     10|
|144   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__532  |      8|
|145   |    mul_16ns_10s_26_1_1_U3336                                           |myhls_mul_16ns_10s_26_1_1_3507                                                                                          |     68|
|146   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__167  |      8|
|147   |    mul_16ns_10s_26_1_1_U3350                                           |myhls_mul_16ns_10s_26_1_1_3508                                                                                          |     68|
|148   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__42   |      8|
|149   |    mul_16ns_10s_26_1_1_U3353                                           |myhls_mul_16ns_10s_26_1_1_3509                                                                                          |      8|
|150   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__341  |      8|
|151   |    mul_16ns_10s_26_1_1_U3355                                           |myhls_mul_16ns_10s_26_1_1_3510                                                                                          |     39|
|152   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__231  |      8|
|153   |    mul_16ns_10s_26_1_1_U3367                                           |myhls_mul_16ns_10s_26_1_1_3511                                                                                          |     70|
|154   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__372  |      8|
|155   |    mul_16ns_10s_26_1_1_U3368                                           |myhls_mul_16ns_10s_26_1_1_3512                                                                                          |     42|
|156   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__342  |      8|
|157   |    mul_16ns_10s_26_1_1_U3372                                           |myhls_mul_16ns_10s_26_1_1_3513                                                                                          |     11|
|158   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel       |      8|
|159   |    mul_16ns_10s_26_1_1_U3374                                           |myhls_mul_16ns_10s_26_1_1_3514                                                                                          |     39|
|160   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__454  |      8|
|161   |    mul_16ns_10s_26_1_1_U3375                                           |myhls_mul_16ns_10s_26_1_1_3515                                                                                          |     41|
|162   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__77   |      8|
|163   |    mul_16ns_10s_26_1_1_U3382                                           |myhls_mul_16ns_10s_26_1_1_3516                                                                                          |     10|
|164   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__180  |      8|
|165   |    mul_16ns_10s_26_1_1_U3385                                           |myhls_mul_16ns_10s_26_1_1_3517                                                                                          |      8|
|166   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__116  |      8|
|167   |    mul_16ns_10s_26_1_1_U3387                                           |myhls_mul_16ns_10s_26_1_1_3518                                                                                          |     36|
|168   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__251  |      8|
|169   |    mul_16ns_10s_26_1_1_U3392                                           |myhls_mul_16ns_10s_26_1_1_3519                                                                                          |      9|
|170   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__233  |      8|
|171   |    mul_16ns_10s_26_1_1_U3400                                           |myhls_mul_16ns_10s_26_1_1_3520                                                                                          |     40|
|172   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__322  |      8|
|173   |    mul_16ns_10s_26_1_1_U3412                                           |myhls_mul_16ns_10s_26_1_1_3521                                                                                          |     68|
|174   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__38   |      8|
|175   |    mul_16ns_10s_26_1_1_U3416                                           |myhls_mul_16ns_10s_26_1_1_3522                                                                                          |      8|
|176   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__375  |      8|
|177   |    mul_16ns_10s_26_1_1_U3419                                           |myhls_mul_16ns_10s_26_1_1_3523                                                                                          |     70|
|178   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__64   |      8|
|179   |    mul_16ns_10s_26_1_1_U3422                                           |myhls_mul_16ns_10s_26_1_1_3524                                                                                          |     70|
|180   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__519  |      8|
|181   |    mul_16ns_10s_26_1_1_U3428                                           |myhls_mul_16ns_10s_26_1_1_3525                                                                                          |     83|
|182   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__249  |      8|
|183   |    mul_16ns_10s_26_1_1_U3442                                           |myhls_mul_16ns_10s_26_1_1_3526                                                                                          |     35|
|184   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__539  |      8|
|185   |    mul_16ns_10s_26_1_1_U3444                                           |myhls_mul_16ns_10s_26_1_1_3527                                                                                          |      8|
|186   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__100  |      8|
|187   |    mul_16ns_10s_26_1_1_U3448                                           |myhls_mul_16ns_10s_26_1_1_3528                                                                                          |     11|
|188   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__359  |      8|
|189   |    mul_16ns_10s_26_1_1_U3452                                           |myhls_mul_16ns_10s_26_1_1_3529                                                                                          |      8|
|190   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__23   |      8|
|191   |    mul_16ns_10s_26_1_1_U3454                                           |myhls_mul_16ns_10s_26_1_1_3530                                                                                          |    115|
|192   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__114  |      8|
|193   |    mul_16ns_10s_26_1_1_U3456                                           |myhls_mul_16ns_10s_26_1_1_3531                                                                                          |     62|
|194   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__443  |      8|
|195   |    mul_16ns_10s_26_1_1_U3470                                           |myhls_mul_16ns_10s_26_1_1_3532                                                                                          |     39|
|196   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__432  |      8|
|197   |    mul_16ns_10s_26_1_1_U3471                                           |myhls_mul_16ns_10s_26_1_1_3533                                                                                          |     69|
|198   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__350  |      8|
|199   |    mul_16ns_10s_26_1_1_U3472                                           |myhls_mul_16ns_10s_26_1_1_3534                                                                                          |      8|
|200   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__505  |      8|
|201   |    mul_16ns_10s_26_1_1_U3476                                           |myhls_mul_16ns_10s_26_1_1_3535                                                                                          |      8|
|202   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__361  |      8|
|203   |    mul_16ns_10s_26_1_1_U3486                                           |myhls_mul_16ns_10s_26_1_1_3536                                                                                          |      8|
|204   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__267  |      8|
|205   |    mul_16ns_10s_26_1_1_U3492                                           |myhls_mul_16ns_10s_26_1_1_3537                                                                                          |      9|
|206   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__261  |      8|
|207   |    mul_16ns_10s_26_1_1_U3505                                           |myhls_mul_16ns_10s_26_1_1_3538                                                                                          |     11|
|208   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__78   |      8|
|209   |    mul_16ns_10s_26_1_1_U3510                                           |myhls_mul_16ns_10s_26_1_1_3539                                                                                          |      8|
|210   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__435  |      8|
|211   |    mul_16ns_10s_26_1_1_U3513                                           |myhls_mul_16ns_10s_26_1_1_3540                                                                                          |     62|
|212   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__527  |      8|
|213   |    mul_16ns_10s_26_1_1_U3516                                           |myhls_mul_16ns_10s_26_1_1_3541                                                                                          |     70|
|214   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__437  |      8|
|215   |    mul_16ns_10s_26_1_1_U3521                                           |myhls_mul_16ns_10s_26_1_1_3542                                                                                          |      8|
|216   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__440  |      8|
|217   |    mul_16ns_10s_26_1_1_U3523                                           |myhls_mul_16ns_10s_26_1_1_3543                                                                                          |      8|
|218   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__339  |      8|
|219   |    mul_16ns_10s_26_1_1_U3525                                           |myhls_mul_16ns_10s_26_1_1_3544                                                                                          |     62|
|220   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__94   |      8|
|221   |    mul_16ns_10s_26_1_1_U3532                                           |myhls_mul_16ns_10s_26_1_1_3545                                                                                          |      8|
|222   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__112  |      8|
|223   |    mul_16ns_10s_26_1_1_U3541                                           |myhls_mul_16ns_10s_26_1_1_3546                                                                                          |     69|
|224   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__354  |      8|
|225   |    mul_16ns_10s_26_1_1_U3550                                           |myhls_mul_16ns_10s_26_1_1_3547                                                                                          |      8|
|226   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__356  |      8|
|227   |    mul_16ns_10s_26_1_1_U3560                                           |myhls_mul_16ns_10s_26_1_1_3548                                                                                          |      8|
|228   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__438  |      8|
|229   |    mul_16ns_10s_26_1_1_U3572                                           |myhls_mul_16ns_10s_26_1_1_3549                                                                                          |      8|
|230   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__46   |      8|
|231   |    mul_16ns_10s_26_1_1_U3578                                           |myhls_mul_16ns_10s_26_1_1_3550                                                                                          |      8|
|232   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__285  |      8|
|233   |    mul_16ns_10s_26_1_1_U3579                                           |myhls_mul_16ns_10s_26_1_1_3551                                                                                          |     42|
|234   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__455  |      8|
|235   |    mul_16ns_10s_26_1_1_U3581                                           |myhls_mul_16ns_10s_26_1_1_3552                                                                                          |     67|
|236   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__289  |      8|
|237   |    mul_16ns_10s_26_1_1_U3598                                           |myhls_mul_16ns_10s_26_1_1_3553                                                                                          |     38|
|238   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__41   |      8|
|239   |    mul_16ns_10s_26_1_1_U3603                                           |myhls_mul_16ns_10s_26_1_1_3554                                                                                          |      8|
|240   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__530  |      8|
|241   |    mul_16ns_10s_26_1_1_U3607                                           |myhls_mul_16ns_10s_26_1_1_3555                                                                                          |      8|
|242   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__20   |      8|
|243   |    mul_16ns_10s_26_1_1_U3611                                           |myhls_mul_16ns_10s_26_1_1_3556                                                                                          |      8|
|244   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__235  |      8|
|245   |    mul_16ns_10s_26_1_1_U3614                                           |myhls_mul_16ns_10s_26_1_1_3557                                                                                          |      8|
|246   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__282  |      8|
|247   |    mul_16ns_10s_26_1_1_U3617                                           |myhls_mul_16ns_10s_26_1_1_3558                                                                                          |     42|
|248   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__481  |      8|
|249   |    mul_16ns_11ns_26_1_1_U3330                                          |myhls_mul_16ns_11ns_26_1_1_3559                                                                                         |     85|
|250   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__152  |      8|
|251   |    mul_16ns_11ns_26_1_1_U3339                                          |myhls_mul_16ns_11ns_26_1_1_3560                                                                                         |     63|
|252   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__537  |      8|
|253   |    mul_16ns_11ns_26_1_1_U3348                                          |myhls_mul_16ns_11ns_26_1_1_3561                                                                                         |      8|
|254   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__174  |      8|
|255   |    mul_16ns_11ns_26_1_1_U3358                                          |myhls_mul_16ns_11ns_26_1_1_3562                                                                                         |     38|
|256   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__214  |      8|
|257   |    mul_16ns_11ns_26_1_1_U3364                                          |myhls_mul_16ns_11ns_26_1_1_3563                                                                                         |     10|
|258   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__201  |      8|
|259   |    mul_16ns_11ns_26_1_1_U3369                                          |myhls_mul_16ns_11ns_26_1_1_3564                                                                                         |     11|
|260   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__338  |      8|
|261   |    mul_16ns_11ns_26_1_1_U3379                                          |myhls_mul_16ns_11ns_26_1_1_3565                                                                                         |      8|
|262   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__192  |      8|
|263   |    mul_16ns_11ns_26_1_1_U3393                                          |myhls_mul_16ns_11ns_26_1_1_3566                                                                                         |     40|
|264   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__169  |      8|
|265   |    mul_16ns_11ns_26_1_1_U3404                                          |myhls_mul_16ns_11ns_26_1_1_3567                                                                                         |      8|
|266   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__545  |      8|
|267   |    mul_16ns_11ns_26_1_1_U3418                                          |myhls_mul_16ns_11ns_26_1_1_3568                                                                                         |     62|
|268   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__268  |      8|
|269   |    mul_16ns_11ns_26_1_1_U3420                                          |myhls_mul_16ns_11ns_26_1_1_3569                                                                                         |      8|
|270   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__86   |      8|
|271   |    mul_16ns_11ns_26_1_1_U3475                                          |myhls_mul_16ns_11ns_26_1_1_3570                                                                                         |     23|
|272   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__401  |      8|
|273   |    mul_16ns_11ns_26_1_1_U3478                                          |myhls_mul_16ns_11ns_26_1_1_3571                                                                                         |     41|
|274   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__483  |      8|
|275   |    mul_16ns_11ns_26_1_1_U3482                                          |myhls_mul_16ns_11ns_26_1_1_3572                                                                                         |     11|
|276   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__208  |      8|
|277   |    mul_16ns_11ns_26_1_1_U3483                                          |myhls_mul_16ns_11ns_26_1_1_3573                                                                                         |     35|
|278   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__514  |      8|
|279   |    mul_16ns_11ns_26_1_1_U3518                                          |myhls_mul_16ns_11ns_26_1_1_3574                                                                                         |      8|
|280   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__190  |      8|
|281   |    mul_16ns_11ns_26_1_1_U3524                                          |myhls_mul_16ns_11ns_26_1_1_3575                                                                                         |      8|
|282   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__168  |      8|
|283   |    mul_16ns_11ns_26_1_1_U3530                                          |myhls_mul_16ns_11ns_26_1_1_3576                                                                                         |     41|
|284   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__535  |      8|
|285   |    mul_16ns_11ns_26_1_1_U3542                                          |myhls_mul_16ns_11ns_26_1_1_3577                                                                                         |     11|
|286   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__211  |      8|
|287   |    mul_16ns_11ns_26_1_1_U3544                                          |myhls_mul_16ns_11ns_26_1_1_3578                                                                                         |      8|
|288   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__157  |      8|
|289   |    mul_16ns_11ns_26_1_1_U3557                                          |myhls_mul_16ns_11ns_26_1_1_3579                                                                                         |     38|
|290   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__140  |      8|
|291   |    mul_16ns_11ns_26_1_1_U3567                                          |myhls_mul_16ns_11ns_26_1_1_3580                                                                                         |     38|
|292   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__172  |      8|
|293   |    mul_16ns_11ns_26_1_1_U3569                                          |myhls_mul_16ns_11ns_26_1_1_3581                                                                                         |     11|
|294   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__95   |      8|
|295   |    mul_16ns_11ns_26_1_1_U3580                                          |myhls_mul_16ns_11ns_26_1_1_3582                                                                                         |     38|
|296   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__299  |      8|
|297   |    mul_16ns_11ns_26_1_1_U3591                                          |myhls_mul_16ns_11ns_26_1_1_3583                                                                                         |      8|
|298   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__286  |      8|
|299   |    mul_16ns_11ns_26_1_1_U3600                                          |myhls_mul_16ns_11ns_26_1_1_3584                                                                                         |     40|
|300   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__460  |      8|
|301   |    mul_16ns_11ns_26_1_1_U3606                                          |myhls_mul_16ns_11ns_26_1_1_3585                                                                                         |     42|
|302   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__330  |      8|
|303   |    mul_16ns_11ns_26_1_1_U3620                                          |myhls_mul_16ns_11ns_26_1_1_3586                                                                                         |      8|
|304   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__491  |      8|
|305   |    mul_16ns_11ns_26_1_1_U3621                                          |myhls_mul_16ns_11ns_26_1_1_3587                                                                                         |     63|
|306   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__487  |      8|
|307   |    mul_16ns_11s_27_1_1_U3327                                           |myhls_mul_16ns_11s_27_1_1_3588                                                                                          |      9|
|308   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__516  |      8|
|309   |    mul_16ns_11s_27_1_1_U3328                                           |myhls_mul_16ns_11s_27_1_1_3589                                                                                          |     11|
|310   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__131  |      8|
|311   |    mul_16ns_11s_27_1_1_U3329                                           |myhls_mul_16ns_11s_27_1_1_3590                                                                                          |     40|
|312   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__44   |      8|
|313   |    mul_16ns_11s_27_1_1_U3334                                           |myhls_mul_16ns_11s_27_1_1_3591                                                                                          |     40|
|314   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__97   |      8|
|315   |    mul_16ns_11s_27_1_1_U3346                                           |myhls_mul_16ns_11s_27_1_1_3592                                                                                          |     85|
|316   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__113  |      8|
|317   |    mul_16ns_11s_27_1_1_U3352                                           |myhls_mul_16ns_11s_27_1_1_3593                                                                                          |      9|
|318   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__295  |      8|
|319   |    mul_16ns_11s_27_1_1_U3371                                           |myhls_mul_16ns_11s_27_1_1_3594                                                                                          |      8|
|320   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__108  |      8|
|321   |    mul_16ns_11s_27_1_1_U3376                                           |myhls_mul_16ns_11s_27_1_1_3595                                                                                          |      8|
|322   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__75   |      8|
|323   |    mul_16ns_11s_27_1_1_U3381                                           |myhls_mul_16ns_11s_27_1_1_3596                                                                                          |      8|
|324   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__496  |      8|
|325   |    mul_16ns_11s_27_1_1_U3383                                           |myhls_mul_16ns_11s_27_1_1_3597                                                                                          |      8|
|326   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__223  |      8|
|327   |    mul_16ns_11s_27_1_1_U3398                                           |myhls_mul_16ns_11s_27_1_1_3598                                                                                          |     12|
|328   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__127  |      8|
|329   |    mul_16ns_11s_27_1_1_U3406                                           |myhls_mul_16ns_11s_27_1_1_3599                                                                                          |     11|
|330   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__162  |      8|
|331   |    mul_16ns_11s_27_1_1_U3407                                           |myhls_mul_16ns_11s_27_1_1_3600                                                                                          |     72|
|332   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__549  |      8|
|333   |    mul_16ns_11s_27_1_1_U3408                                           |myhls_mul_16ns_11s_27_1_1_3601                                                                                          |      8|
|334   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__278  |      8|
|335   |    mul_16ns_11s_27_1_1_U3411                                           |myhls_mul_16ns_11s_27_1_1_3602                                                                                          |     63|
|336   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__194  |      8|
|337   |    mul_16ns_11s_27_1_1_U3436                                           |myhls_mul_16ns_11s_27_1_1_3603                                                                                          |     66|
|338   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__298  |      8|
|339   |    mul_16ns_11s_27_1_1_U3437                                           |myhls_mul_16ns_11s_27_1_1_3604                                                                                          |      8|
|340   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__309  |      8|
|341   |    mul_16ns_11s_27_1_1_U3438                                           |myhls_mul_16ns_11s_27_1_1_3605                                                                                          |      8|
|342   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__368  |      8|
|343   |    mul_16ns_11s_27_1_1_U3449                                           |myhls_mul_16ns_11s_27_1_1_3606                                                                                          |      8|
|344   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__484  |      8|
|345   |    mul_16ns_11s_27_1_1_U3450                                           |myhls_mul_16ns_11s_27_1_1_3607                                                                                          |      8|
|346   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__155  |      8|
|347   |    mul_16ns_11s_27_1_1_U3462                                           |myhls_mul_16ns_11s_27_1_1_3608                                                                                          |      8|
|348   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__79   |      8|
|349   |    mul_16ns_11s_27_1_1_U3466                                           |myhls_mul_16ns_11s_27_1_1_3609                                                                                          |     40|
|350   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__88   |      8|
|351   |    mul_16ns_11s_27_1_1_U3469                                           |myhls_mul_16ns_11s_27_1_1_3610                                                                                          |      8|
|352   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__128  |      8|
|353   |    mul_16ns_11s_27_1_1_U3480                                           |myhls_mul_16ns_11s_27_1_1_3611                                                                                          |      9|
|354   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__509  |      8|
|355   |    mul_16ns_11s_27_1_1_U3489                                           |myhls_mul_16ns_11s_27_1_1_3612                                                                                          |     66|
|356   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__74   |      8|
|357   |    mul_16ns_11s_27_1_1_U3495                                           |myhls_mul_16ns_11s_27_1_1_3613                                                                                          |      8|
|358   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__397  |      8|
|359   |    mul_16ns_11s_27_1_1_U3499                                           |myhls_mul_16ns_11s_27_1_1_3614                                                                                          |      8|
|360   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__186  |      8|
|361   |    mul_16ns_11s_27_1_1_U3502                                           |myhls_mul_16ns_11s_27_1_1_3615                                                                                          |     42|
|362   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__193  |      8|
|363   |    mul_16ns_11s_27_1_1_U3511                                           |myhls_mul_16ns_11s_27_1_1_3616                                                                                          |      8|
|364   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__555  |      8|
|365   |    mul_16ns_11s_27_1_1_U3519                                           |myhls_mul_16ns_11s_27_1_1_3617                                                                                          |     40|
|366   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__178  |      8|
|367   |    mul_16ns_11s_27_1_1_U3534                                           |myhls_mul_16ns_11s_27_1_1_3618                                                                                          |     40|
|368   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__47   |      8|
|369   |    mul_16ns_11s_27_1_1_U3535                                           |myhls_mul_16ns_11s_27_1_1_3619                                                                                          |      8|
|370   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__15   |      8|
|371   |    mul_16ns_11s_27_1_1_U3547                                           |myhls_mul_16ns_11s_27_1_1_3620                                                                                          |     42|
|372   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__246  |      8|
|373   |    mul_16ns_11s_27_1_1_U3558                                           |myhls_mul_16ns_11s_27_1_1_3621                                                                                          |      8|
|374   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__406  |      8|
|375   |    mul_16ns_11s_27_1_1_U3573                                           |myhls_mul_16ns_11s_27_1_1_3622                                                                                          |      8|
|376   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__366  |      8|
|377   |    mul_16ns_11s_27_1_1_U3575                                           |myhls_mul_16ns_11s_27_1_1_3623                                                                                          |     72|
|378   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__129  |      8|
|379   |    mul_16ns_11s_27_1_1_U3592                                           |myhls_mul_16ns_11s_27_1_1_3624                                                                                          |     63|
|380   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__39   |      8|
|381   |    mul_16ns_11s_27_1_1_U3596                                           |myhls_mul_16ns_11s_27_1_1_3625                                                                                          |      9|
|382   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__523  |      8|
|383   |    mul_16ns_11s_27_1_1_U3608                                           |myhls_mul_16ns_11s_27_1_1_3626                                                                                          |     40|
|384   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__222  |      8|
|385   |    mul_16ns_11s_27_1_1_U3610                                           |myhls_mul_16ns_11s_27_1_1_3627                                                                                          |     72|
|386   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__109  |      8|
|387   |    mul_16ns_11s_27_1_1_U3616                                           |myhls_mul_16ns_11s_27_1_1_3628                                                                                          |    156|
|388   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1763   |      8|
|389   |    mul_16ns_11s_27_1_1_U3624                                           |myhls_mul_16ns_11s_27_1_1_3629                                                                                          |      8|
|390   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__369  |      8|
|391   |    mul_16ns_12ns_27_1_1_U3433                                          |myhls_mul_16ns_12ns_27_1_1_3630                                                                                         |     41|
|392   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__57   |      8|
|393   |    mul_16ns_12ns_27_1_1_U3494                                          |myhls_mul_16ns_12ns_27_1_1_3631                                                                                         |     65|
|394   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__234  |      8|
|395   |    mul_16ns_12ns_27_1_1_U3546                                          |myhls_mul_16ns_12ns_27_1_1_3632                                                                                         |     11|
|396   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__73   |      8|
|397   |    mul_16ns_12s_28_1_1_U3332                                           |myhls_mul_16ns_12s_28_1_1_3633                                                                                          |     41|
|398   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__353  |      8|
|399   |    mul_16ns_12s_28_1_1_U3394                                           |myhls_mul_16ns_12s_28_1_1_3634                                                                                          |      8|
|400   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__115  |      8|
|401   |    mul_16ns_12s_28_1_1_U3446                                           |myhls_mul_16ns_12s_28_1_1_3635                                                                                          |     41|
|402   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__56   |      8|
|403   |    mul_16ns_12s_28_1_1_U3453                                           |myhls_mul_16ns_12s_28_1_1_3636                                                                                          |    186|
|404   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1700   |      8|
|405   |    mul_16ns_12s_28_1_1_U3485                                           |myhls_mul_16ns_12s_28_1_1_3637                                                                                          |      8|
|406   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__446  |      8|
|407   |    mul_16ns_12s_28_1_1_U3553                                           |myhls_mul_16ns_12s_28_1_1_3638                                                                                          |     38|
|408   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__150  |      8|
|409   |    mul_16ns_5ns_20_1_1_U3536                                           |myhls_mul_16ns_5ns_20_1_1_3639                                                                                          |      8|
|410   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__91   |      8|
|411   |    mul_16ns_6ns_21_1_1_U3498                                           |myhls_mul_16ns_6ns_21_1_1_3640                                                                                          |     56|
|412   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__450  |      8|
|413   |    mul_16ns_6s_22_1_1_U3342                                            |myhls_mul_16ns_6s_22_1_1_3641                                                                                           |     11|
|414   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__329  |      8|
|415   |    mul_16ns_6s_22_1_1_U3613                                            |myhls_mul_16ns_6s_22_1_1_3642                                                                                           |     32|
|416   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__526  |      8|
|417   |    mul_16ns_7ns_22_1_1_U3363                                           |myhls_mul_16ns_7ns_22_1_1_3643                                                                                          |     11|
|418   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__171  |      8|
|419   |    mul_16ns_7ns_22_1_1_U3386                                           |myhls_mul_16ns_7ns_22_1_1_3644                                                                                          |      8|
|420   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__416  |      8|
|421   |    mul_16ns_7ns_22_1_1_U3399                                           |myhls_mul_16ns_7ns_22_1_1_3645                                                                                          |      8|
|422   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__37   |      8|
|423   |    mul_16ns_7ns_22_1_1_U3434                                           |myhls_mul_16ns_7ns_22_1_1_3646                                                                                          |     59|
|424   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__502  |      8|
|425   |    mul_16ns_7ns_22_1_1_U3522                                           |myhls_mul_16ns_7ns_22_1_1_3647                                                                                          |     31|
|426   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__273  |      8|
|427   |    mul_16ns_7ns_22_1_1_U3552                                           |myhls_mul_16ns_7ns_22_1_1_3648                                                                                          |     55|
|428   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__284  |      8|
|429   |    mul_16ns_7s_23_1_1_U3377                                            |myhls_mul_16ns_7s_23_1_1_3649                                                                                           |      8|
|430   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__544  |      8|
|431   |    mul_16ns_8ns_23_1_1_U3409                                           |myhls_mul_16ns_8ns_23_1_1_3650                                                                                          |     61|
|432   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__220  |      8|
|433   |    mul_16ns_8ns_23_1_1_U3439                                           |myhls_mul_16ns_8ns_23_1_1_3651                                                                                          |      8|
|434   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__344  |      8|
|435   |    mul_16ns_8ns_23_1_1_U3443                                           |myhls_mul_16ns_8ns_23_1_1_3652                                                                                          |      8|
|436   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__60   |      8|
|437   |    mul_16ns_8ns_23_1_1_U3447                                           |myhls_mul_16ns_8ns_23_1_1_3653                                                                                          |     45|
|438   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__421  |      8|
|439   |    mul_16ns_8ns_23_1_1_U3500                                           |myhls_mul_16ns_8ns_23_1_1_3654                                                                                          |      8|
|440   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__303  |      8|
|441   |    mul_16ns_8ns_23_1_1_U3515                                           |myhls_mul_16ns_8ns_23_1_1_3655                                                                                          |      8|
|442   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__68   |      8|
|443   |    mul_16ns_8ns_23_1_1_U3548                                           |myhls_mul_16ns_8ns_23_1_1_3656                                                                                          |     34|
|444   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__27   |      8|
|445   |    mul_16ns_8ns_23_1_1_U3602                                           |myhls_mul_16ns_8ns_23_1_1_3657                                                                                          |     34|
|446   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__51   |      8|
|447   |    mul_16ns_8ns_23_1_1_U3605                                           |myhls_mul_16ns_8ns_23_1_1_3658                                                                                          |      8|
|448   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__310  |      8|
|449   |    mul_16ns_8s_24_1_1_U3357                                            |myhls_mul_16ns_8s_24_1_1_3659                                                                                           |     62|
|450   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__396  |      8|
|451   |    mul_16ns_8s_24_1_1_U3362                                            |myhls_mul_16ns_8s_24_1_1_3660                                                                                           |     60|
|452   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__138  |      8|
|453   |    mul_16ns_8s_24_1_1_U3389                                            |myhls_mul_16ns_8s_24_1_1_3661                                                                                           |     11|
|454   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__239  |      8|
|455   |    mul_16ns_8s_24_1_1_U3397                                            |myhls_mul_16ns_8s_24_1_1_3662                                                                                           |     11|
|456   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__320  |      8|
|457   |    mul_16ns_8s_24_1_1_U3467                                            |myhls_mul_16ns_8s_24_1_1_3663                                                                                           |     11|
|458   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__244  |      8|
|459   |    mul_16ns_8s_24_1_1_U3559                                            |myhls_mul_16ns_8s_24_1_1_3664                                                                                           |     31|
|460   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__400  |      8|
|461   |    mul_16ns_8s_24_1_1_U3562                                            |myhls_mul_16ns_8s_24_1_1_3665                                                                                           |     85|
|462   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__272  |      8|
|463   |    mul_16ns_8s_24_1_1_U3622                                            |myhls_mul_16ns_8s_24_1_1_3666                                                                                           |     11|
|464   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__517  |      8|
|465   |    mul_16ns_9ns_24_1_1_U3340                                           |myhls_mul_16ns_9ns_24_1_1_3667                                                                                          |    106|
|466   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__411  |      8|
|467   |    mul_16ns_9ns_24_1_1_U3349                                           |myhls_mul_16ns_9ns_24_1_1_3668                                                                                          |     11|
|468   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__221  |      8|
|469   |    mul_16ns_9ns_24_1_1_U3351                                           |myhls_mul_16ns_9ns_24_1_1_3669                                                                                          |     62|
|470   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__59   |      8|
|471   |    mul_16ns_9ns_24_1_1_U3354                                           |myhls_mul_16ns_9ns_24_1_1_3670                                                                                          |      8|
|472   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__212  |      8|
|473   |    mul_16ns_9ns_24_1_1_U3356                                           |myhls_mul_16ns_9ns_24_1_1_3671                                                                                          |     84|
|474   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__126  |      8|
|475   |    mul_16ns_9ns_24_1_1_U3361                                           |myhls_mul_16ns_9ns_24_1_1_3672                                                                                          |      8|
|476   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__426  |      8|
|477   |    mul_16ns_9ns_24_1_1_U3365                                           |myhls_mul_16ns_9ns_24_1_1_3673                                                                                          |     40|
|478   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__326  |      8|
|479   |    mul_16ns_9ns_24_1_1_U3391                                           |myhls_mul_16ns_9ns_24_1_1_3674                                                                                          |      8|
|480   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__226  |      8|
|481   |    mul_16ns_9ns_24_1_1_U3402                                           |myhls_mul_16ns_9ns_24_1_1_3675                                                                                          |     12|
|482   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__125  |      8|
|483   |    mul_16ns_9ns_24_1_1_U3455                                           |myhls_mul_16ns_9ns_24_1_1_3676                                                                                          |     66|
|484   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__123  |      8|
|485   |    mul_16ns_9ns_24_1_1_U3464                                           |myhls_mul_16ns_9ns_24_1_1_3677                                                                                          |      8|
|486   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__439  |      8|
|487   |    mul_16ns_9ns_24_1_1_U3465                                           |myhls_mul_16ns_9ns_24_1_1_3678                                                                                          |     11|
|488   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__420  |      8|
|489   |    mul_16ns_9ns_24_1_1_U3493                                           |myhls_mul_16ns_9ns_24_1_1_3679                                                                                          |      8|
|490   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__533  |      8|
|491   |    mul_16ns_9ns_24_1_1_U3497                                           |myhls_mul_16ns_9ns_24_1_1_3680                                                                                          |      8|
|492   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__252  |      8|
|493   |    mul_16ns_9ns_24_1_1_U3507                                           |myhls_mul_16ns_9ns_24_1_1_3681                                                                                          |     76|
|494   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__376  |      8|
|495   |    mul_16ns_9ns_24_1_1_U3514                                           |myhls_mul_16ns_9ns_24_1_1_3682                                                                                          |     65|
|496   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__550  |      8|
|497   |    mul_16ns_9ns_24_1_1_U3538                                           |myhls_mul_16ns_9ns_24_1_1_3683                                                                                          |     90|
|498   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__345  |      8|
|499   |    mul_16ns_9ns_24_1_1_U3556                                           |myhls_mul_16ns_9ns_24_1_1_3684                                                                                          |     79|
|500   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__371  |      8|
|501   |    mul_16ns_9ns_24_1_1_U3564                                           |myhls_mul_16ns_9ns_24_1_1_3685                                                                                          |     60|
|502   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__494  |      8|
|503   |    mul_16ns_9ns_24_1_1_U3565                                           |myhls_mul_16ns_9ns_24_1_1_3686                                                                                          |     11|
|504   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__331  |      8|
|505   |    mul_16ns_9ns_24_1_1_U3566                                           |myhls_mul_16ns_9ns_24_1_1_3687                                                                                          |     79|
|506   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__349  |      8|
|507   |    mul_16ns_9ns_24_1_1_U3570                                           |myhls_mul_16ns_9ns_24_1_1_3688                                                                                          |     62|
|508   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__543  |      8|
|509   |    mul_16ns_9ns_24_1_1_U3586                                           |myhls_mul_16ns_9ns_24_1_1_3689                                                                                          |     14|
|510   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__412  |      8|
|511   |    mul_16ns_9ns_24_1_1_U3590                                           |myhls_mul_16ns_9ns_24_1_1_3690                                                                                          |     10|
|512   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__266  |      8|
|513   |    mul_16ns_9ns_24_1_1_U3601                                           |myhls_mul_16ns_9ns_24_1_1_3691                                                                                          |     10|
|514   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__334  |      8|
|515   |    mul_16ns_9ns_24_1_1_U3604                                           |myhls_mul_16ns_9ns_24_1_1_3692                                                                                          |      8|
|516   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__9    |      8|
|517   |    mul_16ns_9ns_24_1_1_U3623                                           |myhls_mul_16ns_9ns_24_1_1_3693                                                                                          |     27|
|518   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__274  |      8|
|519   |    mul_16ns_9s_25_1_1_U3323                                            |myhls_mul_16ns_9s_25_1_1_3694                                                                                           |     10|
|520   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__302  |      8|
|521   |    mul_16ns_9s_25_1_1_U3344                                            |myhls_mul_16ns_9s_25_1_1_3695                                                                                           |      8|
|522   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__461  |      8|
|523   |    mul_16ns_9s_25_1_1_U3360                                            |myhls_mul_16ns_9s_25_1_1_3696                                                                                           |     35|
|524   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__293  |      8|
|525   |    mul_16ns_9s_25_1_1_U3370                                            |myhls_mul_16ns_9s_25_1_1_3697                                                                                           |      8|
|526   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__434  |      8|
|527   |    mul_16ns_9s_25_1_1_U3388                                            |myhls_mul_16ns_9s_25_1_1_3698                                                                                           |     14|
|528   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__255  |      8|
|529   |    mul_16ns_9s_25_1_1_U3410                                            |myhls_mul_16ns_9s_25_1_1_3699                                                                                           |      8|
|530   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__209  |      8|
|531   |    mul_16ns_9s_25_1_1_U3457                                            |myhls_mul_16ns_9s_25_1_1_3700                                                                                           |      8|
|532   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__419  |      8|
|533   |    mul_16ns_9s_25_1_1_U3461                                            |myhls_mul_16ns_9s_25_1_1_3701                                                                                           |      8|
|534   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__319  |      8|
|535   |    mul_16ns_9s_25_1_1_U3463                                            |myhls_mul_16ns_9s_25_1_1_3702                                                                                           |     38|
|536   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__540  |      8|
|537   |    mul_16ns_9s_25_1_1_U3474                                            |myhls_mul_16ns_9s_25_1_1_3703                                                                                           |     11|
|538   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__324  |      8|
|539   |    mul_16ns_9s_25_1_1_U3477                                            |myhls_mul_16ns_9s_25_1_1_3704                                                                                           |    113|
|540   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__163  |      8|
|541   |    mul_16ns_9s_25_1_1_U3481                                            |myhls_mul_16ns_9s_25_1_1_3705                                                                                           |     58|
|542   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__207  |      8|
|543   |    mul_16ns_9s_25_1_1_U3488                                            |myhls_mul_16ns_9s_25_1_1_3706                                                                                           |     10|
|544   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__276  |      8|
|545   |    mul_16ns_9s_25_1_1_U3504                                            |myhls_mul_16ns_9s_25_1_1_3707                                                                                           |     80|
|546   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__181  |      8|
|547   |    mul_16ns_9s_25_1_1_U3509                                            |myhls_mul_16ns_9s_25_1_1_3708                                                                                           |      8|
|548   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__290  |      8|
|549   |    mul_16ns_9s_25_1_1_U3517                                            |myhls_mul_16ns_9s_25_1_1_3709                                                                                           |      8|
|550   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__26   |      8|
|551   |    mul_16ns_9s_25_1_1_U3531                                            |myhls_mul_16ns_9s_25_1_1_3710                                                                                           |     68|
|552   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__294  |      8|
|553   |    mul_16ns_9s_25_1_1_U3539                                            |myhls_mul_16ns_9s_25_1_1_3711                                                                                           |     13|
|554   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__304  |      8|
|555   |    mul_16ns_9s_25_1_1_U3540                                            |myhls_mul_16ns_9s_25_1_1_3712                                                                                           |     11|
|556   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__63   |      8|
|557   |    mul_16ns_9s_25_1_1_U3563                                            |myhls_mul_16ns_9s_25_1_1_3713                                                                                           |     39|
|558   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__407  |      8|
|559   |    mul_16ns_9s_25_1_1_U3577                                            |myhls_mul_16ns_9s_25_1_1_3714                                                                                           |     12|
|560   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__500  |      8|
|561   |    mul_16ns_9s_25_1_1_U3587                                            |myhls_mul_16ns_9s_25_1_1_3715                                                                                           |     35|
|562   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__121  |      8|
|563   |    mul_16ns_9s_25_1_1_U3594                                            |myhls_mul_16ns_9s_25_1_1_3716                                                                                           |     63|
|564   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__232  |      8|
|565   |    mul_16ns_9s_25_1_1_U3597                                            |myhls_mul_16ns_9s_25_1_1_3717                                                                                           |     62|
|566   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__32   |      8|
|567   |    mul_17ns_10ns_26_1_1_U3373                                          |myhls_mul_17ns_10ns_26_1_1                                                                                              |     66|
|568   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__511  |      8|
|569   |    mul_17ns_10ns_26_1_1_U3427                                          |myhls_mul_17ns_10ns_26_1_1_3718                                                                                         |     27|
|570   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_17ns_10ns_26_1_1_U3479/tmp_product_funnel__1   |      8|
|571   |    mul_17ns_10ns_26_1_1_U3479                                          |myhls_mul_17ns_10ns_26_1_1_3719                                                                                         |     27|
|572   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_17ns_10ns_26_1_1_U3479/tmp_product_funnel      |      8|
|573   |  dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0   |myhls_dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_s                                                | 192434|
|574   |    add_ln58_1343_fu_35984440_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__19             |      8|
|575   |    add_ln58_3274_fu_35994336_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__17             |      8|
|576   |    mult_2391_reg_6507647_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__62             |      8|
|577   |    add_ln58_1584_fu_35985724_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__665    |      8|
|578   |    pf_ap_return_3_U                                                    |myhls_frp_fifoout__1                                                                                                    |    101|
|579   |    pf_ap_return_4_U                                                    |myhls_frp_fifoout__parameterized0__1                                                                                    |     99|
|580   |    pf_ap_return_12_U                                                   |myhls_frp_fifoout__parameterized1__1                                                                                    |    103|
|581   |    pf_ap_return_25_U                                                   |myhls_frp_fifoout__2                                                                                                    |    101|
|582   |    pf_ap_return_26_U                                                   |myhls_frp_fifoout__3                                                                                                    |    101|
|583   |    pf_ap_return_28_U                                                   |myhls_frp_fifoout__parameterized1__2                                                                                    |    103|
|584   |    pf_ap_return_33_U                                                   |myhls_frp_fifoout__parameterized1__3                                                                                    |    103|
|585   |    pf_ap_return_30_U                                                   |myhls_frp_fifoout__parameterized1__4                                                                                    |    103|
|586   |    pf_ap_return_24_U                                                   |myhls_frp_fifoout__4                                                                                                    |    101|
|587   |    pf_ap_return_10_U                                                   |myhls_frp_fifoout__parameterized1__5                                                                                    |    103|
|588   |    pf_ap_return_8_U                                                    |myhls_frp_fifoout__5                                                                                                    |    101|
|589   |    frp_pipeline_valid_U                                                |myhls_frp_pipeline_valid                                                                                                |     13|
|590   |    pf_ap_return_0_U                                                    |myhls_frp_fifoout__6                                                                                                    |    101|
|591   |    pf_ap_return_1_U                                                    |myhls_frp_fifoout__parameterized0__2                                                                                    |     99|
|592   |    pf_ap_return_2_U                                                    |myhls_frp_fifoout__7                                                                                                    |    101|
|593   |    pf_ap_return_5_U                                                    |myhls_frp_fifoout__parameterized1__6                                                                                    |    103|
|594   |    pf_ap_return_6_U                                                    |myhls_frp_fifoout__parameterized1__7                                                                                    |    103|
|595   |    pf_ap_return_7_U                                                    |myhls_frp_fifoout__8                                                                                                    |    101|
|596   |    pf_ap_return_9_U                                                    |myhls_frp_fifoout__9                                                                                                    |    101|
|597   |    pf_ap_return_11_U                                                   |myhls_frp_fifoout__parameterized1__8                                                                                    |    103|
|598   |    pf_ap_return_13_U                                                   |myhls_frp_fifoout__10                                                                                                   |    101|
|599   |    pf_ap_return_14_U                                                   |myhls_frp_fifoout__parameterized1__9                                                                                    |    103|
|600   |    pf_ap_return_15_U                                                   |myhls_frp_fifoout__parameterized0                                                                                       |     99|
|601   |    pf_ap_return_16_U                                                   |myhls_frp_fifoout__parameterized1__10                                                                                   |    103|
|602   |    pf_ap_return_17_U                                                   |myhls_frp_fifoout__parameterized1__11                                                                                   |    103|
|603   |    pf_ap_return_18_U                                                   |myhls_frp_fifoout__11                                                                                                   |    101|
|604   |    pf_ap_return_19_U                                                   |myhls_frp_fifoout__12                                                                                                   |    101|
|605   |    pf_ap_return_20_U                                                   |myhls_frp_fifoout__13                                                                                                   |    101|
|606   |    pf_ap_return_21_U                                                   |myhls_frp_fifoout__14                                                                                                   |    101|
|607   |    pf_ap_return_22_U                                                   |myhls_frp_fifoout__15                                                                                                   |    101|
|608   |    pf_ap_return_23_U                                                   |myhls_frp_fifoout__16                                                                                                   |    101|
|609   |    pf_ap_return_27_U                                                   |myhls_frp_fifoout__17                                                                                                   |    101|
|610   |    pf_ap_return_29_U                                                   |myhls_frp_fifoout__18                                                                                                   |    101|
|611   |    pf_ap_return_31_U                                                   |myhls_frp_fifoout__parameterized1                                                                                       |    103|
|612   |    pf_ap_return_32_U                                                   |myhls_frp_fifoout__19                                                                                                   |    101|
|613   |    pf_ap_return_34_U                                                   |myhls_frp_fifoout__20                                                                                                   |    101|
|614   |    pf_ap_return_35_U                                                   |myhls_frp_fifoout                                                                                                       |    101|
|615   |    mult_1773_reg_6507636_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__65             |      8|
|616   |    mult_3267_reg_6507691_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__37             |      8|
|617   |    mult_3524_reg_6507707_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__33             |      8|
|618   |    add_ln58_1395_fu_35984678_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__9              |      8|
|619   |    add_ln58_639_fu_35980984_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__1              |      8|
|620   |    mult_1687_reg_6507632_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__12             |      8|
|621   |    mult_2520_reg_6507659_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__35             |      8|
|622   |    mult_1679_reg_6507625_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__70             |      8|
|623   |    add_ln58_17_reg_36013728_reg                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__19                |      8|
|624   |    mul_16ns_10ns_25_1_1_U1510                                          |myhls_mul_16ns_10ns_25_1_1_1026                                                                                         |     18|
|625   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__582    |      8|
|626   |    add_ln58_3691_fu_35996398_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__11             |      8|
|627   |    mult_2189_reg_6506642_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__29                |      8|
|628   |    mult_2641_reg_6506517_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__10                |      8|
|629   |    add_ln58_559_fu_35980545_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__28             |      8|
|630   |    mul_16ns_10ns_25_1_1_U1219                                          |myhls_mul_16ns_10ns_25_1_1_1002                                                                                         |      8|
|631   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1341   |      8|
|632   |    add_ln58_815_reg_36014653_reg                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__12                |      8|
|633   |    mul_16ns_10ns_25_1_1_U1061                                          |myhls_mul_16ns_10ns_25_1_1_989                                                                                          |     62|
|634   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2151   |      8|
|635   |    mul_16ns_10ns_25_1_1_U1282                                          |myhls_mul_16ns_10ns_25_1_1_1007                                                                                         |     62|
|636   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1071   |      8|
|637   |    mul_16ns_10ns_25_1_1_U1351                                          |myhls_mul_16ns_10ns_25_1_1_1013                                                                                         |     11|
|638   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__658    |      8|
|639   |    mul_16ns_10ns_25_1_1_U1386                                          |myhls_mul_16ns_10ns_25_1_1_1015                                                                                         |      8|
|640   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1855   |      8|
|641   |    mul_16ns_10ns_25_1_1_U1557                                          |myhls_mul_16ns_10ns_25_1_1_1035                                                                                         |      8|
|642   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1464   |      8|
|643   |    mul_16ns_10ns_25_1_1_U1859                                          |myhls_mul_16ns_10ns_25_1_1_1057                                                                                         |      8|
|644   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__312    |      8|
|645   |    add_ln58_1438_fu_35984928_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__29             |      8|
|646   |    add_ln58_1769_reg_36015748_reg                                      |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__28                |      8|
|647   |    mult_2676_reg_6507592_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__32                |      8|
|648   |    mult_2223_reg_34837927_reg                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__14                |      8|
|649   |    add_ln58_2034_fu_35987944_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__7              |      8|
|650   |    add_ln58_3753_fu_35996742_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__31             |      8|
|651   |    add_ln58_3509_fu_35995475_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__18             |      8|
|652   |    mult_977_reg_6506448_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel                    |      8|
|653   |    mul_16ns_10ns_25_1_1_U1614                                          |myhls_mul_16ns_10ns_25_1_1_1038                                                                                         |      8|
|654   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__338    |      8|
|655   |    mult_2763_reg_6507273_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__22                |      8|
|656   |    add_ln58_472_fu_35980136_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__25             |      8|
|657   |    mult_2952_reg_6507675_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__29             |      8|
|658   |    mult_1100_reg_6507582_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__69             |      8|
|659   |    add_ln58_1684_fu_35986185_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__1              |      8|
|660   |    add_ln58_3831_fu_35997119_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__14             |      8|
|661   |    mult_2869_reg_6506994_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__11                |      8|
|662   |    mul_16ns_10ns_25_1_1_U1045                                          |myhls_mul_16ns_10ns_25_1_1_985                                                                                          |     37|
|663   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__858    |      8|
|664   |    mul_16ns_10ns_25_1_1_U1486                                          |myhls_mul_16ns_10ns_25_1_1_1022                                                                                         |      8|
|665   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1331   |      8|
|666   |    mul_16ns_10ns_25_1_1_U1517                                          |myhls_mul_16ns_10ns_25_1_1_1030                                                                                         |     33|
|667   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__46     |      8|
|668   |    mul_16ns_10ns_25_1_1_U1848                                          |myhls_mul_16ns_10ns_25_1_1_1054                                                                                         |      8|
|669   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1635   |      8|
|670   |    mul_16ns_10ns_25_1_1_U1891                                          |myhls_mul_16ns_10ns_25_1_1_1061                                                                                         |      8|
|671   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1378   |      8|
|672   |    mul_16ns_10ns_25_1_1_U1943                                          |myhls_mul_16ns_10ns_25_1_1_1069                                                                                         |     61|
|673   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1418   |      8|
|674   |    mul_16ns_10ns_25_1_1_U2790                                          |myhls_mul_16ns_10ns_25_1_1_1154                                                                                         |     72|
|675   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__282    |      8|
|676   |    mul_16ns_10ns_25_1_1_U2882                                          |myhls_mul_16ns_10ns_25_1_1_1164                                                                                         |     18|
|677   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1780   |      8|
|678   |    mul_16ns_10ns_25_1_1_U2969                                          |myhls_mul_16ns_10ns_25_1_1_1171                                                                                         |     63|
|679   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1603   |      8|
|680   |    mul_16ns_10ns_25_1_1_U527                                           |myhls_mul_16ns_10ns_25_1_1_1194                                                                                         |     36|
|681   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1354   |      8|
|682   |    mul_16ns_10ns_25_1_1_U795                                           |myhls_mul_16ns_10ns_25_1_1_1216                                                                                         |      8|
|683   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__539    |      8|
|684   |    mult_1307_reg_6507472_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__25                |      8|
|685   |    add_ln58_1761_fu_35986538_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__12             |      8|
|686   |    add_ln58_3841_fu_35997169_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__6              |      8|
|687   |    add_ln58_902_fu_35982272_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2172_fu_35988617_p2_funnel__1             |      8|
|688   |    add_ln58_2173_fu_35988623_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__6                 |      8|
|689   |    mult_881_reg_6507185_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__8                 |      8|
|690   |    add_ln58_888_fu_35982198_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__26             |      8|
|691   |    mult_1299_reg_6507188_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__3                 |      8|
|692   |    mul_16ns_10ns_25_1_1_U1135                                          |myhls_mul_16ns_10ns_25_1_1_997                                                                                          |      8|
|693   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__549    |      8|
|694   |    mul_16ns_10ns_25_1_1_U1325                                          |myhls_mul_16ns_10ns_25_1_1_1011                                                                                         |     62|
|695   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__537    |      8|
|696   |    add_ln58_2191_fu_35988719_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__27             |      8|
|697   |    mul_16ns_10ns_25_1_1_U1200                                          |myhls_mul_16ns_10ns_25_1_1_999                                                                                          |     61|
|698   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1636   |      8|
|699   |    mul_16ns_10ns_25_1_1_U1333                                          |myhls_mul_16ns_10ns_25_1_1_1012                                                                                         |     62|
|700   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__667    |      8|
|701   |    mul_16ns_10ns_25_1_1_U1497                                          |myhls_mul_16ns_10ns_25_1_1_1024                                                                                         |     82|
|702   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__52     |      8|
|703   |    mul_16ns_10ns_25_1_1_U1664                                          |myhls_mul_16ns_10ns_25_1_1_1043                                                                                         |      8|
|704   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__924    |      8|
|705   |    mult_767_reg_6507606_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__1                 |      8|
|706   |    mult_958_reg_6507298_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__18                |      8|
|707   |    add_ln58_1642_fu_35985947_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__16             |      8|
|708   |    mult_692_reg_6506633_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__23                |      8|
|709   |    add_ln58_3251_fu_35994184_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__8              |      8|
|710   |    mult_842_reg_6506487_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__21                |      8|
|711   |    mult_1574_reg_6507198_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__17                |      8|
|712   |    mul_16ns_10ns_25_1_1_U1058                                          |myhls_mul_16ns_10ns_25_1_1_987                                                                                          |     89|
|713   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1739   |      8|
|714   |    mul_16ns_10ns_25_1_1_U1310                                          |myhls_mul_16ns_10ns_25_1_1_1010                                                                                         |      8|
|715   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2154   |      8|
|716   |    mul_16ns_10ns_25_1_1_U1408                                          |myhls_mul_16ns_10ns_25_1_1_1017                                                                                         |      8|
|717   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__153    |      8|
|718   |    mul_16ns_10ns_25_1_1_U1744                                          |myhls_mul_16ns_10ns_25_1_1_1046                                                                                         |     10|
|719   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1978   |      8|
|720   |    add_ln58_886_reg_36014718_reg                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__16                |      8|
|721   |    add_ln58_765_fu_35981612_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__20             |      8|
|722   |    add_ln58_2795_fu_35949139_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__4             |      8|
|723   |    add_ln58_3442_fu_35949685_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel                |      8|
|724   |    add_ln58_1940_fu_35948400_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__6                  |      8|
|725   |    add_ln58_1942_fu_35948420_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2582_fu_35948937_p2_funnel__12            |      8|
|726   |    add_ln58_1506_fu_35948008_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2158_fu_35988557_p2_funnel__6             |      8|
|727   |    add_ln58_1506_fu_35948008_p2__0                                     |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/add_ln58_3948_fu_419307_p2_funnel__7               |      8|
|728   |    add_ln58_2902_fu_35949223_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__16            |      8|
|729   |    add_ln58_108_fu_35946715_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__20                 |      8|
|730   |    add_ln58_109_fu_35946725_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2582_fu_35948937_p2_funnel__13            |      8|
|731   |    add_ln58_867_fu_35947391_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2582_fu_35948937_p2_funnel__6             |      8|
|732   |    mult_208_reg_6506781_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__55             |      8|
|733   |    add_ln58_3551_fu_35949757_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__512  |      8|
|734   |    mul_ln73_75_reg_6506728_reg                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel                 |      8|
|735   |    add_ln58_3657_fu_35949811_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__27            |      8|
|736   |    add_ln58_1398_fu_35947922_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__7             |      8|
|737   |    add_ln58_1189_fu_35947754_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__41             |      8|
|738   |    add_ln58_1184_fu_35947718_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2158_fu_35988557_p2_funnel__4             |      8|
|739   |    mult_198_reg_6506753_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__18             |      8|
|740   |    mult_166_reg_270289_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__10                 |      8|
|741   |    add_ln58_2472_fu_35948823_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__11            |      8|
|742   |    add_ln58_645_fu_35947179_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__24            |      8|
|743   |    add_ln58_539_fu_35947113_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__13            |      8|
|744   |    mult_146_reg_6506651_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__32             |      8|
|745   |    mult_332_reg_6507032_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__50             |      8|
|746   |    add_ln58_223_reg_36012403_reg                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__64             |      8|
|747   |    add_ln58_651_fu_35947207_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__5             |      8|
|748   |    add_ln58_652_reg_36012523_reg                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__66             |      8|
|749   |    mul_16ns_10ns_25_1_1_U1276                                          |myhls_mul_16ns_10ns_25_1_1_1006                                                                                         |     12|
|750   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1250   |      8|
|751   |    mul_16ns_5ns_20_1_1_U1809                                           |myhls_mul_16ns_5ns_20_1_1_1640                                                                                          |      8|
|752   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__24   |      8|
|753   |    mul_16ns_5ns_20_1_1_U2926                                           |myhls_mul_16ns_5ns_20_1_1_1648                                                                                          |      8|
|754   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__551  |      8|
|755   |    add_ln58_2814_reg_36016933_reg                                      |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__33                |      8|
|756   |    add_ln58_537_fu_35947097_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__9             |      8|
|757   |    add_ln58_545_reg_36012488_reg                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__9              |      8|
|758   |    add_ln58_2496_fu_35948915_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/add_ln58_3948_fu_419307_p2_funnel__5               |      8|
|759   |    add_ln58_2043_reg_36012823_reg                                      |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__52             |      8|
|760   |    mul_16ns_10ns_25_1_1_U1259                                          |myhls_mul_16ns_10ns_25_1_1_1004                                                                                         |      8|
|761   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1207   |      8|
|762   |    mul_16ns_10ns_25_1_1_U2557                                          |myhls_mul_16ns_10ns_25_1_1_1131                                                                                         |     61|
|763   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1322   |      8|
|764   |    mul_16ns_11ns_26_1_1_U2340                                          |myhls_mul_16ns_11ns_26_1_1_1461                                                                                         |      9|
|765   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1272   |      8|
|766   |    mul_16ns_11s_27_1_1_U2979                                           |myhls_mul_16ns_11s_27_1_1_1574                                                                                          |      8|
|767   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__258  |      8|
|768   |    add_ln58_883_fu_35982176_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__2              |      8|
|769   |    add_ln58_351_fu_35979570_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__4              |      8|
|770   |    add_ln58_352_fu_35979580_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_352_fu_35979580_p2_funnel                 |      8|
|771   |    add_ln58_2491_fu_35990278_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__30             |      8|
|772   |    add_ln58_2497_fu_35990313_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1299   |      8|
|773   |    add_ln58_3023_reg_36013078_reg                                      |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__38             |      8|
|774   |    mult_872_reg_6507289_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__30                |      8|
|775   |    add_ln58_3783_fu_35996866_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__3              |      8|
|776   |    add_ln58_3558_fu_35949779_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__18            |      8|
|777   |    mult_815_reg_6507525_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__26             |      8|
|778   |    mul_16ns_10ns_25_1_1_U1304                                          |myhls_mul_16ns_10ns_25_1_1_1009                                                                                         |      8|
|779   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__366    |      8|
|780   |    add_ln58_452_fu_35980035_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__15             |      8|
|781   |    mult_771_reg_6506907_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__15                |      8|
|782   |    mult_722_reg_6507235_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__26                |      8|
|783   |    add_ln58_3128_fu_35993599_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__13             |      8|
|784   |    mult_830_reg_6507535_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__71             |      8|
|785   |    add_ln58_2267_fu_35948704_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__1             |      8|
|786   |    mult_32_reg_270261_reg                                              |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__38                 |      8|
|787   |    add_ln58_432_fu_35946977_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2582_fu_35948937_p2_funnel__8             |      8|
|788   |    mult_666_reg_6507435_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__28             |      8|
|789   |    mult_181_reg_6506718_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__21             |      8|
|790   |    add_ln58_323_fu_35946845_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__34                 |      8|
|791   |    mult_130_reg_6506626_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__10             |      8|
|792   |    mult_46_reg_270269_reg                                              |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__3                  |      8|
|793   |    add_ln58_2151_fu_35948544_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2158_fu_35988557_p2_funnel__5             |      8|
|794   |    add_ln58_2158_fu_35988557_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2158_fu_35988557_p2_funnel__1             |      8|
|795   |    add_ln58_2159_reg_36012868_reg                                      |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__17             |      8|
|796   |    add_ln58_2161_fu_35948602_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__23            |      8|
|797   |    mult_127_reg_6506619_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__42             |      8|
|798   |    add_ln58_1831_reg_36012783_reg                                      |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__49             |      8|
|799   |    add_ln58_2582_fu_35948937_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2582_fu_35948937_p2_funnel                |      8|
|800   |    add_ln58_2584_fu_35948953_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__15            |      8|
|801   |    mult_264_reg_270297_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__39                 |      8|
|802   |    mul_ln73_274_reg_6507222_reg                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__77             |      8|
|803   |    add_ln58_968_fu_35947473_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__36                 |      8|
|804   |    add_ln58_970_fu_35947493_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__25            |      8|
|805   |    add_ln58_1727_reg_36012763_reg                                      |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__59             |      8|
|806   |    mult_714_reg_6507475_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__75             |      8|
|807   |    mult_236_reg_6506855_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__36             |      8|
|808   |    add_ln58_3236_fu_35949549_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__32            |      8|
|809   |    add_ln58_1622_fu_35948120_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__14             |      8|
|810   |    mult_252_reg_6506887_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__7              |      8|
|811   |    add_ln58_1075_fu_35947573_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__18                 |      8|
|812   |    mult_186_reg_270293_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__15                 |      8|
|813   |    add_ln58_1080_fu_35947615_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__14            |      8|
|814   |    add_ln58_2155_fu_35948570_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__2             |      8|
|815   |    add_ln58_754_fu_35947295_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2582_fu_35948937_p2_funnel__11            |      8|
|816   |    mult_337_reg_6507039_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__57             |      8|
|817   |    add_ln58_2261_fu_35948682_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__20            |      8|
|818   |    add_ln58_1290_fu_35947792_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__2                  |      8|
|819   |    add_ln58_1291_fu_35947802_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/add_ln58_3908_fu_417104_p2_funnel__2               |      8|
|820   |    add_ln58_1296_fu_35947844_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/add_ln58_3948_fu_419307_p2_funnel__3               |      8|
|821   |    mult_262_reg_6506903_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__40             |      8|
|822   |    mul_ln17_reg_270273_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__13                 |      8|
|823   |    add_ln58_2367_fu_35948739_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2158_fu_35988557_p2_funnel__3             |      8|
|824   |    mult_241_reg_6506865_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__63             |      8|
|825   |    mul_ln73_reg_270265_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__16                 |      8|
|826   |    add_ln58_1830_fu_35948288_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__28            |      8|
|827   |    add_ln58_3335_fu_35949593_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__12            |      8|
|828   |    add_ln58_3229_fu_35949507_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2158_fu_35988557_p2_funnel__2             |      8|
|829   |    mult_107_reg_270277_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__14                 |      8|
|830   |    add_ln58_3229_fu_35949507_p2__0                                     |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2582_fu_35948937_p2_funnel__5             |      8|
|831   |    add_ln58_215_fu_35946795_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__4                  |      8|
|832   |    mult_314_reg_6507003_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__61             |      8|
|833   |    mult_159_reg_270285_reg                                             |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__25                 |      8|
|834   |    add_ln58_1613_fu_35948056_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mult_3628_reg_31668_reg_funnel__23                 |      8|
|835   |    add_ln58_3122_fu_35949421_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__8             |      8|
|836   |    add_ln58_3123_reg_36013093_reg                                      |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__30             |      8|
|837   |    mult_325_reg_6507019_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__19             |      8|
|838   |    mult_2784_reg_6506583_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__20                |      8|
|839   |    add_ln58_3757_fu_35996768_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__22             |      8|
|840   |    add_ln58_3310_fu_35994494_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__147    |      8|
|841   |    mul_16ns_10ns_25_1_1_U1050                                          |myhls_mul_16ns_10ns_25_1_1_986                                                                                          |      8|
|842   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__112    |      8|
|843   |    add_ln58_1354_fu_35984488_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2582_fu_35948937_p2_funnel__7             |      8|
|844   |    add_ln58_3078_fu_35993332_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__5              |      8|
|845   |    mult_1895_reg_6506523_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__9                 |      8|
|846   |    mul_16ns_10ns_25_1_1_U1011                                          |myhls_mul_16ns_10ns_25_1_1                                                                                              |     36|
|847   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1345   |      8|
|848   |    mul_16ns_10ns_25_1_1_U1133                                          |myhls_mul_16ns_10ns_25_1_1_996                                                                                          |     64|
|849   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__307    |      8|
|850   |    mul_ln73_2218_reg_6507245_reg                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__31                |      8|
|851   |    mult_2490_reg_6507384_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__7                 |      8|
|852   |    mult_3273_reg_6507695_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__72             |      8|
|853   |    mult_3275_reg_6507699_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__56             |      8|
|854   |    mult_1538_reg_6506862_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__27                |      8|
|855   |    mult_1378_reg_6507612_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__3              |      8|
|856   |    mult_2171_reg_6506803_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__24                |      8|
|857   |    mul_16ns_10ns_25_1_1_U1404                                          |myhls_mul_16ns_10ns_25_1_1_1016                                                                                         |     66|
|858   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1745   |      8|
|859   |    mul_16ns_10ns_25_1_1_U1439                                          |myhls_mul_16ns_10ns_25_1_1_1019                                                                                         |      8|
|860   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1608   |      8|
|861   |    mul_16ns_10ns_25_1_1_U1982                                          |myhls_mul_16ns_10ns_25_1_1_1072                                                                                         |     65|
|862   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1968   |      8|
|863   |    mul_16ns_10ns_25_1_1_U2310                                          |myhls_mul_16ns_10ns_25_1_1_1101                                                                                         |      8|
|864   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1627   |      8|
|865   |    mul_16ns_10ns_25_1_1_U2516                                          |myhls_mul_16ns_10ns_25_1_1_1128                                                                                         |      8|
|866   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1799   |      8|
|867   |    mul_16ns_10ns_25_1_1_U2822                                          |myhls_mul_16ns_10ns_25_1_1_1157                                                                                         |     77|
|868   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1092   |      8|
|869   |    mul_16ns_10ns_25_1_1_U2866                                          |myhls_mul_16ns_10ns_25_1_1_1159                                                                                         |     66|
|870   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1323   |      8|
|871   |    mult_2547_reg_34838950_reg                                          |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__2                 |      8|
|872   |    add_ln58_1702_fu_35986255_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1358   |      8|
|873   |    add_ln58_926_reg_36018348_reg                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_926_reg_36018348_reg_funnel               |      8|
|874   |    mult_2953_reg_6506894_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__4                 |      8|
|875   |    mult_2555_reg_6507663_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__8              |      8|
|876   |    mul_ln73_2586_reg_6507703_reg                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__46             |      8|
|877   |    add_ln58_2362_fu_35989659_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__23             |      8|
|878   |    add_ln58_1160_fu_35983532_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/add_ln58_3948_fu_419307_p2_funnel__6               |      8|
|879   |    mult_3245_reg_6507687_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__15             |      8|
|880   |    add_ln58_3329_fu_35994566_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__278    |      8|
|881   |    add_ln58_3202_fu_35994024_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__74             |      8|
|882   |    mult_871_reg_6506481_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__5                 |      8|
|883   |    mult_513_reg_6507248_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__51             |      8|
|884   |    add_ln58_2172_fu_35988617_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2172_fu_35988617_p2_funnel                |      8|
|885   |    mult_1208_reg_6507602_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__27             |      8|
|886   |    add_ln58_649_reg_36012518_reg                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__16             |      8|
|887   |    mult_568_reg_6507346_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__54             |      8|
|888   |    mult_569_reg_6507350_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__67             |      8|
|889   |    mul_ln73_282_reg_6507238_reg                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__31             |      8|
|890   |    add_ln58_3581_fu_35995877_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__11             |      8|
|891   |    mul_ln73_254_reg_6507194_reg                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__13             |      8|
|892   |    add_ln58_3244_fu_35949581_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_2172_fu_35988617_p2_funnel__2             |      8|
|893   |    add_ln58_1314_reg_36012688_reg                                      |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_6ns_21_1_1_U2917/tmp_product_funnel__3    |      8|
|894   |    mult_433_reg_6507160_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__45             |      8|
|895   |    mult_763_reg_6507500_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__48             |      8|
|896   |    add_ln58_2380_fu_35948807_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__87   |      8|
|897   |    add_ln58_2600_reg_36012973_reg                                      |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__76             |      8|
|898   |    mult_920_reg_6507554_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__47             |      8|
|899   |    mul_16ns_10ns_25_1_1_U1059                                          |myhls_mul_16ns_10ns_25_1_1_988                                                                                          |      8|
|900   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__10   |      8|
|901   |    mul_16ns_10ns_25_1_1_U3026                                          |myhls_mul_16ns_10ns_25_1_1_1179                                                                                         |     37|
|902   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__72   |      8|
|903   |    mul_16ns_10s_26_1_1_U1323                                           |myhls_mul_16ns_10s_26_1_1_1251                                                                                          |      8|
|904   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__852    |      8|
|905   |    add_ln58_2593_reg_36012963_reg                                      |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__22             |      8|
|906   |    add_ln58_1321_fu_35984284_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__10             |      8|
|907   |    add_ln58_340_fu_35946935_p2                                         |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__19            |      8|
|908   |    mult_233_reg_6506845_reg                                            |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__78             |      8|
|909   |    mul_16ns_10s_26_1_1_U1802                                           |myhls_mul_16ns_10s_26_1_1_1277                                                                                          |     62|
|910   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__374    |      8|
|911   |    mul_16ns_10s_26_1_1_U2648                                           |myhls_mul_16ns_10s_26_1_1_1339                                                                                          |     37|
|912   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__132  |      8|
|913   |    mul_16ns_10s_26_1_1_U2829                                           |myhls_mul_16ns_10s_26_1_1_1352                                                                                          |      8|
|914   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__909    |      8|
|915   |    add_ln58_1373_fu_35984586_p2                                        |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/add_ln58_3948_fu_419307_p2_funnel__4               |      8|
|916   |    mult_2983_reg_6507679_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__20             |      8|
|917   |    mul_ln73_2295_reg_6507683_reg                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__23             |      8|
|918   |    mult_2908_reg_6507671_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__44             |      8|
|919   |    mult_2867_reg_6507182_reg                                           |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mult_977_reg_6506448_reg_funnel__13                |      8|
|920   |    mul_16ns_10ns_25_1_1_U1033                                          |myhls_mul_16ns_10ns_25_1_1_984                                                                                          |     38|
|921   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__464    |      8|
|922   |    mul_16ns_10ns_25_1_1_U1073                                          |myhls_mul_16ns_10ns_25_1_1_990                                                                                          |     37|
|923   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__173  |      8|
|924   |    mul_16ns_10ns_25_1_1_U1074                                          |myhls_mul_16ns_10ns_25_1_1_991                                                                                          |     41|
|925   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__181    |      8|
|926   |    mul_16ns_10ns_25_1_1_U1077                                          |myhls_mul_16ns_10ns_25_1_1_992                                                                                          |     38|
|927   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__12   |      8|
|928   |    mul_16ns_10ns_25_1_1_U1090                                          |myhls_mul_16ns_10ns_25_1_1_993                                                                                          |     10|
|929   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__851    |      8|
|930   |    mul_16ns_10ns_25_1_1_U1115                                          |myhls_mul_16ns_10ns_25_1_1_994                                                                                          |     12|
|931   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1680   |      8|
|932   |    mul_16ns_10ns_25_1_1_U1127                                          |myhls_mul_16ns_10ns_25_1_1_995                                                                                          |     10|
|933   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__923    |      8|
|934   |    mul_16ns_10ns_25_1_1_U1171                                          |myhls_mul_16ns_10ns_25_1_1_998                                                                                          |     66|
|935   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1241   |      8|
|936   |    mul_16ns_10ns_25_1_1_U1202                                          |myhls_mul_16ns_10ns_25_1_1_1000                                                                                         |     37|
|937   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__119    |      8|
|938   |    mul_16ns_10ns_25_1_1_U1208                                          |myhls_mul_16ns_10ns_25_1_1_1001                                                                                         |     55|
|939   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1353   |      8|
|940   |    mul_16ns_10ns_25_1_1_U1241                                          |myhls_mul_16ns_10ns_25_1_1_1003                                                                                         |      8|
|941   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__504    |      8|
|942   |    mul_16ns_10ns_25_1_1_U1264                                          |myhls_mul_16ns_10ns_25_1_1_1005                                                                                         |      8|
|943   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1327   |      8|
|944   |    mul_16ns_10ns_25_1_1_U1295                                          |myhls_mul_16ns_10ns_25_1_1_1008                                                                                         |      8|
|945   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1302   |      8|
|946   |    mul_16ns_10ns_25_1_1_U1382                                          |myhls_mul_16ns_10ns_25_1_1_1014                                                                                         |     67|
|947   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1653   |      8|
|948   |    mul_16ns_10ns_25_1_1_U1418                                          |myhls_mul_16ns_10ns_25_1_1_1018                                                                                         |      8|
|949   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1592   |      8|
|950   |    mul_16ns_10ns_25_1_1_U1465                                          |myhls_mul_16ns_10ns_25_1_1_1020                                                                                         |     66|
|951   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__706    |      8|
|952   |    mul_16ns_10ns_25_1_1_U1474                                          |myhls_mul_16ns_10ns_25_1_1_1021                                                                                         |     15|
|953   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1612   |      8|
|954   |    mul_16ns_10ns_25_1_1_U1487                                          |myhls_mul_16ns_10ns_25_1_1_1023                                                                                         |     82|
|955   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__509    |      8|
|956   |    mul_16ns_10ns_25_1_1_U1505                                          |myhls_mul_16ns_10ns_25_1_1_1025                                                                                         |     17|
|957   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__962    |      8|
|958   |    mul_16ns_10ns_25_1_1_U1511                                          |myhls_mul_16ns_10ns_25_1_1_1027                                                                                         |      8|
|959   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1347   |      8|
|960   |    mul_16ns_10ns_25_1_1_U1512                                          |myhls_mul_16ns_10ns_25_1_1_1028                                                                                         |     66|
|961   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__979    |      8|
|962   |    mul_16ns_10ns_25_1_1_U1516                                          |myhls_mul_16ns_10ns_25_1_1_1029                                                                                         |      8|
|963   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1040   |      8|
|964   |    mul_16ns_10ns_25_1_1_U1522                                          |myhls_mul_16ns_10ns_25_1_1_1031                                                                                         |    100|
|965   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__99     |      8|
|966   |    mul_16ns_10ns_25_1_1_U1525                                          |myhls_mul_16ns_10ns_25_1_1_1032                                                                                         |     61|
|967   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1610   |      8|
|968   |    mul_16ns_10ns_25_1_1_U1536                                          |myhls_mul_16ns_10ns_25_1_1_1033                                                                                         |     41|
|969   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__182    |      8|
|970   |    mul_16ns_10ns_25_1_1_U1543                                          |myhls_mul_16ns_10ns_25_1_1_1034                                                                                         |     63|
|971   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__925    |      8|
|972   |    mul_16ns_10ns_25_1_1_U1565                                          |myhls_mul_16ns_10ns_25_1_1_1036                                                                                         |      8|
|973   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1696   |      8|
|974   |    mul_16ns_10ns_25_1_1_U1574                                          |myhls_mul_16ns_10ns_25_1_1_1037                                                                                         |      8|
|975   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__649    |      8|
|976   |    mul_16ns_10ns_25_1_1_U1615                                          |myhls_mul_16ns_10ns_25_1_1_1039                                                                                         |      8|
|977   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1061   |      8|
|978   |    mul_16ns_10ns_25_1_1_U1640                                          |myhls_mul_16ns_10ns_25_1_1_1040                                                                                         |     12|
|979   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__877    |      8|
|980   |    mul_16ns_10ns_25_1_1_U1644                                          |myhls_mul_16ns_10ns_25_1_1_1041                                                                                         |     62|
|981   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__655    |      8|
|982   |    mul_16ns_10ns_25_1_1_U1650                                          |myhls_mul_16ns_10ns_25_1_1_1042                                                                                         |     13|
|983   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__83   |      8|
|984   |    mul_16ns_10ns_25_1_1_U1677                                          |myhls_mul_16ns_10ns_25_1_1_1044                                                                                         |     62|
|985   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1878   |      8|
|986   |    mul_16ns_10ns_25_1_1_U1686                                          |myhls_mul_16ns_10ns_25_1_1_1045                                                                                         |     39|
|987   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1168   |      8|
|988   |    mul_16ns_10ns_25_1_1_U1778                                          |myhls_mul_16ns_10ns_25_1_1_1047                                                                                         |     37|
|989   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1433   |      8|
|990   |    mul_16ns_10ns_25_1_1_U1780                                          |myhls_mul_16ns_10ns_25_1_1_1048                                                                                         |     41|
|991   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__791    |      8|
|992   |    mul_16ns_10ns_25_1_1_U1808                                          |myhls_mul_16ns_10ns_25_1_1_1049                                                                                         |      8|
|993   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__634    |      8|
|994   |    mul_16ns_10ns_25_1_1_U1830                                          |myhls_mul_16ns_10ns_25_1_1_1050                                                                                         |     72|
|995   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__125    |      8|
|996   |    mul_16ns_10ns_25_1_1_U1837                                          |myhls_mul_16ns_10ns_25_1_1_1051                                                                                         |      8|
|997   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2065   |      8|
|998   |    mul_16ns_10ns_25_1_1_U1840                                          |myhls_mul_16ns_10ns_25_1_1_1052                                                                                         |     12|
|999   |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__673    |      8|
|1000  |    mul_16ns_10ns_25_1_1_U1844                                          |myhls_mul_16ns_10ns_25_1_1_1053                                                                                         |     62|
|1001  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__150    |      8|
|1002  |    mul_16ns_10ns_25_1_1_U1851                                          |myhls_mul_16ns_10ns_25_1_1_1055                                                                                         |     17|
|1003  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1281   |      8|
|1004  |    mul_16ns_10ns_25_1_1_U1855                                          |myhls_mul_16ns_10ns_25_1_1_1056                                                                                         |     11|
|1005  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1193   |      8|
|1006  |    mul_16ns_10ns_25_1_1_U1865                                          |myhls_mul_16ns_10ns_25_1_1_1058                                                                                         |      8|
|1007  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2157   |      8|
|1008  |    mul_16ns_10ns_25_1_1_U1886                                          |myhls_mul_16ns_10ns_25_1_1_1059                                                                                         |     65|
|1009  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__368    |      8|
|1010  |    mul_16ns_10ns_25_1_1_U1889                                          |myhls_mul_16ns_10ns_25_1_1_1060                                                                                         |     12|
|1011  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1208   |      8|
|1012  |    mul_16ns_10ns_25_1_1_U1899                                          |myhls_mul_16ns_10ns_25_1_1_1062                                                                                         |     66|
|1013  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2022   |      8|
|1014  |    mul_16ns_10ns_25_1_1_U1902                                          |myhls_mul_16ns_10ns_25_1_1_1063                                                                                         |     67|
|1015  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1310   |      8|
|1016  |    mul_16ns_10ns_25_1_1_U1915                                          |myhls_mul_16ns_10ns_25_1_1_1064                                                                                         |     12|
|1017  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1385   |      8|
|1018  |    mul_16ns_10ns_25_1_1_U1928                                          |myhls_mul_16ns_10ns_25_1_1_1065                                                                                         |     59|
|1019  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__968    |      8|
|1020  |    mul_16ns_10ns_25_1_1_U1930                                          |myhls_mul_16ns_10ns_25_1_1_1066                                                                                         |      8|
|1021  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1590   |      8|
|1022  |    mul_16ns_10ns_25_1_1_U1937                                          |myhls_mul_16ns_10ns_25_1_1_1067                                                                                         |     13|
|1023  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1332   |      8|
|1024  |    mul_16ns_10ns_25_1_1_U1940                                          |myhls_mul_16ns_10ns_25_1_1_1068                                                                                         |     37|
|1025  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__623    |      8|
|1026  |    mul_16ns_10ns_25_1_1_U1970                                          |myhls_mul_16ns_10ns_25_1_1_1070                                                                                         |     94|
|1027  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1274   |      8|
|1028  |    mul_16ns_10ns_25_1_1_U1973                                          |myhls_mul_16ns_10ns_25_1_1_1071                                                                                         |     61|
|1029  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__262    |      8|
|1030  |    mul_16ns_10ns_25_1_1_U1987                                          |myhls_mul_16ns_10ns_25_1_1_1073                                                                                         |      8|
|1031  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__5      |      8|
|1032  |    mul_16ns_10ns_25_1_1_U2003                                          |myhls_mul_16ns_10ns_25_1_1_1074                                                                                         |      8|
|1033  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__190    |      8|
|1034  |    mul_16ns_10ns_25_1_1_U2011                                          |myhls_mul_16ns_10ns_25_1_1_1075                                                                                         |     65|
|1035  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1075   |      8|
|1036  |    mul_16ns_10ns_25_1_1_U2014                                          |myhls_mul_16ns_10ns_25_1_1_1076                                                                                         |      8|
|1037  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__710    |      8|
|1038  |    mul_16ns_10ns_25_1_1_U2028                                          |myhls_mul_16ns_10ns_25_1_1_1077                                                                                         |     63|
|1039  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__49     |      8|
|1040  |    mul_16ns_10ns_25_1_1_U2030                                          |myhls_mul_16ns_10ns_25_1_1_1078                                                                                         |     10|
|1041  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__159    |      8|
|1042  |    mul_16ns_10ns_25_1_1_U2033                                          |myhls_mul_16ns_10ns_25_1_1_1079                                                                                         |      8|
|1043  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__342    |      8|
|1044  |    mul_16ns_10ns_25_1_1_U2045                                          |myhls_mul_16ns_10ns_25_1_1_1080                                                                                         |      8|
|1045  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1623   |      8|
|1046  |    mul_16ns_10ns_25_1_1_U2048                                          |myhls_mul_16ns_10ns_25_1_1_1081                                                                                         |     38|
|1047  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1461   |      8|
|1048  |    mul_16ns_10ns_25_1_1_U2063                                          |myhls_mul_16ns_10ns_25_1_1_1082                                                                                         |      8|
|1049  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__137    |      8|
|1050  |    mul_16ns_10ns_25_1_1_U2089                                          |myhls_mul_16ns_10ns_25_1_1_1083                                                                                         |     62|
|1051  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1913   |      8|
|1052  |    mul_16ns_10ns_25_1_1_U2091                                          |myhls_mul_16ns_10ns_25_1_1_1084                                                                                         |     65|
|1053  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1238   |      8|
|1054  |    mul_16ns_10ns_25_1_1_U2093                                          |myhls_mul_16ns_10ns_25_1_1_1085                                                                                         |      8|
|1055  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__244    |      8|
|1056  |    mul_16ns_10ns_25_1_1_U2098                                          |myhls_mul_16ns_10ns_25_1_1_1086                                                                                         |     37|
|1057  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__474    |      8|
|1058  |    mul_16ns_10ns_25_1_1_U2102                                          |myhls_mul_16ns_10ns_25_1_1_1087                                                                                         |     61|
|1059  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__51     |      8|
|1060  |    mul_16ns_10ns_25_1_1_U2119                                          |myhls_mul_16ns_10ns_25_1_1_1088                                                                                         |      8|
|1061  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__478    |      8|
|1062  |    mul_16ns_10ns_25_1_1_U2121                                          |myhls_mul_16ns_10ns_25_1_1_1089                                                                                         |      8|
|1063  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__346    |      8|
|1064  |    mul_16ns_10ns_25_1_1_U2149                                          |myhls_mul_16ns_10ns_25_1_1_1090                                                                                         |     62|
|1065  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__833    |      8|
|1066  |    mul_16ns_10ns_25_1_1_U2150                                          |myhls_mul_16ns_10ns_25_1_1_1091                                                                                         |     65|
|1067  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1185   |      8|
|1068  |    mul_16ns_10ns_25_1_1_U2177                                          |myhls_mul_16ns_10ns_25_1_1_1092                                                                                         |     61|
|1069  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1699   |      8|
|1070  |    mul_16ns_10ns_25_1_1_U2181                                          |myhls_mul_16ns_10ns_25_1_1_1093                                                                                         |     64|
|1071  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1996   |      8|
|1072  |    mul_16ns_10ns_25_1_1_U2202                                          |myhls_mul_16ns_10ns_25_1_1_1094                                                                                         |      8|
|1073  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__6      |      8|
|1074  |    mul_16ns_10ns_25_1_1_U2222                                          |myhls_mul_16ns_10ns_25_1_1_1095                                                                                         |      8|
|1075  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__677    |      8|
|1076  |    mul_16ns_10ns_25_1_1_U2231                                          |myhls_mul_16ns_10ns_25_1_1_1096                                                                                         |      8|
|1077  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__379    |      8|
|1078  |    mul_16ns_10ns_25_1_1_U2237                                          |myhls_mul_16ns_10ns_25_1_1_1097                                                                                         |      8|
|1079  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2038   |      8|
|1080  |    mul_16ns_10ns_25_1_1_U2246                                          |myhls_mul_16ns_10ns_25_1_1_1098                                                                                         |      8|
|1081  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1518   |      8|
|1082  |    mul_16ns_10ns_25_1_1_U2287                                          |myhls_mul_16ns_10ns_25_1_1_1099                                                                                         |     12|
|1083  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1621   |      8|
|1084  |    mul_16ns_10ns_25_1_1_U2306                                          |myhls_mul_16ns_10ns_25_1_1_1100                                                                                         |      8|
|1085  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__222    |      8|
|1086  |    mul_16ns_10ns_25_1_1_U2325                                          |myhls_mul_16ns_10ns_25_1_1_1102                                                                                         |      8|
|1087  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__540    |      8|
|1088  |    mul_16ns_10ns_25_1_1_U2326                                          |myhls_mul_16ns_10ns_25_1_1_1103                                                                                         |      8|
|1089  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1871   |      8|
|1090  |    mul_16ns_10ns_25_1_1_U2327                                          |myhls_mul_16ns_10ns_25_1_1_1104                                                                                         |     63|
|1091  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__267    |      8|
|1092  |    mul_16ns_10ns_25_1_1_U2328                                          |myhls_mul_16ns_10ns_25_1_1_1105                                                                                         |      8|
|1093  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1742   |      8|
|1094  |    mul_16ns_10ns_25_1_1_U2329                                          |myhls_mul_16ns_10ns_25_1_1_1106                                                                                         |     11|
|1095  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1583   |      8|
|1096  |    mul_16ns_10ns_25_1_1_U2332                                          |myhls_mul_16ns_10ns_25_1_1_1107                                                                                         |     62|
|1097  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__12     |      8|
|1098  |    mul_16ns_10ns_25_1_1_U2337                                          |myhls_mul_16ns_10ns_25_1_1_1108                                                                                         |     91|
|1099  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1774   |      8|
|1100  |    mul_16ns_10ns_25_1_1_U2346                                          |myhls_mul_16ns_10ns_25_1_1_1109                                                                                         |     11|
|1101  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2      |      8|
|1102  |    mul_16ns_10ns_25_1_1_U2367                                          |myhls_mul_16ns_10ns_25_1_1_1110                                                                                         |     65|
|1103  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1795   |      8|
|1104  |    mul_16ns_10ns_25_1_1_U2376                                          |myhls_mul_16ns_10ns_25_1_1_1111                                                                                         |      8|
|1105  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__354    |      8|
|1106  |    mul_16ns_10ns_25_1_1_U2380                                          |myhls_mul_16ns_10ns_25_1_1_1112                                                                                         |     65|
|1107  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2103   |      8|
|1108  |    mul_16ns_10ns_25_1_1_U2387                                          |myhls_mul_16ns_10ns_25_1_1_1113                                                                                         |     12|
|1109  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1782   |      8|
|1110  |    mul_16ns_10ns_25_1_1_U2389                                          |myhls_mul_16ns_10ns_25_1_1_1114                                                                                         |      8|
|1111  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__685    |      8|
|1112  |    mul_16ns_10ns_25_1_1_U2402                                          |myhls_mul_16ns_10ns_25_1_1_1115                                                                                         |     66|
|1113  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1792   |      8|
|1114  |    mul_16ns_10ns_25_1_1_U2403                                          |myhls_mul_16ns_10ns_25_1_1_1116                                                                                         |      8|
|1115  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__531    |      8|
|1116  |    mul_16ns_10ns_25_1_1_U2410                                          |myhls_mul_16ns_10ns_25_1_1_1117                                                                                         |     35|
|1117  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1497   |      8|
|1118  |    mul_16ns_10ns_25_1_1_U2411                                          |myhls_mul_16ns_10ns_25_1_1_1118                                                                                         |      8|
|1119  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__248    |      8|
|1120  |    mul_16ns_10ns_25_1_1_U2430                                          |myhls_mul_16ns_10ns_25_1_1_1119                                                                                         |     36|
|1121  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__161    |      8|
|1122  |    mul_16ns_10ns_25_1_1_U2432                                          |myhls_mul_16ns_10ns_25_1_1_1120                                                                                         |      8|
|1123  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1153   |      8|
|1124  |    mul_16ns_10ns_25_1_1_U2437                                          |myhls_mul_16ns_10ns_25_1_1_1121                                                                                         |     92|
|1125  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1684   |      8|
|1126  |    mul_16ns_10ns_25_1_1_U2448                                          |myhls_mul_16ns_10ns_25_1_1_1122                                                                                         |     37|
|1127  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__424    |      8|
|1128  |    mul_16ns_10ns_25_1_1_U2459                                          |myhls_mul_16ns_10ns_25_1_1_1123                                                                                         |      8|
|1129  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__408    |      8|
|1130  |    mul_16ns_10ns_25_1_1_U2498                                          |myhls_mul_16ns_10ns_25_1_1_1124                                                                                         |     66|
|1131  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1550   |      8|
|1132  |    mul_16ns_10ns_25_1_1_U2504                                          |myhls_mul_16ns_10ns_25_1_1_1125                                                                                         |      8|
|1133  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1178   |      8|
|1134  |    mul_16ns_10ns_25_1_1_U2507                                          |myhls_mul_16ns_10ns_25_1_1_1126                                                                                         |      8|
|1135  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1115   |      8|
|1136  |    mul_16ns_10ns_25_1_1_U2515                                          |myhls_mul_16ns_10ns_25_1_1_1127                                                                                         |      8|
|1137  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__8      |      8|
|1138  |    mul_16ns_10ns_25_1_1_U2535                                          |myhls_mul_16ns_10ns_25_1_1_1129                                                                                         |      8|
|1139  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__136    |      8|
|1140  |    mul_16ns_10ns_25_1_1_U2538                                          |myhls_mul_16ns_10ns_25_1_1_1130                                                                                         |      9|
|1141  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1211   |      8|
|1142  |    mul_16ns_10ns_25_1_1_U2574                                          |myhls_mul_16ns_10ns_25_1_1_1132                                                                                         |      8|
|1143  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1337   |      8|
|1144  |    mul_16ns_10ns_25_1_1_U2575                                          |myhls_mul_16ns_10ns_25_1_1_1133                                                                                         |      8|
|1145  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2097   |      8|
|1146  |    mul_16ns_10ns_25_1_1_U2577                                          |myhls_mul_16ns_10ns_25_1_1_1134                                                                                         |      8|
|1147  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2152   |      8|
|1148  |    mul_16ns_10ns_25_1_1_U2578                                          |myhls_mul_16ns_10ns_25_1_1_1135                                                                                         |    116|
|1149  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1107   |      8|
|1150  |    mul_16ns_10ns_25_1_1_U2605                                          |myhls_mul_16ns_10ns_25_1_1_1136                                                                                         |     37|
|1151  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__594    |      8|
|1152  |    mul_16ns_10ns_25_1_1_U2617                                          |myhls_mul_16ns_10ns_25_1_1_1137                                                                                         |     10|
|1153  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__808    |      8|
|1154  |    mul_16ns_10ns_25_1_1_U2622                                          |myhls_mul_16ns_10ns_25_1_1_1138                                                                                         |     89|
|1155  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1561   |      8|
|1156  |    mul_16ns_10ns_25_1_1_U2628                                          |myhls_mul_16ns_10ns_25_1_1_1139                                                                                         |     59|
|1157  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__898    |      8|
|1158  |    mul_16ns_10ns_25_1_1_U2637                                          |myhls_mul_16ns_10ns_25_1_1_1140                                                                                         |     10|
|1159  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__298    |      8|
|1160  |    mul_16ns_10ns_25_1_1_U2642                                          |myhls_mul_16ns_10ns_25_1_1_1141                                                                                         |      8|
|1161  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__508    |      8|
|1162  |    mul_16ns_10ns_25_1_1_U2659                                          |myhls_mul_16ns_10ns_25_1_1_1142                                                                                         |     35|
|1163  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1460   |      8|
|1164  |    mul_16ns_10ns_25_1_1_U2669                                          |myhls_mul_16ns_10ns_25_1_1_1143                                                                                         |      8|
|1165  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1249   |      8|
|1166  |    mul_16ns_10ns_25_1_1_U2676                                          |myhls_mul_16ns_10ns_25_1_1_1144                                                                                         |     62|
|1167  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1139   |      8|
|1168  |    mul_16ns_10ns_25_1_1_U2679                                          |myhls_mul_16ns_10ns_25_1_1_1145                                                                                         |     62|
|1169  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1814   |      8|
|1170  |    mul_16ns_10ns_25_1_1_U2689                                          |myhls_mul_16ns_10ns_25_1_1_1146                                                                                         |     61|
|1171  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1264   |      8|
|1172  |    mul_16ns_10ns_25_1_1_U2694                                          |myhls_mul_16ns_10ns_25_1_1_1147                                                                                         |      8|
|1173  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1702   |      8|
|1174  |    mul_16ns_10ns_25_1_1_U2698                                          |myhls_mul_16ns_10ns_25_1_1_1148                                                                                         |      8|
|1175  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1811   |      8|
|1176  |    mul_16ns_10ns_25_1_1_U2699                                          |myhls_mul_16ns_10ns_25_1_1_1149                                                                                         |      8|
|1177  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1786   |      8|
|1178  |    mul_16ns_10ns_25_1_1_U2708                                          |myhls_mul_16ns_10ns_25_1_1_1150                                                                                         |     63|
|1179  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__13   |      8|
|1180  |    mul_16ns_10ns_25_1_1_U2779                                          |myhls_mul_16ns_10ns_25_1_1_1151                                                                                         |     10|
|1181  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__512    |      8|
|1182  |    mul_16ns_10ns_25_1_1_U2783                                          |myhls_mul_16ns_10ns_25_1_1_1152                                                                                         |      8|
|1183  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2008   |      8|
|1184  |    mul_16ns_10ns_25_1_1_U2785                                          |myhls_mul_16ns_10ns_25_1_1_1153                                                                                         |      8|
|1185  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__499    |      8|
|1186  |    mul_16ns_10ns_25_1_1_U2803                                          |myhls_mul_16ns_10ns_25_1_1_1155                                                                                         |     61|
|1187  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__723    |      8|
|1188  |    mul_16ns_10ns_25_1_1_U2809                                          |myhls_mul_16ns_10ns_25_1_1_1156                                                                                         |     61|
|1189  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__285    |      8|
|1190  |    mul_16ns_10ns_25_1_1_U2830                                          |myhls_mul_16ns_10ns_25_1_1_1158                                                                                         |      8|
|1191  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__363    |      8|
|1192  |    mul_16ns_10ns_25_1_1_U2867                                          |myhls_mul_16ns_10ns_25_1_1_1160                                                                                         |     87|
|1193  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1403   |      8|
|1194  |    mul_16ns_10ns_25_1_1_U2876                                          |myhls_mul_16ns_10ns_25_1_1_1161                                                                                         |     10|
|1195  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__752    |      8|
|1196  |    mul_16ns_10ns_25_1_1_U2877                                          |myhls_mul_16ns_10ns_25_1_1_1162                                                                                         |     82|
|1197  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__100    |      8|
|1198  |    mul_16ns_10ns_25_1_1_U2879                                          |myhls_mul_16ns_10ns_25_1_1_1163                                                                                         |      8|
|1199  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1778   |      8|
|1200  |    mul_16ns_10ns_25_1_1_U2884                                          |myhls_mul_16ns_10ns_25_1_1_1165                                                                                         |      8|
|1201  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1961   |      8|
|1202  |    mul_16ns_10ns_25_1_1_U2885                                          |myhls_mul_16ns_10ns_25_1_1_1166                                                                                         |     10|
|1203  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__116    |      8|
|1204  |    mul_16ns_10ns_25_1_1_U2924                                          |myhls_mul_16ns_10ns_25_1_1_1167                                                                                         |      8|
|1205  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__329    |      8|
|1206  |    mul_16ns_10ns_25_1_1_U2930                                          |myhls_mul_16ns_10ns_25_1_1_1168                                                                                         |     17|
|1207  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__219    |      8|
|1208  |    mul_16ns_10ns_25_1_1_U2956                                          |myhls_mul_16ns_10ns_25_1_1_1169                                                                                         |    116|
|1209  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__152    |      8|
|1210  |    mul_16ns_10ns_25_1_1_U2967                                          |myhls_mul_16ns_10ns_25_1_1_1170                                                                                         |     65|
|1211  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__674    |      8|
|1212  |    mul_16ns_10ns_25_1_1_U2980                                          |myhls_mul_16ns_10ns_25_1_1_1172                                                                                         |      8|
|1213  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1434   |      8|
|1214  |    mul_16ns_10ns_25_1_1_U2984                                          |myhls_mul_16ns_10ns_25_1_1_1173                                                                                         |      8|
|1215  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__436    |      8|
|1216  |    mul_16ns_10ns_25_1_1_U2986                                          |myhls_mul_16ns_10ns_25_1_1_1174                                                                                         |      9|
|1217  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__96     |      8|
|1218  |    mul_16ns_10ns_25_1_1_U2987                                          |myhls_mul_16ns_10ns_25_1_1_1175                                                                                         |     36|
|1219  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__513    |      8|
|1220  |    mul_16ns_10ns_25_1_1_U2993                                          |myhls_mul_16ns_10ns_25_1_1_1176                                                                                         |     62|
|1221  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__327    |      8|
|1222  |    mul_16ns_10ns_25_1_1_U3002                                          |myhls_mul_16ns_10ns_25_1_1_1177                                                                                         |      8|
|1223  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1393   |      8|
|1224  |    mul_16ns_10ns_25_1_1_U3013                                          |myhls_mul_16ns_10ns_25_1_1_1178                                                                                         |     62|
|1225  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__570    |      8|
|1226  |    mul_16ns_10ns_25_1_1_U3035                                          |myhls_mul_16ns_10ns_25_1_1_1180                                                                                         |     13|
|1227  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__929    |      8|
|1228  |    mul_16ns_10ns_25_1_1_U3037                                          |myhls_mul_16ns_10ns_25_1_1_1181                                                                                         |     82|
|1229  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__22     |      8|
|1230  |    mul_16ns_10ns_25_1_1_U3041                                          |myhls_mul_16ns_10ns_25_1_1_1182                                                                                         |     62|
|1231  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1027   |      8|
|1232  |    mul_16ns_10ns_25_1_1_U3047                                          |myhls_mul_16ns_10ns_25_1_1_1183                                                                                         |     37|
|1233  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__939    |      8|
|1234  |    mul_16ns_10ns_25_1_1_U3057                                          |myhls_mul_16ns_10ns_25_1_1_1184                                                                                         |      8|
|1235  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1316   |      8|
|1236  |    mul_16ns_10ns_25_1_1_U3061                                          |myhls_mul_16ns_10ns_25_1_1_1185                                                                                         |     61|
|1237  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__205    |      8|
|1238  |    mul_16ns_10ns_25_1_1_U3079                                          |myhls_mul_16ns_10ns_25_1_1_1186                                                                                         |     12|
|1239  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__445  |      8|
|1240  |    mul_16ns_10ns_25_1_1_U3112                                          |myhls_mul_16ns_10ns_25_1_1_1187                                                                                         |     93|
|1241  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1670   |      8|
|1242  |    mul_16ns_10ns_25_1_1_U3119                                          |myhls_mul_16ns_10ns_25_1_1_1188                                                                                         |     82|
|1243  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__715    |      8|
|1244  |    mul_16ns_10ns_25_1_1_U3146                                          |myhls_mul_16ns_10ns_25_1_1_1189                                                                                         |     62|
|1245  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1838   |      8|
|1246  |    mul_16ns_10ns_25_1_1_U497                                           |myhls_mul_16ns_10ns_25_1_1_1190                                                                                         |     10|
|1247  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1311   |      8|
|1248  |    mul_16ns_10ns_25_1_1_U499                                           |myhls_mul_16ns_10ns_25_1_1_1191                                                                                         |      8|
|1249  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1404   |      8|
|1250  |    mul_16ns_10ns_25_1_1_U521                                           |myhls_mul_16ns_10ns_25_1_1_1192                                                                                         |      8|
|1251  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1023   |      8|
|1252  |    mul_16ns_10ns_25_1_1_U523                                           |myhls_mul_16ns_10ns_25_1_1_1193                                                                                         |     41|
|1253  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1923   |      8|
|1254  |    mul_16ns_10ns_25_1_1_U531                                           |myhls_mul_16ns_10ns_25_1_1_1195                                                                                         |     37|
|1255  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1547   |      8|
|1256  |    mul_16ns_10ns_25_1_1_U535                                           |myhls_mul_16ns_10ns_25_1_1_1196                                                                                         |     36|
|1257  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1243   |      8|
|1258  |    mul_16ns_10ns_25_1_1_U552                                           |myhls_mul_16ns_10ns_25_1_1_1197                                                                                         |      8|
|1259  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1084   |      8|
|1260  |    mul_16ns_10ns_25_1_1_U573                                           |myhls_mul_16ns_10ns_25_1_1_1198                                                                                         |      8|
|1261  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1346   |      8|
|1262  |    mul_16ns_10ns_25_1_1_U580                                           |myhls_mul_16ns_10ns_25_1_1_1199                                                                                         |     63|
|1263  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1209   |      8|
|1264  |    mul_16ns_10ns_25_1_1_U600                                           |myhls_mul_16ns_10ns_25_1_1_1200                                                                                         |     67|
|1265  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1073   |      8|
|1266  |    mul_16ns_10ns_25_1_1_U648                                           |myhls_mul_16ns_10ns_25_1_1_1201                                                                                         |      8|
|1267  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2032   |      8|
|1268  |    mul_16ns_10ns_25_1_1_U655                                           |myhls_mul_16ns_10ns_25_1_1_1202                                                                                         |      8|
|1269  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1556   |      8|
|1270  |    mul_16ns_10ns_25_1_1_U664                                           |myhls_mul_16ns_10ns_25_1_1_1203                                                                                         |      8|
|1271  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__108    |      8|
|1272  |    mul_16ns_10ns_25_1_1_U702                                           |myhls_mul_16ns_10ns_25_1_1_1204                                                                                         |      8|
|1273  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2058   |      8|
|1274  |    mul_16ns_10ns_25_1_1_U712                                           |myhls_mul_16ns_10ns_25_1_1_1205                                                                                         |     11|
|1275  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1602   |      8|
|1276  |    mul_16ns_10ns_25_1_1_U725                                           |myhls_mul_16ns_10ns_25_1_1_1206                                                                                         |      8|
|1277  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1321   |      8|
|1278  |    mul_16ns_10ns_25_1_1_U726                                           |myhls_mul_16ns_10ns_25_1_1_1207                                                                                         |     37|
|1279  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__864    |      8|
|1280  |    mul_16ns_10ns_25_1_1_U730                                           |myhls_mul_16ns_10ns_25_1_1_1208                                                                                         |     15|
|1281  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__476    |      8|
|1282  |    mul_16ns_10ns_25_1_1_U733                                           |myhls_mul_16ns_10ns_25_1_1_1209                                                                                         |      8|
|1283  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1110   |      8|
|1284  |    mul_16ns_10ns_25_1_1_U756                                           |myhls_mul_16ns_10ns_25_1_1_1210                                                                                         |     41|
|1285  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__339    |      8|
|1286  |    mul_16ns_10ns_25_1_1_U769                                           |myhls_mul_16ns_10ns_25_1_1_1211                                                                                         |     46|
|1287  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1396   |      8|
|1288  |    mul_16ns_10ns_25_1_1_U776                                           |myhls_mul_16ns_10ns_25_1_1_1212                                                                                         |      8|
|1289  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__457    |      8|
|1290  |    mul_16ns_10ns_25_1_1_U778                                           |myhls_mul_16ns_10ns_25_1_1_1213                                                                                         |     11|
|1291  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__637    |      8|
|1292  |    mul_16ns_10ns_25_1_1_U785                                           |myhls_mul_16ns_10ns_25_1_1_1214                                                                                         |      9|
|1293  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1831   |      8|
|1294  |    mul_16ns_10ns_25_1_1_U788                                           |myhls_mul_16ns_10ns_25_1_1_1215                                                                                         |     15|
|1295  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1056   |      8|
|1296  |    mul_16ns_10ns_25_1_1_U800                                           |myhls_mul_16ns_10ns_25_1_1_1217                                                                                         |     12|
|1297  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1663   |      8|
|1298  |    mul_16ns_10ns_25_1_1_U805                                           |myhls_mul_16ns_10ns_25_1_1_1218                                                                                         |     50|
|1299  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1490   |      8|
|1300  |    mul_16ns_10ns_25_1_1_U828                                           |myhls_mul_16ns_10ns_25_1_1_1219                                                                                         |      8|
|1301  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1765   |      8|
|1302  |    mul_16ns_10ns_25_1_1_U833                                           |myhls_mul_16ns_10ns_25_1_1_1220                                                                                         |     10|
|1303  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1478   |      8|
|1304  |    mul_16ns_10ns_25_1_1_U848                                           |myhls_mul_16ns_10ns_25_1_1_1221                                                                                         |      8|
|1305  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__920    |      8|
|1306  |    mul_16ns_10ns_25_1_1_U855                                           |myhls_mul_16ns_10ns_25_1_1_1222                                                                                         |      8|
|1307  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__528    |      8|
|1308  |    mul_16ns_10ns_25_1_1_U859                                           |myhls_mul_16ns_10ns_25_1_1_1223                                                                                         |     65|
|1309  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1892   |      8|
|1310  |    mul_16ns_10ns_25_1_1_U867                                           |myhls_mul_16ns_10ns_25_1_1_1224                                                                                         |      8|
|1311  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__308    |      8|
|1312  |    mul_16ns_10ns_25_1_1_U883                                           |myhls_mul_16ns_10ns_25_1_1_1225                                                                                         |     37|
|1313  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2005   |      8|
|1314  |    mul_16ns_10ns_25_1_1_U899                                           |myhls_mul_16ns_10ns_25_1_1_1226                                                                                         |      9|
|1315  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__196    |      8|
|1316  |    mul_16ns_10ns_25_1_1_U920                                           |myhls_mul_16ns_10ns_25_1_1_1227                                                                                         |      8|
|1317  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1902   |      8|
|1318  |    mul_16ns_10ns_25_1_1_U933                                           |myhls_mul_16ns_10ns_25_1_1_1228                                                                                         |      8|
|1319  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1515   |      8|
|1320  |    mul_16ns_10ns_25_1_1_U937                                           |myhls_mul_16ns_10ns_25_1_1_1229                                                                                         |      8|
|1321  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1888   |      8|
|1322  |    mul_16ns_10ns_25_1_1_U941                                           |myhls_mul_16ns_10ns_25_1_1_1230                                                                                         |      8|
|1323  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__95     |      8|
|1324  |    mul_16ns_10ns_25_1_1_U943                                           |myhls_mul_16ns_10ns_25_1_1_1231                                                                                         |     64|
|1325  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__483    |      8|
|1326  |    mul_16ns_10ns_25_1_1_U944                                           |myhls_mul_16ns_10ns_25_1_1_1232                                                                                         |     63|
|1327  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1867   |      8|
|1328  |    mul_16ns_10ns_25_1_1_U948                                           |myhls_mul_16ns_10ns_25_1_1_1233                                                                                         |      8|
|1329  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__45     |      8|
|1330  |    mul_16ns_10ns_25_1_1_U958                                           |myhls_mul_16ns_10ns_25_1_1_1234                                                                                         |     41|
|1331  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__993    |      8|
|1332  |    mul_16ns_10ns_25_1_1_U977                                           |myhls_mul_16ns_10ns_25_1_1_1235                                                                                         |     41|
|1333  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1887   |      8|
|1334  |    mul_16ns_10ns_25_1_1_U978                                           |myhls_mul_16ns_10ns_25_1_1_1236                                                                                         |     15|
|1335  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__748    |      8|
|1336  |    mul_16ns_10ns_25_1_1_U995                                           |myhls_mul_16ns_10ns_25_1_1_1237                                                                                         |     62|
|1337  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__127    |      8|
|1338  |    mul_16ns_10s_26_1_1_U1012                                           |myhls_mul_16ns_10s_26_1_1                                                                                               |      9|
|1339  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1829   |      8|
|1340  |    mul_16ns_10s_26_1_1_U1032                                           |myhls_mul_16ns_10s_26_1_1_1238                                                                                          |      8|
|1341  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1113   |      8|
|1342  |    mul_16ns_10s_26_1_1_U1035                                           |myhls_mul_16ns_10s_26_1_1_1239                                                                                          |      8|
|1343  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__702    |      8|
|1344  |    mul_16ns_10s_26_1_1_U1078                                           |myhls_mul_16ns_10s_26_1_1_1240                                                                                          |      8|
|1345  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__343  |      8|
|1346  |    mul_16ns_10s_26_1_1_U1087                                           |myhls_mul_16ns_10s_26_1_1_1241                                                                                          |     11|
|1347  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1319   |      8|
|1348  |    mul_16ns_10s_26_1_1_U1095                                           |myhls_mul_16ns_10s_26_1_1_1242                                                                                          |     37|
|1349  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__560    |      8|
|1350  |    mul_16ns_10s_26_1_1_U1101                                           |myhls_mul_16ns_10s_26_1_1_1243                                                                                          |      8|
|1351  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__207    |      8|
|1352  |    mul_16ns_10s_26_1_1_U1117                                           |myhls_mul_16ns_10s_26_1_1_1244                                                                                          |     70|
|1353  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1078   |      8|
|1354  |    mul_16ns_10s_26_1_1_U1121                                           |myhls_mul_16ns_10s_26_1_1_1245                                                                                          |      8|
|1355  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1324   |      8|
|1356  |    mul_16ns_10s_26_1_1_U1193                                           |myhls_mul_16ns_10s_26_1_1_1246                                                                                          |     62|
|1357  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1666   |      8|
|1358  |    mul_16ns_10s_26_1_1_U1196                                           |myhls_mul_16ns_10s_26_1_1_1247                                                                                          |     62|
|1359  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__937    |      8|
|1360  |    mul_16ns_10s_26_1_1_U1222                                           |myhls_mul_16ns_10s_26_1_1_1248                                                                                          |      8|
|1361  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__134  |      8|
|1362  |    mul_16ns_10s_26_1_1_U1233                                           |myhls_mul_16ns_10s_26_1_1_1249                                                                                          |      8|
|1363  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__964    |      8|
|1364  |    mul_16ns_10s_26_1_1_U1306                                           |myhls_mul_16ns_10s_26_1_1_1250                                                                                          |     40|
|1365  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__19     |      8|
|1366  |    mul_16ns_10s_26_1_1_U1378                                           |myhls_mul_16ns_10s_26_1_1_1252                                                                                          |      8|
|1367  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1082   |      8|
|1368  |    mul_16ns_10s_26_1_1_U1388                                           |myhls_mul_16ns_10s_26_1_1_1253                                                                                          |      9|
|1369  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1146   |      8|
|1370  |    mul_16ns_10s_26_1_1_U1395                                           |myhls_mul_16ns_10s_26_1_1_1254                                                                                          |     39|
|1371  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1625   |      8|
|1372  |    mul_16ns_10s_26_1_1_U1405                                           |myhls_mul_16ns_10s_26_1_1_1255                                                                                          |     51|
|1373  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1747   |      8|
|1374  |    mul_16ns_10s_26_1_1_U1406                                           |myhls_mul_16ns_10s_26_1_1_1256                                                                                          |     40|
|1375  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1482   |      8|
|1376  |    mul_16ns_10s_26_1_1_U1464                                           |myhls_mul_16ns_10s_26_1_1_1257                                                                                          |     43|
|1377  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__31   |      8|
|1378  |    mul_16ns_10s_26_1_1_U1468                                           |myhls_mul_16ns_10s_26_1_1_1258                                                                                          |     10|
|1379  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1102   |      8|
|1380  |    mul_16ns_10s_26_1_1_U1507                                           |myhls_mul_16ns_10s_26_1_1_1259                                                                                          |     64|
|1381  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__485    |      8|
|1382  |    mul_16ns_10s_26_1_1_U1535                                           |myhls_mul_16ns_10s_26_1_1_1260                                                                                          |      9|
|1383  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1847   |      8|
|1384  |    mul_16ns_10s_26_1_1_U1549                                           |myhls_mul_16ns_10s_26_1_1_1261                                                                                          |     43|
|1385  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__87     |      8|
|1386  |    mul_16ns_10s_26_1_1_U1572                                           |myhls_mul_16ns_10s_26_1_1_1262                                                                                          |      8|
|1387  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__273    |      8|
|1388  |    mul_16ns_10s_26_1_1_U1584                                           |myhls_mul_16ns_10s_26_1_1_1263                                                                                          |     38|
|1389  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2137   |      8|
|1390  |    mul_16ns_10s_26_1_1_U1602                                           |myhls_mul_16ns_10s_26_1_1_1264                                                                                          |      8|
|1391  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__394    |      8|
|1392  |    mul_16ns_10s_26_1_1_U1607                                           |myhls_mul_16ns_10s_26_1_1_1265                                                                                          |     68|
|1393  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1184   |      8|
|1394  |    mul_16ns_10s_26_1_1_U1612                                           |myhls_mul_16ns_10s_26_1_1_1266                                                                                          |     37|
|1395  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__883    |      8|
|1396  |    mul_16ns_10s_26_1_1_U1634                                           |myhls_mul_16ns_10s_26_1_1_1267                                                                                          |     62|
|1397  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__848    |      8|
|1398  |    mul_16ns_10s_26_1_1_U1665                                           |myhls_mul_16ns_10s_26_1_1_1268                                                                                          |     61|
|1399  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1089   |      8|
|1400  |    mul_16ns_10s_26_1_1_U1668                                           |myhls_mul_16ns_10s_26_1_1_1269                                                                                          |     69|
|1401  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__143  |      8|
|1402  |    mul_16ns_10s_26_1_1_U1688                                           |myhls_mul_16ns_10s_26_1_1_1270                                                                                          |     62|
|1403  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__266    |      8|
|1404  |    mul_16ns_10s_26_1_1_U1741                                           |myhls_mul_16ns_10s_26_1_1_1271                                                                                          |      8|
|1405  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1676   |      8|
|1406  |    mul_16ns_10s_26_1_1_U1749                                           |myhls_mul_16ns_10s_26_1_1_1272                                                                                          |     95|
|1407  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2102   |      8|
|1408  |    mul_16ns_10s_26_1_1_U1755                                           |myhls_mul_16ns_10s_26_1_1_1273                                                                                          |     52|
|1409  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__396    |      8|
|1410  |    mul_16ns_10s_26_1_1_U1761                                           |myhls_mul_16ns_10s_26_1_1_1274                                                                                          |     39|
|1411  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2086   |      8|
|1412  |    mul_16ns_10s_26_1_1_U1774                                           |myhls_mul_16ns_10s_26_1_1_1275                                                                                          |     70|
|1413  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1828   |      8|
|1414  |    mul_16ns_10s_26_1_1_U1776                                           |myhls_mul_16ns_10s_26_1_1_1276                                                                                          |     39|
|1415  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__324    |      8|
|1416  |    mul_16ns_10s_26_1_1_U1818                                           |myhls_mul_16ns_10s_26_1_1_1278                                                                                          |     39|
|1417  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__901    |      8|
|1418  |    mul_16ns_10s_26_1_1_U1822                                           |myhls_mul_16ns_10s_26_1_1_1279                                                                                          |      8|
|1419  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__365    |      8|
|1420  |    mul_16ns_10s_26_1_1_U1832                                           |myhls_mul_16ns_10s_26_1_1_1280                                                                                          |      8|
|1421  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1839   |      8|
|1422  |    mul_16ns_10s_26_1_1_U1904                                           |myhls_mul_16ns_10s_26_1_1_1281                                                                                          |     62|
|1423  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__910    |      8|
|1424  |    mul_16ns_10s_26_1_1_U1911                                           |myhls_mul_16ns_10s_26_1_1_1282                                                                                          |      8|
|1425  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__812    |      8|
|1426  |    mul_16ns_10s_26_1_1_U1920                                           |myhls_mul_16ns_10s_26_1_1_1283                                                                                          |     62|
|1427  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__35     |      8|
|1428  |    mul_16ns_10s_26_1_1_U1922                                           |myhls_mul_16ns_10s_26_1_1_1284                                                                                          |      8|
|1429  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__372    |      8|
|1430  |    mul_16ns_10s_26_1_1_U1931                                           |myhls_mul_16ns_10s_26_1_1_1285                                                                                          |      9|
|1431  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1169   |      8|
|1432  |    mul_16ns_10s_26_1_1_U1932                                           |myhls_mul_16ns_10s_26_1_1_1286                                                                                          |      8|
|1433  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__587    |      8|
|1434  |    mul_16ns_10s_26_1_1_U1933                                           |myhls_mul_16ns_10s_26_1_1_1287                                                                                          |      8|
|1435  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__584    |      8|
|1436  |    mul_16ns_10s_26_1_1_U1946                                           |myhls_mul_16ns_10s_26_1_1_1288                                                                                          |      8|
|1437  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1947   |      8|
|1438  |    mul_16ns_10s_26_1_1_U1947                                           |myhls_mul_16ns_10s_26_1_1_1289                                                                                          |     42|
|1439  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1155   |      8|
|1440  |    mul_16ns_10s_26_1_1_U1958                                           |myhls_mul_16ns_10s_26_1_1_1290                                                                                          |      8|
|1441  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1452   |      8|
|1442  |    mul_16ns_10s_26_1_1_U1969                                           |myhls_mul_16ns_10s_26_1_1_1291                                                                                          |     62|
|1443  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1643   |      8|
|1444  |    mul_16ns_10s_26_1_1_U1978                                           |myhls_mul_16ns_10s_26_1_1_1292                                                                                          |      8|
|1445  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1790   |      8|
|1446  |    mul_16ns_10s_26_1_1_U2010                                           |myhls_mul_16ns_10s_26_1_1_1293                                                                                          |     39|
|1447  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__844    |      8|
|1448  |    mul_16ns_10s_26_1_1_U2044                                           |myhls_mul_16ns_10s_26_1_1_1294                                                                                          |     69|
|1449  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1836   |      8|
|1450  |    mul_16ns_10s_26_1_1_U2051                                           |myhls_mul_16ns_10s_26_1_1_1295                                                                                          |      8|
|1451  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1766   |      8|
|1452  |    mul_16ns_10s_26_1_1_U2060                                           |myhls_mul_16ns_10s_26_1_1_1296                                                                                          |     11|
|1453  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1150   |      8|
|1454  |    mul_16ns_10s_26_1_1_U2085                                           |myhls_mul_16ns_10s_26_1_1_1297                                                                                          |     95|
|1455  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__429    |      8|
|1456  |    mul_16ns_10s_26_1_1_U2120                                           |myhls_mul_16ns_10s_26_1_1_1298                                                                                          |     61|
|1457  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1291   |      8|
|1458  |    mul_16ns_10s_26_1_1_U2143                                           |myhls_mul_16ns_10s_26_1_1_1299                                                                                          |      8|
|1459  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__102    |      8|
|1460  |    mul_16ns_10s_26_1_1_U2161                                           |myhls_mul_16ns_10s_26_1_1_1300                                                                                          |     62|
|1461  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1509   |      8|
|1462  |    mul_16ns_10s_26_1_1_U2169                                           |myhls_mul_16ns_10s_26_1_1_1301                                                                                          |     11|
|1463  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__64     |      8|
|1464  |    mul_16ns_10s_26_1_1_U2178                                           |myhls_mul_16ns_10s_26_1_1_1302                                                                                          |      8|
|1465  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__92     |      8|
|1466  |    mul_16ns_10s_26_1_1_U2215                                           |myhls_mul_16ns_10s_26_1_1_1303                                                                                          |     37|
|1467  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2052   |      8|
|1468  |    mul_16ns_10s_26_1_1_U2276                                           |myhls_mul_16ns_10s_26_1_1_1304                                                                                          |     57|
|1469  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2142   |      8|
|1470  |    mul_16ns_10s_26_1_1_U2281                                           |myhls_mul_16ns_10s_26_1_1_1305                                                                                          |     39|
|1471  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1891   |      8|
|1472  |    mul_16ns_10s_26_1_1_U2286                                           |myhls_mul_16ns_10s_26_1_1_1306                                                                                          |      8|
|1473  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2016   |      8|
|1474  |    mul_16ns_10s_26_1_1_U2323                                           |myhls_mul_16ns_10s_26_1_1_1307                                                                                          |      9|
|1475  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1644   |      8|
|1476  |    mul_16ns_10s_26_1_1_U2331                                           |myhls_mul_16ns_10s_26_1_1_1308                                                                                          |     70|
|1477  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2140   |      8|
|1478  |    mul_16ns_10s_26_1_1_U2345                                           |myhls_mul_16ns_10s_26_1_1_1309                                                                                          |     37|
|1479  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1171   |      8|
|1480  |    mul_16ns_10s_26_1_1_U2349                                           |myhls_mul_16ns_10s_26_1_1_1310                                                                                          |     83|
|1481  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__400    |      8|
|1482  |    mul_16ns_10s_26_1_1_U2378                                           |myhls_mul_16ns_10s_26_1_1_1311                                                                                          |      8|
|1483  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__586    |      8|
|1484  |    mul_16ns_10s_26_1_1_U2384                                           |myhls_mul_16ns_10s_26_1_1_1312                                                                                          |     38|
|1485  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__535    |      8|
|1486  |    mul_16ns_10s_26_1_1_U2395                                           |myhls_mul_16ns_10s_26_1_1_1313                                                                                          |      8|
|1487  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1008   |      8|
|1488  |    mul_16ns_10s_26_1_1_U2414                                           |myhls_mul_16ns_10s_26_1_1_1314                                                                                          |     39|
|1489  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__813    |      8|
|1490  |    mul_16ns_10s_26_1_1_U2431                                           |myhls_mul_16ns_10s_26_1_1_1315                                                                                          |      8|
|1491  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1566   |      8|
|1492  |    mul_16ns_10s_26_1_1_U2434                                           |myhls_mul_16ns_10s_26_1_1_1316                                                                                          |     68|
|1493  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1652   |      8|
|1494  |    mul_16ns_10s_26_1_1_U2450                                           |myhls_mul_16ns_10s_26_1_1_1317                                                                                          |     41|
|1495  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__157    |      8|
|1496  |    mul_16ns_10s_26_1_1_U2471                                           |myhls_mul_16ns_10s_26_1_1_1318                                                                                          |      8|
|1497  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1552   |      8|
|1498  |    mul_16ns_10s_26_1_1_U2473                                           |myhls_mul_16ns_10s_26_1_1_1319                                                                                          |      9|
|1499  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2100   |      8|
|1500  |    mul_16ns_10s_26_1_1_U2474                                           |myhls_mul_16ns_10s_26_1_1_1320                                                                                          |     10|
|1501  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__619    |      8|
|1502  |    mul_16ns_10s_26_1_1_U2476                                           |myhls_mul_16ns_10s_26_1_1_1321                                                                                          |     66|
|1503  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1278   |      8|
|1504  |    mul_16ns_10s_26_1_1_U2482                                           |myhls_mul_16ns_10s_26_1_1_1322                                                                                          |     11|
|1505  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__724    |      8|
|1506  |    mul_16ns_10s_26_1_1_U2501                                           |myhls_mul_16ns_10s_26_1_1_1323                                                                                          |      8|
|1507  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2050   |      8|
|1508  |    mul_16ns_10s_26_1_1_U2531                                           |myhls_mul_16ns_10s_26_1_1_1324                                                                                          |      8|
|1509  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__252    |      8|
|1510  |    mul_16ns_10s_26_1_1_U2545                                           |myhls_mul_16ns_10s_26_1_1_1325                                                                                          |      8|
|1511  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1540   |      8|
|1512  |    mul_16ns_10s_26_1_1_U2550                                           |myhls_mul_16ns_10s_26_1_1_1326                                                                                          |     70|
|1513  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__712    |      8|
|1514  |    mul_16ns_10s_26_1_1_U2551                                           |myhls_mul_16ns_10s_26_1_1_1327                                                                                          |     37|
|1515  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__240  |      8|
|1516  |    mul_16ns_10s_26_1_1_U2554                                           |myhls_mul_16ns_10s_26_1_1_1328                                                                                          |      8|
|1517  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__330    |      8|
|1518  |    mul_16ns_10s_26_1_1_U2572                                           |myhls_mul_16ns_10s_26_1_1_1329                                                                                          |      8|
|1519  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1187   |      8|
|1520  |    mul_16ns_10s_26_1_1_U2582                                           |myhls_mul_16ns_10s_26_1_1_1330                                                                                          |     11|
|1521  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__567    |      8|
|1522  |    mul_16ns_10s_26_1_1_U2588                                           |myhls_mul_16ns_10s_26_1_1_1331                                                                                          |      8|
|1523  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1541   |      8|
|1524  |    mul_16ns_10s_26_1_1_U2593                                           |myhls_mul_16ns_10s_26_1_1_1332                                                                                          |     43|
|1525  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__736    |      8|
|1526  |    mul_16ns_10s_26_1_1_U2616                                           |myhls_mul_16ns_10s_26_1_1_1333                                                                                          |      8|
|1527  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1221   |      8|
|1528  |    mul_16ns_10s_26_1_1_U2626                                           |myhls_mul_16ns_10s_26_1_1_1334                                                                                          |     31|
|1529  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__70   |      8|
|1530  |    mul_16ns_10s_26_1_1_U2631                                           |myhls_mul_16ns_10s_26_1_1_1335                                                                                          |     99|
|1531  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1480   |      8|
|1532  |    mul_16ns_10s_26_1_1_U2633                                           |myhls_mul_16ns_10s_26_1_1_1336                                                                                          |     62|
|1533  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1733   |      8|
|1534  |    mul_16ns_10s_26_1_1_U2635                                           |myhls_mul_16ns_10s_26_1_1_1337                                                                                          |     38|
|1535  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2119   |      8|
|1536  |    mul_16ns_10s_26_1_1_U2640                                           |myhls_mul_16ns_10s_26_1_1_1338                                                                                          |      8|
|1537  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2156   |      8|
|1538  |    mul_16ns_10s_26_1_1_U2650                                           |myhls_mul_16ns_10s_26_1_1_1340                                                                                          |     95|
|1539  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1498   |      8|
|1540  |    mul_16ns_10s_26_1_1_U2651                                           |myhls_mul_16ns_10s_26_1_1_1341                                                                                          |     39|
|1541  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1205   |      8|
|1542  |    mul_16ns_10s_26_1_1_U2696                                           |myhls_mul_16ns_10s_26_1_1_1342                                                                                          |     69|
|1543  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1130   |      8|
|1544  |    mul_16ns_10s_26_1_1_U2710                                           |myhls_mul_16ns_10s_26_1_1_1343                                                                                          |      8|
|1545  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__908    |      8|
|1546  |    mul_16ns_10s_26_1_1_U2724                                           |myhls_mul_16ns_10s_26_1_1_1344                                                                                          |     39|
|1547  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__79     |      8|
|1548  |    mul_16ns_10s_26_1_1_U2727                                           |myhls_mul_16ns_10s_26_1_1_1345                                                                                          |     61|
|1549  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__795    |      8|
|1550  |    mul_16ns_10s_26_1_1_U2734                                           |myhls_mul_16ns_10s_26_1_1_1346                                                                                          |     39|
|1551  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__413    |      8|
|1552  |    mul_16ns_10s_26_1_1_U2739                                           |myhls_mul_16ns_10s_26_1_1_1347                                                                                          |     12|
|1553  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1879   |      8|
|1554  |    mul_16ns_10s_26_1_1_U2764                                           |myhls_mul_16ns_10s_26_1_1_1348                                                                                          |     94|
|1555  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__704    |      8|
|1556  |    mul_16ns_10s_26_1_1_U2793                                           |myhls_mul_16ns_10s_26_1_1_1349                                                                                          |      8|
|1557  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1375   |      8|
|1558  |    mul_16ns_10s_26_1_1_U2795                                           |myhls_mul_16ns_10s_26_1_1_1350                                                                                          |      8|
|1559  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1539   |      8|
|1560  |    mul_16ns_10s_26_1_1_U2815                                           |myhls_mul_16ns_10s_26_1_1_1351                                                                                          |      8|
|1561  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__280    |      8|
|1562  |    mul_16ns_10s_26_1_1_U2850                                           |myhls_mul_16ns_10s_26_1_1_1353                                                                                          |      8|
|1563  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__381  |      8|
|1564  |    mul_16ns_10s_26_1_1_U2854                                           |myhls_mul_16ns_10s_26_1_1_1354                                                                                          |      9|
|1565  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1560   |      8|
|1566  |    mul_16ns_10s_26_1_1_U2903                                           |myhls_mul_16ns_10s_26_1_1_1355                                                                                          |      8|
|1567  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1012   |      8|
|1568  |    mul_16ns_10s_26_1_1_U2927                                           |myhls_mul_16ns_10s_26_1_1_1356                                                                                          |      8|
|1569  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__541    |      8|
|1570  |    mul_16ns_10s_26_1_1_U2944                                           |myhls_mul_16ns_10s_26_1_1_1357                                                                                          |      8|
|1571  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__980    |      8|
|1572  |    mul_16ns_10s_26_1_1_U2974                                           |myhls_mul_16ns_10s_26_1_1_1358                                                                                          |     61|
|1573  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__191    |      8|
|1574  |    mul_16ns_10s_26_1_1_U2994                                           |myhls_mul_16ns_10s_26_1_1_1359                                                                                          |     92|
|1575  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__608    |      8|
|1576  |    mul_16ns_10s_26_1_1_U2998                                           |myhls_mul_16ns_10s_26_1_1_1360                                                                                          |      8|
|1577  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1416   |      8|
|1578  |    mul_16ns_10s_26_1_1_U3017                                           |myhls_mul_16ns_10s_26_1_1_1361                                                                                          |      9|
|1579  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__403    |      8|
|1580  |    mul_16ns_10s_26_1_1_U3024                                           |myhls_mul_16ns_10s_26_1_1_1362                                                                                          |     37|
|1581  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1447   |      8|
|1582  |    mul_16ns_10s_26_1_1_U3030                                           |myhls_mul_16ns_10s_26_1_1_1363                                                                                          |      8|
|1583  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__162    |      8|
|1584  |    mul_16ns_10s_26_1_1_U3033                                           |myhls_mul_16ns_10s_26_1_1_1364                                                                                          |     70|
|1585  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__355    |      8|
|1586  |    mul_16ns_10s_26_1_1_U3052                                           |myhls_mul_16ns_10s_26_1_1_1365                                                                                          |      8|
|1587  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2109   |      8|
|1588  |    mul_16ns_10s_26_1_1_U3084                                           |myhls_mul_16ns_10s_26_1_1_1366                                                                                          |     11|
|1589  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2070   |      8|
|1590  |    mul_16ns_10s_26_1_1_U3090                                           |myhls_mul_16ns_10s_26_1_1_1367                                                                                          |      8|
|1591  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1428   |      8|
|1592  |    mul_16ns_10s_26_1_1_U3111                                           |myhls_mul_16ns_10s_26_1_1_1368                                                                                          |     46|
|1593  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1054   |      8|
|1594  |    mul_16ns_10s_26_1_1_U3121                                           |myhls_mul_16ns_10s_26_1_1_1369                                                                                          |     68|
|1595  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__572    |      8|
|1596  |    mul_16ns_10s_26_1_1_U3122                                           |myhls_mul_16ns_10s_26_1_1_1370                                                                                          |     11|
|1597  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1857   |      8|
|1598  |    mul_16ns_10s_26_1_1_U3129                                           |myhls_mul_16ns_10s_26_1_1_1371                                                                                          |      8|
|1599  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1431   |      8|
|1600  |    mul_16ns_10s_26_1_1_U3136                                           |myhls_mul_16ns_10s_26_1_1_1372                                                                                          |     12|
|1601  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__466    |      8|
|1602  |    mul_16ns_10s_26_1_1_U495                                            |myhls_mul_16ns_10s_26_1_1_1373                                                                                          |      8|
|1603  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__839    |      8|
|1604  |    mul_16ns_10s_26_1_1_U505                                            |myhls_mul_16ns_10s_26_1_1_1374                                                                                          |     40|
|1605  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1586   |      8|
|1606  |    mul_16ns_10s_26_1_1_U509                                            |myhls_mul_16ns_10s_26_1_1_1375                                                                                          |     37|
|1607  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2159   |      8|
|1608  |    mul_16ns_10s_26_1_1_U512                                            |myhls_mul_16ns_10s_26_1_1_1376                                                                                          |     39|
|1609  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1785   |      8|
|1610  |    mul_16ns_10s_26_1_1_U534                                            |myhls_mul_16ns_10s_26_1_1_1377                                                                                          |     92|
|1611  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1256   |      8|
|1612  |    mul_16ns_10s_26_1_1_U540                                            |myhls_mul_16ns_10s_26_1_1_1378                                                                                          |     39|
|1613  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1738   |      8|
|1614  |    mul_16ns_10s_26_1_1_U544                                            |myhls_mul_16ns_10s_26_1_1_1379                                                                                          |     10|
|1615  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__985    |      8|
|1616  |    mul_16ns_10s_26_1_1_U546                                            |myhls_mul_16ns_10s_26_1_1_1380                                                                                          |     39|
|1617  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__955    |      8|
|1618  |    mul_16ns_10s_26_1_1_U551                                            |myhls_mul_16ns_10s_26_1_1_1381                                                                                          |     39|
|1619  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__700    |      8|
|1620  |    mul_16ns_10s_26_1_1_U557                                            |myhls_mul_16ns_10s_26_1_1_1382                                                                                          |     68|
|1621  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2029   |      8|
|1622  |    mul_16ns_10s_26_1_1_U558                                            |myhls_mul_16ns_10s_26_1_1_1383                                                                                          |      8|
|1623  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1202   |      8|
|1624  |    mul_16ns_10s_26_1_1_U566                                            |myhls_mul_16ns_10s_26_1_1_1384                                                                                          |     39|
|1625  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__184    |      8|
|1626  |    mul_16ns_10s_26_1_1_U567                                            |myhls_mul_16ns_10s_26_1_1_1385                                                                                          |      8|
|1627  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1438   |      8|
|1628  |    mul_16ns_10s_26_1_1_U578                                            |myhls_mul_16ns_10s_26_1_1_1386                                                                                          |      8|
|1629  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__514    |      8|
|1630  |    mul_16ns_10s_26_1_1_U585                                            |myhls_mul_16ns_10s_26_1_1_1387                                                                                          |     69|
|1631  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__814    |      8|
|1632  |    mul_16ns_10s_26_1_1_U596                                            |myhls_mul_16ns_10s_26_1_1_1388                                                                                          |      8|
|1633  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1976   |      8|
|1634  |    mul_16ns_10s_26_1_1_U615                                            |myhls_mul_16ns_10s_26_1_1_1389                                                                                          |      8|
|1635  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__969    |      8|
|1636  |    mul_16ns_10s_26_1_1_U631                                            |myhls_mul_16ns_10s_26_1_1_1390                                                                                          |      8|
|1637  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__907    |      8|
|1638  |    mul_16ns_10s_26_1_1_U632                                            |myhls_mul_16ns_10s_26_1_1_1391                                                                                          |      8|
|1639  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1340   |      8|
|1640  |    mul_16ns_10s_26_1_1_U642                                            |myhls_mul_16ns_10s_26_1_1_1392                                                                                          |      8|
|1641  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__856    |      8|
|1642  |    mul_16ns_10s_26_1_1_U644                                            |myhls_mul_16ns_10s_26_1_1_1393                                                                                          |      8|
|1643  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__859    |      8|
|1644  |    mul_16ns_10s_26_1_1_U651                                            |myhls_mul_16ns_10s_26_1_1_1394                                                                                          |     70|
|1645  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__900    |      8|
|1646  |    mul_16ns_10s_26_1_1_U654                                            |myhls_mul_16ns_10s_26_1_1_1395                                                                                          |      8|
|1647  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1132   |      8|
|1648  |    mul_16ns_10s_26_1_1_U662                                            |myhls_mul_16ns_10s_26_1_1_1396                                                                                          |     69|
|1649  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__250    |      8|
|1650  |    mul_16ns_10s_26_1_1_U670                                            |myhls_mul_16ns_10s_26_1_1_1397                                                                                          |     99|
|1651  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1958   |      8|
|1652  |    mul_16ns_10s_26_1_1_U685                                            |myhls_mul_16ns_10s_26_1_1_1398                                                                                          |     69|
|1653  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__720    |      8|
|1654  |    mul_16ns_10s_26_1_1_U686                                            |myhls_mul_16ns_10s_26_1_1_1399                                                                                          |     62|
|1655  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1051   |      8|
|1656  |    mul_16ns_10s_26_1_1_U706                                            |myhls_mul_16ns_10s_26_1_1_1400                                                                                          |      8|
|1657  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__297    |      8|
|1658  |    mul_16ns_10s_26_1_1_U710                                            |myhls_mul_16ns_10s_26_1_1_1401                                                                                          |     39|
|1659  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__268    |      8|
|1660  |    mul_16ns_10s_26_1_1_U762                                            |myhls_mul_16ns_10s_26_1_1_1402                                                                                          |      8|
|1661  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__758    |      8|
|1662  |    mul_16ns_10s_26_1_1_U763                                            |myhls_mul_16ns_10s_26_1_1_1403                                                                                          |     39|
|1663  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2024   |      8|
|1664  |    mul_16ns_10s_26_1_1_U767                                            |myhls_mul_16ns_10s_26_1_1_1404                                                                                          |      8|
|1665  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__459    |      8|
|1666  |    mul_16ns_10s_26_1_1_U793                                            |myhls_mul_16ns_10s_26_1_1_1405                                                                                          |     70|
|1667  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__53     |      8|
|1668  |    mul_16ns_10s_26_1_1_U820                                            |myhls_mul_16ns_10s_26_1_1_1406                                                                                          |     39|
|1669  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__216    |      8|
|1670  |    mul_16ns_10s_26_1_1_U829                                            |myhls_mul_16ns_10s_26_1_1_1407                                                                                          |     10|
|1671  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1577   |      8|
|1672  |    mul_16ns_10s_26_1_1_U856                                            |myhls_mul_16ns_10s_26_1_1_1408                                                                                          |    118|
|1673  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__975    |      8|
|1674  |    mul_16ns_10s_26_1_1_U880                                            |myhls_mul_16ns_10s_26_1_1_1409                                                                                          |      8|
|1675  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2047   |      8|
|1676  |    mul_16ns_10s_26_1_1_U892                                            |myhls_mul_16ns_10s_26_1_1_1410                                                                                          |     42|
|1677  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__340    |      8|
|1678  |    mul_16ns_10s_26_1_1_U897                                            |myhls_mul_16ns_10s_26_1_1_1411                                                                                          |     69|
|1679  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1135   |      8|
|1680  |    mul_16ns_10s_26_1_1_U900                                            |myhls_mul_16ns_10s_26_1_1_1412                                                                                          |      8|
|1681  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__775    |      8|
|1682  |    mul_16ns_10s_26_1_1_U909                                            |myhls_mul_16ns_10s_26_1_1_1413                                                                                          |      9|
|1683  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__686    |      8|
|1684  |    mul_16ns_10s_26_1_1_U912                                            |myhls_mul_16ns_10s_26_1_1_1414                                                                                          |     37|
|1685  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__753    |      8|
|1686  |    mul_16ns_10s_26_1_1_U915                                            |myhls_mul_16ns_10s_26_1_1_1415                                                                                          |      8|
|1687  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__450    |      8|
|1688  |    mul_16ns_10s_26_1_1_U918                                            |myhls_mul_16ns_10s_26_1_1_1416                                                                                          |      8|
|1689  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1064   |      8|
|1690  |    mul_16ns_10s_26_1_1_U935                                            |myhls_mul_16ns_10s_26_1_1_1417                                                                                          |     93|
|1691  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1735   |      8|
|1692  |    mul_16ns_10s_26_1_1_U940                                            |myhls_mul_16ns_10s_26_1_1_1418                                                                                          |      8|
|1693  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1297   |      8|
|1694  |    mul_16ns_10s_26_1_1_U985                                            |myhls_mul_16ns_10s_26_1_1_1419                                                                                          |     10|
|1695  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__350    |      8|
|1696  |    mul_16ns_10s_26_1_1_U987                                            |myhls_mul_16ns_10s_26_1_1_1420                                                                                          |     39|
|1697  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__189    |      8|
|1698  |    mul_16ns_11ns_26_1_1_U1002                                          |myhls_mul_16ns_11ns_26_1_1                                                                                              |     63|
|1699  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__523    |      8|
|1700  |    mul_16ns_11ns_26_1_1_U1018                                          |myhls_mul_16ns_11ns_26_1_1_1421                                                                                         |     12|
|1701  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2034   |      8|
|1702  |    mul_16ns_11ns_26_1_1_U1054                                          |myhls_mul_16ns_11ns_26_1_1_1422                                                                                         |     66|
|1703  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__490    |      8|
|1704  |    mul_16ns_11ns_26_1_1_U1085                                          |myhls_mul_16ns_11ns_26_1_1_1423                                                                                         |      8|
|1705  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1105   |      8|
|1706  |    mul_16ns_11ns_26_1_1_U1107                                          |myhls_mul_16ns_11ns_26_1_1_1424                                                                                         |     63|
|1707  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1432   |      8|
|1708  |    mul_16ns_11ns_26_1_1_U1128                                          |myhls_mul_16ns_11ns_26_1_1_1425                                                                                         |      8|
|1709  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1835   |      8|
|1710  |    mul_16ns_11ns_26_1_1_U1148                                          |myhls_mul_16ns_11ns_26_1_1_1426                                                                                         |      8|
|1711  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1315   |      8|
|1712  |    mul_16ns_11ns_26_1_1_U1170                                          |myhls_mul_16ns_11ns_26_1_1_1427                                                                                         |     16|
|1713  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1011   |      8|
|1714  |    mul_16ns_11ns_26_1_1_U1190                                          |myhls_mul_16ns_11ns_26_1_1_1428                                                                                         |      8|
|1715  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__817    |      8|
|1716  |    mul_16ns_11ns_26_1_1_U1262                                          |myhls_mul_16ns_11ns_26_1_1_1429                                                                                         |     11|
|1717  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1235   |      8|
|1718  |    mul_16ns_11ns_26_1_1_U1332                                          |myhls_mul_16ns_11ns_26_1_1_1430                                                                                         |     42|
|1719  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__757    |      8|
|1720  |    mul_16ns_11ns_26_1_1_U1359                                          |myhls_mul_16ns_11ns_26_1_1_1431                                                                                         |      9|
|1721  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__862    |      8|
|1722  |    mul_16ns_11ns_26_1_1_U1421                                          |myhls_mul_16ns_11ns_26_1_1_1432                                                                                         |     63|
|1723  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1713   |      8|
|1724  |    mul_16ns_11ns_26_1_1_U1430                                          |myhls_mul_16ns_11ns_26_1_1_1433                                                                                         |     36|
|1725  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1450   |      8|
|1726  |    mul_16ns_11ns_26_1_1_U1471                                          |myhls_mul_16ns_11ns_26_1_1_1434                                                                                         |     14|
|1727  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1096   |      8|
|1728  |    mul_16ns_11ns_26_1_1_U1478                                          |myhls_mul_16ns_11ns_26_1_1_1435                                                                                         |      8|
|1729  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__982    |      8|
|1730  |    mul_16ns_11ns_26_1_1_U1491                                          |myhls_mul_16ns_11ns_26_1_1_1436                                                                                         |     10|
|1731  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__734    |      8|
|1732  |    mul_16ns_11ns_26_1_1_U1533                                          |myhls_mul_16ns_11ns_26_1_1_1437                                                                                         |     11|
|1733  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__275    |      8|
|1734  |    mul_16ns_11ns_26_1_1_U1539                                          |myhls_mul_16ns_11ns_26_1_1_1438                                                                                         |     11|
|1735  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1356   |      8|
|1736  |    mul_16ns_11ns_26_1_1_U1576                                          |myhls_mul_16ns_11ns_26_1_1_1439                                                                                         |     38|
|1737  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1591   |      8|
|1738  |    mul_16ns_11ns_26_1_1_U1579                                          |myhls_mul_16ns_11ns_26_1_1_1440                                                                                         |     94|
|1739  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__994    |      8|
|1740  |    mul_16ns_11ns_26_1_1_U1618                                          |myhls_mul_16ns_11ns_26_1_1_1441                                                                                         |     11|
|1741  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__453  |      8|
|1742  |    mul_16ns_11ns_26_1_1_U1636                                          |myhls_mul_16ns_11ns_26_1_1_1442                                                                                         |     11|
|1743  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__69     |      8|
|1744  |    mul_16ns_11ns_26_1_1_U1754                                          |myhls_mul_16ns_11ns_26_1_1_1443                                                                                         |     11|
|1745  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__878    |      8|
|1746  |    mul_16ns_11ns_26_1_1_U1819                                          |myhls_mul_16ns_11ns_26_1_1_1444                                                                                         |     11|
|1747  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__210    |      8|
|1748  |    mul_16ns_11ns_26_1_1_U1896                                          |myhls_mul_16ns_11ns_26_1_1_1445                                                                                         |     42|
|1749  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1597   |      8|
|1750  |    mul_16ns_11ns_26_1_1_U1906                                          |myhls_mul_16ns_11ns_26_1_1_1446                                                                                         |     12|
|1751  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1001   |      8|
|1752  |    mul_16ns_11ns_26_1_1_U1917                                          |myhls_mul_16ns_11ns_26_1_1_1447                                                                                         |     34|
|1753  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1361   |      8|
|1754  |    mul_16ns_11ns_26_1_1_U1948                                          |myhls_mul_16ns_11ns_26_1_1_1448                                                                                         |     10|
|1755  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__627    |      8|
|1756  |    mul_16ns_11ns_26_1_1_U1955                                          |myhls_mul_16ns_11ns_26_1_1_1449                                                                                         |     11|
|1757  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__931    |      8|
|1758  |    mul_16ns_11ns_26_1_1_U2017                                          |myhls_mul_16ns_11ns_26_1_1_1450                                                                                         |      8|
|1759  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__24     |      8|
|1760  |    mul_16ns_11ns_26_1_1_U2032                                          |myhls_mul_16ns_11ns_26_1_1_1451                                                                                         |     11|
|1761  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__493    |      8|
|1762  |    mul_16ns_11ns_26_1_1_U2035                                          |myhls_mul_16ns_11ns_26_1_1_1452                                                                                         |      8|
|1763  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__489    |      8|
|1764  |    mul_16ns_11ns_26_1_1_U2086                                          |myhls_mul_16ns_11ns_26_1_1_1453                                                                                         |     36|
|1765  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__922    |      8|
|1766  |    mul_16ns_11ns_26_1_1_U2115                                          |myhls_mul_16ns_11ns_26_1_1_1454                                                                                         |     64|
|1767  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1595   |      8|
|1768  |    mul_16ns_11ns_26_1_1_U2123                                          |myhls_mul_16ns_11ns_26_1_1_1455                                                                                         |     71|
|1769  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__551    |      8|
|1770  |    mul_16ns_11ns_26_1_1_U2212                                          |myhls_mul_16ns_11ns_26_1_1_1456                                                                                         |      8|
|1771  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1988   |      8|
|1772  |    mul_16ns_11ns_26_1_1_U2218                                          |myhls_mul_16ns_11ns_26_1_1_1457                                                                                         |     87|
|1773  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__289    |      8|
|1774  |    mul_16ns_11ns_26_1_1_U2264                                          |myhls_mul_16ns_11ns_26_1_1_1458                                                                                         |     36|
|1775  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1017   |      8|
|1776  |    mul_16ns_11ns_26_1_1_U2273                                          |myhls_mul_16ns_11ns_26_1_1_1459                                                                                         |     67|
|1777  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__952    |      8|
|1778  |    mul_16ns_11ns_26_1_1_U2335                                          |myhls_mul_16ns_11ns_26_1_1_1460                                                                                         |      8|
|1779  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1045   |      8|
|1780  |    mul_16ns_11ns_26_1_1_U2351                                          |myhls_mul_16ns_11ns_26_1_1_1462                                                                                         |     41|
|1781  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1600   |      8|
|1782  |    mul_16ns_11ns_26_1_1_U2358                                          |myhls_mul_16ns_11ns_26_1_1_1463                                                                                         |      8|
|1783  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__374  |      8|
|1784  |    mul_16ns_11ns_26_1_1_U2424                                          |myhls_mul_16ns_11ns_26_1_1_1464                                                                                         |     10|
|1785  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__872    |      8|
|1786  |    mul_16ns_11ns_26_1_1_U2435                                          |myhls_mul_16ns_11ns_26_1_1_1465                                                                                         |      8|
|1787  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1501   |      8|
|1788  |    mul_16ns_11ns_26_1_1_U2514                                          |myhls_mul_16ns_11ns_26_1_1_1466                                                                                         |     34|
|1789  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1405   |      8|
|1790  |    mul_16ns_11ns_26_1_1_U2561                                          |myhls_mul_16ns_11ns_26_1_1_1467                                                                                         |     69|
|1791  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1800   |      8|
|1792  |    mul_16ns_11ns_26_1_1_U2566                                          |myhls_mul_16ns_11ns_26_1_1_1468                                                                                         |      9|
|1793  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__605    |      8|
|1794  |    mul_16ns_11ns_26_1_1_U2576                                          |myhls_mul_16ns_11ns_26_1_1_1469                                                                                         |    131|
|1795  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__565    |      8|
|1796  |    mul_16ns_11ns_26_1_1_U2594                                          |myhls_mul_16ns_11ns_26_1_1_1470                                                                                         |     11|
|1797  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__697    |      8|
|1798  |    mul_16ns_11ns_26_1_1_U2636                                          |myhls_mul_16ns_11ns_26_1_1_1471                                                                                         |     68|
|1799  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1309   |      8|
|1800  |    mul_16ns_11ns_26_1_1_U2678                                          |myhls_mul_16ns_11ns_26_1_1_1472                                                                                         |     95|
|1801  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1981   |      8|
|1802  |    mul_16ns_11ns_26_1_1_U2690                                          |myhls_mul_16ns_11ns_26_1_1_1473                                                                                         |      8|
|1803  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1543   |      8|
|1804  |    mul_16ns_11ns_26_1_1_U2791                                          |myhls_mul_16ns_11ns_26_1_1_1474                                                                                         |      8|
|1805  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1367   |      8|
|1806  |    mul_16ns_11ns_26_1_1_U2811                                          |myhls_mul_16ns_11ns_26_1_1_1475                                                                                         |      9|
|1807  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1628   |      8|
|1808  |    mul_16ns_11ns_26_1_1_U2863                                          |myhls_mul_16ns_11ns_26_1_1_1476                                                                                         |     10|
|1809  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1451   |      8|
|1810  |    mul_16ns_11ns_26_1_1_U2869                                          |myhls_mul_16ns_11ns_26_1_1_1477                                                                                         |     38|
|1811  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1926   |      8|
|1812  |    mul_16ns_11ns_26_1_1_U2892                                          |myhls_mul_16ns_11ns_26_1_1_1478                                                                                         |     11|
|1813  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__317  |      8|
|1814  |    mul_16ns_11ns_26_1_1_U2894                                          |myhls_mul_16ns_11ns_26_1_1_1479                                                                                         |     11|
|1815  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__21   |      8|
|1816  |    mul_16ns_11ns_26_1_1_U2902                                          |myhls_mul_16ns_11ns_26_1_1_1480                                                                                         |     64|
|1817  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__845    |      8|
|1818  |    mul_16ns_11ns_26_1_1_U2905                                          |myhls_mul_16ns_11ns_26_1_1_1481                                                                                         |     11|
|1819  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__26     |      8|
|1820  |    mul_16ns_11ns_26_1_1_U2973                                          |myhls_mul_16ns_11ns_26_1_1_1482                                                                                         |     34|
|1821  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1018   |      8|
|1822  |    mul_16ns_11ns_26_1_1_U2992                                          |myhls_mul_16ns_11ns_26_1_1_1483                                                                                         |     11|
|1823  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1021   |      8|
|1824  |    mul_16ns_11ns_26_1_1_U3039                                          |myhls_mul_16ns_11ns_26_1_1_1484                                                                                         |     11|
|1825  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1004   |      8|
|1826  |    mul_16ns_11ns_26_1_1_U3068                                          |myhls_mul_16ns_11ns_26_1_1_1485                                                                                         |     20|
|1827  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1900   |      8|
|1828  |    mul_16ns_11ns_26_1_1_U3137                                          |myhls_mul_16ns_11ns_26_1_1_1486                                                                                         |      8|
|1829  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__269    |      8|
|1830  |    mul_16ns_11ns_26_1_1_U550                                           |myhls_mul_16ns_11ns_26_1_1_1487                                                                                         |     38|
|1831  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__447  |      8|
|1832  |    mul_16ns_11ns_26_1_1_U561                                           |myhls_mul_16ns_11ns_26_1_1_1488                                                                                         |     11|
|1833  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__265    |      8|
|1834  |    mul_16ns_11ns_26_1_1_U576                                           |myhls_mul_16ns_11ns_26_1_1_1489                                                                                         |      8|
|1835  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2120   |      8|
|1836  |    mul_16ns_11ns_26_1_1_U606                                           |myhls_mul_16ns_11ns_26_1_1_1490                                                                                         |      8|
|1837  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__128    |      8|
|1838  |    mul_16ns_11ns_26_1_1_U622                                           |myhls_mul_16ns_11ns_26_1_1_1491                                                                                         |     63|
|1839  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__303    |      8|
|1840  |    mul_16ns_11ns_26_1_1_U735                                           |myhls_mul_16ns_11ns_26_1_1_1492                                                                                         |     15|
|1841  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__580    |      8|
|1842  |    mul_16ns_11ns_26_1_1_U780                                           |myhls_mul_16ns_11ns_26_1_1_1493                                                                                         |     65|
|1843  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2033   |      8|
|1844  |    mul_16ns_11ns_26_1_1_U791                                           |myhls_mul_16ns_11ns_26_1_1_1494                                                                                         |     94|
|1845  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__596    |      8|
|1846  |    mul_16ns_11ns_26_1_1_U797                                           |myhls_mul_16ns_11ns_26_1_1_1495                                                                                         |     10|
|1847  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1862   |      8|
|1848  |    mul_16ns_11ns_26_1_1_U837                                           |myhls_mul_16ns_11ns_26_1_1_1496                                                                                         |     40|
|1849  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1538   |      8|
|1850  |    mul_16ns_11ns_26_1_1_U849                                           |myhls_mul_16ns_11ns_26_1_1_1497                                                                                         |      8|
|1851  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__917    |      8|
|1852  |    mul_16ns_11ns_26_1_1_U873                                           |myhls_mul_16ns_11ns_26_1_1_1498                                                                                         |      8|
|1853  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1975   |      8|
|1854  |    mul_16ns_11ns_26_1_1_U904                                           |myhls_mul_16ns_11ns_26_1_1_1499                                                                                         |      8|
|1855  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1159   |      8|
|1856  |    mul_16ns_11ns_26_1_1_U919                                           |myhls_mul_16ns_11ns_26_1_1_1500                                                                                         |     16|
|1857  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2124   |      8|
|1858  |    mul_16ns_11ns_26_1_1_U942                                           |myhls_mul_16ns_11ns_26_1_1_1501                                                                                         |     12|
|1859  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1368   |      8|
|1860  |    mul_16ns_11ns_26_1_1_U951                                           |myhls_mul_16ns_11ns_26_1_1_1502                                                                                         |     42|
|1861  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1868   |      8|
|1862  |    mul_16ns_11ns_26_1_1_U957                                           |myhls_mul_16ns_11ns_26_1_1_1503                                                                                         |      8|
|1863  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__645    |      8|
|1864  |    mul_16ns_11ns_26_1_1_U975                                           |myhls_mul_16ns_11ns_26_1_1_1504                                                                                         |     64|
|1865  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1584   |      8|
|1866  |    mul_16ns_11ns_26_1_1_U982                                           |myhls_mul_16ns_11ns_26_1_1_1505                                                                                         |      8|
|1867  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__30     |      8|
|1868  |    mul_16ns_11ns_26_1_1_U989                                           |myhls_mul_16ns_11ns_26_1_1_1506                                                                                         |     68|
|1869  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1649   |      8|
|1870  |    mul_16ns_11s_27_1_1_U1037                                           |myhls_mul_16ns_11s_27_1_1                                                                                               |      8|
|1871  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__698    |      8|
|1872  |    mul_16ns_11s_27_1_1_U1089                                           |myhls_mul_16ns_11s_27_1_1_1507                                                                                          |      8|
|1873  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1690   |      8|
|1874  |    mul_16ns_11s_27_1_1_U1092                                           |myhls_mul_16ns_11s_27_1_1_1508                                                                                          |     39|
|1875  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__638    |      8|
|1876  |    mul_16ns_11s_27_1_1_U1124                                           |myhls_mul_16ns_11s_27_1_1_1509                                                                                          |      8|
|1877  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1537   |      8|
|1878  |    mul_16ns_11s_27_1_1_U1136                                           |myhls_mul_16ns_11s_27_1_1_1510                                                                                          |     43|
|1879  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__602    |      8|
|1880  |    mul_16ns_11s_27_1_1_U1164                                           |myhls_mul_16ns_11s_27_1_1_1511                                                                                          |    126|
|1881  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1893   |      8|
|1882  |    mul_16ns_11s_27_1_1_U1205                                           |myhls_mul_16ns_11s_27_1_1_1512                                                                                          |      8|
|1883  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1548   |      8|
|1884  |    mul_16ns_11s_27_1_1_U1212                                           |myhls_mul_16ns_11s_27_1_1_1513                                                                                          |     39|
|1885  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__744    |      8|
|1886  |    mul_16ns_11s_27_1_1_U1223                                           |myhls_mul_16ns_11s_27_1_1_1514                                                                                          |      8|
|1887  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__18   |      8|
|1888  |    mul_16ns_11s_27_1_1_U1251                                           |myhls_mul_16ns_11s_27_1_1_1515                                                                                          |      8|
|1889  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__336    |      8|
|1890  |    mul_16ns_11s_27_1_1_U1300                                           |myhls_mul_16ns_11s_27_1_1_1516                                                                                          |     72|
|1891  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1943   |      8|
|1892  |    mul_16ns_11s_27_1_1_U1305                                           |myhls_mul_16ns_11s_27_1_1_1517                                                                                          |      8|
|1893  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__646    |      8|
|1894  |    mul_16ns_11s_27_1_1_U1315                                           |myhls_mul_16ns_11s_27_1_1_1518                                                                                          |    138|
|1895  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1787   |      8|
|1896  |    mul_16ns_11s_27_1_1_U1340                                           |myhls_mul_16ns_11s_27_1_1_1519                                                                                          |      8|
|1897  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__941    |      8|
|1898  |    mul_16ns_11s_27_1_1_U1360                                           |myhls_mul_16ns_11s_27_1_1_1520                                                                                          |     40|
|1899  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__6    |      8|
|1900  |    mul_16ns_11s_27_1_1_U1390                                           |myhls_mul_16ns_11s_27_1_1_1521                                                                                          |      8|
|1901  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__656    |      8|
|1902  |    mul_16ns_11s_27_1_1_U1394                                           |myhls_mul_16ns_11s_27_1_1_1522                                                                                          |     38|
|1903  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2134   |      8|
|1904  |    mul_16ns_11s_27_1_1_U1410                                           |myhls_mul_16ns_11s_27_1_1_1523                                                                                          |     70|
|1905  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1141   |      8|
|1906  |    mul_16ns_11s_27_1_1_U1530                                           |myhls_mul_16ns_11s_27_1_1_1524                                                                                          |     36|
|1907  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1929   |      8|
|1908  |    mul_16ns_11s_27_1_1_U1582                                           |myhls_mul_16ns_11s_27_1_1_1525                                                                                          |     43|
|1909  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2075   |      8|
|1910  |    mul_16ns_11s_27_1_1_U1626                                           |myhls_mul_16ns_11s_27_1_1_1526                                                                                          |     38|
|1911  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__873    |      8|
|1912  |    mul_16ns_11s_27_1_1_U1696                                           |myhls_mul_16ns_11s_27_1_1_1527                                                                                          |      8|
|1913  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__236  |      8|
|1914  |    mul_16ns_11s_27_1_1_U1703                                           |myhls_mul_16ns_11s_27_1_1_1528                                                                                          |     63|
|1915  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__522    |      8|
|1916  |    mul_16ns_11s_27_1_1_U1722                                           |myhls_mul_16ns_11s_27_1_1_1529                                                                                          |     11|
|1917  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1922   |      8|
|1918  |    mul_16ns_11s_27_1_1_U1734                                           |myhls_mul_16ns_11s_27_1_1_1530                                                                                          |      8|
|1919  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__200    |      8|
|1920  |    mul_16ns_11s_27_1_1_U1825                                           |myhls_mul_16ns_11s_27_1_1_1531                                                                                          |     42|
|1921  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__756    |      8|
|1922  |    mul_16ns_11s_27_1_1_U1854                                           |myhls_mul_16ns_11s_27_1_1_1532                                                                                          |     39|
|1923  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__169    |      8|
|1924  |    mul_16ns_11s_27_1_1_U1942                                           |myhls_mul_16ns_11s_27_1_1_1533                                                                                          |     66|
|1925  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__206    |      8|
|1926  |    mul_16ns_11s_27_1_1_U1966                                           |myhls_mul_16ns_11s_27_1_1_1534                                                                                          |     10|
|1927  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__943    |      8|
|1928  |    mul_16ns_11s_27_1_1_U1977                                           |myhls_mul_16ns_11s_27_1_1_1535                                                                                          |     40|
|1929  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1890   |      8|
|1930  |    mul_16ns_11s_27_1_1_U2016                                           |myhls_mul_16ns_11s_27_1_1_1536                                                                                          |     40|
|1931  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1679   |      8|
|1932  |    mul_16ns_11s_27_1_1_U2092                                           |myhls_mul_16ns_11s_27_1_1_1537                                                                                          |      8|
|1933  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1695   |      8|
|1934  |    mul_16ns_11s_27_1_1_U2110                                           |myhls_mul_16ns_11s_27_1_1_1538                                                                                          |     13|
|1935  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1605   |      8|
|1936  |    mul_16ns_11s_27_1_1_U2116                                           |myhls_mul_16ns_11s_27_1_1_1539                                                                                          |      9|
|1937  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1854   |      8|
|1938  |    mul_16ns_11s_27_1_1_U2122                                           |myhls_mul_16ns_11s_27_1_1_1540                                                                                          |      8|
|1939  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1914   |      8|
|1940  |    mul_16ns_11s_27_1_1_U2126                                           |myhls_mul_16ns_11s_27_1_1_1541                                                                                          |     73|
|1941  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2113   |      8|
|1942  |    mul_16ns_11s_27_1_1_U2186                                           |myhls_mul_16ns_11s_27_1_1_1542                                                                                          |     70|
|1943  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1296   |      8|
|1944  |    mul_16ns_11s_27_1_1_U2194                                           |myhls_mul_16ns_11s_27_1_1_1543                                                                                          |      8|
|1945  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1279   |      8|
|1946  |    mul_16ns_11s_27_1_1_U2196                                           |myhls_mul_16ns_11s_27_1_1_1544                                                                                          |     40|
|1947  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2128   |      8|
|1948  |    mul_16ns_11s_27_1_1_U2201                                           |myhls_mul_16ns_11s_27_1_1_1545                                                                                          |     11|
|1949  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1802   |      8|
|1950  |    mul_16ns_11s_27_1_1_U2261                                           |myhls_mul_16ns_11s_27_1_1_1546                                                                                          |      8|
|1951  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__578    |      8|
|1952  |    mul_16ns_11s_27_1_1_U2263                                           |myhls_mul_16ns_11s_27_1_1_1547                                                                                          |      8|
|1953  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1756   |      8|
|1954  |    mul_16ns_11s_27_1_1_U2280                                           |myhls_mul_16ns_11s_27_1_1_1548                                                                                          |     40|
|1955  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__348  |      8|
|1956  |    mul_16ns_11s_27_1_1_U2282                                           |myhls_mul_16ns_11s_27_1_1_1549                                                                                          |     94|
|1957  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1964   |      8|
|1958  |    mul_16ns_11s_27_1_1_U2300                                           |myhls_mul_16ns_11s_27_1_1_1550                                                                                          |      8|
|1959  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__597    |      8|
|1960  |    mul_16ns_11s_27_1_1_U2336                                           |myhls_mul_16ns_11s_27_1_1_1551                                                                                          |     40|
|1961  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__423    |      8|
|1962  |    mul_16ns_11s_27_1_1_U2339                                           |myhls_mul_16ns_11s_27_1_1_1552                                                                                          |      9|
|1963  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1126   |      8|
|1964  |    mul_16ns_11s_27_1_1_U2364                                           |myhls_mul_16ns_11s_27_1_1_1553                                                                                          |     55|
|1965  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__78     |      8|
|1966  |    mul_16ns_11s_27_1_1_U2372                                           |myhls_mul_16ns_11s_27_1_1_1554                                                                                          |     37|
|1967  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1303   |      8|
|1968  |    mul_16ns_11s_27_1_1_U2375                                           |myhls_mul_16ns_11s_27_1_1_1555                                                                                          |      8|
|1969  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__915    |      8|
|1970  |    mul_16ns_11s_27_1_1_U2397                                           |myhls_mul_16ns_11s_27_1_1_1556                                                                                          |     64|
|1971  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1463   |      8|
|1972  |    mul_16ns_11s_27_1_1_U2406                                           |myhls_mul_16ns_11s_27_1_1_1557                                                                                          |     42|
|1973  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__387    |      8|
|1974  |    mul_16ns_11s_27_1_1_U2463                                           |myhls_mul_16ns_11s_27_1_1_1558                                                                                          |      8|
|1975  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__730    |      8|
|1976  |    mul_16ns_11s_27_1_1_U2495                                           |myhls_mul_16ns_11s_27_1_1_1559                                                                                          |      8|
|1977  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__598    |      8|
|1978  |    mul_16ns_11s_27_1_1_U2497                                           |myhls_mul_16ns_11s_27_1_1_1560                                                                                          |      9|
|1979  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1449   |      8|
|1980  |    mul_16ns_11s_27_1_1_U2552                                           |myhls_mul_16ns_11s_27_1_1_1561                                                                                          |     40|
|1981  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2035   |      8|
|1982  |    mul_16ns_11s_27_1_1_U2667                                           |myhls_mul_16ns_11s_27_1_1_1562                                                                                          |     63|
|1983  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1276   |      8|
|1984  |    mul_16ns_11s_27_1_1_U2687                                           |myhls_mul_16ns_11s_27_1_1_1563                                                                                          |      8|
|1985  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__124    |      8|
|1986  |    mul_16ns_11s_27_1_1_U2773                                           |myhls_mul_16ns_11s_27_1_1_1564                                                                                          |     12|
|1987  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1846   |      8|
|1988  |    mul_16ns_11s_27_1_1_U2776                                           |myhls_mul_16ns_11s_27_1_1_1565                                                                                          |     36|
|1989  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__930    |      8|
|1990  |    mul_16ns_11s_27_1_1_U2798                                           |myhls_mul_16ns_11s_27_1_1_1566                                                                                          |     97|
|1991  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1242   |      8|
|1992  |    mul_16ns_11s_27_1_1_U2818                                           |myhls_mul_16ns_11s_27_1_1_1567                                                                                          |      8|
|1993  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__24             |      8|
|1994  |    mul_16ns_11s_27_1_1_U2826                                           |myhls_mul_16ns_11s_27_1_1_1568                                                                                          |     73|
|1995  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1992   |      8|
|1996  |    mul_16ns_11s_27_1_1_U2870                                           |myhls_mul_16ns_11s_27_1_1_1569                                                                                          |     73|
|1997  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2036   |      8|
|1998  |    mul_16ns_11s_27_1_1_U2871                                           |myhls_mul_16ns_11s_27_1_1_1570                                                                                          |     41|
|1999  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1191   |      8|
|2000  |    mul_16ns_11s_27_1_1_U2898                                           |myhls_mul_16ns_11s_27_1_1_1571                                                                                          |      8|
|2001  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1660   |      8|
|2002  |    mul_16ns_11s_27_1_1_U2900                                           |myhls_mul_16ns_11s_27_1_1_1572                                                                                          |      8|
|2003  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__409  |      8|
|2004  |    mul_16ns_11s_27_1_1_U2935                                           |myhls_mul_16ns_11s_27_1_1_1573                                                                                          |    138|
|2005  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__370    |      8|
|2006  |    mul_16ns_11s_27_1_1_U3000                                           |myhls_mul_16ns_11s_27_1_1_1575                                                                                          |     11|
|2007  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2051   |      8|
|2008  |    mul_16ns_11s_27_1_1_U3008                                           |myhls_mul_16ns_11s_27_1_1_1576                                                                                          |     72|
|2009  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2098   |      8|
|2010  |    mul_16ns_11s_27_1_1_U3050                                           |myhls_mul_16ns_11s_27_1_1_1577                                                                                          |      9|
|2011  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2084   |      8|
|2012  |    mul_16ns_11s_27_1_1_U3053                                           |myhls_mul_16ns_11s_27_1_1_1578                                                                                          |     36|
|2013  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__392    |      8|
|2014  |    mul_16ns_11s_27_1_1_U3081                                           |myhls_mul_16ns_11s_27_1_1_1579                                                                                          |    141|
|2015  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1312   |      8|
|2016  |    mul_16ns_11s_27_1_1_U3106                                           |myhls_mul_16ns_11s_27_1_1_1580                                                                                          |     64|
|2017  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__66     |      8|
|2018  |    mul_16ns_11s_27_1_1_U3133                                           |myhls_mul_16ns_11s_27_1_1_1581                                                                                          |     39|
|2019  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__227    |      8|
|2020  |    mul_16ns_11s_27_1_1_U3150                                           |myhls_mul_16ns_11s_27_1_1_1582                                                                                          |     70|
|2021  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__659    |      8|
|2022  |    mul_16ns_11s_27_1_1_U568                                            |myhls_mul_16ns_11s_27_1_1_1583                                                                                          |      8|
|2023  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__661    |      8|
|2024  |    mul_16ns_11s_27_1_1_U574                                            |myhls_mul_16ns_11s_27_1_1_1584                                                                                          |      9|
|2025  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1514   |      8|
|2026  |    mul_16ns_11s_27_1_1_U584                                            |myhls_mul_16ns_11s_27_1_1_1585                                                                                          |     11|
|2027  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__876    |      8|
|2028  |    mul_16ns_11s_27_1_1_U593                                            |myhls_mul_16ns_11s_27_1_1_1586                                                                                          |     39|
|2029  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1571   |      8|
|2030  |    mul_16ns_11s_27_1_1_U657                                            |myhls_mul_16ns_11s_27_1_1_1587                                                                                          |     86|
|2031  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__25     |      8|
|2032  |    mul_16ns_11s_27_1_1_U675                                            |myhls_mul_16ns_11s_27_1_1_1588                                                                                          |     40|
|2033  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__227  |      8|
|2034  |    mul_16ns_11s_27_1_1_U691                                            |myhls_mul_16ns_11s_27_1_1_1589                                                                                          |      8|
|2035  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1226   |      8|
|2036  |    mul_16ns_11s_27_1_1_U715                                            |myhls_mul_16ns_11s_27_1_1_1590                                                                                          |      8|
|2037  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1599   |      8|
|2038  |    mul_16ns_11s_27_1_1_U738                                            |myhls_mul_16ns_11s_27_1_1_1591                                                                                          |      8|
|2039  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__687    |      8|
|2040  |    mul_16ns_11s_27_1_1_U764                                            |myhls_mul_16ns_11s_27_1_1_1592                                                                                          |      8|
|2041  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1933   |      8|
|2042  |    mul_16ns_11s_27_1_1_U771                                            |myhls_mul_16ns_11s_27_1_1_1593                                                                                          |      8|
|2043  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1875   |      8|
|2044  |    mul_16ns_11s_27_1_1_U798                                            |myhls_mul_16ns_11s_27_1_1_1594                                                                                          |     10|
|2045  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1348   |      8|
|2046  |    mul_16ns_11s_27_1_1_U815                                            |myhls_mul_16ns_11s_27_1_1_1595                                                                                          |     40|
|2047  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__751    |      8|
|2048  |    mul_16ns_11s_27_1_1_U835                                            |myhls_mul_16ns_11s_27_1_1_1596                                                                                          |     41|
|2049  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__361    |      8|
|2050  |    mul_16ns_11s_27_1_1_U886                                            |myhls_mul_16ns_11s_27_1_1_1597                                                                                          |      8|
|2051  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__516    |      8|
|2052  |    mul_16ns_11s_27_1_1_U893                                            |myhls_mul_16ns_11s_27_1_1_1598                                                                                          |      8|
|2053  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2149   |      8|
|2054  |    mul_16ns_11s_27_1_1_U898                                            |myhls_mul_16ns_11s_27_1_1_1599                                                                                          |      8|
|2055  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__633    |      8|
|2056  |    mul_16ns_11s_27_1_1_U990                                            |myhls_mul_16ns_11s_27_1_1_1600                                                                                          |     14|
|2057  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1827   |      8|
|2058  |    mul_16ns_12ns_27_1_1_U1396                                          |myhls_mul_16ns_12ns_27_1_1                                                                                              |     10|
|2059  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1076   |      8|
|2060  |    mul_16ns_12ns_27_1_1_U1769                                          |myhls_mul_16ns_12ns_27_1_1_1601                                                                                         |     70|
|2061  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__892    |      8|
|2062  |    mul_16ns_12ns_27_1_1_U1968                                          |myhls_mul_16ns_12ns_27_1_1_1602                                                                                         |     11|
|2063  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__983    |      8|
|2064  |    mul_16ns_12ns_27_1_1_U2136                                          |myhls_mul_16ns_12ns_27_1_1_1603                                                                                         |     65|
|2065  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2091   |      8|
|2066  |    mul_16ns_12ns_27_1_1_U2170                                          |myhls_mul_16ns_12ns_27_1_1_1604                                                                                         |     10|
|2067  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__130    |      8|
|2068  |    mul_16ns_12ns_27_1_1_U2279                                          |myhls_mul_16ns_12ns_27_1_1_1605                                                                                         |     11|
|2069  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__38     |      8|
|2070  |    mul_16ns_12ns_27_1_1_U2661                                          |myhls_mul_16ns_12ns_27_1_1_1606                                                                                         |      9|
|2071  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__135    |      8|
|2072  |    mul_16ns_12ns_27_1_1_U3048                                          |myhls_mul_16ns_12ns_27_1_1_1607                                                                                         |    207|
|2073  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__279    |      8|
|2074  |    mul_16ns_12ns_27_1_1_U661                                           |myhls_mul_16ns_12ns_27_1_1_1608                                                                                         |     10|
|2075  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1734   |      8|
|2076  |    mul_16ns_12s_28_1_1_U1116                                           |myhls_mul_16ns_12s_28_1_1                                                                                               |    152|
|2077  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1088   |      8|
|2078  |    mul_16ns_12s_28_1_1_U1309                                           |myhls_mul_16ns_12s_28_1_1_1609                                                                                          |      8|
|2079  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1376   |      8|
|2080  |    mul_16ns_12s_28_1_1_U1311                                           |myhls_mul_16ns_12s_28_1_1_1610                                                                                          |     11|
|2081  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1010   |      8|
|2082  |    mul_16ns_12s_28_1_1_U1700                                           |myhls_mul_16ns_12s_28_1_1_1611                                                                                          |     37|
|2083  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1580   |      8|
|2084  |    mul_16ns_12s_28_1_1_U1756                                           |myhls_mul_16ns_12s_28_1_1_1612                                                                                          |     11|
|2085  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1788   |      8|
|2086  |    mul_16ns_12s_28_1_1_U1762                                           |myhls_mul_16ns_12s_28_1_1_1613                                                                                          |     65|
|2087  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1005   |      8|
|2088  |    mul_16ns_12s_28_1_1_U1805                                           |myhls_mul_16ns_12s_28_1_1_1614                                                                                          |     11|
|2089  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__554    |      8|
|2090  |    mul_16ns_12s_28_1_1_U1903                                           |myhls_mul_16ns_12s_28_1_1_1615                                                                                          |    117|
|2091  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_639_fu_35980984_p2_funnel__21             |      8|
|2092  |    mul_16ns_12s_28_1_1_U1971                                           |myhls_mul_16ns_12s_28_1_1_1616                                                                                          |     37|
|2093  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__440    |      8|
|2094  |    mul_16ns_12s_28_1_1_U2040                                           |myhls_mul_16ns_12s_28_1_1_1617                                                                                          |      8|
|2095  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1930   |      8|
|2096  |    mul_16ns_12s_28_1_1_U2061                                           |myhls_mul_16ns_12s_28_1_1_1618                                                                                          |     35|
|2097  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1967   |      8|
|2098  |    mul_16ns_12s_28_1_1_U2094                                           |myhls_mul_16ns_12s_28_1_1_1619                                                                                          |      8|
|2099  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1072   |      8|
|2100  |    mul_16ns_12s_28_1_1_U2118                                           |myhls_mul_16ns_12s_28_1_1_1620                                                                                          |     11|
|2101  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__821    |      8|
|2102  |    mul_16ns_12s_28_1_1_U2268                                           |myhls_mul_16ns_12s_28_1_1_1621                                                                                          |     65|
|2103  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1282   |      8|
|2104  |    mul_16ns_12s_28_1_1_U2470                                           |myhls_mul_16ns_12s_28_1_1_1622                                                                                          |      8|
|2105  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__277    |      8|
|2106  |    mul_16ns_12s_28_1_1_U2619                                           |myhls_mul_16ns_12s_28_1_1_1623                                                                                          |     69|
|2107  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1959   |      8|
|2108  |    mul_16ns_12s_28_1_1_U2660                                           |myhls_mul_16ns_12s_28_1_1_1624                                                                                          |     11|
|2109  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__246    |      8|
|2110  |    mul_16ns_12s_28_1_1_U2684                                           |myhls_mul_16ns_12s_28_1_1_1625                                                                                          |    129|
|2111  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1962   |      8|
|2112  |    mul_16ns_12s_28_1_1_U2713                                           |myhls_mul_16ns_12s_28_1_1_1626                                                                                          |    110|
|2113  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__684    |      8|
|2114  |    mul_16ns_12s_28_1_1_U2789                                           |myhls_mul_16ns_12s_28_1_1_1627                                                                                          |     64|
|2115  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__641    |      8|
|2116  |    mul_16ns_12s_28_1_1_U2907                                           |myhls_mul_16ns_12s_28_1_1_1628                                                                                          |     39|
|2117  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1183   |      8|
|2118  |    mul_16ns_12s_28_1_1_U2908                                           |myhls_mul_16ns_12s_28_1_1_1629                                                                                          |    104|
|2119  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1210   |      8|
|2120  |    mul_16ns_12s_28_1_1_U514                                            |myhls_mul_16ns_12s_28_1_1_1630                                                                                          |      8|
|2121  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1294   |      8|
|2122  |    mul_16ns_12s_28_1_1_U823                                            |myhls_mul_16ns_12s_28_1_1_1631                                                                                          |     40|
|2123  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1462   |      8|
|2124  |    mul_16ns_12s_28_1_1_U832                                            |myhls_mul_16ns_12s_28_1_1_1632                                                                                          |      8|
|2125  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__192    |      8|
|2126  |    mul_16ns_12s_28_1_1_U852                                            |myhls_mul_16ns_12s_28_1_1_1633                                                                                          |    145|
|2127  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1234   |      8|
|2128  |    mul_16ns_12s_28_1_1_U882                                            |myhls_mul_16ns_12s_28_1_1_1634                                                                                          |     41|
|2129  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1000   |      8|
|2130  |    mul_16ns_12s_28_1_1_U960                                            |myhls_mul_16ns_12s_28_1_1_1635                                                                                          |     11|
|2131  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__257    |      8|
|2132  |    mul_16ns_13s_29_1_1_U2846                                           |myhls_mul_16ns_13s_29_1_1                                                                                               |     98|
|2133  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__274    |      8|
|2134  |    mul_16ns_13s_29_1_1_U734                                            |myhls_mul_16ns_13s_29_1_1_1636                                                                                          |     39|
|2135  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__16     |      8|
|2136  |    mul_16ns_5ns_20_1_1_U1163                                           |myhls_mul_16ns_5ns_20_1_1                                                                                               |     11|
|2137  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1519   |      8|
|2138  |    mul_16ns_5ns_20_1_1_U1221                                           |myhls_mul_16ns_5ns_20_1_1_1637                                                                                          |     30|
|2139  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__794    |      8|
|2140  |    mul_16ns_5ns_20_1_1_U1391                                           |myhls_mul_16ns_5ns_20_1_1_1638                                                                                          |     30|
|2141  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1147   |      8|
|2142  |    mul_16ns_5ns_20_1_1_U1490                                           |myhls_mul_16ns_5ns_20_1_1_1639                                                                                          |     72|
|2143  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1032   |      8|
|2144  |    mul_16ns_5ns_20_1_1_U1820                                           |myhls_mul_16ns_5ns_20_1_1_1641                                                                                          |     55|
|2145  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1154   |      8|
|2146  |    mul_16ns_5ns_20_1_1_U2179                                           |myhls_mul_16ns_5ns_20_1_1_1642                                                                                          |     89|
|2147  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1685   |      8|
|2148  |    mul_16ns_5ns_20_1_1_U2234                                           |myhls_mul_16ns_5ns_20_1_1_1643                                                                                          |    100|
|2149  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2059   |      8|
|2150  |    mul_16ns_5ns_20_1_1_U2298                                           |myhls_mul_16ns_5ns_20_1_1_1644                                                                                          |     31|
|2151  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__394  |      8|
|2152  |    mul_16ns_5ns_20_1_1_U2305                                           |myhls_mul_16ns_5ns_20_1_1_1645                                                                                          |     53|
|2153  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1444   |      8|
|2154  |    mul_16ns_5ns_20_1_1_U2513                                           |myhls_mul_16ns_5ns_20_1_1_1646                                                                                          |     51|
|2155  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__807    |      8|
|2156  |    mul_16ns_5ns_20_1_1_U2855                                           |myhls_mul_16ns_5ns_20_1_1_1647                                                                                          |     13|
|2157  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1384   |      8|
|2158  |    mul_16ns_5ns_20_1_1_U587                                            |myhls_mul_16ns_5ns_20_1_1_1649                                                                                          |      8|
|2159  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__466  |      8|
|2160  |    mul_16ns_5ns_20_1_1_U945                                            |myhls_mul_16ns_5ns_20_1_1_1650                                                                                          |     63|
|2161  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1727   |      8|
|2162  |    mul_16ns_5s_21_1_1_U1024                                            |myhls_mul_16ns_5s_21_1_1                                                                                                |    122|
|2163  |    mul_16ns_5s_21_1_1_U1044                                            |myhls_mul_16ns_5s_21_1_1_1651                                                                                           |     57|
|2164  |    mul_16ns_5s_21_1_1_U1106                                            |myhls_mul_16ns_5s_21_1_1_1652                                                                                           |    120|
|2165  |    mul_16ns_5s_21_1_1_U1211                                            |myhls_mul_16ns_5s_21_1_1_1653                                                                                           |     91|
|2166  |    mul_16ns_5s_21_1_1_U1409                                            |myhls_mul_16ns_5s_21_1_1_1654                                                                                           |    101|
|2167  |    mul_16ns_5s_21_1_1_U1412                                            |myhls_mul_16ns_5s_21_1_1_1655                                                                                           |     57|
|2168  |    mul_16ns_5s_21_1_1_U1616                                            |myhls_mul_16ns_5s_21_1_1_1656                                                                                           |    102|
|2169  |    mul_16ns_5s_21_1_1_U1633                                            |myhls_mul_16ns_5s_21_1_1_1657                                                                                           |    100|
|2170  |    mul_16ns_5s_21_1_1_U1687                                            |myhls_mul_16ns_5s_21_1_1_1658                                                                                           |     55|
|2171  |    mul_16ns_5s_21_1_1_U1713                                            |myhls_mul_16ns_5s_21_1_1_1659                                                                                           |     94|
|2172  |    mul_16ns_5s_21_1_1_U1719                                            |myhls_mul_16ns_5s_21_1_1_1660                                                                                           |     60|
|2173  |    mul_16ns_5s_21_1_1_U2154                                            |myhls_mul_16ns_5s_21_1_1_1661                                                                                           |     57|
|2174  |    mul_16ns_5s_21_1_1_U2466                                            |myhls_mul_16ns_5s_21_1_1_1662                                                                                           |     75|
|2175  |    mul_16ns_5s_21_1_1_U2540                                            |myhls_mul_16ns_5s_21_1_1_1663                                                                                           |    142|
|2176  |    mul_16ns_5s_21_1_1_U2729                                            |myhls_mul_16ns_5s_21_1_1_1664                                                                                           |    101|
|2177  |    mul_16ns_5s_21_1_1_U2761                                            |myhls_mul_16ns_5s_21_1_1_1665                                                                                           |    130|
|2178  |    mul_16ns_5s_21_1_1_U2774                                            |myhls_mul_16ns_5s_21_1_1_1666                                                                                           |     77|
|2179  |    mul_16ns_5s_21_1_1_U2862                                            |myhls_mul_16ns_5s_21_1_1_1667                                                                                           |    119|
|2180  |    mul_16ns_5s_21_1_1_U2959                                            |myhls_mul_16ns_5s_21_1_1_1668                                                                                           |    182|
|2181  |    mul_16ns_5s_21_1_1_U3093                                            |myhls_mul_16ns_5s_21_1_1_1669                                                                                           |      7|
|2182  |    mul_16ns_5s_21_1_1_U3096                                            |myhls_mul_16ns_5s_21_1_1_1670                                                                                           |     55|
|2183  |    mul_16ns_5s_21_1_1_U3128                                            |myhls_mul_16ns_5s_21_1_1_1671                                                                                           |     54|
|2184  |    mul_16ns_5s_21_1_1_U510                                             |myhls_mul_16ns_5s_21_1_1_1672                                                                                           |    102|
|2185  |    mul_16ns_5s_21_1_1_U608                                             |myhls_mul_16ns_5s_21_1_1_1673                                                                                           |    120|
|2186  |    mul_16ns_5s_21_1_1_U613                                             |myhls_mul_16ns_5s_21_1_1_1674                                                                                           |    102|
|2187  |    mul_16ns_5s_21_1_1_U638                                             |myhls_mul_16ns_5s_21_1_1_1675                                                                                           |     78|
|2188  |    mul_16ns_5s_21_1_1_U812                                             |myhls_mul_16ns_5s_21_1_1_1676                                                                                           |     38|
|2189  |    mul_16ns_5s_21_1_1_U877                                             |myhls_mul_16ns_5s_21_1_1_1677                                                                                           |     99|
|2190  |    mul_16ns_6ns_21_1_1_U1000                                           |myhls_mul_16ns_6ns_21_1_1                                                                                               |     35|
|2191  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__200  |      8|
|2192  |    mul_16ns_6ns_21_1_1_U1069                                           |myhls_mul_16ns_6ns_21_1_1_1678                                                                                          |      8|
|2193  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__205  |      8|
|2194  |    mul_16ns_6ns_21_1_1_U1094                                           |myhls_mul_16ns_6ns_21_1_1_1679                                                                                          |     95|
|2195  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__224    |      8|
|2196  |    mul_16ns_6ns_21_1_1_U1130                                           |myhls_mul_16ns_6ns_21_1_1_1680                                                                                          |     91|
|2197  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1402   |      8|
|2198  |    mul_16ns_6ns_21_1_1_U1180                                           |myhls_mul_16ns_6ns_21_1_1_1681                                                                                          |     56|
|2199  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1379   |      8|
|2200  |    mul_16ns_6ns_21_1_1_U1215                                           |myhls_mul_16ns_6ns_21_1_1_1682                                                                                          |     53|
|2201  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__548    |      8|
|2202  |    mul_16ns_6ns_21_1_1_U1230                                           |myhls_mul_16ns_6ns_21_1_1_1683                                                                                          |     56|
|2203  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__811    |      8|
|2204  |    mul_16ns_6ns_21_1_1_U1236                                           |myhls_mul_16ns_6ns_21_1_1_1684                                                                                          |     31|
|2205  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__793    |      8|
|2206  |    mul_16ns_6ns_21_1_1_U1250                                           |myhls_mul_16ns_6ns_21_1_1_1685                                                                                          |     21|
|2207  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__708    |      8|
|2208  |    mul_16ns_6ns_21_1_1_U1255                                           |myhls_mul_16ns_6ns_21_1_1_1686                                                                                          |      8|
|2209  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2153   |      8|
|2210  |    mul_16ns_6ns_21_1_1_U1267                                           |myhls_mul_16ns_6ns_21_1_1_1687                                                                                          |      8|
|2211  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__871    |      8|
|2212  |    mul_16ns_6ns_21_1_1_U1288                                           |myhls_mul_16ns_6ns_21_1_1_1688                                                                                          |     33|
|2213  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__184  |      8|
|2214  |    mul_16ns_6ns_21_1_1_U1298                                           |myhls_mul_16ns_6ns_21_1_1_1689                                                                                          |     31|
|2215  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_6ns_21_1_1_U2917/tmp_product_funnel__1    |      8|
|2216  |    mul_16ns_6ns_21_1_1_U1317                                           |myhls_mul_16ns_6ns_21_1_1_1690                                                                                          |     34|
|2217  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__799    |      8|
|2218  |    mul_16ns_6ns_21_1_1_U1344                                           |myhls_mul_16ns_6ns_21_1_1_1691                                                                                          |     55|
|2219  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__467  |      8|
|2220  |    mul_16ns_6ns_21_1_1_U1414                                           |myhls_mul_16ns_6ns_21_1_1_1692                                                                                          |     57|
|2221  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__238  |      8|
|2222  |    mul_16ns_6ns_21_1_1_U1415                                           |myhls_mul_16ns_6ns_21_1_1_1693                                                                                          |     57|
|2223  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__365  |      8|
|2224  |    mul_16ns_6ns_21_1_1_U1588                                           |myhls_mul_16ns_6ns_21_1_1_1694                                                                                          |     14|
|2225  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1182   |      8|
|2226  |    mul_16ns_6ns_21_1_1_U1632                                           |myhls_mul_16ns_6ns_21_1_1_1695                                                                                          |      8|
|2227  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__525  |      8|
|2228  |    mul_16ns_6ns_21_1_1_U1698                                           |myhls_mul_16ns_6ns_21_1_1_1696                                                                                          |     32|
|2229  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__177  |      8|
|2230  |    mul_16ns_6ns_21_1_1_U1747                                           |myhls_mul_16ns_6ns_21_1_1_1697                                                                                          |     53|
|2231  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__299    |      8|
|2232  |    mul_16ns_6ns_21_1_1_U1763                                           |myhls_mul_16ns_6ns_21_1_1_1698                                                                                          |      9|
|2233  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__459  |      8|
|2234  |    mul_16ns_6ns_21_1_1_U1764                                           |myhls_mul_16ns_6ns_21_1_1_1699                                                                                          |     32|
|2235  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__504  |      8|
|2236  |    mul_16ns_6ns_21_1_1_U1807                                           |myhls_mul_16ns_6ns_21_1_1_1700                                                                                          |     32|
|2237  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__264    |      8|
|2238  |    mul_16ns_6ns_21_1_1_U1814                                           |myhls_mul_16ns_6ns_21_1_1_1701                                                                                          |     33|
|2239  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__133    |      8|
|2240  |    mul_16ns_6ns_21_1_1_U1815                                           |myhls_mul_16ns_6ns_21_1_1_1702                                                                                          |     59|
|2241  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1565   |      8|
|2242  |    mul_16ns_6ns_21_1_1_U1829                                           |myhls_mul_16ns_6ns_21_1_1_1703                                                                                          |     56|
|2243  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__847    |      8|
|2244  |    mul_16ns_6ns_21_1_1_U1839                                           |myhls_mul_16ns_6ns_21_1_1_1704                                                                                          |     57|
|2245  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__553    |      8|
|2246  |    mul_16ns_6ns_21_1_1_U1842                                           |myhls_mul_16ns_6ns_21_1_1_1705                                                                                          |     56|
|2247  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__176  |      8|
|2248  |    mul_16ns_6ns_21_1_1_U1918                                           |myhls_mul_16ns_6ns_21_1_1_1706                                                                                          |     52|
|2249  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__769    |      8|
|2250  |    mul_16ns_6ns_21_1_1_U2046                                           |myhls_mul_16ns_6ns_21_1_1_1707                                                                                          |     56|
|2251  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1039   |      8|
|2252  |    mul_16ns_6ns_21_1_1_U2056                                           |myhls_mul_16ns_6ns_21_1_1_1708                                                                                          |     11|
|2253  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__398  |      8|
|2254  |    mul_16ns_6ns_21_1_1_U2097                                           |myhls_mul_16ns_6ns_21_1_1_1709                                                                                          |     74|
|2255  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__122  |      8|
|2256  |    mul_16ns_6ns_21_1_1_U2162                                           |myhls_mul_16ns_6ns_21_1_1_1710                                                                                          |      8|
|2257  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__622    |      8|
|2258  |    mul_16ns_6ns_21_1_1_U2214                                           |myhls_mul_16ns_6ns_21_1_1_1711                                                                                          |     32|
|2259  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__478  |      8|
|2260  |    mul_16ns_6ns_21_1_1_U2228                                           |myhls_mul_16ns_6ns_21_1_1_1712                                                                                          |      8|
|2261  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__37     |      8|
|2262  |    mul_16ns_6ns_21_1_1_U2239                                           |myhls_mul_16ns_6ns_21_1_1_1713                                                                                          |     50|
|2263  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__527    |      8|
|2264  |    mul_16ns_6ns_21_1_1_U2285                                           |myhls_mul_16ns_6ns_21_1_1_1714                                                                                          |      8|
|2265  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__360  |      8|
|2266  |    mul_16ns_6ns_21_1_1_U2301                                           |myhls_mul_16ns_6ns_21_1_1_1715                                                                                          |     35|
|2267  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__880    |      8|
|2268  |    mul_16ns_6ns_21_1_1_U2366                                           |myhls_mul_16ns_6ns_21_1_1_1716                                                                                          |     54|
|2269  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1728   |      8|
|2270  |    mul_16ns_6ns_21_1_1_U2401                                           |myhls_mul_16ns_6ns_21_1_1_1717                                                                                          |      8|
|2271  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1677   |      8|
|2272  |    mul_16ns_6ns_21_1_1_U2416                                           |myhls_mul_16ns_6ns_21_1_1_1718                                                                                          |     67|
|2273  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__19   |      8|
|2274  |    mul_16ns_6ns_21_1_1_U2433                                           |myhls_mul_16ns_6ns_21_1_1_1719                                                                                          |     13|
|2275  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1334   |      8|
|2276  |    mul_16ns_6ns_21_1_1_U2481                                           |myhls_mul_16ns_6ns_21_1_1_1720                                                                                          |      8|
|2277  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__521  |      8|
|2278  |    mul_16ns_6ns_21_1_1_U2526                                           |myhls_mul_16ns_6ns_21_1_1_1721                                                                                          |      8|
|2279  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__615    |      8|
|2280  |    mul_16ns_6ns_21_1_1_U2527                                           |myhls_mul_16ns_6ns_21_1_1_1722                                                                                          |     56|
|2281  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__557  |      8|
|2282  |    mul_16ns_6ns_21_1_1_U2584                                           |myhls_mul_16ns_6ns_21_1_1_1723                                                                                          |    111|
|2283  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__183    |      8|
|2284  |    mul_16ns_6ns_21_1_1_U2585                                           |myhls_mul_16ns_6ns_21_1_1_1724                                                                                          |     80|
|2285  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1377   |      8|
|2286  |    mul_16ns_6ns_21_1_1_U2589                                           |myhls_mul_16ns_6ns_21_1_1_1725                                                                                          |     32|
|2287  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1813   |      8|
|2288  |    mul_16ns_6ns_21_1_1_U2612                                           |myhls_mul_16ns_6ns_21_1_1_1726                                                                                          |      8|
|2289  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__826    |      8|
|2290  |    mul_16ns_6ns_21_1_1_U2682                                           |myhls_mul_16ns_6ns_21_1_1_1727                                                                                          |     74|
|2291  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__789    |      8|
|2292  |    mul_16ns_6ns_21_1_1_U2693                                           |myhls_mul_16ns_6ns_21_1_1_1728                                                                                          |     52|
|2293  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1994   |      8|
|2294  |    mul_16ns_6ns_21_1_1_U2719                                           |myhls_mul_16ns_6ns_21_1_1_1729                                                                                          |     52|
|2295  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__159  |      8|
|2296  |    mul_16ns_6ns_21_1_1_U2722                                           |myhls_mul_16ns_6ns_21_1_1_1730                                                                                          |     57|
|2297  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__139  |      8|
|2298  |    mul_16ns_6ns_21_1_1_U2749                                           |myhls_mul_16ns_6ns_21_1_1_1731                                                                                          |     15|
|2299  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__88     |      8|
|2300  |    mul_16ns_6ns_21_1_1_U2756                                           |myhls_mul_16ns_6ns_21_1_1_1732                                                                                          |      8|
|2301  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1044   |      8|
|2302  |    mul_16ns_6ns_21_1_1_U2797                                           |myhls_mul_16ns_6ns_21_1_1_1733                                                                                          |     72|
|2303  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1861   |      8|
|2304  |    mul_16ns_6ns_21_1_1_U2872                                           |myhls_mul_16ns_6ns_21_1_1_1734                                                                                          |     34|
|2305  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2139   |      8|
|2306  |    mul_16ns_6ns_21_1_1_U2917                                           |myhls_mul_16ns_6ns_21_1_1_1735                                                                                          |     61|
|2307  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_6ns_21_1_1_U2917/tmp_product_funnel       |      8|
|2308  |    mul_16ns_6ns_21_1_1_U2957                                           |myhls_mul_16ns_6ns_21_1_1_1736                                                                                          |     47|
|2309  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__414    |      8|
|2310  |    mul_16ns_6ns_21_1_1_U3005                                           |myhls_mul_16ns_6ns_21_1_1_1737                                                                                          |      8|
|2311  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__318    |      8|
|2312  |    mul_16ns_6ns_21_1_1_U3028                                           |myhls_mul_16ns_6ns_21_1_1_1738                                                                                          |     61|
|2313  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__949    |      8|
|2314  |    mul_16ns_6ns_21_1_1_U3051                                           |myhls_mul_16ns_6ns_21_1_1_1739                                                                                          |     53|
|2315  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2164   |      8|
|2316  |    mul_16ns_6ns_21_1_1_U3098                                           |myhls_mul_16ns_6ns_21_1_1_1740                                                                                          |      8|
|2317  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1562   |      8|
|2318  |    mul_16ns_6ns_21_1_1_U3114                                           |myhls_mul_16ns_6ns_21_1_1_1741                                                                                          |     71|
|2319  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__787    |      8|
|2320  |    mul_16ns_6ns_21_1_1_U3151                                           |myhls_mul_16ns_6ns_21_1_1_1742                                                                                          |      8|
|2321  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__203  |      8|
|2322  |    mul_16ns_6ns_21_1_1_U548                                            |myhls_mul_16ns_6ns_21_1_1_1743                                                                                          |     32|
|2323  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__250  |      8|
|2324  |    mul_16ns_6ns_21_1_1_U612                                            |myhls_mul_16ns_6ns_21_1_1_1744                                                                                          |     57|
|2325  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1422   |      8|
|2326  |    mul_16ns_6ns_21_1_1_U689                                            |myhls_mul_16ns_6ns_21_1_1_1745                                                                                          |      8|
|2327  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__183  |      8|
|2328  |    mul_16ns_6ns_21_1_1_U708                                            |myhls_mul_16ns_6ns_21_1_1_1746                                                                                          |     71|
|2329  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__927    |      8|
|2330  |    mul_16ns_6ns_21_1_1_U740                                            |myhls_mul_16ns_6ns_21_1_1_1747                                                                                          |      8|
|2331  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1459   |      8|
|2332  |    mul_16ns_6ns_21_1_1_U759                                            |myhls_mul_16ns_6ns_21_1_1_1748                                                                                          |      8|
|2333  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__16   |      8|
|2334  |    mul_16ns_6ns_21_1_1_U810                                            |myhls_mul_16ns_6ns_21_1_1_1749                                                                                          |     46|
|2335  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__458  |      8|
|2336  |    mul_16ns_6ns_21_1_1_U827                                            |myhls_mul_16ns_6ns_21_1_1_1750                                                                                          |     81|
|2337  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__534    |      8|
|2338  |    mul_16ns_6ns_21_1_1_U846                                            |myhls_mul_16ns_6ns_21_1_1_1751                                                                                          |    105|
|2339  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__253  |      8|
|2340  |    mul_16ns_6ns_21_1_1_U865                                            |myhls_mul_16ns_6ns_21_1_1_1752                                                                                          |     57|
|2341  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__518  |      8|
|2342  |    mul_16ns_6ns_21_1_1_U866                                            |myhls_mul_16ns_6ns_21_1_1_1753                                                                                          |     57|
|2343  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__755    |      8|
|2344  |    mul_16ns_6ns_21_1_1_U891                                            |myhls_mul_16ns_6ns_21_1_1_1754                                                                                          |     69|
|2345  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1606   |      8|
|2346  |    mul_16ns_6ns_21_1_1_U907                                            |myhls_mul_16ns_6ns_21_1_1_1755                                                                                          |     63|
|2347  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1803   |      8|
|2348  |    mul_16ns_6ns_21_1_1_U925                                            |myhls_mul_16ns_6ns_21_1_1_1756                                                                                          |     44|
|2349  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__569    |      8|
|2350  |    mul_16ns_6ns_21_1_1_U968                                            |myhls_mul_16ns_6ns_21_1_1_1757                                                                                          |     33|
|2351  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__531  |      8|
|2352  |    mul_16ns_6s_22_1_1_U1007                                            |myhls_mul_16ns_6s_22_1_1                                                                                                |     11|
|2353  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__562    |      8|
|2354  |    mul_16ns_6s_22_1_1_U1020                                            |myhls_mul_16ns_6s_22_1_1_1758                                                                                           |     60|
|2355  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1406   |      8|
|2356  |    mul_16ns_6s_22_1_1_U1026                                            |myhls_mul_16ns_6s_22_1_1_1759                                                                                           |     56|
|2357  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__456    |      8|
|2358  |    mul_16ns_6s_22_1_1_U1047                                            |myhls_mul_16ns_6s_22_1_1_1760                                                                                           |     10|
|2359  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__349    |      8|
|2360  |    mul_16ns_6s_22_1_1_U1093                                            |myhls_mul_16ns_6s_22_1_1_1761                                                                                           |      9|
|2361  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__206  |      8|
|2362  |    mul_16ns_6s_22_1_1_U1209                                            |myhls_mul_16ns_6s_22_1_1_1762                                                                                           |     57|
|2363  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__352    |      8|
|2364  |    mul_16ns_6s_22_1_1_U1238                                            |myhls_mul_16ns_6s_22_1_1_1763                                                                                           |      9|
|2365  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__379  |      8|
|2366  |    mul_16ns_6s_22_1_1_U1254                                            |myhls_mul_16ns_6s_22_1_1_1764                                                                                           |     11|
|2367  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__747    |      8|
|2368  |    mul_16ns_6s_22_1_1_U1257                                            |myhls_mul_16ns_6s_22_1_1_1765                                                                                           |     51|
|2369  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__171    |      8|
|2370  |    mul_16ns_6s_22_1_1_U1280                                            |myhls_mul_16ns_6s_22_1_1_1766                                                                                           |     31|
|2371  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__65   |      8|
|2372  |    mul_16ns_6s_22_1_1_U1308                                            |myhls_mul_16ns_6s_22_1_1_1767                                                                                           |      8|
|2373  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1937   |      8|
|2374  |    mul_16ns_6s_22_1_1_U1327                                            |myhls_mul_16ns_6s_22_1_1_1768                                                                                           |     67|
|2375  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__614    |      8|
|2376  |    mul_16ns_6s_22_1_1_U1397                                            |myhls_mul_16ns_6s_22_1_1_1769                                                                                           |     58|
|2377  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2053   |      8|
|2378  |    mul_16ns_6s_22_1_1_U1398                                            |myhls_mul_16ns_6s_22_1_1_1770                                                                                           |     14|
|2379  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__442  |      8|
|2380  |    mul_16ns_6s_22_1_1_U1401                                            |myhls_mul_16ns_6s_22_1_1_1771                                                                                           |     11|
|2381  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__447    |      8|
|2382  |    mul_16ns_6s_22_1_1_U1417                                            |myhls_mul_16ns_6s_22_1_1_1772                                                                                           |      8|
|2383  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1632   |      8|
|2384  |    mul_16ns_6s_22_1_1_U1420                                            |myhls_mul_16ns_6s_22_1_1_1773                                                                                           |     53|
|2385  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__243    |      8|
|2386  |    mul_16ns_6s_22_1_1_U1431                                            |myhls_mul_16ns_6s_22_1_1_1774                                                                                           |     11|
|2387  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__772    |      8|
|2388  |    mul_16ns_6s_22_1_1_U1446                                            |myhls_mul_16ns_6s_22_1_1_1775                                                                                           |     11|
|2389  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__919    |      8|
|2390  |    mul_16ns_6s_22_1_1_U1451                                            |myhls_mul_16ns_6s_22_1_1_1776                                                                                           |     11|
|2391  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1980   |      8|
|2392  |    mul_16ns_6s_22_1_1_U1457                                            |myhls_mul_16ns_6s_22_1_1_1777                                                                                           |     11|
|2393  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1704   |      8|
|2394  |    mul_16ns_6s_22_1_1_U1466                                            |myhls_mul_16ns_6s_22_1_1_1778                                                                                           |     33|
|2395  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__460    |      8|
|2396  |    mul_16ns_6s_22_1_1_U1476                                            |myhls_mul_16ns_6s_22_1_1_1779                                                                                           |     60|
|2397  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1796   |      8|
|2398  |    mul_16ns_6s_22_1_1_U1495                                            |myhls_mul_16ns_6s_22_1_1_1780                                                                                           |     56|
|2399  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__778    |      8|
|2400  |    mul_16ns_6s_22_1_1_U1515                                            |myhls_mul_16ns_6s_22_1_1_1781                                                                                           |     38|
|2401  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__320    |      8|
|2402  |    mul_16ns_6s_22_1_1_U1552                                            |myhls_mul_16ns_6s_22_1_1_1782                                                                                           |     33|
|2403  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1229   |      8|
|2404  |    mul_16ns_6s_22_1_1_U1630                                            |myhls_mul_16ns_6s_22_1_1_1783                                                                                           |     11|
|2405  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1807   |      8|
|2406  |    mul_16ns_6s_22_1_1_U1655                                            |myhls_mul_16ns_6s_22_1_1_1784                                                                                           |     11|
|2407  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__441  |      8|
|2408  |    mul_16ns_6s_22_1_1_U1689                                            |myhls_mul_16ns_6s_22_1_1_1785                                                                                           |     54|
|2409  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1253   |      8|
|2410  |    mul_16ns_6s_22_1_1_U1691                                            |myhls_mul_16ns_6s_22_1_1_1786                                                                                           |     34|
|2411  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__185  |      8|
|2412  |    mul_16ns_6s_22_1_1_U1768                                            |myhls_mul_16ns_6s_22_1_1_1787                                                                                           |     56|
|2413  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__23     |      8|
|2414  |    mul_16ns_6s_22_1_1_U1772                                            |myhls_mul_16ns_6s_22_1_1_1788                                                                                           |      8|
|2415  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1212   |      8|
|2416  |    mul_16ns_6s_22_1_1_U1792                                            |myhls_mul_16ns_6s_22_1_1_1789                                                                                           |     34|
|2417  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__165  |      8|
|2418  |    mul_16ns_6s_22_1_1_U1801                                            |myhls_mul_16ns_6s_22_1_1_1790                                                                                           |     57|
|2419  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__359    |      8|
|2420  |    mul_16ns_6s_22_1_1_U1803                                            |myhls_mul_16ns_6s_22_1_1_1791                                                                                           |     31|
|2421  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1757   |      8|
|2422  |    mul_16ns_6s_22_1_1_U1871                                            |myhls_mul_16ns_6s_22_1_1_1792                                                                                           |    109|
|2423  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1942   |      8|
|2424  |    mul_16ns_6s_22_1_1_U1874                                            |myhls_mul_16ns_6s_22_1_1_1793                                                                                           |     60|
|2425  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1815   |      8|
|2426  |    mul_16ns_6s_22_1_1_U1895                                            |myhls_mul_16ns_6s_22_1_1_1794                                                                                           |     60|
|2427  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1969   |      8|
|2428  |    mul_16ns_6s_22_1_1_U1923                                            |myhls_mul_16ns_6s_22_1_1_1795                                                                                           |     11|
|2429  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__120  |      8|
|2430  |    mul_16ns_6s_22_1_1_U1993                                            |myhls_mul_16ns_6s_22_1_1_1796                                                                                           |     31|
|2431  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__84   |      8|
|2432  |    mul_16ns_6s_22_1_1_U2009                                            |myhls_mul_16ns_6s_22_1_1_1797                                                                                           |     49|
|2433  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__960    |      8|
|2434  |    mul_16ns_6s_22_1_1_U2024                                            |myhls_mul_16ns_6s_22_1_1_1798                                                                                           |     42|
|2435  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__824    |      8|
|2436  |    mul_16ns_6s_22_1_1_U2067                                            |myhls_mul_16ns_6s_22_1_1_1799                                                                                           |     60|
|2437  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1041   |      8|
|2438  |    mul_16ns_6s_22_1_1_U2075                                            |myhls_mul_16ns_6s_22_1_1_1800                                                                                           |     51|
|2439  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__762    |      8|
|2440  |    mul_16ns_6s_22_1_1_U2107                                            |myhls_mul_16ns_6s_22_1_1_1801                                                                                           |     53|
|2441  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1898   |      8|
|2442  |    mul_16ns_6s_22_1_1_U2184                                            |myhls_mul_16ns_6s_22_1_1_1802                                                                                           |    135|
|2443  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1965   |      8|
|2444  |    mul_16ns_6s_22_1_1_U2191                                            |myhls_mul_16ns_6s_22_1_1_1803                                                                                           |    107|
|2445  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__348    |      8|
|2446  |    mul_16ns_6s_22_1_1_U2206                                            |myhls_mul_16ns_6s_22_1_1_1804                                                                                           |     52|
|2447  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1771   |      8|
|2448  |    mul_16ns_6s_22_1_1_U2272                                            |myhls_mul_16ns_6s_22_1_1_1805                                                                                           |      8|
|2449  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1694   |      8|
|2450  |    mul_16ns_6s_22_1_1_U2304                                            |myhls_mul_16ns_6s_22_1_1_1806                                                                                           |     59|
|2451  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2073   |      8|
|2452  |    mul_16ns_6s_22_1_1_U2342                                            |myhls_mul_16ns_6s_22_1_1_1807                                                                                           |     12|
|2453  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__423  |      8|
|2454  |    mul_16ns_6s_22_1_1_U2385                                            |myhls_mul_16ns_6s_22_1_1_1808                                                                                           |      8|
|2455  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__281    |      8|
|2456  |    mul_16ns_6s_22_1_1_U2394                                            |myhls_mul_16ns_6s_22_1_1_1809                                                                                           |     54|
|2457  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2048   |      8|
|2458  |    mul_16ns_6s_22_1_1_U2425                                            |myhls_mul_16ns_6s_22_1_1_1810                                                                                           |     11|
|2459  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1729   |      8|
|2460  |    mul_16ns_6s_22_1_1_U2452                                            |myhls_mul_16ns_6s_22_1_1_1811                                                                                           |     35|
|2461  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__226    |      8|
|2462  |    mul_16ns_6s_22_1_1_U2461                                            |myhls_mul_16ns_6s_22_1_1_1812                                                                                           |     32|
|2463  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__76   |      8|
|2464  |    mul_16ns_6s_22_1_1_U2480                                            |myhls_mul_16ns_6s_22_1_1_1813                                                                                           |     61|
|2465  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1604   |      8|
|2466  |    mul_16ns_6s_22_1_1_U2484                                            |myhls_mul_16ns_6s_22_1_1_1814                                                                                           |     54|
|2467  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__141  |      8|
|2468  |    mul_16ns_6s_22_1_1_U2485                                            |myhls_mul_16ns_6s_22_1_1_1815                                                                                           |      8|
|2469  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1097   |      8|
|2470  |    mul_16ns_6s_22_1_1_U2491                                            |myhls_mul_16ns_6s_22_1_1_1816                                                                                           |     59|
|2471  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__262  |      8|
|2472  |    mul_16ns_6s_22_1_1_U2595                                            |myhls_mul_16ns_6s_22_1_1_1817                                                                                           |     32|
|2473  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__199  |      8|
|2474  |    mul_16ns_6s_22_1_1_U2630                                            |myhls_mul_16ns_6s_22_1_1_1818                                                                                           |     11|
|2475  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2067   |      8|
|2476  |    mul_16ns_6s_22_1_1_U2681                                            |myhls_mul_16ns_6s_22_1_1_1819                                                                                           |      9|
|2477  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__497  |      8|
|2478  |    mul_16ns_6s_22_1_1_U2714                                            |myhls_mul_16ns_6s_22_1_1_1820                                                                                           |     80|
|2479  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1201   |      8|
|2480  |    mul_16ns_6s_22_1_1_U2772                                            |myhls_mul_16ns_6s_22_1_1_1821                                                                                           |     11|
|2481  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__543    |      8|
|2482  |    mul_16ns_6s_22_1_1_U2775                                            |myhls_mul_16ns_6s_22_1_1_1822                                                                                           |     59|
|2483  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1458   |      8|
|2484  |    mul_16ns_6s_22_1_1_U2834                                            |myhls_mul_16ns_6s_22_1_1_1823                                                                                           |     32|
|2485  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2092   |      8|
|2486  |    mul_16ns_6s_22_1_1_U2837                                            |myhls_mul_16ns_6s_22_1_1_1824                                                                                           |     32|
|2487  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__248  |      8|
|2488  |    mul_16ns_6s_22_1_1_U2838                                            |myhls_mul_16ns_6s_22_1_1_1825                                                                                           |     32|
|2489  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__111  |      8|
|2490  |    mul_16ns_6s_22_1_1_U2842                                            |myhls_mul_16ns_6s_22_1_1_1826                                                                                           |      8|
|2491  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2138   |      8|
|2492  |    mul_16ns_6s_22_1_1_U2918                                            |myhls_mul_16ns_6s_22_1_1_1827                                                                                           |     34|
|2493  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__820    |      8|
|2494  |    mul_16ns_6s_22_1_1_U2948                                            |myhls_mul_16ns_6s_22_1_1_1828                                                                                           |    103|
|2495  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__92   |      8|
|2496  |    mul_16ns_6s_22_1_1_U2962                                            |myhls_mul_16ns_6s_22_1_1_1829                                                                                           |      8|
|2497  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__679    |      8|
|2498  |    mul_16ns_6s_22_1_1_U2976                                            |myhls_mul_16ns_6s_22_1_1_1830                                                                                           |     11|
|2499  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__436  |      8|
|2500  |    mul_16ns_6s_22_1_1_U2977                                            |myhls_mul_16ns_6s_22_1_1_1831                                                                                           |     61|
|2501  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1308   |      8|
|2502  |    mul_16ns_6s_22_1_1_U3040                                            |myhls_mul_16ns_6s_22_1_1_1832                                                                                           |     11|
|2503  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1198   |      8|
|2504  |    mul_16ns_6s_22_1_1_U3056                                            |myhls_mul_16ns_6s_22_1_1_1833                                                                                           |     58|
|2505  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1818   |      8|
|2506  |    mul_16ns_6s_22_1_1_U3058                                            |myhls_mul_16ns_6s_22_1_1_1834                                                                                           |     34|
|2507  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__415    |      8|
|2508  |    mul_16ns_6s_22_1_1_U3071                                            |myhls_mul_16ns_6s_22_1_1_1835                                                                                           |     83|
|2509  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__575    |      8|
|2510  |    mul_16ns_6s_22_1_1_U3085                                            |myhls_mul_16ns_6s_22_1_1_1836                                                                                           |     39|
|2511  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__382  |      8|
|2512  |    mul_16ns_6s_22_1_1_U503                                             |myhls_mul_16ns_6s_22_1_1_1837                                                                                           |     60|
|2513  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__711    |      8|
|2514  |    mul_16ns_6s_22_1_1_U583                                             |myhls_mul_16ns_6s_22_1_1_1838                                                                                           |     11|
|2515  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1904   |      8|
|2516  |    mul_16ns_6s_22_1_1_U722                                             |myhls_mul_16ns_6s_22_1_1_1839                                                                                           |     11|
|2517  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1306   |      8|
|2518  |    mul_16ns_6s_22_1_1_U748                                             |myhls_mul_16ns_6s_22_1_1_1840                                                                                           |     15|
|2519  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__90   |      8|
|2520  |    mul_16ns_6s_22_1_1_U752                                             |myhls_mul_16ns_6s_22_1_1_1841                                                                                           |     61|
|2521  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1029   |      8|
|2522  |    mul_16ns_6s_22_1_1_U773                                             |myhls_mul_16ns_6s_22_1_1_1842                                                                                           |     56|
|2523  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__694    |      8|
|2524  |    mul_16ns_6s_22_1_1_U786                                             |myhls_mul_16ns_6s_22_1_1_1843                                                                                           |     34|
|2525  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__945    |      8|
|2526  |    mul_16ns_6s_22_1_1_U787                                             |myhls_mul_16ns_6s_22_1_1_1844                                                                                           |      8|
|2527  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__508  |      8|
|2528  |    mul_16ns_6s_22_1_1_U809                                             |myhls_mul_16ns_6s_22_1_1_1845                                                                                           |     58|
|2529  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1031   |      8|
|2530  |    mul_16ns_6s_22_1_1_U844                                             |myhls_mul_16ns_6s_22_1_1_1846                                                                                           |      8|
|2531  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1889   |      8|
|2532  |    mul_16ns_6s_22_1_1_U858                                             |myhls_mul_16ns_6s_22_1_1_1847                                                                                           |     11|
|2533  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1412   |      8|
|2534  |    mul_16ns_6s_22_1_1_U862                                             |myhls_mul_16ns_6s_22_1_1_1848                                                                                           |     83|
|2535  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1960   |      8|
|2536  |    mul_16ns_6s_22_1_1_U887                                             |myhls_mul_16ns_6s_22_1_1_1849                                                                                           |     11|
|2537  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1257   |      8|
|2538  |    mul_16ns_6s_22_1_1_U914                                             |myhls_mul_16ns_6s_22_1_1_1850                                                                                           |     11|
|2539  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1896   |      8|
|2540  |    mul_16ns_6s_22_1_1_U916                                             |myhls_mul_16ns_6s_22_1_1_1851                                                                                           |     10|
|2541  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__577    |      8|
|2542  |    mul_16ns_6s_22_1_1_U981                                             |myhls_mul_16ns_6s_22_1_1_1852                                                                                           |     11|
|2543  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1408   |      8|
|2544  |    mul_16ns_7ns_22_1_1_U1009                                           |myhls_mul_16ns_7ns_22_1_1                                                                                               |     10|
|2545  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__256  |      8|
|2546  |    mul_16ns_7ns_22_1_1_U1017                                           |myhls_mul_16ns_7ns_22_1_1_1853                                                                                          |     30|
|2547  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1336   |      8|
|2548  |    mul_16ns_7ns_22_1_1_U1021                                           |myhls_mul_16ns_7ns_22_1_1_1854                                                                                          |     32|
|2549  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__463  |      8|
|2550  |    mul_16ns_7ns_22_1_1_U1025                                           |myhls_mul_16ns_7ns_22_1_1_1855                                                                                          |      8|
|2551  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2099   |      8|
|2552  |    mul_16ns_7ns_22_1_1_U1053                                           |myhls_mul_16ns_7ns_22_1_1_1856                                                                                          |     56|
|2553  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__435    |      8|
|2554  |    mul_16ns_7ns_22_1_1_U1055                                           |myhls_mul_16ns_7ns_22_1_1_1857                                                                                          |     11|
|2555  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__989    |      8|
|2556  |    mul_16ns_7ns_22_1_1_U1060                                           |myhls_mul_16ns_7ns_22_1_1_1858                                                                                          |     68|
|2557  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__473  |      8|
|2558  |    mul_16ns_7ns_22_1_1_U1067                                           |myhls_mul_16ns_7ns_22_1_1_1859                                                                                          |     75|
|2559  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1369   |      8|
|2560  |    mul_16ns_7ns_22_1_1_U1075                                           |myhls_mul_16ns_7ns_22_1_1_1860                                                                                          |     11|
|2561  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__735    |      8|
|2562  |    mul_16ns_7ns_22_1_1_U1080                                           |myhls_mul_16ns_7ns_22_1_1_1861                                                                                          |     74|
|2563  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__553  |      8|
|2564  |    mul_16ns_7ns_22_1_1_U1084                                           |myhls_mul_16ns_7ns_22_1_1_1862                                                                                          |     36|
|2565  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__346  |      8|
|2566  |    mul_16ns_7ns_22_1_1_U1131                                           |myhls_mul_16ns_7ns_22_1_1_1863                                                                                          |     36|
|2567  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2006   |      8|
|2568  |    mul_16ns_7ns_22_1_1_U1134                                           |myhls_mul_16ns_7ns_22_1_1_1864                                                                                          |      8|
|2569  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__601    |      8|
|2570  |    mul_16ns_7ns_22_1_1_U1140                                           |myhls_mul_16ns_7ns_22_1_1_1865                                                                                          |     59|
|2571  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__479  |      8|
|2572  |    mul_16ns_7ns_22_1_1_U1143                                           |myhls_mul_16ns_7ns_22_1_1_1866                                                                                          |     93|
|2573  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__114    |      8|
|2574  |    mul_16ns_7ns_22_1_1_U1147                                           |myhls_mul_16ns_7ns_22_1_1_1867                                                                                          |     61|
|2575  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__257  |      8|
|2576  |    mul_16ns_7ns_22_1_1_U1153                                           |myhls_mul_16ns_7ns_22_1_1_1868                                                                                          |     11|
|2577  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__425  |      8|
|2578  |    mul_16ns_7ns_22_1_1_U1155                                           |myhls_mul_16ns_7ns_22_1_1_1869                                                                                          |      8|
|2579  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1899   |      8|
|2580  |    mul_16ns_7ns_22_1_1_U1166                                           |myhls_mul_16ns_7ns_22_1_1_1870                                                                                          |     80|
|2581  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1626   |      8|
|2582  |    mul_16ns_7ns_22_1_1_U1168                                           |myhls_mul_16ns_7ns_22_1_1_1871                                                                                          |     11|
|2583  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1328   |      8|
|2584  |    mul_16ns_7ns_22_1_1_U1172                                           |myhls_mul_16ns_7ns_22_1_1_1872                                                                                          |     58|
|2585  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1063   |      8|
|2586  |    mul_16ns_7ns_22_1_1_U1173                                           |myhls_mul_16ns_7ns_22_1_1_1873                                                                                          |     33|
|2587  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__581    |      8|
|2588  |    mul_16ns_7ns_22_1_1_U1179                                           |myhls_mul_16ns_7ns_22_1_1_1874                                                                                          |      8|
|2589  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__399  |      8|
|2590  |    mul_16ns_7ns_22_1_1_U1195                                           |myhls_mul_16ns_7ns_22_1_1_1875                                                                                          |      8|
|2591  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1360   |      8|
|2592  |    mul_16ns_7ns_22_1_1_U1214                                           |myhls_mul_16ns_7ns_22_1_1_1876                                                                                          |     32|
|2593  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__343    |      8|
|2594  |    mul_16ns_7ns_22_1_1_U1227                                           |myhls_mul_16ns_7ns_22_1_1_1877                                                                                          |     72|
|2595  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1746   |      8|
|2596  |    mul_16ns_7ns_22_1_1_U1256                                           |myhls_mul_16ns_7ns_22_1_1_1878                                                                                          |     58|
|2597  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1435   |      8|
|2598  |    mul_16ns_7ns_22_1_1_U1269                                           |myhls_mul_16ns_7ns_22_1_1_1879                                                                                          |      9|
|2599  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2127   |      8|
|2600  |    mul_16ns_7ns_22_1_1_U1272                                           |myhls_mul_16ns_7ns_22_1_1_1880                                                                                          |     37|
|2601  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__225    |      8|
|2602  |    mul_16ns_7ns_22_1_1_U1274                                           |myhls_mul_16ns_7ns_22_1_1_1881                                                                                          |      8|
|2603  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__496    |      8|
|2604  |    mul_16ns_7ns_22_1_1_U1278                                           |myhls_mul_16ns_7ns_22_1_1_1882                                                                                          |     59|
|2605  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__766    |      8|
|2606  |    mul_16ns_7ns_22_1_1_U1284                                           |myhls_mul_16ns_7ns_22_1_1_1883                                                                                          |     57|
|2607  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__242    |      8|
|2608  |    mul_16ns_7ns_22_1_1_U1293                                           |myhls_mul_16ns_7ns_22_1_1_1884                                                                                          |     83|
|2609  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1517   |      8|
|2610  |    mul_16ns_7ns_22_1_1_U1301                                           |myhls_mul_16ns_7ns_22_1_1_1885                                                                                          |     33|
|2611  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__965    |      8|
|2612  |    mul_16ns_7ns_22_1_1_U1318                                           |myhls_mul_16ns_7ns_22_1_1_1886                                                                                          |      8|
|2613  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1163   |      8|
|2614  |    mul_16ns_7ns_22_1_1_U1321                                           |myhls_mul_16ns_7ns_22_1_1_1887                                                                                          |    102|
|2615  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1232   |      8|
|2616  |    mul_16ns_7ns_22_1_1_U1336                                           |myhls_mul_16ns_7ns_22_1_1_1888                                                                                          |     11|
|2617  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1662   |      8|
|2618  |    mul_16ns_7ns_22_1_1_U1343                                           |myhls_mul_16ns_7ns_22_1_1_1889                                                                                          |     60|
|2619  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1706   |      8|
|2620  |    mul_16ns_7ns_22_1_1_U1352                                           |myhls_mul_16ns_7ns_22_1_1_1890                                                                                          |      8|
|2621  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__306  |      8|
|2622  |    mul_16ns_7ns_22_1_1_U1354                                           |myhls_mul_16ns_7ns_22_1_1_1891                                                                                          |    108|
|2623  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1533   |      8|
|2624  |    mul_16ns_7ns_22_1_1_U1358                                           |myhls_mul_16ns_7ns_22_1_1_1892                                                                                          |     55|
|2625  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__180    |      8|
|2626  |    mul_16ns_7ns_22_1_1_U1364                                           |myhls_mul_16ns_7ns_22_1_1_1893                                                                                          |      8|
|2627  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__148  |      8|
|2628  |    mul_16ns_7ns_22_1_1_U1377                                           |myhls_mul_16ns_7ns_22_1_1_1894                                                                                          |      8|
|2629  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1851   |      8|
|2630  |    mul_16ns_7ns_22_1_1_U1400                                           |myhls_mul_16ns_7ns_22_1_1_1895                                                                                          |     39|
|2631  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1326   |      8|
|2632  |    mul_16ns_7ns_22_1_1_U1416                                           |myhls_mul_16ns_7ns_22_1_1_1896                                                                                          |      8|
|2633  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__364  |      8|
|2634  |    mul_16ns_7ns_22_1_1_U1422                                           |myhls_mul_16ns_7ns_22_1_1_1897                                                                                          |     58|
|2635  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__373  |      8|
|2636  |    mul_16ns_7ns_22_1_1_U1425                                           |myhls_mul_16ns_7ns_22_1_1_1898                                                                                          |     70|
|2637  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__639    |      8|
|2638  |    mul_16ns_7ns_22_1_1_U1427                                           |myhls_mul_16ns_7ns_22_1_1_1899                                                                                          |     73|
|2639  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__5    |      8|
|2640  |    mul_16ns_7ns_22_1_1_U1435                                           |myhls_mul_16ns_7ns_22_1_1_1900                                                                                          |      8|
|2641  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__576    |      8|
|2642  |    mul_16ns_7ns_22_1_1_U1442                                           |myhls_mul_16ns_7ns_22_1_1_1901                                                                                          |     54|
|2643  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1934   |      8|
|2644  |    mul_16ns_7ns_22_1_1_U1449                                           |myhls_mul_16ns_7ns_22_1_1_1902                                                                                          |     58|
|2645  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__611    |      8|
|2646  |    mul_16ns_7ns_22_1_1_U1469                                           |myhls_mul_16ns_7ns_22_1_1_1903                                                                                          |     57|
|2647  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1970   |      8|
|2648  |    mul_16ns_7ns_22_1_1_U1472                                           |myhls_mul_16ns_7ns_22_1_1_1904                                                                                          |     72|
|2649  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1436   |      8|
|2650  |    mul_16ns_7ns_22_1_1_U1483                                           |myhls_mul_16ns_7ns_22_1_1_1905                                                                                          |      8|
|2651  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__760    |      8|
|2652  |    mul_16ns_7ns_22_1_1_U1520                                           |myhls_mul_16ns_7ns_22_1_1_1906                                                                                          |     79|
|2653  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__301  |      8|
|2654  |    mul_16ns_7ns_22_1_1_U1528                                           |myhls_mul_16ns_7ns_22_1_1_1907                                                                                          |     79|
|2655  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__93     |      8|
|2656  |    mul_16ns_7ns_22_1_1_U1532                                           |myhls_mul_16ns_7ns_22_1_1_1908                                                                                          |     70|
|2657  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1273   |      8|
|2658  |    mul_16ns_7ns_22_1_1_U1534                                           |myhls_mul_16ns_7ns_22_1_1_1909                                                                                          |     36|
|2659  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1220   |      8|
|2660  |    mul_16ns_7ns_22_1_1_U1545                                           |myhls_mul_16ns_7ns_22_1_1_1910                                                                                          |     72|
|2661  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__212    |      8|
|2662  |    mul_16ns_7ns_22_1_1_U1553                                           |myhls_mul_16ns_7ns_22_1_1_1911                                                                                          |     57|
|2663  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__155    |      8|
|2664  |    mul_16ns_7ns_22_1_1_U1554                                           |myhls_mul_16ns_7ns_22_1_1_1912                                                                                          |      8|
|2665  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1749   |      8|
|2666  |    mul_16ns_7ns_22_1_1_U1556                                           |myhls_mul_16ns_7ns_22_1_1_1913                                                                                          |      8|
|2667  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__29   |      8|
|2668  |    mul_16ns_7ns_22_1_1_U1558                                           |myhls_mul_16ns_7ns_22_1_1_1914                                                                                          |      8|
|2669  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__626    |      8|
|2670  |    mul_16ns_7ns_22_1_1_U1562                                           |myhls_mul_16ns_7ns_22_1_1_1915                                                                                          |      8|
|2671  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__345    |      8|
|2672  |    mul_16ns_7ns_22_1_1_U1583                                           |myhls_mul_16ns_7ns_22_1_1_1916                                                                                          |      8|
|2673  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__558    |      8|
|2674  |    mul_16ns_7ns_22_1_1_U1585                                           |myhls_mul_16ns_7ns_22_1_1_1917                                                                                          |     36|
|2675  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__380    |      8|
|2676  |    mul_16ns_7ns_22_1_1_U1635                                           |myhls_mul_16ns_7ns_22_1_1_1918                                                                                          |     58|
|2677  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1419   |      8|
|2678  |    mul_16ns_7ns_22_1_1_U1638                                           |myhls_mul_16ns_7ns_22_1_1_1919                                                                                          |      8|
|2679  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__727    |      8|
|2680  |    mul_16ns_7ns_22_1_1_U1657                                           |myhls_mul_16ns_7ns_22_1_1_1920                                                                                          |     49|
|2681  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__405    |      8|
|2682  |    mul_16ns_7ns_22_1_1_U1660                                           |myhls_mul_16ns_7ns_22_1_1_1921                                                                                          |      8|
|2683  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2026   |      8|
|2684  |    mul_16ns_7ns_22_1_1_U1662                                           |myhls_mul_16ns_7ns_22_1_1_1922                                                                                          |     59|
|2685  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1112   |      8|
|2686  |    mul_16ns_7ns_22_1_1_U1669                                           |myhls_mul_16ns_7ns_22_1_1_1923                                                                                          |      8|
|2687  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__472    |      8|
|2688  |    mul_16ns_7ns_22_1_1_U1674                                           |myhls_mul_16ns_7ns_22_1_1_1924                                                                                          |     60|
|2689  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1911   |      8|
|2690  |    mul_16ns_7ns_22_1_1_U1682                                           |myhls_mul_16ns_7ns_22_1_1_1925                                                                                          |     18|
|2691  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__214    |      8|
|2692  |    mul_16ns_7ns_22_1_1_U1685                                           |myhls_mul_16ns_7ns_22_1_1_1926                                                                                          |     72|
|2693  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__107  |      8|
|2694  |    mul_16ns_7ns_22_1_1_U1704                                           |myhls_mul_16ns_7ns_22_1_1_1927                                                                                          |     10|
|2695  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__141    |      8|
|2696  |    mul_16ns_7ns_22_1_1_U1708                                           |myhls_mul_16ns_7ns_22_1_1_1928                                                                                          |     11|
|2697  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1042   |      8|
|2698  |    mul_16ns_7ns_22_1_1_U1721                                           |myhls_mul_16ns_7ns_22_1_1_1929                                                                                          |     81|
|2699  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__944    |      8|
|2700  |    mul_16ns_7ns_22_1_1_U1723                                           |myhls_mul_16ns_7ns_22_1_1_1930                                                                                          |     61|
|2701  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__367  |      8|
|2702  |    mul_16ns_7ns_22_1_1_U1728                                           |myhls_mul_16ns_7ns_22_1_1_1931                                                                                          |     32|
|2703  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1349   |      8|
|2704  |    mul_16ns_7ns_22_1_1_U1736                                           |myhls_mul_16ns_7ns_22_1_1_1932                                                                                          |     59|
|2705  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1732   |      8|
|2706  |    mul_16ns_7ns_22_1_1_U1757                                           |myhls_mul_16ns_7ns_22_1_1_1933                                                                                          |     34|
|2707  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1906   |      8|
|2708  |    mul_16ns_7ns_22_1_1_U1760                                           |myhls_mul_16ns_7ns_22_1_1_1934                                                                                          |     80|
|2709  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1386   |      8|
|2710  |    mul_16ns_7ns_22_1_1_U1765                                           |myhls_mul_16ns_7ns_22_1_1_1935                                                                                          |     32|
|2711  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__160  |      8|
|2712  |    mul_16ns_7ns_22_1_1_U1767                                           |myhls_mul_16ns_7ns_22_1_1_1936                                                                                          |      8|
|2713  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1613   |      8|
|2714  |    mul_16ns_7ns_22_1_1_U1779                                           |myhls_mul_16ns_7ns_22_1_1_1937                                                                                          |     25|
|2715  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__491    |      8|
|2716  |    mul_16ns_7ns_22_1_1_U1783                                           |myhls_mul_16ns_7ns_22_1_1_1938                                                                                          |     55|
|2717  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1134   |      8|
|2718  |    mul_16ns_7ns_22_1_1_U1784                                           |myhls_mul_16ns_7ns_22_1_1_1939                                                                                          |     34|
|2719  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1414   |      8|
|2720  |    mul_16ns_7ns_22_1_1_U1786                                           |myhls_mul_16ns_7ns_22_1_1_1940                                                                                          |     10|
|2721  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__236    |      8|
|2722  |    mul_16ns_7ns_22_1_1_U1790                                           |myhls_mul_16ns_7ns_22_1_1_1941                                                                                          |     11|
|2723  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1479   |      8|
|2724  |    mul_16ns_7ns_22_1_1_U1816                                           |myhls_mul_16ns_7ns_22_1_1_1942                                                                                          |      8|
|2725  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__140    |      8|
|2726  |    mul_16ns_7ns_22_1_1_U1826                                           |myhls_mul_16ns_7ns_22_1_1_1943                                                                                          |     81|
|2727  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__148    |      8|
|2728  |    mul_16ns_7ns_22_1_1_U1838                                           |myhls_mul_16ns_7ns_22_1_1_1944                                                                                          |     67|
|2729  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__2    |      8|
|2730  |    mul_16ns_7ns_22_1_1_U1841                                           |myhls_mul_16ns_7ns_22_1_1_1945                                                                                          |     55|
|2731  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1648   |      8|
|2732  |    mul_16ns_7ns_22_1_1_U1849                                           |myhls_mul_16ns_7ns_22_1_1_1946                                                                                          |     50|
|2733  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__988    |      8|
|2734  |    mul_16ns_7ns_22_1_1_U1887                                           |myhls_mul_16ns_7ns_22_1_1_1947                                                                                          |      8|
|2735  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__239    |      8|
|2736  |    mul_16ns_7ns_22_1_1_U1893                                           |myhls_mul_16ns_7ns_22_1_1_1948                                                                                          |     55|
|2737  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__160    |      8|
|2738  |    mul_16ns_7ns_22_1_1_U1912                                           |myhls_mul_16ns_7ns_22_1_1_1949                                                                                          |     81|
|2739  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1903   |      8|
|2740  |    mul_16ns_7ns_22_1_1_U1921                                           |myhls_mul_16ns_7ns_22_1_1_1950                                                                                          |      8|
|2741  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__130  |      8|
|2742  |    mul_16ns_7ns_22_1_1_U1926                                           |myhls_mul_16ns_7ns_22_1_1_1951                                                                                          |      8|
|2743  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__264  |      8|
|2744  |    mul_16ns_7ns_22_1_1_U1952                                           |myhls_mul_16ns_7ns_22_1_1_1952                                                                                          |     54|
|2745  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__470  |      8|
|2746  |    mul_16ns_7ns_22_1_1_U1965                                           |myhls_mul_16ns_7ns_22_1_1_1953                                                                                          |      8|
|2747  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__129    |      8|
|2748  |    mul_16ns_7ns_22_1_1_U1975                                           |myhls_mul_16ns_7ns_22_1_1_1954                                                                                          |     11|
|2749  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__224  |      8|
|2750  |    mul_16ns_7ns_22_1_1_U1980                                           |myhls_mul_16ns_7ns_22_1_1_1955                                                                                          |     49|
|2751  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1718   |      8|
|2752  |    mul_16ns_7ns_22_1_1_U1989                                           |myhls_mul_16ns_7ns_22_1_1_1956                                                                                          |     10|
|2753  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2116   |      8|
|2754  |    mul_16ns_7ns_22_1_1_U2002                                           |myhls_mul_16ns_7ns_22_1_1_1957                                                                                          |     85|
|2755  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1882   |      8|
|2756  |    mul_16ns_7ns_22_1_1_U2021                                           |myhls_mul_16ns_7ns_22_1_1_1958                                                                                          |     54|
|2757  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1849   |      8|
|2758  |    mul_16ns_7ns_22_1_1_U2029                                           |myhls_mul_16ns_7ns_22_1_1_1959                                                                                          |     56|
|2759  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1723   |      8|
|2760  |    mul_16ns_7ns_22_1_1_U2034                                           |myhls_mul_16ns_7ns_22_1_1_1960                                                                                          |      8|
|2761  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__428    |      8|
|2762  |    mul_16ns_7ns_22_1_1_U2064                                           |myhls_mul_16ns_7ns_22_1_1_1961                                                                                          |     33|
|2763  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__7    |      8|
|2764  |    mul_16ns_7ns_22_1_1_U2101                                           |myhls_mul_16ns_7ns_22_1_1_1962                                                                                          |     59|
|2765  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1730   |      8|
|2766  |    mul_16ns_7ns_22_1_1_U2125                                           |myhls_mul_16ns_7ns_22_1_1_1963                                                                                          |     63|
|2767  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__542  |      8|
|2768  |    mul_16ns_7ns_22_1_1_U2129                                           |myhls_mul_16ns_7ns_22_1_1_1964                                                                                          |      8|
|2769  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__66   |      8|
|2770  |    mul_16ns_7ns_22_1_1_U2138                                           |myhls_mul_16ns_7ns_22_1_1_1965                                                                                          |      8|
|2771  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__500    |      8|
|2772  |    mul_16ns_7ns_22_1_1_U2148                                           |myhls_mul_16ns_7ns_22_1_1_1966                                                                                          |      9|
|2773  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__958    |      8|
|2774  |    mul_16ns_7ns_22_1_1_U2152                                           |myhls_mul_16ns_7ns_22_1_1_1967                                                                                          |     36|
|2775  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__223    |      8|
|2776  |    mul_16ns_7ns_22_1_1_U2153                                           |myhls_mul_16ns_7ns_22_1_1_1968                                                                                          |      8|
|2777  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1467   |      8|
|2778  |    mul_16ns_7ns_22_1_1_U2166                                           |myhls_mul_16ns_7ns_22_1_1_1969                                                                                          |      8|
|2779  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1638   |      8|
|2780  |    mul_16ns_7ns_22_1_1_U2182                                           |myhls_mul_16ns_7ns_22_1_1_1970                                                                                          |     57|
|2781  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__625    |      8|
|2782  |    mul_16ns_7ns_22_1_1_U2183                                           |myhls_mul_16ns_7ns_22_1_1_1971                                                                                          |     57|
|2783  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__593    |      8|
|2784  |    mul_16ns_7ns_22_1_1_U2188                                           |myhls_mul_16ns_7ns_22_1_1_1972                                                                                          |     62|
|2785  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1920   |      8|
|2786  |    mul_16ns_7ns_22_1_1_U2189                                           |myhls_mul_16ns_7ns_22_1_1_1973                                                                                          |      8|
|2787  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2080   |      8|
|2788  |    mul_16ns_7ns_22_1_1_U2226                                           |myhls_mul_16ns_7ns_22_1_1_1974                                                                                          |     61|
|2789  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1083   |      8|
|2790  |    mul_16ns_7ns_22_1_1_U2227                                           |myhls_mul_16ns_7ns_22_1_1_1975                                                                                          |     36|
|2791  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2089   |      8|
|2792  |    mul_16ns_7ns_22_1_1_U2232                                           |myhls_mul_16ns_7ns_22_1_1_1976                                                                                          |     60|
|2793  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__475  |      8|
|2794  |    mul_16ns_7ns_22_1_1_U2271                                           |myhls_mul_16ns_7ns_22_1_1_1977                                                                                          |      8|
|2795  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1263   |      8|
|2796  |    mul_16ns_7ns_22_1_1_U2291                                           |myhls_mul_16ns_7ns_22_1_1_1978                                                                                          |     72|
|2797  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__961    |      8|
|2798  |    mul_16ns_7ns_22_1_1_U2299                                           |myhls_mul_16ns_7ns_22_1_1_1979                                                                                          |      8|
|2799  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__477    |      8|
|2800  |    mul_16ns_7ns_22_1_1_U2320                                           |myhls_mul_16ns_7ns_22_1_1_1980                                                                                          |      8|
|2801  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__449  |      8|
|2802  |    mul_16ns_7ns_22_1_1_U2388                                           |myhls_mul_16ns_7ns_22_1_1_1981                                                                                          |     57|
|2803  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1522   |      8|
|2804  |    mul_16ns_7ns_22_1_1_U2398                                           |myhls_mul_16ns_7ns_22_1_1_1982                                                                                          |      8|
|2805  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__494    |      8|
|2806  |    mul_16ns_7ns_22_1_1_U2409                                           |myhls_mul_16ns_7ns_22_1_1_1983                                                                                          |     71|
|2807  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1558   |      8|
|2808  |    mul_16ns_7ns_22_1_1_U2423                                           |myhls_mul_16ns_7ns_22_1_1_1984                                                                                          |      8|
|2809  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1186   |      8|
|2810  |    mul_16ns_7ns_22_1_1_U2438                                           |myhls_mul_16ns_7ns_22_1_1_1985                                                                                          |      8|
|2811  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__759    |      8|
|2812  |    mul_16ns_7ns_22_1_1_U2445                                           |myhls_mul_16ns_7ns_22_1_1_1986                                                                                          |      8|
|2813  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1362   |      8|
|2814  |    mul_16ns_7ns_22_1_1_U2446                                           |myhls_mul_16ns_7ns_22_1_1_1987                                                                                          |      8|
|2815  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1248   |      8|
|2816  |    mul_16ns_7ns_22_1_1_U2465                                           |myhls_mul_16ns_7ns_22_1_1_1988                                                                                          |      8|
|2817  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1675   |      8|
|2818  |    mul_16ns_7ns_22_1_1_U2519                                           |myhls_mul_16ns_7ns_22_1_1_1989                                                                                          |     53|
|2819  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1037   |      8|
|2820  |    mul_16ns_7ns_22_1_1_U2555                                           |myhls_mul_16ns_7ns_22_1_1_1990                                                                                          |     33|
|2821  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__325  |      8|
|2822  |    mul_16ns_7ns_22_1_1_U2569                                           |myhls_mul_16ns_7ns_22_1_1_1991                                                                                          |     45|
|2823  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__428  |      8|
|2824  |    mul_16ns_7ns_22_1_1_U2597                                           |myhls_mul_16ns_7ns_22_1_1_1992                                                                                          |     84|
|2825  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1228   |      8|
|2826  |    mul_16ns_7ns_22_1_1_U2601                                           |myhls_mul_16ns_7ns_22_1_1_1993                                                                                          |     70|
|2827  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__764    |      8|
|2828  |    mul_16ns_7ns_22_1_1_U2603                                           |myhls_mul_16ns_7ns_22_1_1_1994                                                                                          |     33|
|2829  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__444  |      8|
|2830  |    mul_16ns_7ns_22_1_1_U2618                                           |myhls_mul_16ns_7ns_22_1_1_1995                                                                                          |     13|
|2831  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1506   |      8|
|2832  |    mul_16ns_7ns_22_1_1_U2644                                           |myhls_mul_16ns_7ns_22_1_1_1996                                                                                          |     83|
|2833  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__398    |      8|
|2834  |    mul_16ns_7ns_22_1_1_U2653                                           |myhls_mul_16ns_7ns_22_1_1_1997                                                                                          |    103|
|2835  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__147  |      8|
|2836  |    mul_16ns_7ns_22_1_1_U2670                                           |myhls_mul_16ns_7ns_22_1_1_1998                                                                                          |     61|
|2837  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__666    |      8|
|2838  |    mul_16ns_7ns_22_1_1_U2688                                           |myhls_mul_16ns_7ns_22_1_1_1999                                                                                          |      8|
|2839  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__367    |      8|
|2840  |    mul_16ns_7ns_22_1_1_U2703                                           |myhls_mul_16ns_7ns_22_1_1_2000                                                                                          |      8|
|2841  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__99   |      8|
|2842  |    mul_16ns_7ns_22_1_1_U2725                                           |myhls_mul_16ns_7ns_22_1_1_2001                                                                                          |      8|
|2843  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__272    |      8|
|2844  |    mul_16ns_7ns_22_1_1_U2730                                           |myhls_mul_16ns_7ns_22_1_1_2002                                                                                          |      8|
|2845  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1439   |      8|
|2846  |    mul_16ns_7ns_22_1_1_U2731                                           |myhls_mul_16ns_7ns_22_1_1_2003                                                                                          |     61|
|2847  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__49   |      8|
|2848  |    mul_16ns_7ns_22_1_1_U2743                                           |myhls_mul_16ns_7ns_22_1_1_2004                                                                                          |     37|
|2849  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__29     |      8|
|2850  |    mul_16ns_7ns_22_1_1_U2745                                           |myhls_mul_16ns_7ns_22_1_1_2005                                                                                          |     46|
|2851  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__189  |      8|
|2852  |    mul_16ns_7ns_22_1_1_U2753                                           |myhls_mul_16ns_7ns_22_1_1_2006                                                                                          |     11|
|2853  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__837    |      8|
|2854  |    mul_16ns_7ns_22_1_1_U2770                                           |myhls_mul_16ns_7ns_22_1_1_2007                                                                                          |     50|
|2855  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1046   |      8|
|2856  |    mul_16ns_7ns_22_1_1_U2780                                           |myhls_mul_16ns_7ns_22_1_1_2008                                                                                          |      8|
|2857  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__407    |      8|
|2858  |    mul_16ns_7ns_22_1_1_U2787                                           |myhls_mul_16ns_7ns_22_1_1_2009                                                                                          |     14|
|2859  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__477  |      8|
|2860  |    mul_16ns_7ns_22_1_1_U2799                                           |myhls_mul_16ns_7ns_22_1_1_2010                                                                                          |      8|
|2861  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__163    |      8|
|2862  |    mul_16ns_7ns_22_1_1_U2808                                           |myhls_mul_16ns_7ns_22_1_1_2011                                                                                          |     10|
|2863  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1156   |      8|
|2864  |    mul_16ns_7ns_22_1_1_U2814                                           |myhls_mul_16ns_7ns_22_1_1_2012                                                                                          |     59|
|2865  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1357   |      8|
|2866  |    mul_16ns_7ns_22_1_1_U2817                                           |myhls_mul_16ns_7ns_22_1_1_2013                                                                                          |     11|
|2867  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__263  |      8|
|2868  |    mul_16ns_7ns_22_1_1_U2828                                           |myhls_mul_16ns_7ns_22_1_1_2014                                                                                          |      8|
|2869  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__284    |      8|
|2870  |    mul_16ns_7ns_22_1_1_U2831                                           |myhls_mul_16ns_7ns_22_1_1_2015                                                                                          |     54|
|2871  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__902    |      8|
|2872  |    mul_16ns_7ns_22_1_1_U2859                                           |myhls_mul_16ns_7ns_22_1_1_2016                                                                                          |     10|
|2873  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1848   |      8|
|2874  |    mul_16ns_7ns_22_1_1_U2865                                           |myhls_mul_16ns_7ns_22_1_1_2017                                                                                          |     55|
|2875  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__591    |      8|
|2876  |    mul_16ns_7ns_22_1_1_U2895                                           |myhls_mul_16ns_7ns_22_1_1_2018                                                                                          |     35|
|2877  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__353    |      8|
|2878  |    mul_16ns_7ns_22_1_1_U2937                                           |myhls_mul_16ns_7ns_22_1_1_2019                                                                                          |     14|
|2879  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1086   |      8|
|2880  |    mul_16ns_7ns_22_1_1_U2939                                           |myhls_mul_16ns_7ns_22_1_1_2020                                                                                          |     70|
|2881  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__161  |      8|
|2882  |    mul_16ns_7ns_22_1_1_U2942                                           |myhls_mul_16ns_7ns_22_1_1_2021                                                                                          |      8|
|2883  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__397    |      8|
|2884  |    mul_16ns_7ns_22_1_1_U2945                                           |myhls_mul_16ns_7ns_22_1_1_2022                                                                                          |     69|
|2885  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1843   |      8|
|2886  |    mul_16ns_7ns_22_1_1_U2978                                           |myhls_mul_16ns_7ns_22_1_1_2023                                                                                          |     70|
|2887  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1798   |      8|
|2888  |    mul_16ns_7ns_22_1_1_U2985                                           |myhls_mul_16ns_7ns_22_1_1_2024                                                                                          |     65|
|2889  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1622   |      8|
|2890  |    mul_16ns_7ns_22_1_1_U2990                                           |myhls_mul_16ns_7ns_22_1_1_2025                                                                                          |     72|
|2891  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1697   |      8|
|2892  |    mul_16ns_7ns_22_1_1_U3003                                           |myhls_mul_16ns_7ns_22_1_1_2026                                                                                          |     11|
|2893  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__818    |      8|
|2894  |    mul_16ns_7ns_22_1_1_U3007                                           |myhls_mul_16ns_7ns_22_1_1_2027                                                                                          |      8|
|2895  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1912   |      8|
|2896  |    mul_16ns_7ns_22_1_1_U3011                                           |myhls_mul_16ns_7ns_22_1_1_2028                                                                                          |      9|
|2897  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__176    |      8|
|2898  |    mul_16ns_7ns_22_1_1_U3022                                           |myhls_mul_16ns_7ns_22_1_1_2029                                                                                          |     32|
|2899  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1015   |      8|
|2900  |    mul_16ns_7ns_22_1_1_U3069                                           |myhls_mul_16ns_7ns_22_1_1_2030                                                                                          |      8|
|2901  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2110   |      8|
|2902  |    mul_16ns_7ns_22_1_1_U3092                                           |myhls_mul_16ns_7ns_22_1_1_2031                                                                                          |     61|
|2903  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1748   |      8|
|2904  |    mul_16ns_7ns_22_1_1_U3115                                           |myhls_mul_16ns_7ns_22_1_1_2032                                                                                          |     33|
|2905  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1646   |      8|
|2906  |    mul_16ns_7ns_22_1_1_U3135                                           |myhls_mul_16ns_7ns_22_1_1_2033                                                                                          |      8|
|2907  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__918    |      8|
|2908  |    mul_16ns_7ns_22_1_1_U3143                                           |myhls_mul_16ns_7ns_22_1_1_2034                                                                                          |     55|
|2909  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__692    |      8|
|2910  |    mul_16ns_7ns_22_1_1_U3149                                           |myhls_mul_16ns_7ns_22_1_1_2035                                                                                          |      8|
|2911  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1544   |      8|
|2912  |    mul_16ns_7ns_22_1_1_U491                                            |myhls_mul_16ns_7ns_22_1_1_2036                                                                                          |     14|
|2913  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1576   |      8|
|2914  |    mul_16ns_7ns_22_1_1_U492                                            |myhls_mul_16ns_7ns_22_1_1_2037                                                                                          |      8|
|2915  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__501  |      8|
|2916  |    mul_16ns_7ns_22_1_1_U493                                            |myhls_mul_16ns_7ns_22_1_1_2038                                                                                          |      8|
|2917  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1138   |      8|
|2918  |    mul_16ns_7ns_22_1_1_U496                                            |myhls_mul_16ns_7ns_22_1_1_2039                                                                                          |     76|
|2919  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1122   |      8|
|2920  |    mul_16ns_7ns_22_1_1_U502                                            |myhls_mul_16ns_7ns_22_1_1_2040                                                                                          |     54|
|2921  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1573   |      8|
|2922  |    mul_16ns_7ns_22_1_1_U530                                            |myhls_mul_16ns_7ns_22_1_1_2041                                                                                          |     41|
|2923  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__493  |      8|
|2924  |    mul_16ns_7ns_22_1_1_U541                                            |myhls_mul_16ns_7ns_22_1_1_2042                                                                                          |     10|
|2925  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1724   |      8|
|2926  |    mul_16ns_7ns_22_1_1_U543                                            |myhls_mul_16ns_7ns_22_1_1_2043                                                                                          |      8|
|2927  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__8    |      8|
|2928  |    mul_16ns_7ns_22_1_1_U563                                            |myhls_mul_16ns_7ns_22_1_1_2044                                                                                          |     55|
|2929  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__384  |      8|
|2930  |    mul_16ns_7ns_22_1_1_U579                                            |myhls_mul_16ns_7ns_22_1_1_2045                                                                                          |      8|
|2931  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__281  |      8|
|2932  |    mul_16ns_7ns_22_1_1_U591                                            |myhls_mul_16ns_7ns_22_1_1_2046                                                                                          |     10|
|2933  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__894    |      8|
|2934  |    mul_16ns_7ns_22_1_1_U599                                            |myhls_mul_16ns_7ns_22_1_1_2047                                                                                          |      8|
|2935  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__465    |      8|
|2936  |    mul_16ns_7ns_22_1_1_U604                                            |myhls_mul_16ns_7ns_22_1_1_2048                                                                                          |     64|
|2937  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1277   |      8|
|2938  |    mul_16ns_7ns_22_1_1_U610                                            |myhls_mul_16ns_7ns_22_1_1_2049                                                                                          |     27|
|2939  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2093   |      8|
|2940  |    mul_16ns_7ns_22_1_1_U614                                            |myhls_mul_16ns_7ns_22_1_1_2050                                                                                          |     51|
|2941  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__393  |      8|
|2942  |    mul_16ns_7ns_22_1_1_U616                                            |myhls_mul_16ns_7ns_22_1_1_2051                                                                                          |     83|
|2943  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1865   |      8|
|2944  |    mul_16ns_7ns_22_1_1_U620                                            |myhls_mul_16ns_7ns_22_1_1_2052                                                                                          |      8|
|2945  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__308  |      8|
|2946  |    mul_16ns_7ns_22_1_1_U621                                            |myhls_mul_16ns_7ns_22_1_1_2053                                                                                          |     30|
|2947  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1741   |      8|
|2948  |    mul_16ns_7ns_22_1_1_U624                                            |myhls_mul_16ns_7ns_22_1_1_2054                                                                                          |     73|
|2949  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__476  |      8|
|2950  |    mul_16ns_7ns_22_1_1_U627                                            |myhls_mul_16ns_7ns_22_1_1_2055                                                                                          |     33|
|2951  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__98   |      8|
|2952  |    mul_16ns_7ns_22_1_1_U633                                            |myhls_mul_16ns_7ns_22_1_1_2056                                                                                          |     33|
|2953  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__61     |      8|
|2954  |    mul_16ns_7ns_22_1_1_U640                                            |myhls_mul_16ns_7ns_22_1_1_2057                                                                                          |     35|
|2955  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1470   |      8|
|2956  |    mul_16ns_7ns_22_1_1_U645                                            |myhls_mul_16ns_7ns_22_1_1_2058                                                                                          |    154|
|2957  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1118   |      8|
|2958  |    mul_16ns_7ns_22_1_1_U660                                            |myhls_mul_16ns_7ns_22_1_1_2059                                                                                          |     12|
|2959  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1990   |      8|
|2960  |    mul_16ns_7ns_22_1_1_U663                                            |myhls_mul_16ns_7ns_22_1_1_2060                                                                                          |      8|
|2961  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__970    |      8|
|2962  |    mul_16ns_7ns_22_1_1_U671                                            |myhls_mul_16ns_7ns_22_1_1_2061                                                                                          |      8|
|2963  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__809    |      8|
|2964  |    mul_16ns_7ns_22_1_1_U684                                            |myhls_mul_16ns_7ns_22_1_1_2062                                                                                          |     27|
|2965  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__446    |      8|
|2966  |    mul_16ns_7ns_22_1_1_U690                                            |myhls_mul_16ns_7ns_22_1_1_2063                                                                                          |     33|
|2967  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__846    |      8|
|2968  |    mul_16ns_7ns_22_1_1_U707                                            |myhls_mul_16ns_7ns_22_1_1_2064                                                                                          |      8|
|2969  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__59     |      8|
|2970  |    mul_16ns_7ns_22_1_1_U717                                            |myhls_mul_16ns_7ns_22_1_1_2065                                                                                          |     11|
|2971  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__954    |      8|
|2972  |    mul_16ns_7ns_22_1_1_U723                                            |myhls_mul_16ns_7ns_22_1_1_2066                                                                                          |     49|
|2973  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1529   |      8|
|2974  |    mul_16ns_7ns_22_1_1_U732                                            |myhls_mul_16ns_7ns_22_1_1_2067                                                                                          |     32|
|2975  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__557    |      8|
|2976  |    mul_16ns_7ns_22_1_1_U742                                            |myhls_mul_16ns_7ns_22_1_1_2068                                                                                          |     33|
|2977  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__714    |      8|
|2978  |    mul_16ns_7ns_22_1_1_U746                                            |myhls_mul_16ns_7ns_22_1_1_2069                                                                                          |     30|
|2979  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1152   |      8|
|2980  |    mul_16ns_7ns_22_1_1_U755                                            |myhls_mul_16ns_7ns_22_1_1_2070                                                                                          |      8|
|2981  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__680    |      8|
|2982  |    mul_16ns_7ns_22_1_1_U766                                            |myhls_mul_16ns_7ns_22_1_1_2071                                                                                          |     35|
|2983  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__135  |      8|
|2984  |    mul_16ns_7ns_22_1_1_U779                                            |myhls_mul_16ns_7ns_22_1_1_2072                                                                                          |      8|
|2985  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__956    |      8|
|2986  |    mul_16ns_7ns_22_1_1_U782                                            |myhls_mul_16ns_7ns_22_1_1_2073                                                                                          |      8|
|2987  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__195  |      8|
|2988  |    mul_16ns_7ns_22_1_1_U826                                            |myhls_mul_16ns_7ns_22_1_1_2074                                                                                          |     11|
|2989  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1744   |      8|
|2990  |    mul_16ns_7ns_22_1_1_U840                                            |myhls_mul_16ns_7ns_22_1_1_2075                                                                                          |     80|
|2991  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__28     |      8|
|2992  |    mul_16ns_7ns_22_1_1_U850                                            |myhls_mul_16ns_7ns_22_1_1_2076                                                                                          |     11|
|2993  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__741    |      8|
|2994  |    mul_16ns_7ns_22_1_1_U868                                            |myhls_mul_16ns_7ns_22_1_1_2077                                                                                          |      8|
|2995  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__145  |      8|
|2996  |    mul_16ns_7ns_22_1_1_U869                                            |myhls_mul_16ns_7ns_22_1_1_2078                                                                                          |      8|
|2997  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1709   |      8|
|2998  |    mul_16ns_7ns_22_1_1_U871                                            |myhls_mul_16ns_7ns_22_1_1_2079                                                                                          |     11|
|2999  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__3    |      8|
|3000  |    mul_16ns_7ns_22_1_1_U875                                            |myhls_mul_16ns_7ns_22_1_1_2080                                                                                          |     33|
|3001  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2068   |      8|
|3002  |    mul_16ns_7ns_22_1_1_U884                                            |myhls_mul_16ns_7ns_22_1_1_2081                                                                                          |     55|
|3003  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__559    |      8|
|3004  |    mul_16ns_7ns_22_1_1_U890                                            |myhls_mul_16ns_7ns_22_1_1_2082                                                                                          |     33|
|3005  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1179   |      8|
|3006  |    mul_16ns_7ns_22_1_1_U913                                            |myhls_mul_16ns_7ns_22_1_1_2083                                                                                          |      8|
|3007  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1317   |      8|
|3008  |    mul_16ns_7ns_22_1_1_U930                                            |myhls_mul_16ns_7ns_22_1_1_2084                                                                                          |     34|
|3009  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1381   |      8|
|3010  |    mul_16ns_7ns_22_1_1_U953                                            |myhls_mul_16ns_7ns_22_1_1_2085                                                                                          |      8|
|3011  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__170  |      8|
|3012  |    mul_16ns_7ns_22_1_1_U961                                            |myhls_mul_16ns_7ns_22_1_1_2086                                                                                          |     14|
|3013  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__609    |      8|
|3014  |    mul_16ns_7s_23_1_1_U1003                                            |myhls_mul_16ns_7s_23_1_1                                                                                                |     36|
|3015  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__241    |      8|
|3016  |    mul_16ns_7s_23_1_1_U1010                                            |myhls_mul_16ns_7s_23_1_1_2087                                                                                           |     71|
|3017  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__45   |      8|
|3018  |    mul_16ns_7s_23_1_1_U1015                                            |myhls_mul_16ns_7s_23_1_1_2088                                                                                           |     59|
|3019  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1513   |      8|
|3020  |    mul_16ns_7s_23_1_1_U1023                                            |myhls_mul_16ns_7s_23_1_1_2089                                                                                           |     32|
|3021  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__992    |      8|
|3022  |    mul_16ns_7s_23_1_1_U1039                                            |myhls_mul_16ns_7s_23_1_1_2090                                                                                           |     35|
|3023  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__204  |      8|
|3024  |    mul_16ns_7s_23_1_1_U1040                                            |myhls_mul_16ns_7s_23_1_1_2091                                                                                           |      8|
|3025  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1181   |      8|
|3026  |    mul_16ns_7s_23_1_1_U1041                                            |myhls_mul_16ns_7s_23_1_1_2092                                                                                           |     35|
|3027  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__510  |      8|
|3028  |    mul_16ns_7s_23_1_1_U1042                                            |myhls_mul_16ns_7s_23_1_1_2093                                                                                           |      8|
|3029  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__405  |      8|
|3030  |    mul_16ns_7s_23_1_1_U1066                                            |myhls_mul_16ns_7s_23_1_1_2094                                                                                           |     33|
|3031  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__340  |      8|
|3032  |    mul_16ns_7s_23_1_1_U1070                                            |myhls_mul_16ns_7s_23_1_1_2095                                                                                           |     13|
|3033  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1601   |      8|
|3034  |    mul_16ns_7s_23_1_1_U1098                                            |myhls_mul_16ns_7s_23_1_1_2096                                                                                           |     61|
|3035  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__651    |      8|
|3036  |    mul_16ns_7s_23_1_1_U1113                                            |myhls_mul_16ns_7s_23_1_1_2097                                                                                           |      8|
|3037  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1640   |      8|
|3038  |    mul_16ns_7s_23_1_1_U1129                                            |myhls_mul_16ns_7s_23_1_1_2098                                                                                           |     52|
|3039  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1033   |      8|
|3040  |    mul_16ns_7s_23_1_1_U1150                                            |myhls_mul_16ns_7s_23_1_1_2099                                                                                           |     37|
|3041  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__585    |      8|
|3042  |    mul_16ns_7s_23_1_1_U1151                                            |myhls_mul_16ns_7s_23_1_1_2100                                                                                           |     12|
|3043  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__399    |      8|
|3044  |    mul_16ns_7s_23_1_1_U1152                                            |myhls_mul_16ns_7s_23_1_1_2101                                                                                           |      8|
|3045  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2122   |      8|
|3046  |    mul_16ns_7s_23_1_1_U1157                                            |myhls_mul_16ns_7s_23_1_1_2102                                                                                           |     33|
|3047  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1886   |      8|
|3048  |    mul_16ns_7s_23_1_1_U1160                                            |myhls_mul_16ns_7s_23_1_1_2103                                                                                           |      8|
|3049  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2063   |      8|
|3050  |    mul_16ns_7s_23_1_1_U1181                                            |myhls_mul_16ns_7s_23_1_1_2104                                                                                           |     59|
|3051  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__977    |      8|
|3052  |    mul_16ns_7s_23_1_1_U1183                                            |myhls_mul_16ns_7s_23_1_1_2105                                                                                           |      9|
|3053  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__166    |      8|
|3054  |    mul_16ns_7s_23_1_1_U1184                                            |myhls_mul_16ns_7s_23_1_1_2106                                                                                           |     90|
|3055  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2001   |      8|
|3056  |    mul_16ns_7s_23_1_1_U1185                                            |myhls_mul_16ns_7s_23_1_1_2107                                                                                           |      8|
|3057  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__574    |      8|
|3058  |    mul_16ns_7s_23_1_1_U1199                                            |myhls_mul_16ns_7s_23_1_1_2108                                                                                           |     58|
|3059  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1213   |      8|
|3060  |    mul_16ns_7s_23_1_1_U1203                                            |myhls_mul_16ns_7s_23_1_1_2109                                                                                           |     52|
|3061  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__271    |      8|
|3062  |    mul_16ns_7s_23_1_1_U1231                                            |myhls_mul_16ns_7s_23_1_1_2110                                                                                           |     55|
|3063  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1743   |      8|
|3064  |    mul_16ns_7s_23_1_1_U1232                                            |myhls_mul_16ns_7s_23_1_1_2111                                                                                           |     35|
|3065  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__331    |      8|
|3066  |    mul_16ns_7s_23_1_1_U1260                                            |myhls_mul_16ns_7s_23_1_1_2112                                                                                           |     33|
|3067  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__513  |      8|
|3068  |    mul_16ns_7s_23_1_1_U1268                                            |myhls_mul_16ns_7s_23_1_1_2113                                                                                           |     33|
|3069  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1998   |      8|
|3070  |    mul_16ns_7s_23_1_1_U1281                                            |myhls_mul_16ns_7s_23_1_1_2114                                                                                           |     11|
|3071  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__669    |      8|
|3072  |    mul_16ns_7s_23_1_1_U1285                                            |myhls_mul_16ns_7s_23_1_1_2115                                                                                           |     31|
|3073  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__110  |      8|
|3074  |    mul_16ns_7s_23_1_1_U1287                                            |myhls_mul_16ns_7s_23_1_1_2116                                                                                           |      8|
|3075  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__43     |      8|
|3076  |    mul_16ns_7s_23_1_1_U1294                                            |myhls_mul_16ns_7s_23_1_1_2117                                                                                           |     11|
|3077  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1629   |      8|
|3078  |    mul_16ns_7s_23_1_1_U1313                                            |myhls_mul_16ns_7s_23_1_1_2118                                                                                           |     12|
|3079  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1417   |      8|
|3080  |    mul_16ns_7s_23_1_1_U1334                                            |myhls_mul_16ns_7s_23_1_1_2119                                                                                           |     59|
|3081  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1683   |      8|
|3082  |    mul_16ns_7s_23_1_1_U1338                                            |myhls_mul_16ns_7s_23_1_1_2120                                                                                           |     53|
|3083  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1484   |      8|
|3084  |    mul_16ns_7s_23_1_1_U1346                                            |myhls_mul_16ns_7s_23_1_1_2121                                                                                           |      8|
|3085  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__149  |      8|
|3086  |    mul_16ns_7s_23_1_1_U1348                                            |myhls_mul_16ns_7s_23_1_1_2122                                                                                           |     58|
|3087  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2118   |      8|
|3088  |    mul_16ns_7s_23_1_1_U1349                                            |myhls_mul_16ns_7s_23_1_1_2123                                                                                           |      8|
|3089  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1206   |      8|
|3090  |    mul_16ns_7s_23_1_1_U1350                                            |myhls_mul_16ns_7s_23_1_1_2124                                                                                           |     10|
|3091  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__499  |      8|
|3092  |    mul_16ns_7s_23_1_1_U1361                                            |myhls_mul_16ns_7s_23_1_1_2125                                                                                           |      8|
|3093  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1395   |      8|
|3094  |    mul_16ns_7s_23_1_1_U1366                                            |myhls_mul_16ns_7s_23_1_1_2126                                                                                           |     33|
|3095  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__202    |      8|
|3096  |    mul_16ns_7s_23_1_1_U1372                                            |myhls_mul_16ns_7s_23_1_1_2127                                                                                           |     61|
|3097  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1413   |      8|
|3098  |    mul_16ns_7s_23_1_1_U1381                                            |myhls_mul_16ns_7s_23_1_1_2128                                                                                           |     89|
|3099  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__545    |      8|
|3100  |    mul_16ns_7s_23_1_1_U1383                                            |myhls_mul_16ns_7s_23_1_1_2129                                                                                           |      9|
|3101  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__117  |      8|
|3102  |    mul_16ns_7s_23_1_1_U1403                                            |myhls_mul_16ns_7s_23_1_1_2130                                                                                           |     60|
|3103  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1390   |      8|
|3104  |    mul_16ns_7s_23_1_1_U1423                                            |myhls_mul_16ns_7s_23_1_1_2131                                                                                           |     56|
|3105  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__486  |      8|
|3106  |    mul_16ns_7s_23_1_1_U1426                                            |myhls_mul_16ns_7s_23_1_1_2132                                                                                           |     61|
|3107  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__950    |      8|
|3108  |    mul_16ns_7s_23_1_1_U1429                                            |myhls_mul_16ns_7s_23_1_1_2133                                                                                           |     15|
|3109  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1905   |      8|
|3110  |    mul_16ns_7s_23_1_1_U1436                                            |myhls_mul_16ns_7s_23_1_1_2134                                                                                           |    126|
|3111  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__786    |      8|
|3112  |    mul_16ns_7s_23_1_1_U1448                                            |myhls_mul_16ns_7s_23_1_1_2135                                                                                           |     36|
|3113  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__406    |      8|
|3114  |    mul_16ns_7s_23_1_1_U1454                                            |myhls_mul_16ns_7s_23_1_1_2136                                                                                           |      8|
|3115  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1772   |      8|
|3116  |    mul_16ns_7s_23_1_1_U1458                                            |myhls_mul_16ns_7s_23_1_1_2137                                                                                           |     11|
|3117  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__404  |      8|
|3118  |    mul_16ns_7s_23_1_1_U1462                                            |myhls_mul_16ns_7s_23_1_1_2138                                                                                           |      8|
|3119  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1125   |      8|
|3120  |    mul_16ns_7s_23_1_1_U1467                                            |myhls_mul_16ns_7s_23_1_1_2139                                                                                           |     35|
|3121  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__419    |      8|
|3122  |    mul_16ns_7s_23_1_1_U1488                                            |myhls_mul_16ns_7s_23_1_1_2140                                                                                           |     61|
|3123  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__482  |      8|
|3124  |    mul_16ns_7s_23_1_1_U1514                                            |myhls_mul_16ns_7s_23_1_1_2141                                                                                           |     31|
|3125  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2163   |      8|
|3126  |    mul_16ns_7s_23_1_1_U1518                                            |myhls_mul_16ns_7s_23_1_1_2142                                                                                           |      8|
|3127  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1503   |      8|
|3128  |    mul_16ns_7s_23_1_1_U1546                                            |myhls_mul_16ns_7s_23_1_1_2143                                                                                           |     57|
|3129  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1971   |      8|
|3130  |    mul_16ns_7s_23_1_1_U1550                                            |myhls_mul_16ns_7s_23_1_1_2144                                                                                           |     61|
|3131  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1222   |      8|
|3132  |    mul_16ns_7s_23_1_1_U1555                                            |myhls_mul_16ns_7s_23_1_1_2145                                                                                           |     33|
|3133  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__742    |      8|
|3134  |    mul_16ns_7s_23_1_1_U1559                                            |myhls_mul_16ns_7s_23_1_1_2146                                                                                           |     10|
|3135  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1545   |      8|
|3136  |    mul_16ns_7s_23_1_1_U1560                                            |myhls_mul_16ns_7s_23_1_1_2147                                                                                           |      8|
|3137  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1801   |      8|
|3138  |    mul_16ns_7s_23_1_1_U1575                                            |myhls_mul_16ns_7s_23_1_1_2148                                                                                           |      8|
|3139  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1844   |      8|
|3140  |    mul_16ns_7s_23_1_1_U1586                                            |myhls_mul_16ns_7s_23_1_1_2149                                                                                           |     44|
|3141  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2112   |      8|
|3142  |    mul_16ns_7s_23_1_1_U1599                                            |myhls_mul_16ns_7s_23_1_1_2150                                                                                           |      8|
|3143  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1594   |      8|
|3144  |    mul_16ns_7s_23_1_1_U1611                                            |myhls_mul_16ns_7s_23_1_1_2151                                                                                           |     59|
|3145  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__144  |      8|
|3146  |    mul_16ns_7s_23_1_1_U1619                                            |myhls_mul_16ns_7s_23_1_1_2152                                                                                           |     56|
|3147  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__688    |      8|
|3148  |    mul_16ns_7s_23_1_1_U1620                                            |myhls_mul_16ns_7s_23_1_1_2153                                                                                           |    105|
|3149  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1824   |      8|
|3150  |    mul_16ns_7s_23_1_1_U1621                                            |myhls_mul_16ns_7s_23_1_1_2154                                                                                           |     48|
|3151  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__474  |      8|
|3152  |    mul_16ns_7s_23_1_1_U1622                                            |myhls_mul_16ns_7s_23_1_1_2155                                                                                           |      8|
|3153  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__241  |      8|
|3154  |    mul_16ns_7s_23_1_1_U1641                                            |myhls_mul_16ns_7s_23_1_1_2156                                                                                           |     10|
|3155  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1002   |      8|
|3156  |    mul_16ns_7s_23_1_1_U1652                                            |myhls_mul_16ns_7s_23_1_1_2157                                                                                           |     35|
|3157  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2076   |      8|
|3158  |    mul_16ns_7s_23_1_1_U1672                                            |myhls_mul_16ns_7s_23_1_1_2158                                                                                           |     11|
|3159  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1389   |      8|
|3160  |    mul_16ns_7s_23_1_1_U1673                                            |myhls_mul_16ns_7s_23_1_1_2159                                                                                           |     31|
|3161  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__237  |      8|
|3162  |    mul_16ns_7s_23_1_1_U1675                                            |myhls_mul_16ns_7s_23_1_1_2160                                                                                           |      8|
|3163  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__721    |      8|
|3164  |    mul_16ns_7s_23_1_1_U1706                                            |myhls_mul_16ns_7s_23_1_1_2161                                                                                           |     35|
|3165  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1837   |      8|
|3166  |    mul_16ns_7s_23_1_1_U1717                                            |myhls_mul_16ns_7s_23_1_1_2162                                                                                           |     59|
|3167  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1805   |      8|
|3168  |    mul_16ns_7s_23_1_1_U1724                                            |myhls_mul_16ns_7s_23_1_1_2163                                                                                           |     11|
|3169  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__547    |      8|
|3170  |    mul_16ns_7s_23_1_1_U1729                                            |myhls_mul_16ns_7s_23_1_1_2164                                                                                           |      8|
|3171  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__137  |      8|
|3172  |    mul_16ns_7s_23_1_1_U1730                                            |myhls_mul_16ns_7s_23_1_1_2165                                                                                           |     32|
|3173  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__259    |      8|
|3174  |    mul_16ns_7s_23_1_1_U1746                                            |myhls_mul_16ns_7s_23_1_1_2166                                                                                           |      8|
|3175  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1819   |      8|
|3176  |    mul_16ns_7s_23_1_1_U1758                                            |myhls_mul_16ns_7s_23_1_1_2167                                                                                           |      8|
|3177  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__287  |      8|
|3178  |    mul_16ns_7s_23_1_1_U1782                                            |myhls_mul_16ns_7s_23_1_1_2168                                                                                           |     30|
|3179  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1233   |      8|
|3180  |    mul_16ns_7s_23_1_1_U1793                                            |myhls_mul_16ns_7s_23_1_1_2169                                                                                           |     57|
|3181  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1860   |      8|
|3182  |    mul_16ns_7s_23_1_1_U1794                                            |myhls_mul_16ns_7s_23_1_1_2170                                                                                           |     35|
|3183  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2081   |      8|
|3184  |    mul_16ns_7s_23_1_1_U1800                                            |myhls_mul_16ns_7s_23_1_1_2171                                                                                           |     58|
|3185  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__191  |      8|
|3186  |    mul_16ns_7s_23_1_1_U1804                                            |myhls_mul_16ns_7s_23_1_1_2172                                                                                           |      8|
|3187  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1872   |      8|
|3188  |    mul_16ns_7s_23_1_1_U1827                                            |myhls_mul_16ns_7s_23_1_1_2173                                                                                           |      8|
|3189  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1392   |      8|
|3190  |    mul_16ns_7s_23_1_1_U1835                                            |myhls_mul_16ns_7s_23_1_1_2174                                                                                           |      8|
|3191  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1658   |      8|
|3192  |    mul_16ns_7s_23_1_1_U1846                                            |myhls_mul_16ns_7s_23_1_1_2175                                                                                           |     33|
|3193  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__914    |      8|
|3194  |    mul_16ns_7s_23_1_1_U1857                                            |myhls_mul_16ns_7s_23_1_1_2176                                                                                           |     34|
|3195  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__85     |      8|
|3196  |    mul_16ns_7s_23_1_1_U1858                                            |myhls_mul_16ns_7s_23_1_1_2177                                                                                           |     11|
|3197  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__783    |      8|
|3198  |    mul_16ns_7s_23_1_1_U1877                                            |myhls_mul_16ns_7s_23_1_1_2178                                                                                           |     38|
|3199  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1472   |      8|
|3200  |    mul_16ns_7s_23_1_1_U1880                                            |myhls_mul_16ns_7s_23_1_1_2179                                                                                           |     30|
|3201  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1474   |      8|
|3202  |    mul_16ns_7s_23_1_1_U1890                                            |myhls_mul_16ns_7s_23_1_1_2180                                                                                           |     11|
|3203  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__835    |      8|
|3204  |    mul_16ns_7s_23_1_1_U1898                                            |myhls_mul_16ns_7s_23_1_1_2181                                                                                           |     63|
|3205  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__62     |      8|
|3206  |    mul_16ns_7s_23_1_1_U1907                                            |myhls_mul_16ns_7s_23_1_1_2182                                                                                           |      8|
|3207  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2101   |      8|
|3208  |    mul_16ns_7s_23_1_1_U1909                                            |myhls_mul_16ns_7s_23_1_1_2183                                                                                           |     57|
|3209  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1269   |      8|
|3210  |    mul_16ns_7s_23_1_1_U1924                                            |myhls_mul_16ns_7s_23_1_1_2184                                                                                           |     59|
|3211  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1641   |      8|
|3212  |    mul_16ns_7s_23_1_1_U1934                                            |myhls_mul_16ns_7s_23_1_1_2185                                                                                           |      8|
|3213  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__546  |      8|
|3214  |    mul_16ns_7s_23_1_1_U1936                                            |myhls_mul_16ns_7s_23_1_1_2186                                                                                           |     33|
|3215  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2043   |      8|
|3216  |    mul_16ns_7s_23_1_1_U1941                                            |myhls_mul_16ns_7s_23_1_1_2187                                                                                           |     35|
|3217  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__364    |      8|
|3218  |    mul_16ns_7s_23_1_1_U1944                                            |myhls_mul_16ns_7s_23_1_1_2188                                                                                           |      8|
|3219  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1285   |      8|
|3220  |    mul_16ns_7s_23_1_1_U1974                                            |myhls_mul_16ns_7s_23_1_1_2189                                                                                           |     11|
|3221  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__926    |      8|
|3222  |    mul_16ns_7s_23_1_1_U1986                                            |myhls_mul_16ns_7s_23_1_1_2190                                                                                           |     11|
|3223  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__69   |      8|
|3224  |    mul_16ns_7s_23_1_1_U1994                                            |myhls_mul_16ns_7s_23_1_1_2191                                                                                           |     97|
|3225  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__80     |      8|
|3226  |    mul_16ns_7s_23_1_1_U1998                                            |myhls_mul_16ns_7s_23_1_1_2192                                                                                           |      9|
|3227  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1199   |      8|
|3228  |    mul_16ns_7s_23_1_1_U2004                                            |myhls_mul_16ns_7s_23_1_1_2193                                                                                           |      8|
|3229  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__314  |      8|
|3230  |    mul_16ns_7s_23_1_1_U2008                                            |myhls_mul_16ns_7s_23_1_1_2194                                                                                           |      8|
|3231  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1752   |      8|
|3232  |    mul_16ns_7s_23_1_1_U2022                                            |myhls_mul_16ns_7s_23_1_1_2195                                                                                           |      8|
|3233  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1688   |      8|
|3234  |    mul_16ns_7s_23_1_1_U2069                                            |myhls_mul_16ns_7s_23_1_1_2196                                                                                           |     10|
|3235  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__218  |      8|
|3236  |    mul_16ns_7s_23_1_1_U2072                                            |myhls_mul_16ns_7s_23_1_1_2197                                                                                           |     35|
|3237  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1751   |      8|
|3238  |    mul_16ns_7s_23_1_1_U2074                                            |myhls_mul_16ns_7s_23_1_1_2198                                                                                           |     11|
|3239  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1394   |      8|
|3240  |    mul_16ns_7s_23_1_1_U2076                                            |myhls_mul_16ns_7s_23_1_1_2199                                                                                           |     35|
|3241  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1437   |      8|
|3242  |    mul_16ns_7s_23_1_1_U2087                                            |myhls_mul_16ns_7s_23_1_1_2200                                                                                           |     31|
|3243  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1290   |      8|
|3244  |    mul_16ns_7s_23_1_1_U2090                                            |myhls_mul_16ns_7s_23_1_1_2201                                                                                           |      8|
|3245  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1240   |      8|
|3246  |    mul_16ns_7s_23_1_1_U2096                                            |myhls_mul_16ns_7s_23_1_1_2202                                                                                           |     37|
|3247  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__788    |      8|
|3248  |    mul_16ns_7s_23_1_1_U2105                                            |myhls_mul_16ns_7s_23_1_1_2203                                                                                           |      8|
|3249  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__393    |      8|
|3250  |    mul_16ns_7s_23_1_1_U2131                                            |myhls_mul_16ns_7s_23_1_1_2204                                                                                           |      8|
|3251  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__737    |      8|
|3252  |    mul_16ns_7s_23_1_1_U2134                                            |myhls_mul_16ns_7s_23_1_1_2205                                                                                           |     35|
|3253  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__465  |      8|
|3254  |    mul_16ns_7s_23_1_1_U2156                                            |myhls_mul_16ns_7s_23_1_1_2206                                                                                           |     35|
|3255  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1614   |      8|
|3256  |    mul_16ns_7s_23_1_1_U2171                                            |myhls_mul_16ns_7s_23_1_1_2207                                                                                           |     11|
|3257  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1476   |      8|
|3258  |    mul_16ns_7s_23_1_1_U2172                                            |myhls_mul_16ns_7s_23_1_1_2208                                                                                           |     10|
|3259  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1784   |      8|
|3260  |    mul_16ns_7s_23_1_1_U2190                                            |myhls_mul_16ns_7s_23_1_1_2209                                                                                           |     10|
|3261  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__913    |      8|
|3262  |    mul_16ns_7s_23_1_1_U2193                                            |myhls_mul_16ns_7s_23_1_1_2210                                                                                           |      8|
|3263  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__317    |      8|
|3264  |    mul_16ns_7s_23_1_1_U2199                                            |myhls_mul_16ns_7s_23_1_1_2211                                                                                           |      8|
|3265  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1532   |      8|
|3266  |    mul_16ns_7s_23_1_1_U2209                                            |myhls_mul_16ns_7s_23_1_1_2212                                                                                           |     10|
|3267  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__288    |      8|
|3268  |    mul_16ns_7s_23_1_1_U2210                                            |myhls_mul_16ns_7s_23_1_1_2213                                                                                           |      8|
|3269  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1062   |      8|
|3270  |    mul_16ns_7s_23_1_1_U2211                                            |myhls_mul_16ns_7s_23_1_1_2214                                                                                           |      8|
|3271  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1579   |      8|
|3272  |    mul_16ns_7s_23_1_1_U2224                                            |myhls_mul_16ns_7s_23_1_1_2215                                                                                           |      8|
|3273  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2117   |      8|
|3274  |    mul_16ns_7s_23_1_1_U2225                                            |myhls_mul_16ns_7s_23_1_1_2216                                                                                           |     57|
|3275  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1338   |      8|
|3276  |    mul_16ns_7s_23_1_1_U2247                                            |myhls_mul_16ns_7s_23_1_1_2217                                                                                           |     61|
|3277  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__270    |      8|
|3278  |    mul_16ns_7s_23_1_1_U2252                                            |myhls_mul_16ns_7s_23_1_1_2218                                                                                           |     10|
|3279  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__220    |      8|
|3280  |    mul_16ns_7s_23_1_1_U2256                                            |myhls_mul_16ns_7s_23_1_1_2219                                                                                           |      8|
|3281  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__175  |      8|
|3282  |    mul_16ns_7s_23_1_1_U2274                                            |myhls_mul_16ns_7s_23_1_1_2220                                                                                           |     60|
|3283  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1173   |      8|
|3284  |    mul_16ns_7s_23_1_1_U2277                                            |myhls_mul_16ns_7s_23_1_1_2221                                                                                           |     84|
|3285  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__462  |      8|
|3286  |    mul_16ns_7s_23_1_1_U2283                                            |myhls_mul_16ns_7s_23_1_1_2222                                                                                           |     33|
|3287  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1736   |      8|
|3288  |    mul_16ns_7s_23_1_1_U2324                                            |myhls_mul_16ns_7s_23_1_1_2223                                                                                           |     31|
|3289  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__978    |      8|
|3290  |    mul_16ns_7s_23_1_1_U2356                                            |myhls_mul_16ns_7s_23_1_1_2224                                                                                           |     63|
|3291  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1034   |      8|
|3292  |    mul_16ns_7s_23_1_1_U2363                                            |myhls_mul_16ns_7s_23_1_1_2225                                                                                           |     35|
|3293  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__251    |      8|
|3294  |    mul_16ns_7s_23_1_1_U2377                                            |myhls_mul_16ns_7s_23_1_1_2226                                                                                           |      8|
|3295  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__662    |      8|
|3296  |    mul_16ns_7s_23_1_1_U2383                                            |myhls_mul_16ns_7s_23_1_1_2227                                                                                           |     33|
|3297  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__142  |      8|
|3298  |    mul_16ns_7s_23_1_1_U2386                                            |myhls_mul_16ns_7s_23_1_1_2228                                                                                           |     32|
|3299  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__291  |      8|
|3300  |    mul_16ns_7s_23_1_1_U2404                                            |myhls_mul_16ns_7s_23_1_1_2229                                                                                           |     11|
|3301  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2087   |      8|
|3302  |    mul_16ns_7s_23_1_1_U2428                                            |myhls_mul_16ns_7s_23_1_1_2230                                                                                           |     62|
|3303  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1523   |      8|
|3304  |    mul_16ns_7s_23_1_1_U2467                                            |myhls_mul_16ns_7s_23_1_1_2231                                                                                           |     10|
|3305  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2069   |      8|
|3306  |    mul_16ns_7s_23_1_1_U2468                                            |myhls_mul_16ns_7s_23_1_1_2232                                                                                           |     11|
|3307  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__544    |      8|
|3308  |    mul_16ns_7s_23_1_1_U2487                                            |myhls_mul_16ns_7s_23_1_1_2233                                                                                           |     35|
|3309  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__418  |      8|
|3310  |    mul_16ns_7s_23_1_1_U2502                                            |myhls_mul_16ns_7s_23_1_1_2234                                                                                           |    104|
|3311  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__401    |      8|
|3312  |    mul_16ns_7s_23_1_1_U2511                                            |myhls_mul_16ns_7s_23_1_1_2235                                                                                           |     63|
|3313  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1820   |      8|
|3314  |    mul_16ns_7s_23_1_1_U2517                                            |myhls_mul_16ns_7s_23_1_1_2236                                                                                           |     55|
|3315  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__408  |      8|
|3316  |    mul_16ns_7s_23_1_1_U2525                                            |myhls_mul_16ns_7s_23_1_1_2237                                                                                           |     13|
|3317  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__385  |      8|
|3318  |    mul_16ns_7s_23_1_1_U2529                                            |myhls_mul_16ns_7s_23_1_1_2238                                                                                           |     56|
|3319  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__520  |      8|
|3320  |    mul_16ns_7s_23_1_1_U2565                                            |myhls_mul_16ns_7s_23_1_1_2239                                                                                           |      8|
|3321  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1216   |      8|
|3322  |    mul_16ns_7s_23_1_1_U2567                                            |myhls_mul_16ns_7s_23_1_1_2240                                                                                           |     62|
|3323  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1997   |      8|
|3324  |    mul_16ns_7s_23_1_1_U2583                                            |myhls_mul_16ns_7s_23_1_1_2241                                                                                           |     34|
|3325  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__32     |      8|
|3326  |    mul_16ns_7s_23_1_1_U2602                                            |myhls_mul_16ns_7s_23_1_1_2242                                                                                           |     35|
|3327  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2085   |      8|
|3328  |    mul_16ns_7s_23_1_1_U2604                                            |myhls_mul_16ns_7s_23_1_1_2243                                                                                           |     11|
|3329  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2077   |      8|
|3330  |    mul_16ns_7s_23_1_1_U2615                                            |myhls_mul_16ns_7s_23_1_1_2244                                                                                           |      8|
|3331  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__480    |      8|
|3332  |    mul_16ns_7s_23_1_1_U2632                                            |myhls_mul_16ns_7s_23_1_1_2245                                                                                           |     11|
|3333  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1128   |      8|
|3334  |    mul_16ns_7s_23_1_1_U2645                                            |myhls_mul_16ns_7s_23_1_1_2246                                                                                           |     72|
|3335  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__260    |      8|
|3336  |    mul_16ns_7s_23_1_1_U2647                                            |myhls_mul_16ns_7s_23_1_1_2247                                                                                           |     35|
|3337  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__292    |      8|
|3338  |    mul_16ns_7s_23_1_1_U2649                                            |myhls_mul_16ns_7s_23_1_1_2248                                                                                           |      8|
|3339  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2017   |      8|
|3340  |    mul_16ns_7s_23_1_1_U2663                                            |myhls_mul_16ns_7s_23_1_1_2249                                                                                           |     37|
|3341  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__936    |      8|
|3342  |    mul_16ns_7s_23_1_1_U2680                                            |myhls_mul_16ns_7s_23_1_1_2250                                                                                           |      8|
|3343  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1137   |      8|
|3344  |    mul_16ns_7s_23_1_1_U2692                                            |myhls_mul_16ns_7s_23_1_1_2251                                                                                           |     10|
|3345  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__451  |      8|
|3346  |    mul_16ns_7s_23_1_1_U2701                                            |myhls_mul_16ns_7s_23_1_1_2252                                                                                           |     52|
|3347  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__34     |      8|
|3348  |    mul_16ns_7s_23_1_1_U2702                                            |myhls_mul_16ns_7s_23_1_1_2253                                                                                           |     61|
|3349  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1443   |      8|
|3350  |    mul_16ns_7s_23_1_1_U2706                                            |myhls_mul_16ns_7s_23_1_1_2254                                                                                           |      8|
|3351  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1288   |      8|
|3352  |    mul_16ns_7s_23_1_1_U2717                                            |myhls_mul_16ns_7s_23_1_1_2255                                                                                           |     35|
|3353  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1841   |      8|
|3354  |    mul_16ns_7s_23_1_1_U2723                                            |myhls_mul_16ns_7s_23_1_1_2256                                                                                           |      8|
|3355  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__327  |      8|
|3356  |    mul_16ns_7s_23_1_1_U2732                                            |myhls_mul_16ns_7s_23_1_1_2257                                                                                           |     62|
|3357  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__896    |      8|
|3358  |    mul_16ns_7s_23_1_1_U2735                                            |myhls_mul_16ns_7s_23_1_1_2258                                                                                           |     77|
|3359  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__389  |      8|
|3360  |    mul_16ns_7s_23_1_1_U2741                                            |myhls_mul_16ns_7s_23_1_1_2259                                                                                           |     59|
|3361  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1423   |      8|
|3362  |    mul_16ns_7s_23_1_1_U2757                                            |myhls_mul_16ns_7s_23_1_1_2260                                                                                           |     61|
|3363  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__56     |      8|
|3364  |    mul_16ns_7s_23_1_1_U2758                                            |myhls_mul_16ns_7s_23_1_1_2261                                                                                           |     82|
|3365  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__217    |      8|
|3366  |    mul_16ns_7s_23_1_1_U2771                                            |myhls_mul_16ns_7s_23_1_1_2262                                                                                           |      8|
|3367  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1200   |      8|
|3368  |    mul_16ns_7s_23_1_1_U2805                                            |myhls_mul_16ns_7s_23_1_1_2263                                                                                           |     11|
|3369  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__247    |      8|
|3370  |    mul_16ns_7s_23_1_1_U2819                                            |myhls_mul_16ns_7s_23_1_1_2264                                                                                           |     37|
|3371  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__210  |      8|
|3372  |    mul_16ns_7s_23_1_1_U2825                                            |myhls_mul_16ns_7s_23_1_1_2265                                                                                           |      8|
|3373  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__215    |      8|
|3374  |    mul_16ns_7s_23_1_1_U2833                                            |myhls_mul_16ns_7s_23_1_1_2266                                                                                           |     58|
|3375  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1119   |      8|
|3376  |    mul_16ns_7s_23_1_1_U2839                                            |myhls_mul_16ns_7s_23_1_1_2267                                                                                           |     38|
|3377  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__451    |      8|
|3378  |    mul_16ns_7s_23_1_1_U2843                                            |myhls_mul_16ns_7s_23_1_1_2268                                                                                           |      8|
|3379  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__198    |      8|
|3380  |    mul_16ns_7s_23_1_1_U2861                                            |myhls_mul_16ns_7s_23_1_1_2269                                                                                           |     11|
|3381  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1521   |      8|
|3382  |    mul_16ns_7s_23_1_1_U2899                                            |myhls_mul_16ns_7s_23_1_1_2270                                                                                           |      8|
|3383  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1939   |      8|
|3384  |    mul_16ns_7s_23_1_1_U2929                                            |myhls_mul_16ns_7s_23_1_1_2271                                                                                           |     63|
|3385  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__411    |      8|
|3386  |    mul_16ns_7s_23_1_1_U2940                                            |myhls_mul_16ns_7s_23_1_1_2272                                                                                           |     36|
|3387  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__555    |      8|
|3388  |    mul_16ns_7s_23_1_1_U2968                                            |myhls_mul_16ns_7s_23_1_1_2273                                                                                           |     11|
|3389  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__381    |      8|
|3390  |    mul_16ns_7s_23_1_1_U2971                                            |myhls_mul_16ns_7s_23_1_1_2274                                                                                           |     33|
|3391  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__946    |      8|
|3392  |    mul_16ns_7s_23_1_1_U2995                                            |myhls_mul_16ns_7s_23_1_1_2275                                                                                           |      9|
|3393  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__196  |      8|
|3394  |    mul_16ns_7s_23_1_1_U2996                                            |myhls_mul_16ns_7s_23_1_1_2276                                                                                           |      8|
|3395  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1955   |      8|
|3396  |    mul_16ns_7s_23_1_1_U2999                                            |myhls_mul_16ns_7s_23_1_1_2277                                                                                           |     11|
|3397  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__906    |      8|
|3398  |    mul_16ns_7s_23_1_1_U3006                                            |myhls_mul_16ns_7s_23_1_1_2278                                                                                           |     56|
|3399  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1609   |      8|
|3400  |    mul_16ns_7s_23_1_1_U3009                                            |myhls_mul_16ns_7s_23_1_1_2279                                                                                           |     31|
|3401  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__849    |      8|
|3402  |    mul_16ns_7s_23_1_1_U3010                                            |myhls_mul_16ns_7s_23_1_1_2280                                                                                           |     35|
|3403  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1783   |      8|
|3404  |    mul_16ns_7s_23_1_1_U3014                                            |myhls_mul_16ns_7s_23_1_1_2281                                                                                           |     61|
|3405  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__481    |      8|
|3406  |    mul_16ns_7s_23_1_1_U3027                                            |myhls_mul_16ns_7s_23_1_1_2282                                                                                           |     10|
|3407  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__488  |      8|
|3408  |    mul_16ns_7s_23_1_1_U3043                                            |myhls_mul_16ns_7s_23_1_1_2283                                                                                           |     41|
|3409  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__39     |      8|
|3410  |    mul_16ns_7s_23_1_1_U3054                                            |myhls_mul_16ns_7s_23_1_1_2284                                                                                           |     32|
|3411  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1304   |      8|
|3412  |    mul_16ns_7s_23_1_1_U3055                                            |myhls_mul_16ns_7s_23_1_1_2285                                                                                           |     10|
|3413  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__97     |      8|
|3414  |    mul_16ns_7s_23_1_1_U3060                                            |myhls_mul_16ns_7s_23_1_1_2286                                                                                           |     52|
|3415  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__797    |      8|
|3416  |    mul_16ns_7s_23_1_1_U3067                                            |myhls_mul_16ns_7s_23_1_1_2287                                                                                           |     61|
|3417  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1270   |      8|
|3418  |    mul_16ns_7s_23_1_1_U3080                                            |myhls_mul_16ns_7s_23_1_1_2288                                                                                           |     33|
|3419  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1157   |      8|
|3420  |    mul_16ns_7s_23_1_1_U3088                                            |myhls_mul_16ns_7s_23_1_1_2289                                                                                           |     64|
|3421  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__279  |      8|
|3422  |    mul_16ns_7s_23_1_1_U3097                                            |myhls_mul_16ns_7s_23_1_1_2290                                                                                           |      8|
|3423  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__503  |      8|
|3424  |    mul_16ns_7s_23_1_1_U3099                                            |myhls_mul_16ns_7s_23_1_1_2291                                                                                           |      8|
|3425  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__427  |      8|
|3426  |    mul_16ns_7s_23_1_1_U3100                                            |myhls_mul_16ns_7s_23_1_1_2292                                                                                           |     34|
|3427  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__959    |      8|
|3428  |    mul_16ns_7s_23_1_1_U3101                                            |myhls_mul_16ns_7s_23_1_1_2293                                                                                           |     63|
|3429  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__7      |      8|
|3430  |    mul_16ns_7s_23_1_1_U3109                                            |myhls_mul_16ns_7s_23_1_1_2294                                                                                           |      8|
|3431  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__104    |      8|
|3432  |    mul_16ns_7s_23_1_1_U3118                                            |myhls_mul_16ns_7s_23_1_1_2295                                                                                           |      8|
|3433  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__42     |      8|
|3434  |    mul_16ns_7s_23_1_1_U3147                                            |myhls_mul_16ns_7s_23_1_1_2296                                                                                           |      8|
|3435  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__225  |      8|
|3436  |    mul_16ns_7s_23_1_1_U3156                                            |myhls_mul_16ns_7s_23_1_1_2297                                                                                           |      8|
|3437  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__424  |      8|
|3438  |    mul_16ns_7s_23_1_1_U504                                             |myhls_mul_16ns_7s_23_1_1_2298                                                                                           |     40|
|3439  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1494   |      8|
|3440  |    mul_16ns_7s_23_1_1_U524                                             |myhls_mul_16ns_7s_23_1_1_2299                                                                                           |     35|
|3441  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__785    |      8|
|3442  |    mul_16ns_7s_23_1_1_U560                                             |myhls_mul_16ns_7s_23_1_1_2300                                                                                           |     11|
|3443  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2062   |      8|
|3444  |    mul_16ns_7s_23_1_1_U569                                             |myhls_mul_16ns_7s_23_1_1_2301                                                                                           |     35|
|3445  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__363  |      8|
|3446  |    mul_16ns_7s_23_1_1_U582                                             |myhls_mul_16ns_7s_23_1_1_2302                                                                                           |     11|
|3447  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__933    |      8|
|3448  |    mul_16ns_7s_23_1_1_U588                                             |myhls_mul_16ns_7s_23_1_1_2303                                                                                           |     11|
|3449  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1446   |      8|
|3450  |    mul_16ns_7s_23_1_1_U592                                             |myhls_mul_16ns_7s_23_1_1_2304                                                                                           |     62|
|3451  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__72     |      8|
|3452  |    mul_16ns_7s_23_1_1_U605                                             |myhls_mul_16ns_7s_23_1_1_2305                                                                                           |     37|
|3453  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__261    |      8|
|3454  |    mul_16ns_7s_23_1_1_U617                                             |myhls_mul_16ns_7s_23_1_1_2306                                                                                           |     63|
|3455  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__352  |      8|
|3456  |    mul_16ns_7s_23_1_1_U626                                             |myhls_mul_16ns_7s_23_1_1_2307                                                                                           |      8|
|3457  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2040   |      8|
|3458  |    mul_16ns_7s_23_1_1_U637                                             |myhls_mul_16ns_7s_23_1_1_2308                                                                                           |     61|
|3459  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1305   |      8|
|3460  |    mul_16ns_7s_23_1_1_U652                                             |myhls_mul_16ns_7s_23_1_1_2309                                                                                           |     36|
|3461  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1950   |      8|
|3462  |    mul_16ns_7s_23_1_1_U656                                             |myhls_mul_16ns_7s_23_1_1_2310                                                                                           |     63|
|3463  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1779   |      8|
|3464  |    mul_16ns_7s_23_1_1_U667                                             |myhls_mul_16ns_7s_23_1_1_2311                                                                                           |     36|
|3465  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1526   |      8|
|3466  |    mul_16ns_7s_23_1_1_U672                                             |myhls_mul_16ns_7s_23_1_1_2312                                                                                           |     60|
|3467  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__738    |      8|
|3468  |    mul_16ns_7s_23_1_1_U673                                             |myhls_mul_16ns_7s_23_1_1_2313                                                                                           |     61|
|3469  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1099   |      8|
|3470  |    mul_16ns_7s_23_1_1_U694                                             |myhls_mul_16ns_7s_23_1_1_2314                                                                                           |      8|
|3471  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__291    |      8|
|3472  |    mul_16ns_7s_23_1_1_U698                                             |myhls_mul_16ns_7s_23_1_1_2315                                                                                           |      8|
|3473  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__676    |      8|
|3474  |    mul_16ns_7s_23_1_1_U700                                             |myhls_mul_16ns_7s_23_1_1_2316                                                                                           |     62|
|3475  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1563   |      8|
|3476  |    mul_16ns_7s_23_1_1_U727                                             |myhls_mul_16ns_7s_23_1_1_2317                                                                                           |    109|
|3477  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__868    |      8|
|3478  |    mul_16ns_7s_23_1_1_U729                                             |myhls_mul_16ns_7s_23_1_1_2318                                                                                           |     35|
|3479  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__312  |      8|
|3480  |    mul_16ns_7s_23_1_1_U736                                             |myhls_mul_16ns_7s_23_1_1_2319                                                                                           |     58|
|3481  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__158  |      8|
|3482  |    mul_16ns_7s_23_1_1_U747                                             |myhls_mul_16ns_7s_23_1_1_2320                                                                                           |     11|
|3483  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__834    |      8|
|3484  |    mul_16ns_7s_23_1_1_U753                                             |myhls_mul_16ns_7s_23_1_1_2321                                                                                           |     31|
|3485  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__295    |      8|
|3486  |    mul_16ns_7s_23_1_1_U754                                             |myhls_mul_16ns_7s_23_1_1_2322                                                                                           |      8|
|3487  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__479    |      8|
|3488  |    mul_16ns_7s_23_1_1_U768                                             |myhls_mul_16ns_7s_23_1_1_2323                                                                                           |     10|
|3489  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__456  |      8|
|3490  |    mul_16ns_7s_23_1_1_U792                                             |myhls_mul_16ns_7s_23_1_1_2324                                                                                           |      8|
|3491  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1750   |      8|
|3492  |    mul_16ns_7s_23_1_1_U799                                             |myhls_mul_16ns_7s_23_1_1_2325                                                                                           |      9|
|3493  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1769   |      8|
|3494  |    mul_16ns_7s_23_1_1_U802                                             |myhls_mul_16ns_7s_23_1_1_2326                                                                                           |     10|
|3495  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__83     |      8|
|3496  |    mul_16ns_7s_23_1_1_U808                                             |myhls_mul_16ns_7s_23_1_1_2327                                                                                           |     32|
|3497  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__836    |      8|
|3498  |    mul_16ns_7s_23_1_1_U816                                             |myhls_mul_16ns_7s_23_1_1_2328                                                                                           |     33|
|3499  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__300  |      8|
|3500  |    mul_16ns_7s_23_1_1_U817                                             |myhls_mul_16ns_7s_23_1_1_2329                                                                                           |      8|
|3501  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__151  |      8|
|3502  |    mul_16ns_7s_23_1_1_U830                                             |myhls_mul_16ns_7s_23_1_1_2330                                                                                           |     56|
|3503  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1884   |      8|
|3504  |    mul_16ns_7s_23_1_1_U841                                             |myhls_mul_16ns_7s_23_1_1_2331                                                                                           |     11|
|3505  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__351  |      8|
|3506  |    mul_16ns_7s_23_1_1_U853                                             |myhls_mul_16ns_7s_23_1_1_2332                                                                                           |      8|
|3507  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1424   |      8|
|3508  |    mul_16ns_7s_23_1_1_U881                                             |myhls_mul_16ns_7s_23_1_1_2333                                                                                           |     58|
|3509  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__311    |      8|
|3510  |    mul_16ns_7s_23_1_1_U911                                             |myhls_mul_16ns_7s_23_1_1_2334                                                                                           |     11|
|3511  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__529  |      8|
|3512  |    mul_16ns_7s_23_1_1_U921                                             |myhls_mul_16ns_7s_23_1_1_2335                                                                                           |      8|
|3513  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__173    |      8|
|3514  |    mul_16ns_7s_23_1_1_U947                                             |myhls_mul_16ns_7s_23_1_1_2336                                                                                           |     11|
|3515  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__194    |      8|
|3516  |    mul_16ns_7s_23_1_1_U954                                             |myhls_mul_16ns_7s_23_1_1_2337                                                                                           |      8|
|3517  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__800    |      8|
|3518  |    mul_16ns_7s_23_1_1_U970                                             |myhls_mul_16ns_7s_23_1_1_2338                                                                                           |     70|
|3519  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__865    |      8|
|3520  |    mul_16ns_7s_23_1_1_U992                                             |myhls_mul_16ns_7s_23_1_1_2339                                                                                           |     32|
|3521  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__85   |      8|
|3522  |    mul_16ns_7s_23_1_1_U997                                             |myhls_mul_16ns_7s_23_1_1_2340                                                                                           |     60|
|3523  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__426    |      8|
|3524  |    mul_16ns_8ns_23_1_1_U1004                                           |myhls_mul_16ns_8ns_23_1_1                                                                                               |     61|
|3525  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__402  |      8|
|3526  |    mul_16ns_8ns_23_1_1_U1013                                           |myhls_mul_16ns_8ns_23_1_1_2341                                                                                          |     32|
|3527  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__17   |      8|
|3528  |    mul_16ns_8ns_23_1_1_U1038                                           |myhls_mul_16ns_8ns_23_1_1_2342                                                                                          |      8|
|3529  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1951   |      8|
|3530  |    mul_16ns_8ns_23_1_1_U1046                                           |myhls_mul_16ns_8ns_23_1_1_2343                                                                                          |     30|
|3531  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__732    |      8|
|3532  |    mul_16ns_8ns_23_1_1_U1049                                           |myhls_mul_16ns_8ns_23_1_1_2344                                                                                          |      8|
|3533  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__505    |      8|
|3534  |    mul_16ns_8ns_23_1_1_U1057                                           |myhls_mul_16ns_8ns_23_1_1_2345                                                                                          |     15|
|3535  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2041   |      8|
|3536  |    mul_16ns_8ns_23_1_1_U1062                                           |myhls_mul_16ns_8ns_23_1_1_2346                                                                                          |     12|
|3537  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__524  |      8|
|3538  |    mul_16ns_8ns_23_1_1_U1063                                           |myhls_mul_16ns_8ns_23_1_1_2347                                                                                          |     73|
|3539  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1511   |      8|
|3540  |    mul_16ns_8ns_23_1_1_U1064                                           |myhls_mul_16ns_8ns_23_1_1_2348                                                                                          |      8|
|3541  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1832   |      8|
|3542  |    mul_16ns_8ns_23_1_1_U1076                                           |myhls_mul_16ns_8ns_23_1_1_2349                                                                                          |     33|
|3543  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__433  |      8|
|3544  |    mul_16ns_8ns_23_1_1_U1102                                           |myhls_mul_16ns_8ns_23_1_1_2350                                                                                          |     84|
|3545  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__311  |      8|
|3546  |    mul_16ns_8ns_23_1_1_U1103                                           |myhls_mul_16ns_8ns_23_1_1_2351                                                                                          |      8|
|3547  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__630    |      8|
|3548  |    mul_16ns_8ns_23_1_1_U1105                                           |myhls_mul_16ns_8ns_23_1_1_2352                                                                                          |    126|
|3549  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__417  |      8|
|3550  |    mul_16ns_8ns_23_1_1_U1118                                           |myhls_mul_16ns_8ns_23_1_1_2353                                                                                          |     81|
|3551  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__337  |      8|
|3552  |    mul_16ns_8ns_23_1_1_U1122                                           |myhls_mul_16ns_8ns_23_1_1_2354                                                                                          |     61|
|3553  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__492    |      8|
|3554  |    mul_16ns_8ns_23_1_1_U1123                                           |myhls_mul_16ns_8ns_23_1_1_2355                                                                                          |     60|
|3555  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1883   |      8|
|3556  |    mul_16ns_8ns_23_1_1_U1132                                           |myhls_mul_16ns_8ns_23_1_1_2356                                                                                          |      8|
|3557  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1224   |      8|
|3558  |    mul_16ns_8ns_23_1_1_U1139                                           |myhls_mul_16ns_8ns_23_1_1_2357                                                                                          |     35|
|3559  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1298   |      8|
|3560  |    mul_16ns_8ns_23_1_1_U1154                                           |myhls_mul_16ns_8ns_23_1_1_2358                                                                                          |     58|
|3561  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__770    |      8|
|3562  |    mul_16ns_8ns_23_1_1_U1158                                           |myhls_mul_16ns_8ns_23_1_1_2359                                                                                          |      9|
|3563  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__635    |      8|
|3564  |    mul_16ns_8ns_23_1_1_U1159                                           |myhls_mul_16ns_8ns_23_1_1_2360                                                                                          |     35|
|3565  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__40   |      8|
|3566  |    mul_16ns_8ns_23_1_1_U1161                                           |myhls_mul_16ns_8ns_23_1_1_2361                                                                                          |      8|
|3567  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1721   |      8|
|3568  |    mul_16ns_8ns_23_1_1_U1165                                           |myhls_mul_16ns_8ns_23_1_1_2362                                                                                          |     42|
|3569  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__987    |      8|
|3570  |    mul_16ns_8ns_23_1_1_U1178                                           |myhls_mul_16ns_8ns_23_1_1_2363                                                                                          |    129|
|3571  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__44     |      8|
|3572  |    mul_16ns_8ns_23_1_1_U1182                                           |myhls_mul_16ns_8ns_23_1_1_2364                                                                                          |      8|
|3573  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__151    |      8|
|3574  |    mul_16ns_8ns_23_1_1_U1192                                           |myhls_mul_16ns_8ns_23_1_1_2365                                                                                          |     17|
|3575  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__857    |      8|
|3576  |    mul_16ns_8ns_23_1_1_U1194                                           |myhls_mul_16ns_8ns_23_1_1_2366                                                                                          |     11|
|3577  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1705   |      8|
|3578  |    mul_16ns_8ns_23_1_1_U1197                                           |myhls_mul_16ns_8ns_23_1_1_2367                                                                                          |     47|
|3579  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1188   |      8|
|3580  |    mul_16ns_8ns_23_1_1_U1217                                           |myhls_mul_16ns_8ns_23_1_1_2368                                                                                          |     73|
|3581  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__682    |      8|
|3582  |    mul_16ns_8ns_23_1_1_U1248                                           |myhls_mul_16ns_8ns_23_1_1_2369                                                                                          |     62|
|3583  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1755   |      8|
|3584  |    mul_16ns_8ns_23_1_1_U1252                                           |myhls_mul_16ns_8ns_23_1_1_2370                                                                                          |     62|
|3585  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__328  |      8|
|3586  |    mul_16ns_8ns_23_1_1_U1263                                           |myhls_mul_16ns_8ns_23_1_1_2371                                                                                          |     10|
|3587  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1172   |      8|
|3588  |    mul_16ns_8ns_23_1_1_U1275                                           |myhls_mul_16ns_8ns_23_1_1_2372                                                                                          |     34|
|3589  |      tmp_product__0                                                    |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__439    |      8|
|3590  |    mul_16ns_8ns_23_1_1_U1291                                           |myhls_mul_16ns_8ns_23_1_1_2373                                                                                          |     80|
|3591  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2132   |      8|
|3592  |    mul_16ns_8ns_23_1_1_U1302                                           |myhls_mul_16ns_8ns_23_1_1_2374                                                                                          |      8|
|3593  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1280   |      8|
|3594  |    mul_16ns_8ns_23_1_1_U1312                                           |myhls_mul_16ns_8ns_23_1_1_2375                                                                                          |      8|
|3595  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__41     |      8|
|3596  |    mul_16ns_8ns_23_1_1_U1314                                           |myhls_mul_16ns_8ns_23_1_1_2376                                                                                          |     11|
|3597  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__803    |      8|
|3598  |    mul_16ns_8ns_23_1_1_U1316                                           |myhls_mul_16ns_8ns_23_1_1_2377                                                                                          |      8|
|3599  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1197   |      8|
|3600  |    mul_16ns_8ns_23_1_1_U1326                                           |myhls_mul_16ns_8ns_23_1_1_2378                                                                                          |      8|
|3601  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2144   |      8|
|3602  |    mul_16ns_8ns_23_1_1_U1329                                           |myhls_mul_16ns_8ns_23_1_1_2379                                                                                          |     18|
|3603  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__455    |      8|
|3604  |    mul_16ns_8ns_23_1_1_U1335                                           |myhls_mul_16ns_8ns_23_1_1_2380                                                                                          |     17|
|3605  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1707   |      8|
|3606  |    mul_16ns_8ns_23_1_1_U1337                                           |myhls_mul_16ns_8ns_23_1_1_2381                                                                                          |     37|
|3607  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__294    |      8|
|3608  |    mul_16ns_8ns_23_1_1_U1355                                           |myhls_mul_16ns_8ns_23_1_1_2382                                                                                          |      8|
|3609  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__425    |      8|
|3610  |    mul_16ns_8ns_23_1_1_U1374                                           |myhls_mul_16ns_8ns_23_1_1_2383                                                                                          |     11|
|3611  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1768   |      8|
|3612  |    mul_16ns_8ns_23_1_1_U1384                                           |myhls_mul_16ns_8ns_23_1_1_2384                                                                                          |     58|
|3613  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__683    |      8|
|3614  |    mul_16ns_8ns_23_1_1_U1385                                           |myhls_mul_16ns_8ns_23_1_1_2385                                                                                          |     49|
|3615  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__31     |      8|
|3616  |    mul_16ns_8ns_23_1_1_U1389                                           |myhls_mul_16ns_8ns_23_1_1_2386                                                                                          |     44|
|3617  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2004   |      8|
|3618  |    mul_16ns_8ns_23_1_1_U1419                                           |myhls_mul_16ns_8ns_23_1_1_2387                                                                                          |    108|
|3619  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1894   |      8|
|3620  |    mul_16ns_8ns_23_1_1_U1424                                           |myhls_mul_16ns_8ns_23_1_1_2388                                                                                          |     62|
|3621  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2135   |      8|
|3622  |    mul_16ns_8ns_23_1_1_U1433                                           |myhls_mul_16ns_8ns_23_1_1_2389                                                                                          |      8|
|3623  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__431  |      8|
|3624  |    mul_16ns_8ns_23_1_1_U1445                                           |myhls_mul_16ns_8ns_23_1_1_2390                                                                                          |      8|
|3625  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1737   |      8|
|3626  |    mul_16ns_8ns_23_1_1_U1447                                           |myhls_mul_16ns_8ns_23_1_1_2391                                                                                          |      8|
|3627  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__164    |      8|
|3628  |    mul_16ns_8ns_23_1_1_U1452                                           |myhls_mul_16ns_8ns_23_1_1_2392                                                                                          |     60|
|3629  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1797   |      8|
|3630  |    mul_16ns_8ns_23_1_1_U1455                                           |myhls_mul_16ns_8ns_23_1_1_2393                                                                                          |     60|
|3631  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1009   |      8|
|3632  |    mul_16ns_8ns_23_1_1_U1475                                           |myhls_mul_16ns_8ns_23_1_1_2394                                                                                          |     34|
|3633  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__52   |      8|
|3634  |    mul_16ns_8ns_23_1_1_U1485                                           |myhls_mul_16ns_8ns_23_1_1_2395                                                                                          |     12|
|3635  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__28   |      8|
|3636  |    mul_16ns_8ns_23_1_1_U1498                                           |myhls_mul_16ns_8ns_23_1_1_2396                                                                                          |     29|
|3637  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__678    |      8|
|3638  |    mul_16ns_8ns_23_1_1_U1499                                           |myhls_mul_16ns_8ns_23_1_1_2397                                                                                          |      8|
|3639  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1524   |      8|
|3640  |    mul_16ns_8ns_23_1_1_U1502                                           |myhls_mul_16ns_8ns_23_1_1_2398                                                                                          |     35|
|3641  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__255    |      8|
|3642  |    mul_16ns_8ns_23_1_1_U1509                                           |myhls_mul_16ns_8ns_23_1_1_2399                                                                                          |      8|
|3643  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1925   |      8|
|3644  |    mul_16ns_8ns_23_1_1_U1529                                           |myhls_mul_16ns_8ns_23_1_1_2400                                                                                          |     62|
|3645  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__726    |      8|
|3646  |    mul_16ns_8ns_23_1_1_U1531                                           |myhls_mul_16ns_8ns_23_1_1_2401                                                                                          |     76|
|3647  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__188    |      8|
|3648  |    mul_16ns_8ns_23_1_1_U1537                                           |myhls_mul_16ns_8ns_23_1_1_2402                                                                                          |     60|
|3649  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1120   |      8|
|3650  |    mul_16ns_8ns_23_1_1_U1538                                           |myhls_mul_16ns_8ns_23_1_1_2403                                                                                          |     34|
|3651  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1453   |      8|
|3652  |    mul_16ns_8ns_23_1_1_U1540                                           |myhls_mul_16ns_8ns_23_1_1_2404                                                                                          |     11|
|3653  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1069   |      8|
|3654  |    mul_16ns_8ns_23_1_1_U1551                                           |myhls_mul_16ns_8ns_23_1_1_2405                                                                                          |     56|
|3655  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__313  |      8|
|3656  |    mul_16ns_8ns_23_1_1_U1561                                           |myhls_mul_16ns_8ns_23_1_1_2406                                                                                          |     42|
|3657  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__648    |      8|
|3658  |    mul_16ns_8ns_23_1_1_U1567                                           |myhls_mul_16ns_8ns_23_1_1_2407                                                                                          |      8|
|3659  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__867    |      8|
|3660  |    mul_16ns_8ns_23_1_1_U1569                                           |myhls_mul_16ns_8ns_23_1_1_2408                                                                                          |      8|
|3661  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__103    |      8|
|3662  |    mul_16ns_8ns_23_1_1_U1570                                           |myhls_mul_16ns_8ns_23_1_1_2409                                                                                          |     74|
|3663  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1634   |      8|
|3664  |    mul_16ns_8ns_23_1_1_U1571                                           |myhls_mul_16ns_8ns_23_1_1_2410                                                                                          |     37|
|3665  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1218   |      8|
|3666  |    mul_16ns_8ns_23_1_1_U1578                                           |myhls_mul_16ns_8ns_23_1_1_2411                                                                                          |     38|
|3667  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1057   |      8|
|3668  |    mul_16ns_8ns_23_1_1_U1580                                           |myhls_mul_16ns_8ns_23_1_1_2412                                                                                          |     76|
|3669  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__827    |      8|
|3670  |    mul_16ns_8ns_23_1_1_U1589                                           |myhls_mul_16ns_8ns_23_1_1_2413                                                                                          |      8|
|3671  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1502   |      8|
|3672  |    mul_16ns_8ns_23_1_1_U1590                                           |myhls_mul_16ns_8ns_23_1_1_2414                                                                                          |     93|
|3673  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1678   |      8|
|3674  |    mul_16ns_8ns_23_1_1_U1592                                           |myhls_mul_16ns_8ns_23_1_1_2415                                                                                          |     85|
|3675  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__293    |      8|
|3676  |    mul_16ns_8ns_23_1_1_U1593                                           |myhls_mul_16ns_8ns_23_1_1_2416                                                                                          |      8|
|3677  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__870    |      8|
|3678  |    mul_16ns_8ns_23_1_1_U1596                                           |myhls_mul_16ns_8ns_23_1_1_2417                                                                                          |      8|
|3679  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__891    |      8|
|3680  |    mul_16ns_8ns_23_1_1_U1600                                           |myhls_mul_16ns_8ns_23_1_1_2418                                                                                          |     59|
|3681  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1938   |      8|
|3682  |    mul_16ns_8ns_23_1_1_U1608                                           |myhls_mul_16ns_8ns_23_1_1_2419                                                                                          |    108|
|3683  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1931   |      8|
|3684  |    mul_16ns_8ns_23_1_1_U1609                                           |myhls_mul_16ns_8ns_23_1_1_2420                                                                                          |     65|
|3685  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__774    |      8|
|3686  |    mul_16ns_8ns_23_1_1_U1610                                           |myhls_mul_16ns_8ns_23_1_1_2421                                                                                          |      8|
|3687  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2055   |      8|
|3688  |    mul_16ns_8ns_23_1_1_U1613                                           |myhls_mul_16ns_8ns_23_1_1_2422                                                                                          |     10|
|3689  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1510   |      8|
|3690  |    mul_16ns_8ns_23_1_1_U1625                                           |myhls_mul_16ns_8ns_23_1_1_2423                                                                                          |     58|
|3691  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1507   |      8|
|3692  |    mul_16ns_8ns_23_1_1_U1629                                           |myhls_mul_16ns_8ns_23_1_1_2424                                                                                          |     37|
|3693  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1927   |      8|
|3694  |    mul_16ns_8ns_23_1_1_U1651                                           |myhls_mul_16ns_8ns_23_1_1_2425                                                                                          |     11|
|3695  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1825   |      8|
|3696  |    mul_16ns_8ns_23_1_1_U1658                                           |myhls_mul_16ns_8ns_23_1_1_2426                                                                                          |      8|
|3697  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__98     |      8|
|3698  |    mul_16ns_8ns_23_1_1_U1671                                           |myhls_mul_16ns_8ns_23_1_1_2427                                                                                          |     13|
|3699  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1917   |      8|
|3700  |    mul_16ns_8ns_23_1_1_U1676                                           |myhls_mul_16ns_8ns_23_1_1_2428                                                                                          |      8|
|3701  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__690    |      8|
|3702  |    mul_16ns_8ns_23_1_1_U1680                                           |myhls_mul_16ns_8ns_23_1_1_2429                                                                                          |     28|
|3703  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__816    |      8|
|3704  |    mul_16ns_8ns_23_1_1_U1684                                           |myhls_mul_16ns_8ns_23_1_1_2430                                                                                          |     52|
|3705  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__172    |      8|
|3706  |    mul_16ns_8ns_23_1_1_U1690                                           |myhls_mul_16ns_8ns_23_1_1_2431                                                                                          |     58|
|3707  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__790    |      8|
|3708  |    mul_16ns_8ns_23_1_1_U1702                                           |myhls_mul_16ns_8ns_23_1_1_2432                                                                                          |     31|
|3709  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1589   |      8|
|3710  |    mul_16ns_8ns_23_1_1_U1707                                           |myhls_mul_16ns_8ns_23_1_1_2433                                                                                          |      8|
|3711  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__153  |      8|
|3712  |    mul_16ns_8ns_23_1_1_U1710                                           |myhls_mul_16ns_8ns_23_1_1_2434                                                                                          |     11|
|3713  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__767    |      8|
|3714  |    mul_16ns_8ns_23_1_1_U1714                                           |myhls_mul_16ns_8ns_23_1_1_2435                                                                                          |     16|
|3715  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__168    |      8|
|3716  |    mul_16ns_8ns_23_1_1_U1718                                           |myhls_mul_16ns_8ns_23_1_1_2436                                                                                          |     60|
|3717  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1160   |      8|
|3718  |    mul_16ns_8ns_23_1_1_U1720                                           |myhls_mul_16ns_8ns_23_1_1_2437                                                                                          |     61|
|3719  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__36     |      8|
|3720  |    mul_16ns_8ns_23_1_1_U1725                                           |myhls_mul_16ns_8ns_23_1_1_2438                                                                                          |     30|
|3721  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__388  |      8|
|3722  |    mul_16ns_8ns_23_1_1_U1735                                           |myhls_mul_16ns_8ns_23_1_1_2439                                                                                          |      8|
|3723  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1164   |      8|
|3724  |    mul_16ns_8ns_23_1_1_U1766                                           |myhls_mul_16ns_8ns_23_1_1_2440                                                                                          |     11|
|3725  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__390  |      8|
|3726  |    mul_16ns_8ns_23_1_1_U1777                                           |myhls_mul_16ns_8ns_23_1_1_2441                                                                                          |      8|
|3727  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1383   |      8|
|3728  |    mul_16ns_8ns_23_1_1_U1781                                           |myhls_mul_16ns_8ns_23_1_1_2442                                                                                          |      9|
|3729  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__188  |      8|
|3730  |    mul_16ns_8ns_23_1_1_U1791                                           |myhls_mul_16ns_8ns_23_1_1_2443                                                                                          |     51|
|3731  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__270  |      8|
|3732  |    mul_16ns_8ns_23_1_1_U1797                                           |myhls_mul_16ns_8ns_23_1_1_2444                                                                                          |    102|
|3733  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__538  |      8|
|3734  |    mul_16ns_8ns_23_1_1_U1799                                           |myhls_mul_16ns_8ns_23_1_1_2445                                                                                          |      8|
|3735  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1804   |      8|
|3736  |    mul_16ns_8ns_23_1_1_U1810                                           |myhls_mul_16ns_8ns_23_1_1_2446                                                                                          |      8|
|3737  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1399   |      8|
|3738  |    mul_16ns_8ns_23_1_1_U1813                                           |myhls_mul_16ns_8ns_23_1_1_2447                                                                                          |     58|
|3739  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1989   |      8|
|3740  |    mul_16ns_8ns_23_1_1_U1823                                           |myhls_mul_16ns_8ns_23_1_1_2448                                                                                          |     58|
|3741  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1363   |      8|
|3742  |    mul_16ns_8ns_23_1_1_U1831                                           |myhls_mul_16ns_8ns_23_1_1_2449                                                                                          |     13|
|3743  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__384    |      8|
|3744  |    mul_16ns_8ns_23_1_1_U1834                                           |myhls_mul_16ns_8ns_23_1_1_2450                                                                                          |     32|
|3745  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__831    |      8|
|3746  |    mul_16ns_8ns_23_1_1_U1852                                           |myhls_mul_16ns_8ns_23_1_1_2451                                                                                          |     18|
|3747  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1617   |      8|
|3748  |    mul_16ns_8ns_23_1_1_U1860                                           |myhls_mul_16ns_8ns_23_1_1_2452                                                                                          |      9|
|3749  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1928   |      8|
|3750  |    mul_16ns_8ns_23_1_1_U1866                                           |myhls_mul_16ns_8ns_23_1_1_2453                                                                                          |     60|
|3751  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1335   |      8|
|3752  |    mul_16ns_8ns_23_1_1_U1869                                           |myhls_mul_16ns_8ns_23_1_1_2454                                                                                          |     40|
|3753  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2056   |      8|
|3754  |    mul_16ns_8ns_23_1_1_U1872                                           |myhls_mul_16ns_8ns_23_1_1_2455                                                                                          |     14|
|3755  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__33     |      8|
|3756  |    mul_16ns_8ns_23_1_1_U1875                                           |myhls_mul_16ns_8ns_23_1_1_2456                                                                                          |      9|
|3757  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1366   |      8|
|3758  |    mul_16ns_8ns_23_1_1_U1881                                           |myhls_mul_16ns_8ns_23_1_1_2457                                                                                          |     57|
|3759  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2150   |      8|
|3760  |    mul_16ns_8ns_23_1_1_U1882                                           |myhls_mul_16ns_8ns_23_1_1_2458                                                                                          |      8|
|3761  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1477   |      8|
|3762  |    mul_16ns_8ns_23_1_1_U1884                                           |myhls_mul_16ns_8ns_23_1_1_2459                                                                                          |     57|
|3763  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1717   |      8|
|3764  |    mul_16ns_8ns_23_1_1_U1885                                           |myhls_mul_16ns_8ns_23_1_1_2460                                                                                          |     32|
|3765  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__866    |      8|
|3766  |    mul_16ns_8ns_23_1_1_U1888                                           |myhls_mul_16ns_8ns_23_1_1_2461                                                                                          |     11|
|3767  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2057   |      8|
|3768  |    mul_16ns_8ns_23_1_1_U1894                                           |myhls_mul_16ns_8ns_23_1_1_2462                                                                                          |     57|
|3769  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__93   |      8|
|3770  |    mul_16ns_8ns_23_1_1_U1901                                           |myhls_mul_16ns_8ns_23_1_1_2463                                                                                          |      8|
|3771  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2049   |      8|
|3772  |    mul_16ns_8ns_23_1_1_U1913                                           |myhls_mul_16ns_8ns_23_1_1_2464                                                                                          |      9|
|3773  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1516   |      8|
|3774  |    mul_16ns_8ns_23_1_1_U1949                                           |myhls_mul_16ns_8ns_23_1_1_2465                                                                                          |     34|
|3775  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__336  |      8|
|3776  |    mul_16ns_8ns_23_1_1_U1951                                           |myhls_mul_16ns_8ns_23_1_1_2466                                                                                          |     33|
|3777  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1293   |      8|
|3778  |    mul_16ns_8ns_23_1_1_U1959                                           |myhls_mul_16ns_8ns_23_1_1_2467                                                                                          |     48|
|3779  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1098   |      8|
|3780  |    mul_16ns_8ns_23_1_1_U1979                                           |myhls_mul_16ns_8ns_23_1_1_2468                                                                                          |      8|
|3781  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__378    |      8|
|3782  |    mul_16ns_8ns_23_1_1_U1981                                           |myhls_mul_16ns_8ns_23_1_1_2469                                                                                          |     85|
|3783  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1982   |      8|
|3784  |    mul_16ns_8ns_23_1_1_U1983                                           |myhls_mul_16ns_8ns_23_1_1_2470                                                                                          |     60|
|3785  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__89     |      8|
|3786  |    mul_16ns_8ns_23_1_1_U1984                                           |myhls_mul_16ns_8ns_23_1_1_2471                                                                                          |     60|
|3787  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__653    |      8|
|3788  |    mul_16ns_8ns_23_1_1_U1985                                           |myhls_mul_16ns_8ns_23_1_1_2472                                                                                          |     11|
|3789  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__104  |      8|
|3790  |    mul_16ns_8ns_23_1_1_U1996                                           |myhls_mul_16ns_8ns_23_1_1_2473                                                                                          |     62|
|3791  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1619   |      8|
|3792  |    mul_16ns_8ns_23_1_1_U2005                                           |myhls_mul_16ns_8ns_23_1_1_2474                                                                                          |     35|
|3793  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1190   |      8|
|3794  |    mul_16ns_8ns_23_1_1_U2006                                           |myhls_mul_16ns_8ns_23_1_1_2475                                                                                          |      8|
|3795  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2078   |      8|
|3796  |    mul_16ns_8ns_23_1_1_U2007                                           |myhls_mul_16ns_8ns_23_1_1_2476                                                                                          |     70|
|3797  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__948    |      8|
|3798  |    mul_16ns_8ns_23_1_1_U2036                                           |myhls_mul_16ns_8ns_23_1_1_2477                                                                                          |     10|
|3799  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1667   |      8|
|3800  |    mul_16ns_8ns_23_1_1_U2050                                           |myhls_mul_16ns_8ns_23_1_1_2478                                                                                          |     34|
|3801  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1483   |      8|
|3802  |    mul_16ns_8ns_23_1_1_U2052                                           |myhls_mul_16ns_8ns_23_1_1_2479                                                                                          |      9|
|3803  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1500   |      8|
|3804  |    mul_16ns_8ns_23_1_1_U2054                                           |myhls_mul_16ns_8ns_23_1_1_2480                                                                                          |     47|
|3805  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__118  |      8|
|3806  |    mul_16ns_8ns_23_1_1_U2062                                           |myhls_mul_16ns_8ns_23_1_1_2481                                                                                          |      8|
|3807  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__35   |      8|
|3808  |    mul_16ns_8ns_23_1_1_U2071                                           |myhls_mul_16ns_8ns_23_1_1_2482                                                                                          |      8|
|3809  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1877   |      8|
|3810  |    mul_16ns_8ns_23_1_1_U2077                                           |myhls_mul_16ns_8ns_23_1_1_2483                                                                                          |      8|
|3811  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__389    |      8|
|3812  |    mul_16ns_8ns_23_1_1_U2081                                           |myhls_mul_16ns_8ns_23_1_1_2484                                                                                          |      8|
|3813  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__119  |      8|
|3814  |    mul_16ns_8ns_23_1_1_U2095                                           |myhls_mul_16ns_8ns_23_1_1_2485                                                                                          |      8|
|3815  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1104   |      8|
|3816  |    mul_16ns_8ns_23_1_1_U2104                                           |myhls_mul_16ns_8ns_23_1_1_2486                                                                                          |     39|
|3817  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__139    |      8|
|3818  |    mul_16ns_8ns_23_1_1_U2111                                           |myhls_mul_16ns_8ns_23_1_1_2487                                                                                          |     11|
|3819  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1642   |      8|
|3820  |    mul_16ns_8ns_23_1_1_U2112                                           |myhls_mul_16ns_8ns_23_1_1_2488                                                                                          |      8|
|3821  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__749    |      8|
|3822  |    mul_16ns_8ns_23_1_1_U2117                                           |myhls_mul_16ns_8ns_23_1_1_2489                                                                                          |      8|
|3823  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2083   |      8|
|3824  |    mul_16ns_8ns_23_1_1_U2127                                           |myhls_mul_16ns_8ns_23_1_1_2490                                                                                          |     76|
|3825  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1760   |      8|
|3826  |    mul_16ns_8ns_23_1_1_U2132                                           |myhls_mul_16ns_8ns_23_1_1_2491                                                                                          |     26|
|3827  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__221    |      8|
|3828  |    mul_16ns_8ns_23_1_1_U2137                                           |myhls_mul_16ns_8ns_23_1_1_2492                                                                                          |     38|
|3829  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__178    |      8|
|3830  |    mul_16ns_8ns_23_1_1_U2141                                           |myhls_mul_16ns_8ns_23_1_1_2493                                                                                          |     62|
|3831  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__434    |      8|
|3832  |    mul_16ns_8ns_23_1_1_U2144                                           |myhls_mul_16ns_8ns_23_1_1_2494                                                                                          |      8|
|3833  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__316  |      8|
|3834  |    mul_16ns_8ns_23_1_1_U2157                                           |myhls_mul_16ns_8ns_23_1_1_2495                                                                                          |     68|
|3835  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1534   |      8|
|3836  |    mul_16ns_8ns_23_1_1_U2167                                           |myhls_mul_16ns_8ns_23_1_1_2496                                                                                          |     60|
|3837  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2072   |      8|
|3838  |    mul_16ns_8ns_23_1_1_U2175                                           |myhls_mul_16ns_8ns_23_1_1_2497                                                                                          |     37|
|3839  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__628    |      8|
|3840  |    mul_16ns_8ns_23_1_1_U2185                                           |myhls_mul_16ns_8ns_23_1_1_2498                                                                                          |      8|
|3841  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1117   |      8|
|3842  |    mul_16ns_8ns_23_1_1_U2195                                           |myhls_mul_16ns_8ns_23_1_1_2499                                                                                          |     34|
|3843  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__254  |      8|
|3844  |    mul_16ns_8ns_23_1_1_U2200                                           |myhls_mul_16ns_8ns_23_1_1_2500                                                                                          |     60|
|3845  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1006   |      8|
|3846  |    mul_16ns_8ns_23_1_1_U2208                                           |myhls_mul_16ns_8ns_23_1_1_2501                                                                                          |     49|
|3847  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1546   |      8|
|3848  |    mul_16ns_8ns_23_1_1_U2216                                           |myhls_mul_16ns_8ns_23_1_1_2502                                                                                          |     33|
|3849  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__89   |      8|
|3850  |    mul_16ns_8ns_23_1_1_U2221                                           |myhls_mul_16ns_8ns_23_1_1_2503                                                                                          |     61|
|3851  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1587   |      8|
|3852  |    mul_16ns_8ns_23_1_1_U2230                                           |myhls_mul_16ns_8ns_23_1_1_2504                                                                                          |     61|
|3853  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__300    |      8|
|3854  |    mul_16ns_8ns_23_1_1_U2235                                           |myhls_mul_16ns_8ns_23_1_1_2505                                                                                          |     72|
|3855  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1174   |      8|
|3856  |    mul_16ns_8ns_23_1_1_U2238                                           |myhls_mul_16ns_8ns_23_1_1_2506                                                                                          |     83|
|3857  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__55   |      8|
|3858  |    mul_16ns_8ns_23_1_1_U2241                                           |myhls_mul_16ns_8ns_23_1_1_2507                                                                                          |     85|
|3859  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__258    |      8|
|3860  |    mul_16ns_8ns_23_1_1_U2243                                           |myhls_mul_16ns_8ns_23_1_1_2508                                                                                          |     11|
|3861  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1758   |      8|
|3862  |    mul_16ns_8ns_23_1_1_U2245                                           |myhls_mul_16ns_8ns_23_1_1_2509                                                                                          |     34|
|3863  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__55     |      8|
|3864  |    mul_16ns_8ns_23_1_1_U2249                                           |myhls_mul_16ns_8ns_23_1_1_2510                                                                                          |     58|
|3865  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1869   |      8|
|3866  |    mul_16ns_8ns_23_1_1_U2250                                           |myhls_mul_16ns_8ns_23_1_1_2511                                                                                          |      9|
|3867  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1493   |      8|
|3868  |    mul_16ns_8ns_23_1_1_U2255                                           |myhls_mul_16ns_8ns_23_1_1_2512                                                                                          |      8|
|3869  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__391  |      8|
|3870  |    mul_16ns_8ns_23_1_1_U2266                                           |myhls_mul_16ns_8ns_23_1_1_2513                                                                                          |      8|
|3871  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1465   |      8|
|3872  |    mul_16ns_8ns_23_1_1_U2270                                           |myhls_mul_16ns_8ns_23_1_1_2514                                                                                          |     35|
|3873  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__522  |      8|
|3874  |    mul_16ns_8ns_23_1_1_U2312                                           |myhls_mul_16ns_8ns_23_1_1_2515                                                                                          |      8|
|3875  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__921    |      8|
|3876  |    mul_16ns_8ns_23_1_1_U2316                                           |myhls_mul_16ns_8ns_23_1_1_2516                                                                                          |     35|
|3877  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__50     |      8|
|3878  |    mul_16ns_8ns_23_1_1_U2318                                           |myhls_mul_16ns_8ns_23_1_1_2517                                                                                          |     71|
|3879  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1876   |      8|
|3880  |    mul_16ns_8ns_23_1_1_U2319                                           |myhls_mul_16ns_8ns_23_1_1_2518                                                                                          |     10|
|3881  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1665   |      8|
|3882  |    mul_16ns_8ns_23_1_1_U2330                                           |myhls_mul_16ns_8ns_23_1_1_2519                                                                                          |     60|
|3883  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1762   |      8|
|3884  |    mul_16ns_8ns_23_1_1_U2347                                           |myhls_mul_16ns_8ns_23_1_1_2520                                                                                          |     80|
|3885  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__728    |      8|
|3886  |    mul_16ns_8ns_23_1_1_U2348                                           |myhls_mul_16ns_8ns_23_1_1_2521                                                                                          |     76|
|3887  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1564   |      8|
|3888  |    mul_16ns_8ns_23_1_1_U2352                                           |myhls_mul_16ns_8ns_23_1_1_2522                                                                                          |     45|
|3889  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1659   |      8|
|3890  |    mul_16ns_8ns_23_1_1_U2362                                           |myhls_mul_16ns_8ns_23_1_1_2523                                                                                          |     57|
|3891  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__819    |      8|
|3892  |    mul_16ns_8ns_23_1_1_U2368                                           |myhls_mul_16ns_8ns_23_1_1_2524                                                                                          |     42|
|3893  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1095   |      8|
|3894  |    mul_16ns_8ns_23_1_1_U2382                                           |myhls_mul_16ns_8ns_23_1_1_2525                                                                                          |    108|
|3895  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__806    |      8|
|3896  |    mul_16ns_8ns_23_1_1_U2390                                           |myhls_mul_16ns_8ns_23_1_1_2526                                                                                          |      8|
|3897  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1508   |      8|
|3898  |    mul_16ns_8ns_23_1_1_U2393                                           |myhls_mul_16ns_8ns_23_1_1_2527                                                                                          |     11|
|3899  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__709    |      8|
|3900  |    mul_16ns_8ns_23_1_1_U2412                                           |myhls_mul_16ns_8ns_23_1_1_2528                                                                                          |      8|
|3901  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1984   |      8|
|3902  |    mul_16ns_8ns_23_1_1_U2421                                           |myhls_mul_16ns_8ns_23_1_1_2529                                                                                          |     58|
|3903  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1103   |      8|
|3904  |    mul_16ns_8ns_23_1_1_U2422                                           |myhls_mul_16ns_8ns_23_1_1_2530                                                                                          |     54|
|3905  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1454   |      8|
|3906  |    mul_16ns_8ns_23_1_1_U2453                                           |myhls_mul_16ns_8ns_23_1_1_2531                                                                                          |     57|
|3907  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__296    |      8|
|3908  |    mul_16ns_8ns_23_1_1_U2456                                           |myhls_mul_16ns_8ns_23_1_1_2532                                                                                          |     60|
|3909  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__333  |      8|
|3910  |    mul_16ns_8ns_23_1_1_U2479                                           |myhls_mul_16ns_8ns_23_1_1_2533                                                                                          |     61|
|3911  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1767   |      8|
|3912  |    mul_16ns_8ns_23_1_1_U2483                                           |myhls_mul_16ns_8ns_23_1_1_2534                                                                                          |      8|
|3913  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1895   |      8|
|3914  |    mul_16ns_8ns_23_1_1_U2499                                           |myhls_mul_16ns_8ns_23_1_1_2535                                                                                          |      8|
|3915  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1916   |      8|
|3916  |    mul_16ns_8ns_23_1_1_U2506                                           |myhls_mul_16ns_8ns_23_1_1_2536                                                                                          |     82|
|3917  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__754    |      8|
|3918  |    mul_16ns_8ns_23_1_1_U2510                                           |myhls_mul_16ns_8ns_23_1_1_2537                                                                                          |     60|
|3919  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1151   |      8|
|3920  |    mul_16ns_8ns_23_1_1_U2532                                           |myhls_mul_16ns_8ns_23_1_1_2538                                                                                          |     54|
|3921  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1645   |      8|
|3922  |    mul_16ns_8ns_23_1_1_U2539                                           |myhls_mul_16ns_8ns_23_1_1_2539                                                                                          |      8|
|3923  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__966    |      8|
|3924  |    mul_16ns_8ns_23_1_1_U2543                                           |myhls_mul_16ns_8ns_23_1_1_2540                                                                                          |      8|
|3925  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1485   |      8|
|3926  |    mul_16ns_8ns_23_1_1_U2556                                           |myhls_mul_16ns_8ns_23_1_1_2541                                                                                          |     63|
|3927  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__796    |      8|
|3928  |    mul_16ns_8ns_23_1_1_U2563                                           |myhls_mul_16ns_8ns_23_1_1_2542                                                                                          |     35|
|3929  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__269  |      8|
|3930  |    mul_16ns_8ns_23_1_1_U2570                                           |myhls_mul_16ns_8ns_23_1_1_2543                                                                                          |     16|
|3931  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__84     |      8|
|3932  |    mul_16ns_8ns_23_1_1_U2600                                           |myhls_mul_16ns_8ns_23_1_1_2544                                                                                          |     60|
|3933  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__3      |      8|
|3934  |    mul_16ns_8ns_23_1_1_U2608                                           |myhls_mul_16ns_8ns_23_1_1_2545                                                                                          |      8|
|3935  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2018   |      8|
|3936  |    mul_16ns_8ns_23_1_1_U2610                                           |myhls_mul_16ns_8ns_23_1_1_2546                                                                                          |     20|
|3937  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__603    |      8|
|3938  |    mul_16ns_8ns_23_1_1_U2621                                           |myhls_mul_16ns_8ns_23_1_1_2547                                                                                          |      8|
|3939  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__14     |      8|
|3940  |    mul_16ns_8ns_23_1_1_U2627                                           |myhls_mul_16ns_8ns_23_1_1_2548                                                                                          |     57|
|3941  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__307  |      8|
|3942  |    mul_16ns_8ns_23_1_1_U2634                                           |myhls_mul_16ns_8ns_23_1_1_2549                                                                                          |      8|
|3943  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__179    |      8|
|3944  |    mul_16ns_8ns_23_1_1_U2641                                           |myhls_mul_16ns_8ns_23_1_1_2550                                                                                          |     57|
|3945  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__120    |      8|
|3946  |    mul_16ns_8ns_23_1_1_U2652                                           |myhls_mul_16ns_8ns_23_1_1_2551                                                                                          |      8|
|3947  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1693   |      8|
|3948  |    mul_16ns_8ns_23_1_1_U2654                                           |myhls_mul_16ns_8ns_23_1_1_2552                                                                                          |      8|
|3949  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2146   |      8|
|3950  |    mul_16ns_8ns_23_1_1_U2657                                           |myhls_mul_16ns_8ns_23_1_1_2553                                                                                          |     58|
|3951  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__842    |      8|
|3952  |    mul_16ns_8ns_23_1_1_U2675                                           |myhls_mul_16ns_8ns_23_1_1_2554                                                                                          |     33|
|3953  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__802    |      8|
|3954  |    mul_16ns_8ns_23_1_1_U2691                                           |myhls_mul_16ns_8ns_23_1_1_2555                                                                                          |     15|
|3955  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1048   |      8|
|3956  |    mul_16ns_8ns_23_1_1_U2711                                           |myhls_mul_16ns_8ns_23_1_1_2556                                                                                          |      8|
|3957  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__884    |      8|
|3958  |    mul_16ns_8ns_23_1_1_U2716                                           |myhls_mul_16ns_8ns_23_1_1_2557                                                                                          |     17|
|3959  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2028   |      8|
|3960  |    mul_16ns_8ns_23_1_1_U2737                                           |myhls_mul_16ns_8ns_23_1_1_2558                                                                                          |      8|
|3961  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__18     |      8|
|3962  |    mul_16ns_8ns_23_1_1_U2744                                           |myhls_mul_16ns_8ns_23_1_1_2559                                                                                          |     34|
|3963  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__107    |      8|
|3964  |    mul_16ns_8ns_23_1_1_U2748                                           |myhls_mul_16ns_8ns_23_1_1_2560                                                                                          |     58|
|3965  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2107   |      8|
|3966  |    mul_16ns_8ns_23_1_1_U2765                                           |myhls_mul_16ns_8ns_23_1_1_2561                                                                                          |      8|
|3967  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1342   |      8|
|3968  |    mul_16ns_8ns_23_1_1_U2769                                           |myhls_mul_16ns_8ns_23_1_1_2562                                                                                          |     10|
|3969  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__599    |      8|
|3970  |    mul_16ns_8ns_23_1_1_U2781                                           |myhls_mul_16ns_8ns_23_1_1_2563                                                                                          |     34|
|3971  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__355  |      8|
|3972  |    mul_16ns_8ns_23_1_1_U2782                                           |myhls_mul_16ns_8ns_23_1_1_2564                                                                                          |     60|
|3973  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__841    |      8|
|3974  |    mul_16ns_8ns_23_1_1_U2796                                           |myhls_mul_16ns_8ns_23_1_1_2565                                                                                          |     76|
|3975  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1245   |      8|
|3976  |    mul_16ns_8ns_23_1_1_U2806                                           |myhls_mul_16ns_8ns_23_1_1_2566                                                                                          |      8|
|3977  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1409   |      8|
|3978  |    mul_16ns_8ns_23_1_1_U2807                                           |myhls_mul_16ns_8ns_23_1_1_2567                                                                                          |     47|
|3979  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__556    |      8|
|3980  |    mul_16ns_8ns_23_1_1_U2816                                           |myhls_mul_16ns_8ns_23_1_1_2568                                                                                          |     58|
|3981  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__195    |      8|
|3982  |    mul_16ns_8ns_23_1_1_U2841                                           |myhls_mul_16ns_8ns_23_1_1_2569                                                                                          |     10|
|3983  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__43   |      8|
|3984  |    mul_16ns_8ns_23_1_1_U2851                                           |myhls_mul_16ns_8ns_23_1_1_2570                                                                                          |     78|
|3985  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1995   |      8|
|3986  |    mul_16ns_8ns_23_1_1_U2878                                           |myhls_mul_16ns_8ns_23_1_1_2571                                                                                          |      9|
|3987  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1430   |      8|
|3988  |    mul_16ns_8ns_23_1_1_U2911                                           |myhls_mul_16ns_8ns_23_1_1_2572                                                                                          |     11|
|3989  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__529    |      8|
|3990  |    mul_16ns_8ns_23_1_1_U2912                                           |myhls_mul_16ns_8ns_23_1_1_2573                                                                                          |    114|
|3991  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__548  |      8|
|3992  |    mul_16ns_8ns_23_1_1_U2915                                           |myhls_mul_16ns_8ns_23_1_1_2574                                                                                          |     60|
|3993  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1859   |      8|
|3994  |    mul_16ns_8ns_23_1_1_U2920                                           |myhls_mul_16ns_8ns_23_1_1_2575                                                                                          |      8|
|3995  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__15     |      8|
|3996  |    mul_16ns_8ns_23_1_1_U2922                                           |myhls_mul_16ns_8ns_23_1_1_2576                                                                                          |     30|
|3997  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__853    |      8|
|3998  |    mul_16ns_8ns_23_1_1_U2925                                           |myhls_mul_16ns_8ns_23_1_1_2577                                                                                          |      8|
|3999  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1359   |      8|
|4000  |    mul_16ns_8ns_23_1_1_U2928                                           |myhls_mul_16ns_8ns_23_1_1_2578                                                                                          |     11|
|4001  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1714   |      8|
|4002  |    mul_16ns_8ns_23_1_1_U2943                                           |myhls_mul_16ns_8ns_23_1_1_2579                                                                                          |      8|
|4003  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__815    |      8|
|4004  |    mul_16ns_8ns_23_1_1_U2949                                           |myhls_mul_16ns_8ns_23_1_1_2580                                                                                          |     37|
|4005  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1910   |      8|
|4006  |    mul_16ns_8ns_23_1_1_U2950                                           |myhls_mul_16ns_8ns_23_1_1_2581                                                                                          |      8|
|4007  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__186    |      8|
|4008  |    mul_16ns_8ns_23_1_1_U2951                                           |myhls_mul_16ns_8ns_23_1_1_2582                                                                                          |      8|
|4009  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__624    |      8|
|4010  |    mul_16ns_8ns_23_1_1_U2960                                           |myhls_mul_16ns_8ns_23_1_1_2583                                                                                          |     60|
|4011  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1856   |      8|
|4012  |    mul_16ns_8ns_23_1_1_U2972                                           |myhls_mul_16ns_8ns_23_1_1_2584                                                                                          |     11|
|4013  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2094   |      8|
|4014  |    mul_16ns_8ns_23_1_1_U2991                                           |myhls_mul_16ns_8ns_23_1_1_2585                                                                                          |     12|
|4015  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__1    |      8|
|4016  |    mul_16ns_8ns_23_1_1_U2997                                           |myhls_mul_16ns_8ns_23_1_1_2586                                                                                          |     11|
|4017  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__243  |      8|
|4018  |    mul_16ns_8ns_23_1_1_U3015                                           |myhls_mul_16ns_8ns_23_1_1_2587                                                                                          |     33|
|4019  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__610    |      8|
|4020  |    mul_16ns_8ns_23_1_1_U3020                                           |myhls_mul_16ns_8ns_23_1_1_2588                                                                                          |      8|
|4021  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__319    |      8|
|4022  |    mul_16ns_8ns_23_1_1_U3023                                           |myhls_mul_16ns_8ns_23_1_1_2589                                                                                          |     17|
|4023  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__771    |      8|
|4024  |    mul_16ns_8ns_23_1_1_U3032                                           |myhls_mul_16ns_8ns_23_1_1_2590                                                                                          |     72|
|4025  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__699    |      8|
|4026  |    mul_16ns_8ns_23_1_1_U3059                                           |myhls_mul_16ns_8ns_23_1_1_2591                                                                                          |      9|
|4027  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__874    |      8|
|4028  |    mul_16ns_8ns_23_1_1_U3062                                           |myhls_mul_16ns_8ns_23_1_1_2592                                                                                          |      8|
|4029  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__776    |      8|
|4030  |    mul_16ns_8ns_23_1_1_U3063                                           |myhls_mul_16ns_8ns_23_1_1_2593                                                                                          |      8|
|4031  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__301    |      8|
|4032  |    mul_16ns_8ns_23_1_1_U3064                                           |myhls_mul_16ns_8ns_23_1_1_2594                                                                                          |      8|
|4033  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1145   |      8|
|4034  |    mul_16ns_8ns_23_1_1_U3073                                           |myhls_mul_16ns_8ns_23_1_1_2595                                                                                          |      8|
|4035  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__123    |      8|
|4036  |    mul_16ns_8ns_23_1_1_U3089                                           |myhls_mul_16ns_8ns_23_1_1_2596                                                                                          |     96|
|4037  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__326    |      8|
|4038  |    mul_16ns_8ns_23_1_1_U3116                                           |myhls_mul_16ns_8ns_23_1_1_2597                                                                                          |     56|
|4039  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1237   |      8|
|4040  |    mul_16ns_8ns_23_1_1_U3126                                           |myhls_mul_16ns_8ns_23_1_1_2598                                                                                          |      8|
|4041  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1024   |      8|
|4042  |    mul_16ns_8ns_23_1_1_U3131                                           |myhls_mul_16ns_8ns_23_1_1_2599                                                                                          |     46|
|4043  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__323    |      8|
|4044  |    mul_16ns_8ns_23_1_1_U3139                                           |myhls_mul_16ns_8ns_23_1_1_2600                                                                                          |      8|
|4045  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__247  |      8|
|4046  |    mul_16ns_8ns_23_1_1_U3142                                           |myhls_mul_16ns_8ns_23_1_1_2601                                                                                          |     57|
|4047  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__506    |      8|
|4048  |    mul_16ns_8ns_23_1_1_U3158                                           |myhls_mul_16ns_8ns_23_1_1_2602                                                                                          |      8|
|4049  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__187  |      8|
|4050  |    mul_16ns_8ns_23_1_1_U494                                            |myhls_mul_16ns_8ns_23_1_1_2603                                                                                          |     56|
|4051  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__154  |      8|
|4052  |    mul_16ns_8ns_23_1_1_U506                                            |myhls_mul_16ns_8ns_23_1_1_2604                                                                                          |     87|
|4053  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__136  |      8|
|4054  |    mul_16ns_8ns_23_1_1_U507                                            |myhls_mul_16ns_8ns_23_1_1_2605                                                                                          |     37|
|4055  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1093   |      8|
|4056  |    mul_16ns_8ns_23_1_1_U533                                            |myhls_mul_16ns_8ns_23_1_1_2606                                                                                          |      8|
|4057  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__117    |      8|
|4058  |    mul_16ns_8ns_23_1_1_U536                                            |myhls_mul_16ns_8ns_23_1_1_2607                                                                                          |     76|
|4059  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2046   |      8|
|4060  |    mul_16ns_8ns_23_1_1_U539                                            |myhls_mul_16ns_8ns_23_1_1_2608                                                                                          |      8|
|4061  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2161   |      8|
|4062  |    mul_16ns_8ns_23_1_1_U570                                            |myhls_mul_16ns_8ns_23_1_1_2609                                                                                          |      8|
|4063  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1596   |      8|
|4064  |    mul_16ns_8ns_23_1_1_U581                                            |myhls_mul_16ns_8ns_23_1_1_2610                                                                                          |     64|
|4065  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1043   |      8|
|4066  |    mul_16ns_8ns_23_1_1_U586                                            |myhls_mul_16ns_8ns_23_1_1_2611                                                                                          |     43|
|4067  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1050   |      8|
|4068  |    mul_16ns_8ns_23_1_1_U594                                            |myhls_mul_16ns_8ns_23_1_1_2612                                                                                          |      9|
|4069  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__17     |      8|
|4070  |    mul_16ns_8ns_23_1_1_U597                                            |myhls_mul_16ns_8ns_23_1_1_2613                                                                                          |     59|
|4071  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1559   |      8|
|4072  |    mul_16ns_8ns_23_1_1_U598                                            |myhls_mul_16ns_8ns_23_1_1_2614                                                                                          |     15|
|4073  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1593   |      8|
|4074  |    mul_16ns_8ns_23_1_1_U602                                            |myhls_mul_16ns_8ns_23_1_1_2615                                                                                          |     60|
|4075  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__111    |      8|
|4076  |    mul_16ns_8ns_23_1_1_U607                                            |myhls_mul_16ns_8ns_23_1_1_2616                                                                                          |      8|
|4077  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2088   |      8|
|4078  |    mul_16ns_8ns_23_1_1_U611                                            |myhls_mul_16ns_8ns_23_1_1_2617                                                                                          |      8|
|4079  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__743    |      8|
|4080  |    mul_16ns_8ns_23_1_1_U625                                            |myhls_mul_16ns_8ns_23_1_1_2618                                                                                          |      8|
|4081  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1773   |      8|
|4082  |    mul_16ns_8ns_23_1_1_U658                                            |myhls_mul_16ns_8ns_23_1_1_2619                                                                                          |     15|
|4083  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__249    |      8|
|4084  |    mul_16ns_8ns_23_1_1_U659                                            |myhls_mul_16ns_8ns_23_1_1_2620                                                                                          |     11|
|4085  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__498  |      8|
|4086  |    mul_16ns_8ns_23_1_1_U666                                            |myhls_mul_16ns_8ns_23_1_1_2621                                                                                          |      8|
|4087  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2021   |      8|
|4088  |    mul_16ns_8ns_23_1_1_U676                                            |myhls_mul_16ns_8ns_23_1_1_2622                                                                                          |      8|
|4089  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2131   |      8|
|4090  |    mul_16ns_8ns_23_1_1_U678                                            |myhls_mul_16ns_8ns_23_1_1_2623                                                                                          |      8|
|4091  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__805    |      8|
|4092  |    mul_16ns_8ns_23_1_1_U681                                            |myhls_mul_16ns_8ns_23_1_1_2624                                                                                          |     62|
|4093  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1674   |      8|
|4094  |    mul_16ns_8ns_23_1_1_U682                                            |myhls_mul_16ns_8ns_23_1_1_2625                                                                                          |     61|
|4095  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__48     |      8|
|4096  |    mul_16ns_8ns_23_1_1_U683                                            |myhls_mul_16ns_8ns_23_1_1_2626                                                                                          |     35|
|4097  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__395  |      8|
|4098  |    mul_16ns_8ns_23_1_1_U687                                            |myhls_mul_16ns_8ns_23_1_1_2627                                                                                          |      8|
|4099  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__362  |      8|
|4100  |    mul_16ns_8ns_23_1_1_U688                                            |myhls_mul_16ns_8ns_23_1_1_2628                                                                                          |      8|
|4101  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__475    |      8|
|4102  |    mul_16ns_8ns_23_1_1_U695                                            |myhls_mul_16ns_8ns_23_1_1_2629                                                                                          |      8|
|4103  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__899    |      8|
|4104  |    mul_16ns_8ns_23_1_1_U703                                            |myhls_mul_16ns_8ns_23_1_1_2630                                                                                          |      8|
|4105  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1486   |      8|
|4106  |    mul_16ns_8ns_23_1_1_U705                                            |myhls_mul_16ns_8ns_23_1_1_2631                                                                                          |      8|
|4107  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__879    |      8|
|4108  |    mul_16ns_8ns_23_1_1_U711                                            |myhls_mul_16ns_8ns_23_1_1_2632                                                                                          |     34|
|4109  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__506  |      8|
|4110  |    mul_16ns_8ns_23_1_1_U718                                            |myhls_mul_16ns_8ns_23_1_1_2633                                                                                          |      8|
|4111  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__515    |      8|
|4112  |    mul_16ns_8ns_23_1_1_U737                                            |myhls_mul_16ns_8ns_23_1_1_2634                                                                                          |     47|
|4113  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__217  |      8|
|4114  |    mul_16ns_8ns_23_1_1_U739                                            |myhls_mul_16ns_8ns_23_1_1_2635                                                                                          |      9|
|4115  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__410  |      8|
|4116  |    mul_16ns_8ns_23_1_1_U741                                            |myhls_mul_16ns_8ns_23_1_1_2636                                                                                          |     95|
|4117  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__54   |      8|
|4118  |    mul_16ns_8ns_23_1_1_U743                                            |myhls_mul_16ns_8ns_23_1_1_2637                                                                                          |     60|
|4119  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__165    |      8|
|4120  |    mul_16ns_8ns_23_1_1_U745                                            |myhls_mul_16ns_8ns_23_1_1_2638                                                                                          |     10|
|4121  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__263    |      8|
|4122  |    mul_16ns_8ns_23_1_1_U757                                            |myhls_mul_16ns_8ns_23_1_1_2639                                                                                          |     11|
|4123  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1077   |      8|
|4124  |    mul_16ns_8ns_23_1_1_U758                                            |myhls_mul_16ns_8ns_23_1_1_2640                                                                                          |      8|
|4125  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1158   |      8|
|4126  |    mul_16ns_8ns_23_1_1_U760                                            |myhls_mul_16ns_8ns_23_1_1_2641                                                                                          |      8|
|4127  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__525    |      8|
|4128  |    mul_16ns_8ns_23_1_1_U772                                            |myhls_mul_16ns_8ns_23_1_1_2642                                                                                          |      8|
|4129  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1471   |      8|
|4130  |    mul_16ns_8ns_23_1_1_U775                                            |myhls_mul_16ns_8ns_23_1_1_2643                                                                                          |     36|
|4131  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__654    |      8|
|4132  |    mul_16ns_8ns_23_1_1_U790                                            |myhls_mul_16ns_8ns_23_1_1_2644                                                                                          |     34|
|4133  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__590    |      8|
|4134  |    mul_16ns_8ns_23_1_1_U794                                            |myhls_mul_16ns_8ns_23_1_1_2645                                                                                          |      8|
|4135  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__54     |      8|
|4136  |    mul_16ns_8ns_23_1_1_U801                                            |myhls_mul_16ns_8ns_23_1_1_2646                                                                                          |      8|
|4137  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__541  |      8|
|4138  |    mul_16ns_8ns_23_1_1_U811                                            |myhls_mul_16ns_8ns_23_1_1_2647                                                                                          |     11|
|4139  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1949   |      8|
|4140  |    mul_16ns_8ns_23_1_1_U813                                            |myhls_mul_16ns_8ns_23_1_1_2648                                                                                          |     13|
|4141  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1442   |      8|
|4142  |    mul_16ns_8ns_23_1_1_U814                                            |myhls_mul_16ns_8ns_23_1_1_2649                                                                                          |     58|
|4143  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1246   |      8|
|4144  |    mul_16ns_8ns_23_1_1_U822                                            |myhls_mul_16ns_8ns_23_1_1_2650                                                                                          |      8|
|4145  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1759   |      8|
|4146  |    mul_16ns_8ns_23_1_1_U824                                            |myhls_mul_16ns_8ns_23_1_1_2651                                                                                          |      8|
|4147  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__999    |      8|
|4148  |    mul_16ns_8ns_23_1_1_U831                                            |myhls_mul_16ns_8ns_23_1_1_2652                                                                                          |     62|
|4149  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__385    |      8|
|4150  |    mul_16ns_8ns_23_1_1_U839                                            |myhls_mul_16ns_8ns_23_1_1_2653                                                                                          |      8|
|4151  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2011   |      8|
|4152  |    mul_16ns_8ns_23_1_1_U842                                            |myhls_mul_16ns_8ns_23_1_1_2654                                                                                          |     46|
|4153  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__438    |      8|
|4154  |    mul_16ns_8ns_23_1_1_U843                                            |myhls_mul_16ns_8ns_23_1_1_2655                                                                                          |     76|
|4155  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__187    |      8|
|4156  |    mul_16ns_8ns_23_1_1_U857                                            |myhls_mul_16ns_8ns_23_1_1_2656                                                                                          |      8|
|4157  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__202  |      8|
|4158  |    mul_16ns_8ns_23_1_1_U878                                            |myhls_mul_16ns_8ns_23_1_1_2657                                                                                          |      8|
|4159  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__392  |      8|
|4160  |    mul_16ns_8ns_23_1_1_U896                                            |myhls_mul_16ns_8ns_23_1_1_2658                                                                                          |     70|
|4161  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__457  |      8|
|4162  |    mul_16ns_8ns_23_1_1_U903                                            |myhls_mul_16ns_8ns_23_1_1_2659                                                                                          |      8|
|4163  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__391    |      8|
|4164  |    mul_16ns_8ns_23_1_1_U905                                            |myhls_mul_16ns_8ns_23_1_1_2660                                                                                          |      8|
|4165  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__357    |      8|
|4166  |    mul_16ns_8ns_23_1_1_U908                                            |myhls_mul_16ns_8ns_23_1_1_2661                                                                                          |      9|
|4167  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__740    |      8|
|4168  |    mul_16ns_8ns_23_1_1_U926                                            |myhls_mul_16ns_8ns_23_1_1_2662                                                                                          |     30|
|4169  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1686   |      8|
|4170  |    mul_16ns_8ns_23_1_1_U936                                            |myhls_mul_16ns_8ns_23_1_1_2663                                                                                          |      8|
|4171  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1292   |      8|
|4172  |    mul_16ns_8ns_23_1_1_U949                                            |myhls_mul_16ns_8ns_23_1_1_2664                                                                                          |     10|
|4173  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__561    |      8|
|4174  |    mul_16ns_8ns_23_1_1_U966                                            |myhls_mul_16ns_8ns_23_1_1_2665                                                                                          |     18|
|4175  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1466   |      8|
|4176  |    mul_16ns_8ns_23_1_1_U971                                            |myhls_mul_16ns_8ns_23_1_1_2666                                                                                          |     59|
|4177  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__497    |      8|
|4178  |    mul_16ns_8ns_23_1_1_U976                                            |myhls_mul_16ns_8ns_23_1_1_2667                                                                                          |     87|
|4179  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1196   |      8|
|4180  |    mul_16ns_8ns_23_1_1_U980                                            |myhls_mul_16ns_8ns_23_1_1_2668                                                                                          |      8|
|4181  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1284   |      8|
|4182  |    mul_16ns_8ns_23_1_1_U991                                            |myhls_mul_16ns_8ns_23_1_1_2669                                                                                          |      8|
|4183  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1809   |      8|
|4184  |    mul_16ns_8ns_23_1_1_U993                                            |myhls_mul_16ns_8ns_23_1_1_2670                                                                                          |     56|
|4185  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1469   |      8|
|4186  |    mul_16ns_8s_24_1_1_U1016                                            |myhls_mul_16ns_8s_24_1_1                                                                                                |     57|
|4187  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__520    |      8|
|4188  |    mul_16ns_8s_24_1_1_U1031                                            |myhls_mul_16ns_8s_24_1_1_2671                                                                                           |     41|
|4189  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__256    |      8|
|4190  |    mul_16ns_8s_24_1_1_U1051                                            |myhls_mul_16ns_8s_24_1_1_2672                                                                                           |     40|
|4191  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1085   |      8|
|4192  |    mul_16ns_8s_24_1_1_U1056                                            |myhls_mul_16ns_8s_24_1_1_2673                                                                                           |      9|
|4193  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__592    |      8|
|4194  |    mul_16ns_8s_24_1_1_U1068                                            |myhls_mul_16ns_8s_24_1_1_2674                                                                                           |     45|
|4195  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__404    |      8|
|4196  |    mul_16ns_8s_24_1_1_U1072                                            |myhls_mul_16ns_8s_24_1_1_2675                                                                                           |      8|
|4197  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1725   |      8|
|4198  |    mul_16ns_8s_24_1_1_U1079                                            |myhls_mul_16ns_8s_24_1_1_2676                                                                                           |      9|
|4199  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1258   |      8|
|4200  |    mul_16ns_8s_24_1_1_U1082                                            |myhls_mul_16ns_8s_24_1_1_2677                                                                                           |     42|
|4201  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1719   |      8|
|4202  |    mul_16ns_8s_24_1_1_U1088                                            |myhls_mul_16ns_8s_24_1_1_2678                                                                                           |     37|
|4203  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__11   |      8|
|4204  |    mul_16ns_8s_24_1_1_U1096                                            |myhls_mul_16ns_8s_24_1_1_2679                                                                                           |     57|
|4205  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__433    |      8|
|4206  |    mul_16ns_8s_24_1_1_U1110                                            |myhls_mul_16ns_8s_24_1_1_2680                                                                                           |     10|
|4207  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__695    |      8|
|4208  |    mul_16ns_8s_24_1_1_U1120                                            |myhls_mul_16ns_8s_24_1_1_2681                                                                                           |     10|
|4209  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1918   |      8|
|4210  |    mul_16ns_8s_24_1_1_U1137                                            |myhls_mul_16ns_8s_24_1_1_2682                                                                                           |      9|
|4211  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1924   |      8|
|4212  |    mul_16ns_8s_24_1_1_U1141                                            |myhls_mul_16ns_8s_24_1_1_2683                                                                                           |     57|
|4213  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__347    |      8|
|4214  |    mul_16ns_8s_24_1_1_U1142                                            |myhls_mul_16ns_8s_24_1_1_2684                                                                                           |    119|
|4215  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__984    |      8|
|4216  |    mul_16ns_8s_24_1_1_U1144                                            |myhls_mul_16ns_8s_24_1_1_2685                                                                                           |     37|
|4217  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__489  |      8|
|4218  |    mul_16ns_8s_24_1_1_U1145                                            |myhls_mul_16ns_8s_24_1_1_2686                                                                                           |     11|
|4219  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__362    |      8|
|4220  |    mul_16ns_8s_24_1_1_U1146                                            |myhls_mul_16ns_8s_24_1_1_2687                                                                                           |     34|
|4221  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1421   |      8|
|4222  |    mul_16ns_8s_24_1_1_U1156                                            |myhls_mul_16ns_8s_24_1_1_2688                                                                                           |     66|
|4223  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__951    |      8|
|4224  |    mul_16ns_8s_24_1_1_U1162                                            |myhls_mul_16ns_8s_24_1_1_2689                                                                                           |      8|
|4225  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1754   |      8|
|4226  |    mul_16ns_8s_24_1_1_U1175                                            |myhls_mul_16ns_8s_24_1_1_2690                                                                                           |      8|
|4227  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__850    |      8|
|4228  |    mul_16ns_8s_24_1_1_U1189                                            |myhls_mul_16ns_8s_24_1_1_2691                                                                                           |     11|
|4229  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__482    |      8|
|4230  |    mul_16ns_8s_24_1_1_U1191                                            |myhls_mul_16ns_8s_24_1_1_2692                                                                                           |      8|
|4231  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__967    |      8|
|4232  |    mul_16ns_8s_24_1_1_U1204                                            |myhls_mul_16ns_8s_24_1_1_2693                                                                                           |     37|
|4233  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__48   |      8|
|4234  |    mul_16ns_8s_24_1_1_U1207                                            |myhls_mul_16ns_8s_24_1_1_2694                                                                                           |      8|
|4235  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__501    |      8|
|4236  |    mul_16ns_8s_24_1_1_U1213                                            |myhls_mul_16ns_8s_24_1_1_2695                                                                                           |      8|
|4237  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__480  |      8|
|4238  |    mul_16ns_8s_24_1_1_U1229                                            |myhls_mul_16ns_8s_24_1_1_2696                                                                                           |     33|
|4239  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__377  |      8|
|4240  |    mul_16ns_8s_24_1_1_U1239                                            |myhls_mul_16ns_8s_24_1_1_2697                                                                                           |     57|
|4241  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__454    |      8|
|4242  |    mul_16ns_8s_24_1_1_U1244                                            |myhls_mul_16ns_8s_24_1_1_2698                                                                                           |      9|
|4243  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__357  |      8|
|4244  |    mul_16ns_8s_24_1_1_U1247                                            |myhls_mul_16ns_8s_24_1_1_2699                                                                                           |      8|
|4245  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__420    |      8|
|4246  |    mul_16ns_8s_24_1_1_U1249                                            |myhls_mul_16ns_8s_24_1_1_2700                                                                                           |      8|
|4247  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1722   |      8|
|4248  |    mul_16ns_8s_24_1_1_U1258                                            |myhls_mul_16ns_8s_24_1_1_2701                                                                                           |     11|
|4249  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1411   |      8|
|4250  |    mul_16ns_8s_24_1_1_U1261                                            |myhls_mul_16ns_8s_24_1_1_2702                                                                                           |     31|
|4251  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1578   |      8|
|4252  |    mul_16ns_8s_24_1_1_U1265                                            |myhls_mul_16ns_8s_24_1_1_2703                                                                                           |     38|
|4253  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1991   |      8|
|4254  |    mul_16ns_8s_24_1_1_U1266                                            |myhls_mul_16ns_8s_24_1_1_2704                                                                                           |      8|
|4255  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1761   |      8|
|4256  |    mul_16ns_8s_24_1_1_U1271                                            |myhls_mul_16ns_8s_24_1_1_2705                                                                                           |      8|
|4257  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__701    |      8|
|4258  |    mul_16ns_8s_24_1_1_U1273                                            |myhls_mul_16ns_8s_24_1_1_2706                                                                                           |     11|
|4259  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1111   |      8|
|4260  |    mul_16ns_8s_24_1_1_U1277                                            |myhls_mul_16ns_8s_24_1_1_2707                                                                                           |     95|
|4261  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1124   |      8|
|4262  |    mul_16ns_8s_24_1_1_U1283                                            |myhls_mul_16ns_8s_24_1_1_2708                                                                                           |     33|
|4263  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1966   |      8|
|4264  |    mul_16ns_8s_24_1_1_U1286                                            |myhls_mul_16ns_8s_24_1_1_2709                                                                                           |     31|
|4265  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1817   |      8|
|4266  |    mul_16ns_8s_24_1_1_U1289                                            |myhls_mul_16ns_8s_24_1_1_2710                                                                                           |     57|
|4267  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__681    |      8|
|4268  |    mul_16ns_8s_24_1_1_U1290                                            |myhls_mul_16ns_8s_24_1_1_2711                                                                                           |     58|
|4269  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1266   |      8|
|4270  |    mul_16ns_8s_24_1_1_U1292                                            |myhls_mul_16ns_8s_24_1_1_2712                                                                                           |      8|
|4271  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__231    |      8|
|4272  |    mul_16ns_8s_24_1_1_U1296                                            |myhls_mul_16ns_8s_24_1_1_2713                                                                                           |    137|
|4273  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__6              |      8|
|4274  |    mul_16ns_8s_24_1_1_U1297                                            |myhls_mul_16ns_8s_24_1_1_2714                                                                                           |     37|
|4275  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__276    |      8|
|4276  |    mul_16ns_8s_24_1_1_U1299                                            |myhls_mul_16ns_8s_24_1_1_2715                                                                                           |     37|
|4277  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2096   |      8|
|4278  |    mul_16ns_8s_24_1_1_U1303                                            |myhls_mul_16ns_8s_24_1_1_2716                                                                                           |     37|
|4279  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__492  |      8|
|4280  |    mul_16ns_8s_24_1_1_U1320                                            |myhls_mul_16ns_8s_24_1_1_2717                                                                                           |     87|
|4281  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__238    |      8|
|4282  |    mul_16ns_8s_24_1_1_U1322                                            |myhls_mul_16ns_8s_24_1_1_2718                                                                                           |     65|
|4283  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1468   |      8|
|4284  |    mul_16ns_8s_24_1_1_U1324                                            |myhls_mul_16ns_8s_24_1_1_2719                                                                                           |     57|
|4285  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__595    |      8|
|4286  |    mul_16ns_8s_24_1_1_U1339                                            |myhls_mul_16ns_8s_24_1_1_2720                                                                                           |     11|
|4287  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__254    |      8|
|4288  |    mul_16ns_8s_24_1_1_U1341                                            |myhls_mul_16ns_8s_24_1_1_2721                                                                                           |     36|
|4289  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__179  |      8|
|4290  |    mul_16ns_8s_24_1_1_U1342                                            |myhls_mul_16ns_8s_24_1_1_2722                                                                                           |     35|
|4291  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/add_ln58_3442_fu_35949685_p2_funnel__17            |      8|
|4292  |    mul_16ns_8s_24_1_1_U1353                                            |myhls_mul_16ns_8s_24_1_1_2723                                                                                           |     11|
|4293  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__443    |      8|
|4294  |    mul_16ns_8s_24_1_1_U1356                                            |myhls_mul_16ns_8s_24_1_1_2724                                                                                           |     41|
|4295  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__746    |      8|
|4296  |    mul_16ns_8s_24_1_1_U1357                                            |myhls_mul_16ns_8s_24_1_1_2725                                                                                           |      8|
|4297  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1239   |      8|
|4298  |    mul_16ns_8s_24_1_1_U1362                                            |myhls_mul_16ns_8s_24_1_1_2726                                                                                           |      8|
|4299  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__863    |      8|
|4300  |    mul_16ns_8s_24_1_1_U1363                                            |myhls_mul_16ns_8s_24_1_1_2727                                                                                           |     65|
|4301  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1123   |      8|
|4302  |    mul_16ns_8s_24_1_1_U1365                                            |myhls_mul_16ns_8s_24_1_1_2728                                                                                           |     63|
|4303  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2074   |      8|
|4304  |    mul_16ns_8s_24_1_1_U1373                                            |myhls_mul_16ns_8s_24_1_1_2729                                                                                           |      8|
|4305  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__887    |      8|
|4306  |    mul_16ns_8s_24_1_1_U1375                                            |myhls_mul_16ns_8s_24_1_1_2730                                                                                           |     66|
|4307  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1716   |      8|
|4308  |    mul_16ns_8s_24_1_1_U1379                                            |myhls_mul_16ns_8s_24_1_1_2731                                                                                           |      8|
|4309  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__416    |      8|
|4310  |    mul_16ns_8s_24_1_1_U1399                                            |myhls_mul_16ns_8s_24_1_1_2732                                                                                           |      8|
|4311  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2031   |      8|
|4312  |    mul_16ns_8s_24_1_1_U1411                                            |myhls_mul_16ns_8s_24_1_1_2733                                                                                           |      8|
|4313  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__113    |      8|
|4314  |    mul_16ns_8s_24_1_1_U1413                                            |myhls_mul_16ns_8s_24_1_1_2734                                                                                           |     41|
|4315  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__283    |      8|
|4316  |    mul_16ns_8s_24_1_1_U1440                                            |myhls_mul_16ns_8s_24_1_1_2735                                                                                           |     66|
|4317  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2133   |      8|
|4318  |    mul_16ns_8s_24_1_1_U1459                                            |myhls_mul_16ns_8s_24_1_1_2736                                                                                           |     38|
|4319  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1555   |      8|
|4320  |    mul_16ns_8s_24_1_1_U1493                                            |myhls_mul_16ns_8s_24_1_1_2737                                                                                           |     34|
|4321  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1952   |      8|
|4322  |    mul_16ns_8s_24_1_1_U1500                                            |myhls_mul_16ns_8s_24_1_1_2738                                                                                           |     66|
|4323  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1343   |      8|
|4324  |    mul_16ns_8s_24_1_1_U1508                                            |myhls_mul_16ns_8s_24_1_1_2739                                                                                           |     63|
|4325  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1410   |      8|
|4326  |    mul_16ns_8s_24_1_1_U1523                                            |myhls_mul_16ns_8s_24_1_1_2740                                                                                           |      8|
|4327  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1382   |      8|
|4328  |    mul_16ns_8s_24_1_1_U1524                                            |myhls_mul_16ns_8s_24_1_1_2741                                                                                           |      8|
|4329  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1936   |      8|
|4330  |    mul_16ns_8s_24_1_1_U1541                                            |myhls_mul_16ns_8s_24_1_1_2742                                                                                           |      8|
|4331  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1542   |      8|
|4332  |    mul_16ns_8s_24_1_1_U1568                                            |myhls_mul_16ns_8s_24_1_1_2743                                                                                           |     96|
|4333  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1715   |      8|
|4334  |    mul_16ns_8s_24_1_1_U1587                                            |myhls_mul_16ns_8s_24_1_1_2744                                                                                           |      8|
|4335  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__911    |      8|
|4336  |    mul_16ns_8s_24_1_1_U1598                                            |myhls_mul_16ns_8s_24_1_1_2745                                                                                           |     37|
|4337  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__36   |      8|
|4338  |    mul_16ns_8s_24_1_1_U1603                                            |myhls_mul_16ns_8s_24_1_1_2746                                                                                           |     64|
|4339  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1525   |      8|
|4340  |    mul_16ns_8s_24_1_1_U1605                                            |myhls_mul_16ns_8s_24_1_1_2747                                                                                           |     38|
|4341  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__110    |      8|
|4342  |    mul_16ns_8s_24_1_1_U1606                                            |myhls_mul_16ns_8s_24_1_1_2748                                                                                           |     32|
|4343  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1881   |      8|
|4344  |    mul_16ns_8s_24_1_1_U1617                                            |myhls_mul_16ns_8s_24_1_1_2749                                                                                           |     37|
|4345  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__935    |      8|
|4346  |    mul_16ns_8s_24_1_1_U1623                                            |myhls_mul_16ns_8s_24_1_1_2750                                                                                           |     31|
|4347  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1475   |      8|
|4348  |    mul_16ns_8s_24_1_1_U1643                                            |myhls_mul_16ns_8s_24_1_1_2751                                                                                           |     57|
|4349  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__660    |      8|
|4350  |    mul_16ns_8s_24_1_1_U1645                                            |myhls_mul_16ns_8s_24_1_1_2752                                                                                           |      8|
|4351  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__316    |      8|
|4352  |    mul_16ns_8s_24_1_1_U1646                                            |myhls_mul_16ns_8s_24_1_1_2753                                                                                           |     11|
|4353  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__305    |      8|
|4354  |    mul_16ns_8s_24_1_1_U1648                                            |myhls_mul_16ns_8s_24_1_1_2754                                                                                           |      8|
|4355  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__664    |      8|
|4356  |    mul_16ns_8s_24_1_1_U1649                                            |myhls_mul_16ns_8s_24_1_1_2755                                                                                           |     44|
|4357  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1230   |      8|
|4358  |    mul_16ns_8s_24_1_1_U1656                                            |myhls_mul_16ns_8s_24_1_1_2756                                                                                           |     66|
|4359  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1842   |      8|
|4360  |    mul_16ns_8s_24_1_1_U1659                                            |myhls_mul_16ns_8s_24_1_1_2757                                                                                           |     38|
|4361  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__146    |      8|
|4362  |    mul_16ns_8s_24_1_1_U1666                                            |myhls_mul_16ns_8s_24_1_1_2758                                                                                           |     11|
|4363  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__963    |      8|
|4364  |    mul_16ns_8s_24_1_1_U1678                                            |myhls_mul_16ns_8s_24_1_1_2759                                                                                           |      8|
|4365  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2147   |      8|
|4366  |    mul_16ns_8s_24_1_1_U1683                                            |myhls_mul_16ns_8s_24_1_1_2760                                                                                           |     44|
|4367  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1691   |      8|
|4368  |    mul_16ns_8s_24_1_1_U1693                                            |myhls_mul_16ns_8s_24_1_1_2761                                                                                           |     33|
|4369  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1731   |      8|
|4370  |    mul_16ns_8s_24_1_1_U1694                                            |myhls_mul_16ns_8s_24_1_1_2762                                                                                           |     38|
|4371  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__620    |      8|
|4372  |    mul_16ns_8s_24_1_1_U1697                                            |myhls_mul_16ns_8s_24_1_1_2763                                                                                           |      8|
|4373  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__427    |      8|
|4374  |    mul_16ns_8s_24_1_1_U1699                                            |myhls_mul_16ns_8s_24_1_1_2764                                                                                           |      8|
|4375  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__563    |      8|
|4376  |    mul_16ns_8s_24_1_1_U1701                                            |myhls_mul_16ns_8s_24_1_1_2765                                                                                           |     84|
|4377  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__672    |      8|
|4378  |    mul_16ns_8s_24_1_1_U1705                                            |myhls_mul_16ns_8s_24_1_1_2766                                                                                           |     57|
|4379  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__402    |      8|
|4380  |    mul_16ns_8s_24_1_1_U1709                                            |myhls_mul_16ns_8s_24_1_1_2767                                                                                           |      8|
|4381  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__890    |      8|
|4382  |    mul_16ns_8s_24_1_1_U1712                                            |myhls_mul_16ns_8s_24_1_1_2768                                                                                           |     36|
|4383  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__315  |      8|
|4384  |    mul_16ns_8s_24_1_1_U1726                                            |myhls_mul_16ns_8s_24_1_1_2769                                                                                           |     35|
|4385  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__612    |      8|
|4386  |    mul_16ns_8s_24_1_1_U1731                                            |myhls_mul_16ns_8s_24_1_1_2770                                                                                           |     11|
|4387  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2079   |      8|
|4388  |    mul_16ns_8s_24_1_1_U1737                                            |myhls_mul_16ns_8s_24_1_1_2771                                                                                           |      8|
|4389  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__109    |      8|
|4390  |    mul_16ns_8s_24_1_1_U1740                                            |myhls_mul_16ns_8s_24_1_1_2772                                                                                           |     35|
|4391  |      tmp_product__0                                                    |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__912    |      8|
|4392  |    mul_16ns_8s_24_1_1_U1785                                            |myhls_mul_16ns_8s_24_1_1_2773                                                                                           |     37|
|4393  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__997    |      8|
|4394  |    mul_16ns_8s_24_1_1_U1788                                            |myhls_mul_16ns_8s_24_1_1_2774                                                                                           |      8|
|4395  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1271   |      8|
|4396  |    mul_16ns_8s_24_1_1_U1789                                            |myhls_mul_16ns_8s_24_1_1_2775                                                                                           |     11|
|4397  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1236   |      8|
|4398  |    mul_16ns_8s_24_1_1_U1795                                            |myhls_mul_16ns_8s_24_1_1_2776                                                                                           |     38|
|4399  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1572   |      8|
|4400  |    mul_16ns_8s_24_1_1_U1811                                            |myhls_mul_16ns_8s_24_1_1_2777                                                                                           |     11|
|4401  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__996    |      8|
|4402  |    mul_16ns_8s_24_1_1_U1833                                            |myhls_mul_16ns_8s_24_1_1_2778                                                                                           |      8|
|4403  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2060   |      8|
|4404  |    mul_16ns_8s_24_1_1_U1836                                            |myhls_mul_16ns_8s_24_1_1_2779                                                                                           |     92|
|4405  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1630   |      8|
|4406  |    mul_16ns_8s_24_1_1_U1843                                            |myhls_mul_16ns_8s_24_1_1_2780                                                                                           |     66|
|4407  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__209    |      8|
|4408  |    mul_16ns_8s_24_1_1_U1845                                            |myhls_mul_16ns_8s_24_1_1_2781                                                                                           |     57|
|4409  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__467    |      8|
|4410  |    mul_16ns_8s_24_1_1_U1847                                            |myhls_mul_16ns_8s_24_1_1_2782                                                                                           |     58|
|4411  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__356    |      8|
|4412  |    mul_16ns_8s_24_1_1_U1862                                            |myhls_mul_16ns_8s_24_1_1_2783                                                                                           |      8|
|4413  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1505   |      8|
|4414  |    mul_16ns_8s_24_1_1_U1864                                            |myhls_mul_16ns_8s_24_1_1_2784                                                                                           |      9|
|4415  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1189   |      8|
|4416  |    mul_16ns_8s_24_1_1_U1867                                            |myhls_mul_16ns_8s_24_1_1_2785                                                                                           |      8|
|4417  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1618   |      8|
|4418  |    mul_16ns_8s_24_1_1_U1900                                            |myhls_mul_16ns_8s_24_1_1_2786                                                                                           |      8|
|4419  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__80   |      8|
|4420  |    mul_16ns_8s_24_1_1_U1905                                            |myhls_mul_16ns_8s_24_1_1_2787                                                                                           |      8|
|4421  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__773    |      8|
|4422  |    mul_16ns_8s_24_1_1_U1945                                            |myhls_mul_16ns_8s_24_1_1_2788                                                                                           |     41|
|4423  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1956   |      8|
|4424  |    mul_16ns_8s_24_1_1_U1950                                            |myhls_mul_16ns_8s_24_1_1_2789                                                                                           |     35|
|4425  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2013   |      8|
|4426  |    mul_16ns_8s_24_1_1_U1954                                            |myhls_mul_16ns_8s_24_1_1_2790                                                                                           |    302|
|4427  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__34             |      8|
|4428  |    mul_16ns_8s_24_1_1_U1957                                            |myhls_mul_16ns_8s_24_1_1_2791                                                                                           |     72|
|4429  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__90     |      8|
|4430  |    mul_16ns_8s_24_1_1_U1964                                            |myhls_mul_16ns_8s_24_1_1_2792                                                                                           |     12|
|4431  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1035   |      8|
|4432  |    mul_16ns_8s_24_1_1_U1976                                            |myhls_mul_16ns_8s_24_1_1_2793                                                                                           |     58|
|4433  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1289   |      8|
|4434  |    mul_16ns_8s_24_1_1_U1988                                            |myhls_mul_16ns_8s_24_1_1_2794                                                                                           |     35|
|4435  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1830   |      8|
|4436  |    mul_16ns_8s_24_1_1_U1990                                            |myhls_mul_16ns_8s_24_1_1_2795                                                                                           |      9|
|4437  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__403  |      8|
|4438  |    mul_16ns_8s_24_1_1_U1991                                            |myhls_mul_16ns_8s_24_1_1_2796                                                                                           |     57|
|4439  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1127   |      8|
|4440  |    mul_16ns_8s_24_1_1_U1999                                            |myhls_mul_16ns_8s_24_1_1_2797                                                                                           |     31|
|4441  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1307   |      8|
|4442  |    mul_16ns_8s_24_1_1_U2001                                            |myhls_mul_16ns_8s_24_1_1_2798                                                                                           |     37|
|4443  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__314    |      8|
|4444  |    mul_16ns_8s_24_1_1_U2015                                            |myhls_mul_16ns_8s_24_1_1_2799                                                                                           |      8|
|4445  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__62   |      8|
|4446  |    mul_16ns_8s_24_1_1_U2018                                            |myhls_mul_16ns_8s_24_1_1_2800                                                                                           |    114|
|4447  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__552    |      8|
|4448  |    mul_16ns_8s_24_1_1_U2025                                            |myhls_mul_16ns_8s_24_1_1_2801                                                                                           |     62|
|4449  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1020   |      8|
|4450  |    mul_16ns_8s_24_1_1_U2031                                            |myhls_mul_16ns_8s_24_1_1_2802                                                                                           |      8|
|4451  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__121    |      8|
|4452  |    mul_16ns_8s_24_1_1_U2038                                            |myhls_mul_16ns_8s_24_1_1_2803                                                                                           |     66|
|4453  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__145    |      8|
|4454  |    mul_16ns_8s_24_1_1_U2043                                            |myhls_mul_16ns_8s_24_1_1_2804                                                                                           |     89|
|4455  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1661   |      8|
|4456  |    mul_16ns_8s_24_1_1_U2049                                            |myhls_mul_16ns_8s_24_1_1_2805                                                                                           |     11|
|4457  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__573    |      8|
|4458  |    mul_16ns_8s_24_1_1_U2058                                            |myhls_mul_16ns_8s_24_1_1_2806                                                                                           |     33|
|4459  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__283  |      8|
|4460  |    mul_16ns_8s_24_1_1_U2070                                            |myhls_mul_16ns_8s_24_1_1_2807                                                                                           |     57|
|4461  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__536    |      8|
|4462  |    mul_16ns_8s_24_1_1_U2073                                            |myhls_mul_16ns_8s_24_1_1_2808                                                                                           |      8|
|4463  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2023   |      8|
|4464  |    mul_16ns_8s_24_1_1_U2078                                            |myhls_mul_16ns_8s_24_1_1_2809                                                                                           |     37|
|4465  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__642    |      8|
|4466  |    mul_16ns_8s_24_1_1_U2082                                            |myhls_mul_16ns_8s_24_1_1_2810                                                                                           |    146|
|4467  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__431    |      8|
|4468  |    mul_16ns_8s_24_1_1_U2100                                            |myhls_mul_16ns_8s_24_1_1_2811                                                                                           |      8|
|4469  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2000   |      8|
|4470  |    mul_16ns_8s_24_1_1_U2114                                            |myhls_mul_16ns_8s_24_1_1_2812                                                                                           |      8|
|4471  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__495    |      8|
|4472  |    mul_16ns_8s_24_1_1_U2130                                            |myhls_mul_16ns_8s_24_1_1_2813                                                                                           |      8|
|4473  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__166  |      8|
|4474  |    mul_16ns_8s_24_1_1_U2140                                            |myhls_mul_16ns_8s_24_1_1_2814                                                                                           |      8|
|4475  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__618    |      8|
|4476  |    mul_16ns_8s_24_1_1_U2145                                            |myhls_mul_16ns_8s_24_1_1_2815                                                                                           |      8|
|4477  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2130   |      8|
|4478  |    mul_16ns_8s_24_1_1_U2147                                            |myhls_mul_16ns_8s_24_1_1_2816                                                                                           |      8|
|4479  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__218    |      8|
|4480  |    mul_16ns_8s_24_1_1_U2158                                            |myhls_mul_16ns_8s_24_1_1_2817                                                                                           |     11|
|4481  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__60     |      8|
|4482  |    mul_16ns_8s_24_1_1_U2159                                            |myhls_mul_16ns_8s_24_1_1_2818                                                                                           |     65|
|4483  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1391   |      8|
|4484  |    mul_16ns_8s_24_1_1_U2160                                            |myhls_mul_16ns_8s_24_1_1_2819                                                                                           |     41|
|4485  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__142    |      8|
|4486  |    mul_16ns_8s_24_1_1_U2163                                            |myhls_mul_16ns_8s_24_1_1_2820                                                                                           |     38|
|4487  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2020   |      8|
|4488  |    mul_16ns_8s_24_1_1_U2168                                            |myhls_mul_16ns_8s_24_1_1_2821                                                                                           |     36|
|4489  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__304    |      8|
|4490  |    mul_16ns_8s_24_1_1_U2173                                            |myhls_mul_16ns_8s_24_1_1_2822                                                                                           |    114|
|4491  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__201    |      8|
|4492  |    mul_16ns_8s_24_1_1_U2174                                            |myhls_mul_16ns_8s_24_1_1_2823                                                                                           |      8|
|4493  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1496   |      8|
|4494  |    mul_16ns_8s_24_1_1_U2176                                            |myhls_mul_16ns_8s_24_1_1_2824                                                                                           |     77|
|4495  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1789   |      8|
|4496  |    mul_16ns_8s_24_1_1_U2180                                            |myhls_mul_16ns_8s_24_1_1_2825                                                                                           |     79|
|4497  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__441    |      8|
|4498  |    mul_16ns_8s_24_1_1_U2187                                            |myhls_mul_16ns_8s_24_1_1_2826                                                                                           |      9|
|4499  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__10     |      8|
|4500  |    mul_16ns_8s_24_1_1_U2192                                            |myhls_mul_16ns_8s_24_1_1_2827                                                                                           |    114|
|4501  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__998    |      8|
|4502  |    mul_16ns_8s_24_1_1_U2197                                            |myhls_mul_16ns_8s_24_1_1_2828                                                                                           |     41|
|4503  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__9      |      8|
|4504  |    mul_16ns_8s_24_1_1_U2203                                            |myhls_mul_16ns_8s_24_1_1_2829                                                                                           |      8|
|4505  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__430    |      8|
|4506  |    mul_16ns_8s_24_1_1_U2213                                            |myhls_mul_16ns_8s_24_1_1_2830                                                                                           |     37|
|4507  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1647   |      8|
|4508  |    mul_16ns_8s_24_1_1_U2240                                            |myhls_mul_16ns_8s_24_1_1_2831                                                                                           |      8|
|4509  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__81   |      8|
|4510  |    mul_16ns_8s_24_1_1_U2251                                            |myhls_mul_16ns_8s_24_1_1_2832                                                                                           |     36|
|4511  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__34   |      8|
|4512  |    mul_16ns_8s_24_1_1_U2253                                            |myhls_mul_16ns_8s_24_1_1_2833                                                                                           |     35|
|4513  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1215   |      8|
|4514  |    mul_16ns_8s_24_1_1_U2254                                            |myhls_mul_16ns_8s_24_1_1_2834                                                                                           |     36|
|4515  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__452  |      8|
|4516  |    mul_16ns_8s_24_1_1_U2265                                            |myhls_mul_16ns_8s_24_1_1_2835                                                                                           |     32|
|4517  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1945   |      8|
|4518  |    mul_16ns_8s_24_1_1_U2275                                            |myhls_mul_16ns_8s_24_1_1_2836                                                                                           |     37|
|4519  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1568   |      8|
|4520  |    mul_16ns_8s_24_1_1_U2288                                            |myhls_mul_16ns_8s_24_1_1_2837                                                                                           |     34|
|4521  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1791   |      8|
|4522  |    mul_16ns_8s_24_1_1_U2290                                            |myhls_mul_16ns_8s_24_1_1_2838                                                                                           |     35|
|4523  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__344    |      8|
|4524  |    mul_16ns_8s_24_1_1_U2292                                            |myhls_mul_16ns_8s_24_1_1_2839                                                                                           |    119|
|4525  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1481   |      8|
|4526  |    mul_16ns_8s_24_1_1_U2293                                            |myhls_mul_16ns_8s_24_1_1_2840                                                                                           |     86|
|4527  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1      |      8|
|4528  |    mul_16ns_8s_24_1_1_U2294                                            |myhls_mul_16ns_8s_24_1_1_2841                                                                                           |      8|
|4529  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__532    |      8|
|4530  |    mul_16ns_8s_24_1_1_U2303                                            |myhls_mul_16ns_8s_24_1_1_2842                                                                                           |      8|
|4531  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1371   |      8|
|4532  |    mul_16ns_8s_24_1_1_U2317                                            |myhls_mul_16ns_8s_24_1_1_2843                                                                                           |     57|
|4533  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1339   |      8|
|4534  |    mul_16ns_8s_24_1_1_U2334                                            |myhls_mul_16ns_8s_24_1_1_2844                                                                                           |     66|
|4535  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1455   |      8|
|4536  |    mul_16ns_8s_24_1_1_U2343                                            |myhls_mul_16ns_8s_24_1_1_2845                                                                                           |     37|
|4537  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1192   |      8|
|4538  |    mul_16ns_8s_24_1_1_U2354                                            |myhls_mul_16ns_8s_24_1_1_2846                                                                                           |     88|
|4539  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__843    |      8|
|4540  |    mul_16ns_8s_24_1_1_U2370                                            |myhls_mul_16ns_8s_24_1_1_2847                                                                                           |      8|
|4541  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__228    |      8|
|4542  |    mul_16ns_8s_24_1_1_U2373                                            |myhls_mul_16ns_8s_24_1_1_2848                                                                                           |     34|
|4543  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1330   |      8|
|4544  |    mul_16ns_8s_24_1_1_U2379                                            |myhls_mul_16ns_8s_24_1_1_2849                                                                                           |      8|
|4545  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__515  |      8|
|4546  |    mul_16ns_8s_24_1_1_U2381                                            |myhls_mul_16ns_8s_24_1_1_2850                                                                                           |     34|
|4547  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1329   |      8|
|4548  |    mul_16ns_8s_24_1_1_U2405                                            |myhls_mul_16ns_8s_24_1_1_2851                                                                                           |     35|
|4549  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2012   |      8|
|4550  |    mul_16ns_8s_24_1_1_U2417                                            |myhls_mul_16ns_8s_24_1_1_2852                                                                                           |      8|
|4551  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1669   |      8|
|4552  |    mul_16ns_8s_24_1_1_U2419                                            |myhls_mul_16ns_8s_24_1_1_2853                                                                                           |     34|
|4553  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1616   |      8|
|4554  |    mul_16ns_8s_24_1_1_U2429                                            |myhls_mul_16ns_8s_24_1_1_2854                                                                                           |     63|
|4555  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__940    |      8|
|4556  |    mul_16ns_8s_24_1_1_U2443                                            |myhls_mul_16ns_8s_24_1_1_2855                                                                                           |      8|
|4557  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1863   |      8|
|4558  |    mul_16ns_8s_24_1_1_U2451                                            |myhls_mul_16ns_8s_24_1_1_2856                                                                                           |      8|
|4559  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__875    |      8|
|4560  |    mul_16ns_8s_24_1_1_U2454                                            |myhls_mul_16ns_8s_24_1_1_2857                                                                                           |     71|
|4561  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2104   |      8|
|4562  |    mul_16ns_8s_24_1_1_U2469                                            |myhls_mul_16ns_8s_24_1_1_2858                                                                                           |     65|
|4563  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__13     |      8|
|4564  |    mul_16ns_8s_24_1_1_U2488                                            |myhls_mul_16ns_8s_24_1_1_2859                                                                                           |      8|
|4565  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__415  |      8|
|4566  |    mul_16ns_8s_24_1_1_U2494                                            |myhls_mul_16ns_8s_24_1_1_2860                                                                                           |     65|
|4567  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__564    |      8|
|4568  |    mul_16ns_8s_24_1_1_U2503                                            |myhls_mul_16ns_8s_24_1_1_2861                                                                                           |     57|
|4569  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__325    |      8|
|4570  |    mul_16ns_8s_24_1_1_U2505                                            |myhls_mul_16ns_8s_24_1_1_2862                                                                                           |      8|
|4571  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__373    |      8|
|4572  |    mul_16ns_8s_24_1_1_U2508                                            |myhls_mul_16ns_8s_24_1_1_2863                                                                                           |      8|
|4573  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1973   |      8|
|4574  |    mul_16ns_8s_24_1_1_U2509                                            |myhls_mul_16ns_8s_24_1_1_2864                                                                                           |    109|
|4575  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__485  |      8|
|4576  |    mul_16ns_8s_24_1_1_U2534                                            |myhls_mul_16ns_8s_24_1_1_2865                                                                                           |      8|
|4577  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__156  |      8|
|4578  |    mul_16ns_8s_24_1_1_U2542                                            |myhls_mul_16ns_8s_24_1_1_2866                                                                                           |      8|
|4579  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__613    |      8|
|4580  |    mul_16ns_8s_24_1_1_U2546                                            |myhls_mul_16ns_8s_24_1_1_2867                                                                                           |     66|
|4581  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2143   |      8|
|4582  |    mul_16ns_8s_24_1_1_U2558                                            |myhls_mul_16ns_8s_24_1_1_2868                                                                                           |     11|
|4583  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__442    |      8|
|4584  |    mul_16ns_8s_24_1_1_U2560                                            |myhls_mul_16ns_8s_24_1_1_2869                                                                                           |      9|
|4585  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__449    |      8|
|4586  |    mul_16ns_8s_24_1_1_U2562                                            |myhls_mul_16ns_8s_24_1_1_2870                                                                                           |      8|
|4587  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__579    |      8|
|4588  |    mul_16ns_8s_24_1_1_U2564                                            |myhls_mul_16ns_8s_24_1_1_2871                                                                                           |     64|
|4589  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1007   |      8|
|4590  |    mul_16ns_8s_24_1_1_U2568                                            |myhls_mul_16ns_8s_24_1_1_2872                                                                                           |      8|
|4591  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2071   |      8|
|4592  |    mul_16ns_8s_24_1_1_U2581                                            |myhls_mul_16ns_8s_24_1_1_2873                                                                                           |      8|
|4593  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1003   |      8|
|4594  |    mul_16ns_8s_24_1_1_U2624                                            |myhls_mul_16ns_8s_24_1_1_2874                                                                                           |      8|
|4595  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__219  |      8|
|4596  |    mul_16ns_8s_24_1_1_U2638                                            |myhls_mul_16ns_8s_24_1_1_2875                                                                                           |     34|
|4597  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__422  |      8|
|4598  |    mul_16ns_8s_24_1_1_U2646                                            |myhls_mul_16ns_8s_24_1_1_2876                                                                                           |      8|
|4599  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1598   |      8|
|4600  |    mul_16ns_8s_24_1_1_U2655                                            |myhls_mul_16ns_8s_24_1_1_2877                                                                                           |     11|
|4601  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2145   |      8|
|4602  |    mul_16ns_8s_24_1_1_U2656                                            |myhls_mul_16ns_8s_24_1_1_2878                                                                                           |      8|
|4603  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__461    |      8|
|4604  |    mul_16ns_8s_24_1_1_U2662                                            |myhls_mul_16ns_8s_24_1_1_2879                                                                                           |     35|
|4605  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1180   |      8|
|4606  |    mul_16ns_8s_24_1_1_U2665                                            |myhls_mul_16ns_8s_24_1_1_2880                                                                                           |      8|
|4607  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1194   |      8|
|4608  |    mul_16ns_8s_24_1_1_U2674                                            |myhls_mul_16ns_8s_24_1_1_2881                                                                                           |      8|
|4609  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1060   |      8|
|4610  |    mul_16ns_8s_24_1_1_U2677                                            |myhls_mul_16ns_8s_24_1_1_2882                                                                                           |     35|
|4611  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1569   |      8|
|4612  |    mul_16ns_8s_24_1_1_U2686                                            |myhls_mul_16ns_8s_24_1_1_2883                                                                                           |     57|
|4613  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1074   |      8|
|4614  |    mul_16ns_8s_24_1_1_U2695                                            |myhls_mul_16ns_8s_24_1_1_2884                                                                                           |      8|
|4615  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1268   |      8|
|4616  |    mul_16ns_8s_24_1_1_U2697                                            |myhls_mul_16ns_8s_24_1_1_2885                                                                                           |      8|
|4617  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__360    |      8|
|4618  |    mul_16ns_8s_24_1_1_U2712                                            |myhls_mul_16ns_8s_24_1_1_2886                                                                                           |      9|
|4619  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1231   |      8|
|4620  |    mul_16ns_8s_24_1_1_U2721                                            |myhls_mul_16ns_8s_24_1_1_2887                                                                                           |     35|
|4621  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1657   |      8|
|4622  |    mul_16ns_8s_24_1_1_U2740                                            |myhls_mul_16ns_8s_24_1_1_2888                                                                                           |     10|
|4623  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__745    |      8|
|4624  |    mul_16ns_8s_24_1_1_U2742                                            |myhls_mul_16ns_8s_24_1_1_2889                                                                                           |     37|
|4625  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__650    |      8|
|4626  |    mul_16ns_8s_24_1_1_U2746                                            |myhls_mul_16ns_8s_24_1_1_2890                                                                                           |     62|
|4627  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__232    |      8|
|4628  |    mul_16ns_8s_24_1_1_U2750                                            |myhls_mul_16ns_8s_24_1_1_2891                                                                                           |      8|
|4629  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1457   |      8|
|4630  |    mul_16ns_8s_24_1_1_U2751                                            |myhls_mul_16ns_8s_24_1_1_2892                                                                                           |     57|
|4631  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__134    |      8|
|4632  |    mul_16ns_8s_24_1_1_U2759                                            |myhls_mul_16ns_8s_24_1_1_2893                                                                                           |     76|
|4633  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2158   |      8|
|4634  |    mul_16ns_8s_24_1_1_U2760                                            |myhls_mul_16ns_8s_24_1_1_2894                                                                                           |     60|
|4635  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__528  |      8|
|4636  |    mul_16ns_8s_24_1_1_U2762                                            |myhls_mul_16ns_8s_24_1_1_2895                                                                                           |     32|
|4637  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__600    |      8|
|4638  |    mul_16ns_8s_24_1_1_U2766                                            |myhls_mul_16ns_8s_24_1_1_2896                                                                                           |      8|
|4639  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__725    |      8|
|4640  |    mul_16ns_8s_24_1_1_U2768                                            |myhls_mul_16ns_8s_24_1_1_2897                                                                                           |      8|
|4641  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2044   |      8|
|4642  |    mul_16ns_8s_24_1_1_U2778                                            |myhls_mul_16ns_8s_24_1_1_2898                                                                                           |      9|
|4643  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1711   |      8|
|4644  |    mul_16ns_8s_24_1_1_U2802                                            |myhls_mul_16ns_8s_24_1_1_2899                                                                                           |     82|
|4645  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1703   |      8|
|4646  |    mul_16ns_8s_24_1_1_U2813                                            |myhls_mul_16ns_8s_24_1_1_2900                                                                                           |     38|
|4647  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__588    |      8|
|4648  |    mul_16ns_8s_24_1_1_U2821                                            |myhls_mul_16ns_8s_24_1_1_2901                                                                                           |     11|
|4649  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__170    |      8|
|4650  |    mul_16ns_8s_24_1_1_U2823                                            |myhls_mul_16ns_8s_24_1_1_2902                                                                                           |     37|
|4651  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1816   |      8|
|4652  |    mul_16ns_8s_24_1_1_U2840                                            |myhls_mul_16ns_8s_24_1_1_2903                                                                                           |     66|
|4653  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__488    |      8|
|4654  |    mul_16ns_8s_24_1_1_U2852                                            |myhls_mul_16ns_8s_24_1_1_2904                                                                                           |      9|
|4655  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1080   |      8|
|4656  |    mul_16ns_8s_24_1_1_U2856                                            |myhls_mul_16ns_8s_24_1_1_2905                                                                                           |     11|
|4657  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1052   |      8|
|4658  |    mul_16ns_8s_24_1_1_U2860                                            |myhls_mul_16ns_8s_24_1_1_2906                                                                                           |     66|
|4659  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1094   |      8|
|4660  |    mul_16ns_8s_24_1_1_U2868                                            |myhls_mul_16ns_8s_24_1_1_2907                                                                                           |      8|
|4661  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1776   |      8|
|4662  |    mul_16ns_8s_24_1_1_U2881                                            |myhls_mul_16ns_8s_24_1_1_2908                                                                                           |     37|
|4663  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1131   |      8|
|4664  |    mul_16ns_8s_24_1_1_U2883                                            |myhls_mul_16ns_8s_24_1_1_2909                                                                                           |     11|
|4665  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__763    |      8|
|4666  |    mul_16ns_8s_24_1_1_U2887                                            |myhls_mul_16ns_8s_24_1_1_2910                                                                                           |     61|
|4667  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1109   |      8|
|4668  |    mul_16ns_8s_24_1_1_U2904                                            |myhls_mul_16ns_8s_24_1_1_2911                                                                                           |     34|
|4669  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__245    |      8|
|4670  |    mul_16ns_8s_24_1_1_U2906                                            |myhls_mul_16ns_8s_24_1_1_2912                                                                                           |      9|
|4671  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__503    |      8|
|4672  |    mul_16ns_8s_24_1_1_U2914                                            |myhls_mul_16ns_8s_24_1_1_2913                                                                                           |      8|
|4673  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1620   |      8|
|4674  |    mul_16ns_8s_24_1_1_U2921                                            |myhls_mul_16ns_8s_24_1_1_2914                                                                                           |     36|
|4675  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1520   |      8|
|4676  |    mul_16ns_8s_24_1_1_U2933                                            |myhls_mul_16ns_8s_24_1_1_2915                                                                                           |     10|
|4677  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2009   |      8|
|4678  |    mul_16ns_8s_24_1_1_U2934                                            |myhls_mul_16ns_8s_24_1_1_2916                                                                                           |     36|
|4679  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1770   |      8|
|4680  |    mul_16ns_8s_24_1_1_U2936                                            |myhls_mul_16ns_8s_24_1_1_2917                                                                                           |     86|
|4681  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1664   |      8|
|4682  |    mul_16ns_8s_24_1_1_U2938                                            |myhls_mul_16ns_8s_24_1_1_2918                                                                                           |     11|
|4683  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2160   |      8|
|4684  |    mul_16ns_8s_24_1_1_U2958                                            |myhls_mul_16ns_8s_24_1_1_2919                                                                                           |      8|
|4685  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__313    |      8|
|4686  |    mul_16ns_8s_24_1_1_U2963                                            |myhls_mul_16ns_8s_24_1_1_2920                                                                                           |     32|
|4687  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__490  |      8|
|4688  |    mul_16ns_8s_24_1_1_U2966                                            |myhls_mul_16ns_8s_24_1_1_2921                                                                                           |     19|
|4689  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__164  |      8|
|4690  |    mul_16ns_8s_24_1_1_U2975                                            |myhls_mul_16ns_8s_24_1_1_2922                                                                                           |      8|
|4691  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1149   |      8|
|4692  |    mul_16ns_8s_24_1_1_U3016                                            |myhls_mul_16ns_8s_24_1_1_2923                                                                                           |     66|
|4693  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__689    |      8|
|4694  |    mul_16ns_8s_24_1_1_U3025                                            |myhls_mul_16ns_8s_24_1_1_2924                                                                                           |     57|
|4695  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1223   |      8|
|4696  |    mul_16ns_8s_24_1_1_U3034                                            |myhls_mul_16ns_8s_24_1_1_2925                                                                                           |     35|
|4697  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__321  |      8|
|4698  |    mul_16ns_8s_24_1_1_U3044                                            |myhls_mul_16ns_8s_24_1_1_2926                                                                                           |      8|
|4699  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__296  |      8|
|4700  |    mul_16ns_8s_24_1_1_U3045                                            |myhls_mul_16ns_8s_24_1_1_2927                                                                                           |     35|
|4701  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1885   |      8|
|4702  |    mul_16ns_8s_24_1_1_U3049                                            |myhls_mul_16ns_8s_24_1_1_2928                                                                                           |     11|
|4703  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__315    |      8|
|4704  |    mul_16ns_8s_24_1_1_U3075                                            |myhls_mul_16ns_8s_24_1_1_2929                                                                                           |     63|
|4705  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2108   |      8|
|4706  |    mul_16ns_8s_24_1_1_U3076                                            |myhls_mul_16ns_8s_24_1_1_2930                                                                                           |      8|
|4707  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1420   |      8|
|4708  |    mul_16ns_8s_24_1_1_U3077                                            |myhls_mul_16ns_8s_24_1_1_2931                                                                                           |     59|
|4709  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__855    |      8|
|4710  |    mul_16ns_8s_24_1_1_U3082                                            |myhls_mul_16ns_8s_24_1_1_2932                                                                                           |     37|
|4711  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1726   |      8|
|4712  |    mul_16ns_8s_24_1_1_U3083                                            |myhls_mul_16ns_8s_24_1_1_2933                                                                                           |      8|
|4713  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__571    |      8|
|4714  |    mul_16ns_8s_24_1_1_U3094                                            |myhls_mul_16ns_8s_24_1_1_2934                                                                                           |     11|
|4715  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1987   |      8|
|4716  |    mul_16ns_8s_24_1_1_U3103                                            |myhls_mul_16ns_8s_24_1_1_2935                                                                                           |     36|
|4717  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__213  |      8|
|4718  |    mul_16ns_8s_24_1_1_U3110                                            |myhls_mul_16ns_8s_24_1_1_2936                                                                                           |     37|
|4719  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__976    |      8|
|4720  |    mul_16ns_8s_24_1_1_U3125                                            |myhls_mul_16ns_8s_24_1_1_2937                                                                                           |     62|
|4721  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1318   |      8|
|4722  |    mul_16ns_8s_24_1_1_U3132                                            |myhls_mul_16ns_8s_24_1_1_2938                                                                                           |     31|
|4723  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__146  |      8|
|4724  |    mul_16ns_8s_24_1_1_U3134                                            |myhls_mul_16ns_8s_24_1_1_2939                                                                                           |     83|
|4725  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__11     |      8|
|4726  |    mul_16ns_8s_24_1_1_U3140                                            |myhls_mul_16ns_8s_24_1_1_2940                                                                                           |      8|
|4727  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1387   |      8|
|4728  |    mul_16ns_8s_24_1_1_U3141                                            |myhls_mul_16ns_8s_24_1_1_2941                                                                                           |    106|
|4729  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__198  |      8|
|4730  |    mul_16ns_8s_24_1_1_U3145                                            |myhls_mul_16ns_8s_24_1_1_2942                                                                                           |    109|
|4731  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__233    |      8|
|4732  |    mul_16ns_8s_24_1_1_U3152                                            |myhls_mul_16ns_8s_24_1_1_2943                                                                                           |      9|
|4733  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2115   |      8|
|4734  |    mul_16ns_8s_24_1_1_U3154                                            |myhls_mul_16ns_8s_24_1_1_2944                                                                                           |     34|
|4735  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__335  |      8|
|4736  |    mul_16ns_8s_24_1_1_U3157                                            |myhls_mul_16ns_8s_24_1_1_2945                                                                                           |     84|
|4737  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1022   |      8|
|4738  |    mul_16ns_8s_24_1_1_U500                                             |myhls_mul_16ns_8s_24_1_1_2946                                                                                           |     31|
|4739  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1654   |      8|
|4740  |    mul_16ns_8s_24_1_1_U501                                             |myhls_mul_16ns_8s_24_1_1_2947                                                                                           |      8|
|4741  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__82     |      8|
|4742  |    mul_16ns_8s_24_1_1_U511                                             |myhls_mul_16ns_8s_24_1_1_2948                                                                                           |     71|
|4743  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1053   |      8|
|4744  |    mul_16ns_8s_24_1_1_U513                                             |myhls_mul_16ns_8s_24_1_1_2949                                                                                           |     57|
|4745  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__947    |      8|
|4746  |    mul_16ns_8s_24_1_1_U522                                             |myhls_mul_16ns_8s_24_1_1_2950                                                                                           |     66|
|4747  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__287    |      8|
|4748  |    mul_16ns_8s_24_1_1_U529                                             |myhls_mul_16ns_8s_24_1_1_2951                                                                                           |     35|
|4749  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__347  |      8|
|4750  |    mul_16ns_8s_24_1_1_U537                                             |myhls_mul_16ns_8s_24_1_1_2952                                                                                           |     32|
|4751  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__378  |      8|
|4752  |    mul_16ns_8s_24_1_1_U545                                             |myhls_mul_16ns_8s_24_1_1_2953                                                                                           |     38|
|4753  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2003   |      8|
|4754  |    mul_16ns_8s_24_1_1_U553                                             |myhls_mul_16ns_8s_24_1_1_2954                                                                                           |      8|
|4755  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__430  |      8|
|4756  |    mul_16ns_8s_24_1_1_U562                                             |myhls_mul_16ns_8s_24_1_1_2955                                                                                           |     31|
|4757  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1806   |      8|
|4758  |    mul_16ns_8s_24_1_1_U571                                             |myhls_mul_16ns_8s_24_1_1_2956                                                                                           |     85|
|4759  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__828    |      8|
|4760  |    mul_16ns_8s_24_1_1_U572                                             |myhls_mul_16ns_8s_24_1_1_2957                                                                                           |     59|
|4761  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2129   |      8|
|4762  |    mul_16ns_8s_24_1_1_U589                                             |myhls_mul_16ns_8s_24_1_1_2958                                                                                           |     65|
|4763  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__388    |      8|
|4764  |    mul_16ns_8s_24_1_1_U601                                             |myhls_mul_16ns_8s_24_1_1_2959                                                                                           |     57|
|4765  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1398   |      8|
|4766  |    mul_16ns_8s_24_1_1_U618                                             |myhls_mul_16ns_8s_24_1_1_2960                                                                                           |     11|
|4767  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1108   |      8|
|4768  |    mul_16ns_8s_24_1_1_U619                                             |myhls_mul_16ns_8s_24_1_1_2961                                                                                           |     57|
|4769  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__47     |      8|
|4770  |    mul_16ns_8s_24_1_1_U628                                             |myhls_mul_16ns_8s_24_1_1_2962                                                                                           |     62|
|4771  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1195   |      8|
|4772  |    mul_16ns_8s_24_1_1_U634                                             |myhls_mul_16ns_8s_24_1_1_2963                                                                                           |     37|
|4773  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__893    |      8|
|4774  |    mul_16ns_8s_24_1_1_U636                                             |myhls_mul_16ns_8s_24_1_1_2964                                                                                           |      9|
|4775  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__337    |      8|
|4776  |    mul_16ns_8s_24_1_1_U641                                             |myhls_mul_16ns_8s_24_1_1_2965                                                                                           |     57|
|4777  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__65     |      8|
|4778  |    mul_16ns_8s_24_1_1_U647                                             |myhls_mul_16ns_8s_24_1_1_2966                                                                                           |     92|
|4779  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2105   |      8|
|4780  |    mul_16ns_8s_24_1_1_U649                                             |myhls_mul_16ns_8s_24_1_1_2967                                                                                           |     35|
|4781  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1687   |      8|
|4782  |    mul_16ns_8s_24_1_1_U668                                             |myhls_mul_16ns_8s_24_1_1_2968                                                                                           |      8|
|4783  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__371    |      8|
|4784  |    mul_16ns_8s_24_1_1_U669                                             |myhls_mul_16ns_8s_24_1_1_2969                                                                                           |      8|
|4785  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__860    |      8|
|4786  |    mul_16ns_8s_24_1_1_U674                                             |myhls_mul_16ns_8s_24_1_1_2970                                                                                           |      8|
|4787  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__463    |      8|
|4788  |    mul_16ns_8s_24_1_1_U679                                             |myhls_mul_16ns_8s_24_1_1_2971                                                                                           |     57|
|4789  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__889    |      8|
|4790  |    mul_16ns_8s_24_1_1_U680                                             |myhls_mul_16ns_8s_24_1_1_2972                                                                                           |     11|
|4791  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__70     |      8|
|4792  |    mul_16ns_8s_24_1_1_U692                                             |myhls_mul_16ns_8s_24_1_1_2973                                                                                           |     62|
|4793  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1585   |      8|
|4794  |    mul_16ns_8s_24_1_1_U696                                             |myhls_mul_16ns_8s_24_1_1_2974                                                                                           |      8|
|4795  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1067   |      8|
|4796  |    mul_16ns_8s_24_1_1_U697                                             |myhls_mul_16ns_8s_24_1_1_2975                                                                                           |      8|
|4797  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__30   |      8|
|4798  |    mul_16ns_8s_24_1_1_U699                                             |myhls_mul_16ns_8s_24_1_1_2976                                                                                           |     37|
|4799  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1656   |      8|
|4800  |    mul_16ns_8s_24_1_1_U701                                             |myhls_mul_16ns_8s_24_1_1_2977                                                                                           |      8|
|4801  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1058   |      8|
|4802  |    mul_16ns_8s_24_1_1_U704                                             |myhls_mul_16ns_8s_24_1_1_2978                                                                                           |     66|
|4803  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__77     |      8|
|4804  |    mul_16ns_8s_24_1_1_U714                                             |myhls_mul_16ns_8s_24_1_1_2979                                                                                           |      8|
|4805  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1512   |      8|
|4806  |    mul_16ns_8s_24_1_1_U716                                             |myhls_mul_16ns_8s_24_1_1_2980                                                                                           |      8|
|4807  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__211    |      8|
|4808  |    mul_16ns_8s_24_1_1_U728                                             |myhls_mul_16ns_8s_24_1_1_2981                                                                                           |      8|
|4809  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__621    |      8|
|4810  |    mul_16ns_8s_24_1_1_U749                                             |myhls_mul_16ns_8s_24_1_1_2982                                                                                           |     36|
|4811  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__328    |      8|
|4812  |    mul_16ns_8s_24_1_1_U750                                             |myhls_mul_16ns_8s_24_1_1_2983                                                                                           |     37|
|4813  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2162   |      8|
|4814  |    mul_16ns_8s_24_1_1_U765                                             |myhls_mul_16ns_8s_24_1_1_2984                                                                                           |     85|
|4815  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1993   |      8|
|4816  |    mul_16ns_8s_24_1_1_U781                                             |myhls_mul_16ns_8s_24_1_1_2985                                                                                           |     12|
|4817  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1845   |      8|
|4818  |    mul_16ns_8s_24_1_1_U784                                             |myhls_mul_16ns_8s_24_1_1_2986                                                                                           |      8|
|4819  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1066   |      8|
|4820  |    mul_16ns_8s_24_1_1_U789                                             |myhls_mul_16ns_8s_24_1_1_2987                                                                                           |      8|
|4821  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1244   |      8|
|4822  |    mul_16ns_8s_24_1_1_U796                                             |myhls_mul_16ns_8s_24_1_1_2988                                                                                           |      8|
|4823  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__126    |      8|
|4824  |    mul_16ns_8s_24_1_1_U803                                             |myhls_mul_16ns_8s_24_1_1_2989                                                                                           |      8|
|4825  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1267   |      8|
|4826  |    mul_16ns_8s_24_1_1_U818                                             |myhls_mul_16ns_8s_24_1_1_2990                                                                                           |     21|
|4827  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1087   |      8|
|4828  |    mul_16ns_8s_24_1_1_U819                                             |myhls_mul_16ns_8s_24_1_1_2991                                                                                           |      8|
|4829  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__242  |      8|
|4830  |    mul_16ns_8s_24_1_1_U838                                             |myhls_mul_16ns_8s_24_1_1_2992                                                                                           |     60|
|4831  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__568    |      8|
|4832  |    mul_16ns_8s_24_1_1_U860                                             |myhls_mul_16ns_8s_24_1_1_2993                                                                                           |     63|
|4833  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2123   |      8|
|4834  |    mul_16ns_8s_24_1_1_U864                                             |myhls_mul_16ns_8s_24_1_1_2994                                                                                           |     33|
|4835  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1355   |      8|
|4836  |    mul_16ns_8s_24_1_1_U888                                             |myhls_mul_16ns_8s_24_1_1_2995                                                                                           |      8|
|4837  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1822   |      8|
|4838  |    mul_16ns_8s_24_1_1_U894                                             |myhls_mul_16ns_8s_24_1_1_2996                                                                                           |     66|
|4839  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__118    |      8|
|4840  |    mul_16ns_8s_24_1_1_U902                                             |myhls_mul_16ns_8s_24_1_1_2997                                                                                           |     11|
|4841  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1415   |      8|
|4842  |    mul_16ns_8s_24_1_1_U906                                             |myhls_mul_16ns_8s_24_1_1_2998                                                                                           |     37|
|4843  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1203   |      8|
|4844  |    mul_16ns_8s_24_1_1_U929                                             |myhls_mul_16ns_8s_24_1_1_2999                                                                                           |      8|
|4845  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1166   |      8|
|4846  |    mul_16ns_8s_24_1_1_U931                                             |myhls_mul_16ns_8s_24_1_1_3000                                                                                           |      8|
|4847  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1897   |      8|
|4848  |    mul_16ns_8s_24_1_1_U950                                             |myhls_mul_16ns_8s_24_1_1_3001                                                                                           |     11|
|4849  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2111   |      8|
|4850  |    mul_16ns_8s_24_1_1_U952                                             |myhls_mul_16ns_8s_24_1_1_3002                                                                                           |     27|
|4851  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2148   |      8|
|4852  |    mul_16ns_8s_24_1_1_U964                                             |myhls_mul_16ns_8s_24_1_1_3003                                                                                           |     66|
|4853  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1227   |      8|
|4854  |    mul_16ns_8s_24_1_1_U996                                             |myhls_mul_16ns_8s_24_1_1_3004                                                                                           |      8|
|4855  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__518    |      8|
|4856  |    mul_16ns_8s_24_1_1_U999                                             |myhls_mul_16ns_8s_24_1_1_3005                                                                                           |     11|
|4857  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1049   |      8|
|4858  |    mul_16ns_9ns_24_1_1_U1027                                           |myhls_mul_16ns_9ns_24_1_1                                                                                               |     33|
|4859  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1401   |      8|
|4860  |    mul_16ns_9ns_24_1_1_U1028                                           |myhls_mul_16ns_9ns_24_1_1_3006                                                                                          |     60|
|4861  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1456   |      8|
|4862  |    mul_16ns_9ns_24_1_1_U1029                                           |myhls_mul_16ns_9ns_24_1_1_3007                                                                                          |     11|
|4863  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__510    |      8|
|4864  |    mul_16ns_9ns_24_1_1_U1030                                           |myhls_mul_16ns_9ns_24_1_1_3008                                                                                          |      8|
|4865  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1065   |      8|
|4866  |    mul_16ns_9ns_24_1_1_U1081                                           |myhls_mul_16ns_9ns_24_1_1_3009                                                                                          |      8|
|4867  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2090   |      8|
|4868  |    mul_16ns_9ns_24_1_1_U1091                                           |myhls_mul_16ns_9ns_24_1_1_3010                                                                                          |      8|
|4869  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1365   |      8|
|4870  |    mul_16ns_9ns_24_1_1_U1097                                           |myhls_mul_16ns_9ns_24_1_1_3011                                                                                          |     11|
|4871  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__784    |      8|
|4872  |    mul_16ns_9ns_24_1_1_U1099                                           |myhls_mul_16ns_9ns_24_1_1_3012                                                                                          |      8|
|4873  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__341    |      8|
|4874  |    mul_16ns_9ns_24_1_1_U1100                                           |myhls_mul_16ns_9ns_24_1_1_3013                                                                                          |     35|
|4875  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1954   |      8|
|4876  |    mul_16ns_9ns_24_1_1_U1104                                           |myhls_mul_16ns_9ns_24_1_1_3014                                                                                          |     38|
|4877  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__825    |      8|
|4878  |    mul_16ns_9ns_24_1_1_U1108                                           |myhls_mul_16ns_9ns_24_1_1_3015                                                                                          |      8|
|4879  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2114   |      8|
|4880  |    mul_16ns_9ns_24_1_1_U1109                                           |myhls_mul_16ns_9ns_24_1_1_3016                                                                                          |     10|
|4881  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__719    |      8|
|4882  |    mul_16ns_9ns_24_1_1_U1112                                           |myhls_mul_16ns_9ns_24_1_1_3017                                                                                          |      8|
|4883  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2025   |      8|
|4884  |    mul_16ns_9ns_24_1_1_U1126                                           |myhls_mul_16ns_9ns_24_1_1_3018                                                                                          |     11|
|4885  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1901   |      8|
|4886  |    mul_16ns_9ns_24_1_1_U1167                                           |myhls_mul_16ns_9ns_24_1_1_3019                                                                                          |      8|
|4887  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__804    |      8|
|4888  |    mul_16ns_9ns_24_1_1_U1174                                           |myhls_mul_16ns_9ns_24_1_1_3020                                                                                          |     11|
|4889  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__462    |      8|
|4890  |    mul_16ns_9ns_24_1_1_U1177                                           |myhls_mul_16ns_9ns_24_1_1_3021                                                                                          |      8|
|4891  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__486    |      8|
|4892  |    mul_16ns_9ns_24_1_1_U1201                                           |myhls_mul_16ns_9ns_24_1_1_3022                                                                                          |     10|
|4893  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1852   |      8|
|4894  |    mul_16ns_9ns_24_1_1_U1210                                           |myhls_mul_16ns_9ns_24_1_1_3023                                                                                          |     63|
|4895  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1611   |      8|
|4896  |    mul_16ns_9ns_24_1_1_U1216                                           |myhls_mul_16ns_9ns_24_1_1_3024                                                                                          |     10|
|4897  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__138    |      8|
|4898  |    mul_16ns_9ns_24_1_1_U1224                                           |myhls_mul_16ns_9ns_24_1_1_3025                                                                                          |      8|
|4899  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__822    |      8|
|4900  |    mul_16ns_9ns_24_1_1_U1234                                           |myhls_mul_16ns_9ns_24_1_1_3026                                                                                          |      8|
|4901  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__71     |      8|
|4902  |    mul_16ns_9ns_24_1_1_U1235                                           |myhls_mul_16ns_9ns_24_1_1_3027                                                                                          |     48|
|4903  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__310    |      8|
|4904  |    mul_16ns_9ns_24_1_1_U1242                                           |myhls_mul_16ns_9ns_24_1_1_3028                                                                                          |      8|
|4905  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1874   |      8|
|4906  |    mul_16ns_9ns_24_1_1_U1279                                           |myhls_mul_16ns_9ns_24_1_1_3029                                                                                          |      8|
|4907  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__445    |      8|
|4908  |    mul_16ns_9ns_24_1_1_U1307                                           |myhls_mul_16ns_9ns_24_1_1_3030                                                                                          |      8|
|4909  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__174    |      8|
|4910  |    mul_16ns_9ns_24_1_1_U1319                                           |myhls_mul_16ns_9ns_24_1_1_3031                                                                                          |     37|
|4911  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1557   |      8|
|4912  |    mul_16ns_9ns_24_1_1_U1330                                           |myhls_mul_16ns_9ns_24_1_1_3032                                                                                          |      8|
|4913  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2007   |      8|
|4914  |    mul_16ns_9ns_24_1_1_U1345                                           |myhls_mul_16ns_9ns_24_1_1_3033                                                                                          |     61|
|4915  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__897    |      8|
|4916  |    mul_16ns_9ns_24_1_1_U1369                                           |myhls_mul_16ns_9ns_24_1_1_3034                                                                                          |     55|
|4917  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1812   |      8|
|4918  |    mul_16ns_9ns_24_1_1_U1370                                           |myhls_mul_16ns_9ns_24_1_1_3035                                                                                          |      8|
|4919  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1129   |      8|
|4920  |    mul_16ns_9ns_24_1_1_U1376                                           |myhls_mul_16ns_9ns_24_1_1_3036                                                                                          |      8|
|4921  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1038   |      8|
|4922  |    mul_16ns_9ns_24_1_1_U1387                                           |myhls_mul_16ns_9ns_24_1_1_3037                                                                                          |      8|
|4923  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1177   |      8|
|4924  |    mul_16ns_9ns_24_1_1_U1392                                           |myhls_mul_16ns_9ns_24_1_1_3038                                                                                          |      8|
|4925  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__693    |      8|
|4926  |    mul_16ns_9ns_24_1_1_U1432                                           |myhls_mul_16ns_9ns_24_1_1_3039                                                                                          |      8|
|4927  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__583    |      8|
|4928  |    mul_16ns_9ns_24_1_1_U1434                                           |myhls_mul_16ns_9ns_24_1_1_3040                                                                                          |      8|
|4929  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1426   |      8|
|4930  |    mul_16ns_9ns_24_1_1_U1443                                           |myhls_mul_16ns_9ns_24_1_1_3041                                                                                          |      8|
|4931  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1499   |      8|
|4932  |    mul_16ns_9ns_24_1_1_U1450                                           |myhls_mul_16ns_9ns_24_1_1_3042                                                                                          |     40|
|4933  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1826   |      8|
|4934  |    mul_16ns_9ns_24_1_1_U1461                                           |myhls_mul_16ns_9ns_24_1_1_3043                                                                                          |     59|
|4935  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1639   |      8|
|4936  |    mul_16ns_9ns_24_1_1_U1477                                           |myhls_mul_16ns_9ns_24_1_1_3044                                                                                          |     36|
|4937  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2066   |      8|
|4938  |    mul_16ns_9ns_24_1_1_U1479                                           |myhls_mul_16ns_9ns_24_1_1_3045                                                                                          |      8|
|4939  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1944   |      8|
|4940  |    mul_16ns_9ns_24_1_1_U1492                                           |myhls_mul_16ns_9ns_24_1_1_3046                                                                                          |      8|
|4941  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__731    |      8|
|4942  |    mul_16ns_9ns_24_1_1_U1494                                           |myhls_mul_16ns_9ns_24_1_1_3047                                                                                          |     58|
|4943  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1582   |      8|
|4944  |    mul_16ns_9ns_24_1_1_U1496                                           |myhls_mul_16ns_9ns_24_1_1_3048                                                                                          |     79|
|4945  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1114   |      8|
|4946  |    mul_16ns_9ns_24_1_1_U1501                                           |myhls_mul_16ns_9ns_24_1_1_3049                                                                                          |     60|
|4947  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1870   |      8|
|4948  |    mul_16ns_9ns_24_1_1_U1504                                           |myhls_mul_16ns_9ns_24_1_1_3050                                                                                          |      8|
|4949  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1570   |      8|
|4950  |    mul_16ns_9ns_24_1_1_U1506                                           |myhls_mul_16ns_9ns_24_1_1_3051                                                                                          |      8|
|4951  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1440   |      8|
|4952  |    mul_16ns_9ns_24_1_1_U1513                                           |myhls_mul_16ns_9ns_24_1_1_3052                                                                                          |      8|
|4953  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__86     |      8|
|4954  |    mul_16ns_9ns_24_1_1_U1521                                           |myhls_mul_16ns_9ns_24_1_1_3053                                                                                          |     11|
|4955  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__58     |      8|
|4956  |    mul_16ns_9ns_24_1_1_U1527                                           |myhls_mul_16ns_9ns_24_1_1_3054                                                                                          |      8|
|4957  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1427   |      8|
|4958  |    mul_16ns_9ns_24_1_1_U1542                                           |myhls_mul_16ns_9ns_24_1_1_3055                                                                                          |      8|
|4959  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__237    |      8|
|4960  |    mul_16ns_9ns_24_1_1_U1573                                           |myhls_mul_16ns_9ns_24_1_1_3056                                                                                          |     12|
|4961  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1527   |      8|
|4962  |    mul_16ns_9ns_24_1_1_U1577                                           |myhls_mul_16ns_9ns_24_1_1_3057                                                                                          |     36|
|4963  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1100   |      8|
|4964  |    mul_16ns_9ns_24_1_1_U1581                                           |myhls_mul_16ns_9ns_24_1_1_3058                                                                                          |     10|
|4965  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1441   |      8|
|4966  |    mul_16ns_9ns_24_1_1_U1601                                           |myhls_mul_16ns_9ns_24_1_1_3059                                                                                          |     95|
|4967  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__101    |      8|
|4968  |    mul_16ns_9ns_24_1_1_U1624                                           |myhls_mul_16ns_9ns_24_1_1_3060                                                                                          |      8|
|4969  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__40     |      8|
|4970  |    mul_16ns_9ns_24_1_1_U1631                                           |myhls_mul_16ns_9ns_24_1_1_3061                                                                                          |    112|
|4971  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__995    |      8|
|4972  |    mul_16ns_9ns_24_1_1_U1642                                           |myhls_mul_16ns_9ns_24_1_1_3062                                                                                          |      8|
|4973  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__302    |      8|
|4974  |    mul_16ns_9ns_24_1_1_U1654                                           |myhls_mul_16ns_9ns_24_1_1_3063                                                                                          |      8|
|4975  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__972    |      8|
|4976  |    mul_16ns_9ns_24_1_1_U1661                                           |myhls_mul_16ns_9ns_24_1_1_3064                                                                                          |     36|
|4977  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2045   |      8|
|4978  |    mul_16ns_9ns_24_1_1_U1715                                           |myhls_mul_16ns_9ns_24_1_1_3065                                                                                          |      8|
|4979  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2106   |      8|
|4980  |    mul_16ns_9ns_24_1_1_U1716                                           |myhls_mul_16ns_9ns_24_1_1_3066                                                                                          |      8|
|4981  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__452    |      8|
|4982  |    mul_16ns_9ns_24_1_1_U1733                                           |myhls_mul_16ns_9ns_24_1_1_3067                                                                                          |      8|
|4983  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__882    |      8|
|4984  |    mul_16ns_9ns_24_1_1_U1738                                           |myhls_mul_16ns_9ns_24_1_1_3068                                                                                          |     71|
|4985  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1668   |      8|
|4986  |    mul_16ns_9ns_24_1_1_U1745                                           |myhls_mul_16ns_9ns_24_1_1_3069                                                                                          |     63|
|4987  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__782    |      8|
|4988  |    mul_16ns_9ns_24_1_1_U1748                                           |myhls_mul_16ns_9ns_24_1_1_3070                                                                                          |      8|
|4989  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__193    |      8|
|4990  |    mul_16ns_9ns_24_1_1_U1751                                           |myhls_mul_16ns_9ns_24_1_1_3071                                                                                          |     65|
|4991  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1091   |      8|
|4992  |    mul_16ns_9ns_24_1_1_U1770                                           |myhls_mul_16ns_9ns_24_1_1_3072                                                                                          |      8|
|4993  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1655   |      8|
|4994  |    mul_16ns_9ns_24_1_1_U1773                                           |myhls_mul_16ns_9ns_24_1_1_3073                                                                                          |     59|
|4995  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1740   |      8|
|4996  |    mul_16ns_9ns_24_1_1_U1796                                           |myhls_mul_16ns_9ns_24_1_1_3074                                                                                          |      8|
|4997  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__733    |      8|
|4998  |    mul_16ns_9ns_24_1_1_U1806                                           |myhls_mul_16ns_9ns_24_1_1_3075                                                                                          |     60|
|4999  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__777    |      8|
|5000  |    mul_16ns_9ns_24_1_1_U1812                                           |myhls_mul_16ns_9ns_24_1_1_3076                                                                                          |     59|
|5001  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1047   |      8|
|5002  |    mul_16ns_9ns_24_1_1_U1817                                           |myhls_mul_16ns_9ns_24_1_1_3077                                                                                          |     11|
|5003  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__546    |      8|
|5004  |    mul_16ns_9ns_24_1_1_U1850                                           |myhls_mul_16ns_9ns_24_1_1_3078                                                                                          |     87|
|5005  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__386    |      8|
|5006  |    mul_16ns_9ns_24_1_1_U1873                                           |myhls_mul_16ns_9ns_24_1_1_3079                                                                                          |     85|
|5007  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1671   |      8|
|5008  |    mul_16ns_9ns_24_1_1_U1878                                           |myhls_mul_16ns_9ns_24_1_1_3080                                                                                          |      8|
|5009  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1530   |      8|
|5010  |    mul_16ns_9ns_24_1_1_U1897                                           |myhls_mul_16ns_9ns_24_1_1_3081                                                                                          |      8|
|5011  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__903    |      8|
|5012  |    mul_16ns_9ns_24_1_1_U1910                                           |myhls_mul_16ns_9ns_24_1_1_3082                                                                                          |     39|
|5013  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1350   |      8|
|5014  |    mul_16ns_9ns_24_1_1_U1916                                           |myhls_mul_16ns_9ns_24_1_1_3083                                                                                          |     40|
|5015  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__932    |      8|
|5016  |    mul_16ns_9ns_24_1_1_U1925                                           |myhls_mul_16ns_9ns_24_1_1_3084                                                                                          |     60|
|5017  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1364   |      8|
|5018  |    mul_16ns_9ns_24_1_1_U1939                                           |myhls_mul_16ns_9ns_24_1_1_3085                                                                                          |      8|
|5019  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__761    |      8|
|5020  |    mul_16ns_9ns_24_1_1_U1956                                           |myhls_mul_16ns_9ns_24_1_1_3086                                                                                          |      8|
|5021  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1810   |      8|
|5022  |    mul_16ns_9ns_24_1_1_U1967                                           |myhls_mul_16ns_9ns_24_1_1_3087                                                                                          |     69|
|5023  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__647    |      8|
|5024  |    mul_16ns_9ns_24_1_1_U1992                                           |myhls_mul_16ns_9ns_24_1_1_3088                                                                                          |      8|
|5025  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1753   |      8|
|5026  |    mul_16ns_9ns_24_1_1_U2020                                           |myhls_mul_16ns_9ns_24_1_1_3089                                                                                          |     36|
|5027  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__981    |      8|
|5028  |    mul_16ns_9ns_24_1_1_U2026                                           |myhls_mul_16ns_9ns_24_1_1_3090                                                                                          |      8|
|5029  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1252   |      8|
|5030  |    mul_16ns_9ns_24_1_1_U2027                                           |myhls_mul_16ns_9ns_24_1_1_3091                                                                                          |     11|
|5031  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__729    |      8|
|5032  |    mul_16ns_9ns_24_1_1_U2037                                           |myhls_mul_16ns_9ns_24_1_1_3092                                                                                          |      8|
|5033  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__105    |      8|
|5034  |    mul_16ns_9ns_24_1_1_U2039                                           |myhls_mul_16ns_9ns_24_1_1_3093                                                                                          |      8|
|5035  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__286    |      8|
|5036  |    mul_16ns_9ns_24_1_1_U2042                                           |myhls_mul_16ns_9ns_24_1_1_3094                                                                                          |      8|
|5037  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1673   |      8|
|5038  |    mul_16ns_9ns_24_1_1_U2059                                           |myhls_mul_16ns_9ns_24_1_1_3095                                                                                          |     11|
|5039  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__387  |      8|
|5040  |    mul_16ns_9ns_24_1_1_U2066                                           |myhls_mul_16ns_9ns_24_1_1_3096                                                                                          |     60|
|5041  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__707    |      8|
|5042  |    mul_16ns_9ns_24_1_1_U2068                                           |myhls_mul_16ns_9ns_24_1_1_3097                                                                                          |     63|
|5043  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__175    |      8|
|5044  |    mul_16ns_9ns_24_1_1_U2080                                           |myhls_mul_16ns_9ns_24_1_1_3098                                                                                          |      8|
|5045  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__652    |      8|
|5046  |    mul_16ns_9ns_24_1_1_U2083                                           |myhls_mul_16ns_9ns_24_1_1_3099                                                                                          |     11|
|5047  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1261   |      8|
|5048  |    mul_16ns_9ns_24_1_1_U2084                                           |myhls_mul_16ns_9ns_24_1_1_3100                                                                                          |     60|
|5049  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__519    |      8|
|5050  |    mul_16ns_9ns_24_1_1_U2088                                           |myhls_mul_16ns_9ns_24_1_1_3101                                                                                          |     54|
|5051  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__74     |      8|
|5052  |    mul_16ns_9ns_24_1_1_U2106                                           |myhls_mul_16ns_9ns_24_1_1_3102                                                                                          |      8|
|5053  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1948   |      8|
|5054  |    mul_16ns_9ns_24_1_1_U2139                                           |myhls_mul_16ns_9ns_24_1_1_3103                                                                                          |      8|
|5055  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__895    |      8|
|5056  |    mul_16ns_9ns_24_1_1_U2146                                           |myhls_mul_16ns_9ns_24_1_1_3104                                                                                          |      8|
|5057  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1624   |      8|
|5058  |    mul_16ns_9ns_24_1_1_U2155                                           |myhls_mul_16ns_9ns_24_1_1_3105                                                                                          |     57|
|5059  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__696    |      8|
|5060  |    mul_16ns_9ns_24_1_1_U2198                                           |myhls_mul_16ns_9ns_24_1_1_3106                                                                                          |     97|
|5061  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1495   |      8|
|5062  |    mul_16ns_9ns_24_1_1_U2217                                           |myhls_mul_16ns_9ns_24_1_1_3107                                                                                          |     38|
|5063  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1720   |      8|
|5064  |    mul_16ns_9ns_24_1_1_U2233                                           |myhls_mul_16ns_9ns_24_1_1_3108                                                                                          |     51|
|5065  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__75     |      8|
|5066  |    mul_16ns_9ns_24_1_1_U2236                                           |myhls_mul_16ns_9ns_24_1_1_3109                                                                                          |     89|
|5067  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__830    |      8|
|5068  |    mul_16ns_9ns_24_1_1_U2244                                           |myhls_mul_16ns_9ns_24_1_1_3110                                                                                          |      8|
|5069  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__204    |      8|
|5070  |    mul_16ns_9ns_24_1_1_U2258                                           |myhls_mul_16ns_9ns_24_1_1_3111                                                                                          |     59|
|5071  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1823   |      8|
|5072  |    mul_16ns_9ns_24_1_1_U2260                                           |myhls_mul_16ns_9ns_24_1_1_3112                                                                                          |     12|
|5073  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__124  |      8|
|5074  |    mul_16ns_9ns_24_1_1_U2267                                           |myhls_mul_16ns_9ns_24_1_1_3113                                                                                          |      8|
|5075  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__643    |      8|
|5076  |    mul_16ns_9ns_24_1_1_U2289                                           |myhls_mul_16ns_9ns_24_1_1_3114                                                                                          |     60|
|5077  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__351    |      8|
|5078  |    mul_16ns_9ns_24_1_1_U2297                                           |myhls_mul_16ns_9ns_24_1_1_3115                                                                                          |     59|
|5079  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__203    |      8|
|5080  |    mul_16ns_9ns_24_1_1_U2302                                           |myhls_mul_16ns_9ns_24_1_1_3116                                                                                          |     31|
|5081  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1286   |      8|
|5082  |    mul_16ns_9ns_24_1_1_U2311                                           |myhls_mul_16ns_9ns_24_1_1_3117                                                                                          |     59|
|5083  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__675    |      8|
|5084  |    mul_16ns_9ns_24_1_1_U2313                                           |myhls_mul_16ns_9ns_24_1_1_3118                                                                                          |     63|
|5085  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1140   |      8|
|5086  |    mul_16ns_9ns_24_1_1_U2321                                           |myhls_mul_16ns_9ns_24_1_1_3119                                                                                          |     11|
|5087  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__106    |      8|
|5088  |    mul_16ns_9ns_24_1_1_U2338                                           |myhls_mul_16ns_9ns_24_1_1_3120                                                                                          |     58|
|5089  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1781   |      8|
|5090  |    mul_16ns_9ns_24_1_1_U2344                                           |myhls_mul_16ns_9ns_24_1_1_3121                                                                                          |      9|
|5091  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1972   |      8|
|5092  |    mul_16ns_9ns_24_1_1_U2350                                           |myhls_mul_16ns_9ns_24_1_1_3122                                                                                          |     62|
|5093  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__550    |      8|
|5094  |    mul_16ns_9ns_24_1_1_U2359                                           |myhls_mul_16ns_9ns_24_1_1_3123                                                                                          |     11|
|5095  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__230  |      8|
|5096  |    mul_16ns_9ns_24_1_1_U2365                                           |myhls_mul_16ns_9ns_24_1_1_3124                                                                                          |      8|
|5097  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__547  |      8|
|5098  |    mul_16ns_9ns_24_1_1_U2371                                           |myhls_mul_16ns_9ns_24_1_1_3125                                                                                          |     57|
|5099  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__422    |      8|
|5100  |    mul_16ns_9ns_24_1_1_U2374                                           |myhls_mul_16ns_9ns_24_1_1_3126                                                                                          |     11|
|5101  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__607    |      8|
|5102  |    mul_16ns_9ns_24_1_1_U2391                                           |myhls_mul_16ns_9ns_24_1_1_3127                                                                                          |      8|
|5103  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1161   |      8|
|5104  |    mul_16ns_9ns_24_1_1_U2396                                           |myhls_mul_16ns_9ns_24_1_1_3128                                                                                          |     60|
|5105  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__703    |      8|
|5106  |    mul_16ns_9ns_24_1_1_U2399                                           |myhls_mul_16ns_9ns_24_1_1_3129                                                                                          |      8|
|5107  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__21     |      8|
|5108  |    mul_16ns_9ns_24_1_1_U2400                                           |myhls_mul_16ns_9ns_24_1_1_3130                                                                                          |     16|
|5109  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__76     |      8|
|5110  |    mul_16ns_9ns_24_1_1_U2408                                           |myhls_mul_16ns_9ns_24_1_1_3131                                                                                          |     36|
|5111  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1314   |      8|
|5112  |    mul_16ns_9ns_24_1_1_U2427                                           |myhls_mul_16ns_9ns_24_1_1_3132                                                                                          |     35|
|5113  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__739    |      8|
|5114  |    mul_16ns_9ns_24_1_1_U2441                                           |myhls_mul_16ns_9ns_24_1_1_3133                                                                                          |     37|
|5115  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1909   |      8|
|5116  |    mul_16ns_9ns_24_1_1_U2442                                           |myhls_mul_16ns_9ns_24_1_1_3134                                                                                          |     35|
|5117  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2126   |      8|
|5118  |    mul_16ns_9ns_24_1_1_U2447                                           |myhls_mul_16ns_9ns_24_1_1_3135                                                                                          |     63|
|5119  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__185    |      8|
|5120  |    mul_16ns_9ns_24_1_1_U2464                                           |myhls_mul_16ns_9ns_24_1_1_3136                                                                                          |      8|
|5121  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__717    |      8|
|5122  |    mul_16ns_9ns_24_1_1_U2475                                           |myhls_mul_16ns_9ns_24_1_1_3137                                                                                          |      8|
|5123  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1400   |      8|
|5124  |    mul_16ns_9ns_24_1_1_U2478                                           |myhls_mul_16ns_9ns_24_1_1_3138                                                                                          |     59|
|5125  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__94     |      8|
|5126  |    mul_16ns_9ns_24_1_1_U2489                                           |myhls_mul_16ns_9ns_24_1_1_3139                                                                                          |    112|
|5127  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__524    |      8|
|5128  |    mul_16ns_9ns_24_1_1_U2490                                           |myhls_mul_16ns_9ns_24_1_1_3140                                                                                          |     37|
|5129  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1488   |      8|
|5130  |    mul_16ns_9ns_24_1_1_U2492                                           |myhls_mul_16ns_9ns_24_1_1_3141                                                                                          |     36|
|5131  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__888    |      8|
|5132  |    mul_16ns_9ns_24_1_1_U2493                                           |myhls_mul_16ns_9ns_24_1_1_3142                                                                                          |     32|
|5133  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1710   |      8|
|5134  |    mul_16ns_9ns_24_1_1_U2500                                           |myhls_mul_16ns_9ns_24_1_1_3143                                                                                          |     42|
|5135  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__617    |      8|
|5136  |    mul_16ns_9ns_24_1_1_U2512                                           |myhls_mul_16ns_9ns_24_1_1_3144                                                                                          |     59|
|5137  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__177    |      8|
|5138  |    mul_16ns_9ns_24_1_1_U2521                                           |myhls_mul_16ns_9ns_24_1_1_3145                                                                                          |      8|
|5139  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1254   |      8|
|5140  |    mul_16ns_9ns_24_1_1_U2537                                           |myhls_mul_16ns_9ns_24_1_1_3146                                                                                          |      8|
|5141  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__589    |      8|
|5142  |    mul_16ns_9ns_24_1_1_U2541                                           |myhls_mul_16ns_9ns_24_1_1_3147                                                                                          |     61|
|5143  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1834   |      8|
|5144  |    mul_16ns_9ns_24_1_1_U2547                                           |myhls_mul_16ns_9ns_24_1_1_3148                                                                                          |      8|
|5145  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__554  |      8|
|5146  |    mul_16ns_9ns_24_1_1_U2548                                           |myhls_mul_16ns_9ns_24_1_1_3149                                                                                          |     10|
|5147  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1708   |      8|
|5148  |    mul_16ns_9ns_24_1_1_U2549                                           |myhls_mul_16ns_9ns_24_1_1_3150                                                                                          |      8|
|5149  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1333   |      8|
|5150  |    mul_16ns_9ns_24_1_1_U2553                                           |myhls_mul_16ns_9ns_24_1_1_3151                                                                                          |     11|
|5151  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__973    |      8|
|5152  |    mul_16ns_9ns_24_1_1_U2579                                           |myhls_mul_16ns_9ns_24_1_1_3152                                                                                          |     32|
|5153  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__768    |      8|
|5154  |    mul_16ns_9ns_24_1_1_U2590                                           |myhls_mul_16ns_9ns_24_1_1_3153                                                                                          |      8|
|5155  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__318  |      8|
|5156  |    mul_16ns_9ns_24_1_1_U2592                                           |myhls_mul_16ns_9ns_24_1_1_3154                                                                                          |     36|
|5157  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1101   |      8|
|5158  |    mul_16ns_9ns_24_1_1_U2596                                           |myhls_mul_16ns_9ns_24_1_1_3155                                                                                          |     60|
|5159  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2010   |      8|
|5160  |    mul_16ns_9ns_24_1_1_U2599                                           |myhls_mul_16ns_9ns_24_1_1_3156                                                                                          |     40|
|5161  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1793   |      8|
|5162  |    mul_16ns_9ns_24_1_1_U2611                                           |myhls_mul_16ns_9ns_24_1_1_3157                                                                                          |     51|
|5163  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__81     |      8|
|5164  |    mul_16ns_9ns_24_1_1_U2613                                           |myhls_mul_16ns_9ns_24_1_1_3158                                                                                          |      8|
|5165  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1320   |      8|
|5166  |    mul_16ns_9ns_24_1_1_U2614                                           |myhls_mul_16ns_9ns_24_1_1_3159                                                                                          |      8|
|5167  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__521    |      8|
|5168  |    mul_16ns_9ns_24_1_1_U2623                                           |myhls_mul_16ns_9ns_24_1_1_3160                                                                                          |      8|
|5169  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1698   |      8|
|5170  |    mul_16ns_9ns_24_1_1_U2643                                           |myhls_mul_16ns_9ns_24_1_1_3161                                                                                          |      8|
|5171  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__358    |      8|
|5172  |    mul_16ns_9ns_24_1_1_U2658                                           |myhls_mul_16ns_9ns_24_1_1_3162                                                                                          |     34|
|5173  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__323  |      8|
|5174  |    mul_16ns_9ns_24_1_1_U2664                                           |myhls_mul_16ns_9ns_24_1_1_3163                                                                                          |     45|
|5175  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__507    |      8|
|5176  |    mul_16ns_9ns_24_1_1_U2666                                           |myhls_mul_16ns_9ns_24_1_1_3164                                                                                          |     59|
|5177  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1260   |      8|
|5178  |    mul_16ns_9ns_24_1_1_U2668                                           |myhls_mul_16ns_9ns_24_1_1_3165                                                                                          |     35|
|5179  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1873   |      8|
|5180  |    mul_16ns_9ns_24_1_1_U2673                                           |myhls_mul_16ns_9ns_24_1_1_3166                                                                                          |     64|
|5181  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__332  |      8|
|5182  |    mul_16ns_9ns_24_1_1_U2704                                           |myhls_mul_16ns_9ns_24_1_1_3167                                                                                          |      8|
|5183  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1650   |      8|
|5184  |    mul_16ns_9ns_24_1_1_U2720                                           |myhls_mul_16ns_9ns_24_1_1_3168                                                                                          |     12|
|5185  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__50   |      8|
|5186  |    mul_16ns_9ns_24_1_1_U2728                                           |myhls_mul_16ns_9ns_24_1_1_3169                                                                                          |     63|
|5187  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__502    |      8|
|5188  |    mul_16ns_9ns_24_1_1_U2733                                           |myhls_mul_16ns_9ns_24_1_1_3170                                                                                          |     36|
|5189  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__670    |      8|
|5190  |    mul_16ns_9ns_24_1_1_U2754                                           |myhls_mul_16ns_9ns_24_1_1_3171                                                                                          |     62|
|5191  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2042   |      8|
|5192  |    mul_16ns_9ns_24_1_1_U2767                                           |myhls_mul_16ns_9ns_24_1_1_3172                                                                                          |     11|
|5193  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__73     |      8|
|5194  |    mul_16ns_9ns_24_1_1_U2810                                           |myhls_mul_16ns_9ns_24_1_1_3173                                                                                          |      8|
|5195  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__234    |      8|
|5196  |    mul_16ns_9ns_24_1_1_U2812                                           |myhls_mul_16ns_9ns_24_1_1_3174                                                                                          |      8|
|5197  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__132    |      8|
|5198  |    mul_16ns_9ns_24_1_1_U2820                                           |myhls_mul_16ns_9ns_24_1_1_3175                                                                                          |     60|
|5199  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1631   |      8|
|5200  |    mul_16ns_9ns_24_1_1_U2827                                           |myhls_mul_16ns_9ns_24_1_1_3176                                                                                          |     11|
|5201  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1473   |      8|
|5202  |    mul_16ns_9ns_24_1_1_U2836                                           |myhls_mul_16ns_9ns_24_1_1_3177                                                                                          |     60|
|5203  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__801    |      8|
|5204  |    mul_16ns_9ns_24_1_1_U2847                                           |myhls_mul_16ns_9ns_24_1_1_3178                                                                                          |     60|
|5205  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1946   |      8|
|5206  |    mul_16ns_9ns_24_1_1_U2849                                           |myhls_mul_16ns_9ns_24_1_1_3179                                                                                          |     35|
|5207  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1821   |      8|
|5208  |    mul_16ns_9ns_24_1_1_U2853                                           |myhls_mul_16ns_9ns_24_1_1_3180                                                                                          |     11|
|5209  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__197    |      8|
|5210  |    mul_16ns_9ns_24_1_1_U2858                                           |myhls_mul_16ns_9ns_24_1_1_3181                                                                                          |    114|
|5211  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__335    |      8|
|5212  |    mul_16ns_9ns_24_1_1_U2864                                           |myhls_mul_16ns_9ns_24_1_1_3182                                                                                          |     35|
|5213  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__383  |      8|
|5214  |    mul_16ns_9ns_24_1_1_U2886                                           |myhls_mul_16ns_9ns_24_1_1_3183                                                                                          |     60|
|5215  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__779    |      8|
|5216  |    mul_16ns_9ns_24_1_1_U2893                                           |myhls_mul_16ns_9ns_24_1_1_3184                                                                                          |     42|
|5217  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__629    |      8|
|5218  |    mul_16ns_9ns_24_1_1_U2901                                           |myhls_mul_16ns_9ns_24_1_1_3185                                                                                          |      8|
|5219  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1633   |      8|
|5220  |    mul_16ns_9ns_24_1_1_U2910                                           |myhls_mul_16ns_9ns_24_1_1_3186                                                                                          |     67|
|5221  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__409    |      8|
|5222  |    mul_16ns_9ns_24_1_1_U2913                                           |myhls_mul_16ns_9ns_24_1_1_3187                                                                                          |     39|
|5223  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__705    |      8|
|5224  |    mul_16ns_9ns_24_1_1_U2931                                           |myhls_mul_16ns_9ns_24_1_1_3188                                                                                          |     63|
|5225  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__376    |      8|
|5226  |    mul_16ns_9ns_24_1_1_U2952                                           |myhls_mul_16ns_9ns_24_1_1_3189                                                                                          |     11|
|5227  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1979   |      8|
|5228  |    mul_16ns_9ns_24_1_1_U2953                                           |myhls_mul_16ns_9ns_24_1_1_3190                                                                                          |     11|
|5229  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1919   |      8|
|5230  |    mul_16ns_9ns_24_1_1_U2965                                           |myhls_mul_16ns_9ns_24_1_1_3191                                                                                          |     10|
|5231  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__215  |      8|
|5232  |    mul_16ns_9ns_24_1_1_U2982                                           |myhls_mul_16ns_9ns_24_1_1_3192                                                                                          |      8|
|5233  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2155   |      8|
|5234  |    mul_16ns_9ns_24_1_1_U3001                                           |myhls_mul_16ns_9ns_24_1_1_3193                                                                                          |      8|
|5235  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__722    |      8|
|5236  |    mul_16ns_9ns_24_1_1_U3019                                           |myhls_mul_16ns_9ns_24_1_1_3194                                                                                          |      8|
|5237  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1808   |      8|
|5238  |    mul_16ns_9ns_24_1_1_U3029                                           |myhls_mul_16ns_9ns_24_1_1_3195                                                                                          |      8|
|5239  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__240    |      8|
|5240  |    mul_16ns_9ns_24_1_1_U3042                                           |myhls_mul_16ns_9ns_24_1_1_3196                                                                                          |     79|
|5241  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__91     |      8|
|5242  |    mul_16ns_9ns_24_1_1_U3065                                           |myhls_mul_16ns_9ns_24_1_1_3197                                                                                          |      8|
|5243  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1607   |      8|
|5244  |    mul_16ns_9ns_24_1_1_U3078                                           |myhls_mul_16ns_9ns_24_1_1_3198                                                                                          |     72|
|5245  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1536   |      8|
|5246  |    mul_16ns_9ns_24_1_1_U3091                                           |myhls_mul_16ns_9ns_24_1_1_3199                                                                                          |      8|
|5247  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__905    |      8|
|5248  |    mul_16ns_9ns_24_1_1_U3095                                           |myhls_mul_16ns_9ns_24_1_1_3200                                                                                          |      8|
|5249  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__395    |      8|
|5250  |    mul_16ns_9ns_24_1_1_U3105                                           |myhls_mul_16ns_9ns_24_1_1_3201                                                                                          |     73|
|5251  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__321    |      8|
|5252  |    mul_16ns_9ns_24_1_1_U3107                                           |myhls_mul_16ns_9ns_24_1_1_3202                                                                                          |     60|
|5253  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1689   |      8|
|5254  |    mul_16ns_9ns_24_1_1_U3108                                           |myhls_mul_16ns_9ns_24_1_1_3203                                                                                          |     40|
|5255  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1025   |      8|
|5256  |    mul_16ns_9ns_24_1_1_U3113                                           |myhls_mul_16ns_9ns_24_1_1_3204                                                                                          |     60|
|5257  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1059   |      8|
|5258  |    mul_16ns_9ns_24_1_1_U3117                                           |myhls_mul_16ns_9ns_24_1_1_3205                                                                                          |     36|
|5259  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1300   |      8|
|5260  |    mul_16ns_9ns_24_1_1_U3124                                           |myhls_mul_16ns_9ns_24_1_1_3206                                                                                          |     64|
|5261  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__861    |      8|
|5262  |    mul_16ns_9ns_24_1_1_U3127                                           |myhls_mul_16ns_9ns_24_1_1_3207                                                                                          |     10|
|5263  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1588   |      8|
|5264  |    mul_16ns_9ns_24_1_1_U3153                                           |myhls_mul_16ns_9ns_24_1_1_3208                                                                                          |    117|
|5265  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_6ns_21_1_1_U2917/tmp_product_funnel__2    |      8|
|5266  |    mul_16ns_9ns_24_1_1_U3155                                           |myhls_mul_16ns_9ns_24_1_1_3209                                                                                          |     10|
|5267  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1983   |      8|
|5268  |    mul_16ns_9ns_24_1_1_U490                                            |myhls_mul_16ns_9ns_24_1_1_3210                                                                                          |      8|
|5269  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__511    |      8|
|5270  |    mul_16ns_9ns_24_1_1_U498                                            |myhls_mul_16ns_9ns_24_1_1_3211                                                                                          |     58|
|5271  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1880   |      8|
|5272  |    mul_16ns_9ns_24_1_1_U518                                            |myhls_mul_16ns_9ns_24_1_1_3212                                                                                          |      8|
|5273  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2136   |      8|
|5274  |    mul_16ns_9ns_24_1_1_U519                                            |myhls_mul_16ns_9ns_24_1_1_3213                                                                                          |     28|
|5275  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__377    |      8|
|5276  |    mul_16ns_9ns_24_1_1_U525                                            |myhls_mul_16ns_9ns_24_1_1_3214                                                                                          |     66|
|5277  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__448    |      8|
|5278  |    mul_16ns_9ns_24_1_1_U526                                            |myhls_mul_16ns_9ns_24_1_1_3215                                                                                          |      8|
|5279  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1953   |      8|
|5280  |    mul_16ns_9ns_24_1_1_U547                                            |myhls_mul_16ns_9ns_24_1_1_3216                                                                                          |    112|
|5281  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2019   |      8|
|5282  |    mul_16ns_9ns_24_1_1_U623                                            |myhls_mul_16ns_9ns_24_1_1_3217                                                                                          |     63|
|5283  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__526    |      8|
|5284  |    mul_16ns_9ns_24_1_1_U630                                            |myhls_mul_16ns_9ns_24_1_1_3218                                                                                          |     79|
|5285  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1850   |      8|
|5286  |    mul_16ns_9ns_24_1_1_U639                                            |myhls_mul_16ns_9ns_24_1_1_3219                                                                                          |     16|
|5287  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2027   |      8|
|5288  |    mul_16ns_9ns_24_1_1_U650                                            |myhls_mul_16ns_9ns_24_1_1_3220                                                                                          |     63|
|5289  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1167   |      8|
|5290  |    mul_16ns_9ns_24_1_1_U677                                            |myhls_mul_16ns_9ns_24_1_1_3221                                                                                          |     64|
|5291  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1068   |      8|
|5292  |    mul_16ns_9ns_24_1_1_U709                                            |myhls_mul_16ns_9ns_24_1_1_3222                                                                                          |     79|
|5293  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__369    |      8|
|5294  |    mul_16ns_9ns_24_1_1_U719                                            |myhls_mul_16ns_9ns_24_1_1_3223                                                                                          |     60|
|5295  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2061   |      8|
|5296  |    mul_16ns_9ns_24_1_1_U721                                            |myhls_mul_16ns_9ns_24_1_1_3224                                                                                          |      8|
|5297  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1840   |      8|
|5298  |    mul_16ns_9ns_24_1_1_U731                                            |myhls_mul_16ns_9ns_24_1_1_3225                                                                                          |     55|
|5299  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1581   |      8|
|5300  |    mul_16ns_9ns_24_1_1_U744                                            |myhls_mul_16ns_9ns_24_1_1_3226                                                                                          |     65|
|5301  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__265  |      8|
|5302  |    mul_16ns_9ns_24_1_1_U751                                            |myhls_mul_16ns_9ns_24_1_1_3227                                                                                          |      8|
|5303  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1372   |      8|
|5304  |    mul_16ns_9ns_24_1_1_U774                                            |myhls_mul_16ns_9ns_24_1_1_3228                                                                                          |     64|
|5305  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1373   |      8|
|5306  |    mul_16ns_9ns_24_1_1_U806                                            |myhls_mul_16ns_9ns_24_1_1_3229                                                                                          |     88|
|5307  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__671    |      8|
|5308  |    mul_16ns_9ns_24_1_1_U821                                            |myhls_mul_16ns_9ns_24_1_1_3230                                                                                          |     60|
|5309  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__542    |      8|
|5310  |    mul_16ns_9ns_24_1_1_U834                                            |myhls_mul_16ns_9ns_24_1_1_3231                                                                                          |     60|
|5311  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__881    |      8|
|5312  |    mul_16ns_9ns_24_1_1_U847                                            |myhls_mul_16ns_9ns_24_1_1_3232                                                                                          |      8|
|5313  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__713    |      8|
|5314  |    mul_16ns_9ns_24_1_1_U872                                            |myhls_mul_16ns_9ns_24_1_1_3233                                                                                          |      8|
|5315  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2064   |      8|
|5316  |    mul_16ns_9ns_24_1_1_U879                                            |myhls_mul_16ns_9ns_24_1_1_3234                                                                                          |     32|
|5317  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__417    |      8|
|5318  |    mul_16ns_9ns_24_1_1_U889                                            |myhls_mul_16ns_9ns_24_1_1_3235                                                                                          |     11|
|5319  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__410    |      8|
|5320  |    mul_16ns_9ns_24_1_1_U922                                            |myhls_mul_16ns_9ns_24_1_1_3236                                                                                          |     41|
|5321  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__20     |      8|
|5322  |    mul_16ns_9ns_24_1_1_U923                                            |myhls_mul_16ns_9ns_24_1_1_3237                                                                                          |     63|
|5323  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__149    |      8|
|5324  |    mul_16ns_9ns_24_1_1_U927                                            |myhls_mul_16ns_9ns_24_1_1_3238                                                                                          |      8|
|5325  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__334    |      8|
|5326  |    mul_16ns_9ns_24_1_1_U938                                            |myhls_mul_16ns_9ns_24_1_1_3239                                                                                          |      8|
|5327  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__971    |      8|
|5328  |    mul_16ns_9ns_24_1_1_U939                                            |myhls_mul_16ns_9ns_24_1_1_3240                                                                                          |      8|
|5329  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__322    |      8|
|5330  |    mul_16ns_9ns_24_1_1_U946                                            |myhls_mul_16ns_9ns_24_1_1_3241                                                                                          |     29|
|5331  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1251   |      8|
|5332  |    mul_16ns_9ns_24_1_1_U959                                            |myhls_mul_16ns_9ns_24_1_1_3242                                                                                          |     11|
|5333  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1142   |      8|
|5334  |    mul_16ns_9ns_24_1_1_U963                                            |myhls_mul_16ns_9ns_24_1_1_3243                                                                                          |     11|
|5335  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__458    |      8|
|5336  |    mul_16ns_9ns_24_1_1_U969                                            |myhls_mul_16ns_9ns_24_1_1_3244                                                                                          |      8|
|5337  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1940   |      8|
|5338  |    mul_16ns_9ns_24_1_1_U972                                            |myhls_mul_16ns_9ns_24_1_1_3245                                                                                          |     35|
|5339  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1864   |      8|
|5340  |    mul_16ns_9ns_24_1_1_U983                                            |myhls_mul_16ns_9ns_24_1_1_3246                                                                                          |     11|
|5341  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1070   |      8|
|5342  |    mul_16ns_9ns_24_1_1_U984                                            |myhls_mul_16ns_9ns_24_1_1_3247                                                                                          |     36|
|5343  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2015   |      8|
|5344  |    mul_16ns_9ns_24_1_1_U986                                            |myhls_mul_16ns_9ns_24_1_1_3248                                                                                          |      8|
|5345  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__382    |      8|
|5346  |    mul_16ns_9ns_24_1_1_U988                                            |myhls_mul_16ns_9ns_24_1_1_3249                                                                                          |    112|
|5347  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__68     |      8|
|5348  |    mul_16ns_9ns_24_1_1_U994                                            |myhls_mul_16ns_9ns_24_1_1_3250                                                                                          |    112|
|5349  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1999   |      8|
|5350  |    mul_16ns_9s_25_1_1_U1006                                            |myhls_mul_16ns_9s_25_1_1                                                                                                |     38|
|5351  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1287   |      8|
|5352  |    mul_16ns_9s_25_1_1_U1019                                            |myhls_mul_16ns_9s_25_1_1_3251                                                                                           |     68|
|5353  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1908   |      8|
|5354  |    mul_16ns_9s_25_1_1_U1036                                            |myhls_mul_16ns_9s_25_1_1_3252                                                                                           |     65|
|5355  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__854    |      8|
|5356  |    mul_16ns_9s_25_1_1_U1043                                            |myhls_mul_16ns_9s_25_1_1_3253                                                                                           |    106|
|5357  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1549   |      8|
|5358  |    mul_16ns_9s_25_1_1_U1065                                            |myhls_mul_16ns_9s_25_1_1_3254                                                                                           |      8|
|5359  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1448   |      8|
|5360  |    mul_16ns_9s_25_1_1_U1086                                            |myhls_mul_16ns_9s_25_1_1_3255                                                                                           |      9|
|5361  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1090   |      8|
|5362  |    mul_16ns_9s_25_1_1_U1111                                            |myhls_mul_16ns_9s_25_1_1_3256                                                                                           |     11|
|5363  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__418    |      8|
|5364  |    mul_16ns_9s_25_1_1_U1114                                            |myhls_mul_16ns_9s_25_1_1_3257                                                                                           |      8|
|5365  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1165   |      8|
|5366  |    mul_16ns_9s_25_1_1_U1119                                            |myhls_mul_16ns_9s_25_1_1_3258                                                                                           |      8|
|5367  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1019   |      8|
|5368  |    mul_16ns_9s_25_1_1_U1176                                            |myhls_mul_16ns_9s_25_1_1_3259                                                                                           |     34|
|5369  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1935   |      8|
|5370  |    mul_16ns_9s_25_1_1_U1186                                            |myhls_mul_16ns_9s_25_1_1_3260                                                                                           |      8|
|5371  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__928    |      8|
|5372  |    mul_16ns_9s_25_1_1_U1187                                            |myhls_mul_16ns_9s_25_1_1_3261                                                                                           |     41|
|5373  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1575   |      8|
|5374  |    mul_16ns_9s_25_1_1_U1206                                            |myhls_mul_16ns_9s_25_1_1_3262                                                                                           |      8|
|5375  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1265   |      8|
|5376  |    mul_16ns_9s_25_1_1_U1218                                            |myhls_mul_16ns_9s_25_1_1_3263                                                                                           |      8|
|5377  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1921   |      8|
|5378  |    mul_16ns_9s_25_1_1_U1225                                            |myhls_mul_16ns_9s_25_1_1_3264                                                                                           |     38|
|5379  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__484    |      8|
|5380  |    mul_16ns_9s_25_1_1_U1226                                            |myhls_mul_16ns_9s_25_1_1_3265                                                                                           |     12|
|5381  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__469    |      8|
|5382  |    mul_16ns_9s_25_1_1_U1228                                            |myhls_mul_16ns_9s_25_1_1_3266                                                                                           |     39|
|5383  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1853   |      8|
|5384  |    mul_16ns_9s_25_1_1_U1240                                            |myhls_mul_16ns_9s_25_1_1_3267                                                                                           |      8|
|5385  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__63     |      8|
|5386  |    mul_16ns_9s_25_1_1_U1243                                            |myhls_mul_16ns_9s_25_1_1_3268                                                                                           |      8|
|5387  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1492   |      8|
|5388  |    mul_16ns_9s_25_1_1_U1245                                            |myhls_mul_16ns_9s_25_1_1_3269                                                                                           |     12|
|5389  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__986    |      8|
|5390  |    mul_16ns_9s_25_1_1_U1246                                            |myhls_mul_16ns_9s_25_1_1_3270                                                                                           |      8|
|5391  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1081   |      8|
|5392  |    mul_16ns_9s_25_1_1_U1253                                            |myhls_mul_16ns_9s_25_1_1_3271                                                                                           |      8|
|5393  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__253    |      8|
|5394  |    mul_16ns_9s_25_1_1_U1270                                            |myhls_mul_16ns_9s_25_1_1_3272                                                                                           |      8|
|5395  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1030   |      8|
|5396  |    mul_16ns_9s_25_1_1_U1331                                            |myhls_mul_16ns_9s_25_1_1_3273                                                                                           |     35|
|5397  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1567   |      8|
|5398  |    mul_16ns_9s_25_1_1_U1347                                            |myhls_mul_16ns_9s_25_1_1_3274                                                                                           |     11|
|5399  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1957   |      8|
|5400  |    mul_16ns_9s_25_1_1_U1380                                            |myhls_mul_16ns_9s_25_1_1_3275                                                                                           |     62|
|5401  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1681   |      8|
|5402  |    mul_16ns_9s_25_1_1_U1393                                            |myhls_mul_16ns_9s_25_1_1_3276                                                                                           |     16|
|5403  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__974    |      8|
|5404  |    mul_16ns_9s_25_1_1_U1402                                            |myhls_mul_16ns_9s_25_1_1_3277                                                                                           |     35|
|5405  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1255   |      8|
|5406  |    mul_16ns_9s_25_1_1_U1407                                            |myhls_mul_16ns_9s_25_1_1_3278                                                                                           |     65|
|5407  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__383    |      8|
|5408  |    mul_16ns_9s_25_1_1_U1428                                            |myhls_mul_16ns_9s_25_1_1_3279                                                                                           |      8|
|5409  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1016   |      8|
|5410  |    mul_16ns_9s_25_1_1_U1437                                            |myhls_mul_16ns_9s_25_1_1_3280                                                                                           |      8|
|5411  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1204   |      8|
|5412  |    mul_16ns_9s_25_1_1_U1456                                            |myhls_mul_16ns_9s_25_1_1_3281                                                                                           |     39|
|5413  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1225   |      8|
|5414  |    mul_16ns_9s_25_1_1_U1463                                            |myhls_mul_16ns_9s_25_1_1_3282                                                                                           |      8|
|5415  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1553   |      8|
|5416  |    mul_16ns_9s_25_1_1_U1470                                            |myhls_mul_16ns_9s_25_1_1_3283                                                                                           |     39|
|5417  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1121   |      8|
|5418  |    mul_16ns_9s_25_1_1_U1473                                            |myhls_mul_16ns_9s_25_1_1_3284                                                                                           |      8|
|5419  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1214   |      8|
|5420  |    mul_16ns_9s_25_1_1_U1482                                            |myhls_mul_16ns_9s_25_1_1_3285                                                                                           |     67|
|5421  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1775   |      8|
|5422  |    mul_16ns_9s_25_1_1_U1503                                            |myhls_mul_16ns_9s_25_1_1_3286                                                                                           |     65|
|5423  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1504   |      8|
|5424  |    mul_16ns_9s_25_1_1_U1519                                            |myhls_mul_16ns_9s_25_1_1_3287                                                                                           |     53|
|5425  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__332    |      8|
|5426  |    mul_16ns_9s_25_1_1_U1526                                            |myhls_mul_16ns_9s_25_1_1_3288                                                                                           |      9|
|5427  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1162   |      8|
|5428  |    mul_16ns_9s_25_1_1_U1548                                            |myhls_mul_16ns_9s_25_1_1_3289                                                                                           |      8|
|5429  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1986   |      8|
|5430  |    mul_16ns_9s_25_1_1_U1563                                            |myhls_mul_16ns_9s_25_1_1_3290                                                                                           |      8|
|5431  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1325   |      8|
|5432  |    mul_16ns_9s_25_1_1_U1564                                            |myhls_mul_16ns_9s_25_1_1_3291                                                                                           |      8|
|5433  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__473    |      8|
|5434  |    mul_16ns_9s_25_1_1_U1566                                            |myhls_mul_16ns_9s_25_1_1_3292                                                                                           |     67|
|5435  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__938    |      8|
|5436  |    mul_16ns_9s_25_1_1_U1591                                            |myhls_mul_16ns_9s_25_1_1_3293                                                                                           |     42|
|5437  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1247   |      8|
|5438  |    mul_16ns_9s_25_1_1_U1595                                            |myhls_mul_16ns_9s_25_1_1_3294                                                                                           |     38|
|5439  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1116   |      8|
|5440  |    mul_16ns_9s_25_1_1_U1597                                            |myhls_mul_16ns_9s_25_1_1_3295                                                                                           |      8|
|5441  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__453    |      8|
|5442  |    mul_16ns_9s_25_1_1_U1604                                            |myhls_mul_16ns_9s_25_1_1_3296                                                                                           |     65|
|5443  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1429   |      8|
|5444  |    mul_16ns_9s_25_1_1_U1639                                            |myhls_mul_16ns_9s_25_1_1_3297                                                                                           |     68|
|5445  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1148   |      8|
|5446  |    mul_16ns_9s_25_1_1_U1653                                            |myhls_mul_16ns_9s_25_1_1_3298                                                                                           |     65|
|5447  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2082   |      8|
|5448  |    mul_16ns_9s_25_1_1_U1667                                            |myhls_mul_16ns_9s_25_1_1_3299                                                                                           |     67|
|5449  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2002   |      8|
|5450  |    mul_16ns_9s_25_1_1_U1695                                            |myhls_mul_16ns_9s_25_1_1_3300                                                                                           |      8|
|5451  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__471    |      8|
|5452  |    mul_16ns_9s_25_1_1_U1711                                            |myhls_mul_16ns_9s_25_1_1_3301                                                                                           |      9|
|5453  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__616    |      8|
|5454  |    mul_16ns_9s_25_1_1_U1750                                            |myhls_mul_16ns_9s_25_1_1_3302                                                                                           |      8|
|5455  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__810    |      8|
|5456  |    mul_16ns_9s_25_1_1_U1753                                            |myhls_mul_16ns_9s_25_1_1_3303                                                                                           |     38|
|5457  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__67   |      8|
|5458  |    mul_16ns_9s_25_1_1_U1771                                            |myhls_mul_16ns_9s_25_1_1_3304                                                                                           |      8|
|5459  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__604    |      8|
|5460  |    mul_16ns_9s_25_1_1_U1787                                            |myhls_mul_16ns_9s_25_1_1_3305                                                                                           |     59|
|5461  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1985   |      8|
|5462  |    mul_16ns_9s_25_1_1_U1821                                            |myhls_mul_16ns_9s_25_1_1_3306                                                                                           |     68|
|5463  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__823    |      8|
|5464  |    mul_16ns_9s_25_1_1_U1824                                            |myhls_mul_16ns_9s_25_1_1_3307                                                                                           |      8|
|5465  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1487   |      8|
|5466  |    mul_16ns_9s_25_1_1_U1853                                            |myhls_mul_16ns_9s_25_1_1_3308                                                                                           |     65|
|5467  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1551   |      8|
|5468  |    mul_16ns_9s_25_1_1_U1861                                            |myhls_mul_16ns_9s_25_1_1_3309                                                                                           |     62|
|5469  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2054   |      8|
|5470  |    mul_16ns_9s_25_1_1_U1863                                            |myhls_mul_16ns_9s_25_1_1_3310                                                                                           |     17|
|5471  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1283   |      8|
|5472  |    mul_16ns_9s_25_1_1_U1883                                            |myhls_mul_16ns_9s_25_1_1_3311                                                                                           |     59|
|5473  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1764   |      8|
|5474  |    mul_16ns_9s_25_1_1_U1908                                            |myhls_mul_16ns_9s_25_1_1_3312                                                                                           |     37|
|5475  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__235    |      8|
|5476  |    mul_16ns_9s_25_1_1_U1914                                            |myhls_mul_16ns_9s_25_1_1_3313                                                                                           |     35|
|5477  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__792    |      8|
|5478  |    mul_16ns_9s_25_1_1_U1919                                            |myhls_mul_16ns_9s_25_1_1_3314                                                                                           |      8|
|5479  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1374   |      8|
|5480  |    mul_16ns_9s_25_1_1_U1927                                            |myhls_mul_16ns_9s_25_1_1_3315                                                                                           |      8|
|5481  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__916    |      8|
|5482  |    mul_16ns_9s_25_1_1_U1929                                            |myhls_mul_16ns_9s_25_1_1_3316                                                                                           |      9|
|5483  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1380   |      8|
|5484  |    mul_16ns_9s_25_1_1_U1935                                            |myhls_mul_16ns_9s_25_1_1_3317                                                                                           |     11|
|5485  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1574   |      8|
|5486  |    mul_16ns_9s_25_1_1_U1938                                            |myhls_mul_16ns_9s_25_1_1_3318                                                                                           |     35|
|5487  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__216  |      8|
|5488  |    mul_16ns_9s_25_1_1_U1953                                            |myhls_mul_16ns_9s_25_1_1_3319                                                                                           |     34|
|5489  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1794   |      8|
|5490  |    mul_16ns_9s_25_1_1_U1961                                            |myhls_mul_16ns_9s_25_1_1_3320                                                                                           |      8|
|5491  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__798    |      8|
|5492  |    mul_16ns_9s_25_1_1_U1962                                            |myhls_mul_16ns_9s_25_1_1_3321                                                                                           |     15|
|5493  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__27     |      8|
|5494  |    mul_16ns_9s_25_1_1_U1963                                            |myhls_mul_16ns_9s_25_1_1_3322                                                                                           |     11|
|5495  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1701   |      8|
|5496  |    mul_16ns_9s_25_1_1_U1972                                            |myhls_mul_16ns_9s_25_1_1_3323                                                                                           |      8|
|5497  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__115    |      8|
|5498  |    mul_16ns_9s_25_1_1_U1995                                            |myhls_mul_16ns_9s_25_1_1_3324                                                                                           |     54|
|5499  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__765    |      8|
|5500  |    mul_16ns_9s_25_1_1_U2000                                            |myhls_mul_16ns_9s_25_1_1_3325                                                                                           |      8|
|5501  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1014   |      8|
|5502  |    mul_16ns_9s_25_1_1_U2012                                            |myhls_mul_16ns_9s_25_1_1_3326                                                                                           |      8|
|5503  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__333    |      8|
|5504  |    mul_16ns_9s_25_1_1_U2013                                            |myhls_mul_16ns_9s_25_1_1_3327                                                                                           |      8|
|5505  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__869    |      8|
|5506  |    mul_16ns_9s_25_1_1_U2019                                            |myhls_mul_16ns_9s_25_1_1_3328                                                                                           |      8|
|5507  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1351   |      8|
|5508  |    mul_16ns_9s_25_1_1_U2023                                            |myhls_mul_16ns_9s_25_1_1_3329                                                                                           |     67|
|5509  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__390    |      8|
|5510  |    mul_16ns_9s_25_1_1_U2041                                            |myhls_mul_16ns_9s_25_1_1_3330                                                                                           |     11|
|5511  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__716    |      8|
|5512  |    mul_16ns_9s_25_1_1_U2047                                            |myhls_mul_16ns_9s_25_1_1_3331                                                                                           |      8|
|5513  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__507  |      8|
|5514  |    mul_16ns_9s_25_1_1_U2065                                            |myhls_mul_16ns_9s_25_1_1_3332                                                                                           |     11|
|5515  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1907   |      8|
|5516  |    mul_16ns_9s_25_1_1_U2079                                            |myhls_mul_16ns_9s_25_1_1_3333                                                                                           |     38|
|5517  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1295   |      8|
|5518  |    mul_16ns_9s_25_1_1_U2103                                            |myhls_mul_16ns_9s_25_1_1_3334                                                                                           |     12|
|5519  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1106   |      8|
|5520  |    mul_16ns_9s_25_1_1_U2108                                            |myhls_mul_16ns_9s_25_1_1_3335                                                                                           |     17|
|5521  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__208    |      8|
|5522  |    mul_16ns_9s_25_1_1_U2113                                            |myhls_mul_16ns_9s_25_1_1_3336                                                                                           |     59|
|5523  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1941   |      8|
|5524  |    mul_16ns_9s_25_1_1_U2128                                            |myhls_mul_16ns_9s_25_1_1_3337                                                                                           |     66|
|5525  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__536  |      8|
|5526  |    mul_16ns_9s_25_1_1_U2133                                            |myhls_mul_16ns_9s_25_1_1_3338                                                                                           |     71|
|5527  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__375    |      8|
|5528  |    mul_16ns_9s_25_1_1_U2135                                            |myhls_mul_16ns_9s_25_1_1_3339                                                                                           |     59|
|5529  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__840    |      8|
|5530  |    mul_16ns_9s_25_1_1_U2142                                            |myhls_mul_16ns_9s_25_1_1_3340                                                                                           |      8|
|5531  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__750    |      8|
|5532  |    mul_16ns_9s_25_1_1_U2204                                            |myhls_mul_16ns_9s_25_1_1_3341                                                                                           |     12|
|5533  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1301   |      8|
|5534  |    mul_16ns_9s_25_1_1_U2207                                            |myhls_mul_16ns_9s_25_1_1_3342                                                                                           |     35|
|5535  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__533    |      8|
|5536  |    mul_16ns_9s_25_1_1_U2219                                            |myhls_mul_16ns_9s_25_1_1_3343                                                                                           |     34|
|5537  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1866   |      8|
|5538  |    mul_16ns_9s_25_1_1_U2220                                            |myhls_mul_16ns_9s_25_1_1_3344                                                                                           |     37|
|5539  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__886    |      8|
|5540  |    mul_16ns_9s_25_1_1_U2248                                            |myhls_mul_16ns_9s_25_1_1_3345                                                                                           |     65|
|5541  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__780    |      8|
|5542  |    mul_16ns_9s_25_1_1_U2259                                            |myhls_mul_16ns_9s_25_1_1_3346                                                                                           |     39|
|5543  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1026   |      8|
|5544  |    mul_16ns_9s_25_1_1_U2278                                            |myhls_mul_16ns_9s_25_1_1_3347                                                                                           |     67|
|5545  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__309    |      8|
|5546  |    mul_16ns_9s_25_1_1_U2295                                            |myhls_mul_16ns_9s_25_1_1_3348                                                                                           |     58|
|5547  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1133   |      8|
|5548  |    mul_16ns_9s_25_1_1_U2296                                            |myhls_mul_16ns_9s_25_1_1_3349                                                                                           |     59|
|5549  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1176   |      8|
|5550  |    mul_16ns_9s_25_1_1_U2308                                            |myhls_mul_16ns_9s_25_1_1_3350                                                                                           |      8|
|5551  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__990    |      8|
|5552  |    mul_16ns_9s_25_1_1_U2309                                            |myhls_mul_16ns_9s_25_1_1_3351                                                                                           |     39|
|5553  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__421    |      8|
|5554  |    mul_16ns_9s_25_1_1_U2333                                            |myhls_mul_16ns_9s_25_1_1_3352                                                                                           |     68|
|5555  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1637   |      8|
|5556  |    mul_16ns_9s_25_1_1_U2341                                            |myhls_mul_16ns_9s_25_1_1_3353                                                                                           |     86|
|5557  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__290    |      8|
|5558  |    mul_16ns_9s_25_1_1_U2355                                            |myhls_mul_16ns_9s_25_1_1_3354                                                                                           |     38|
|5559  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1313   |      8|
|5560  |    mul_16ns_9s_25_1_1_U2357                                            |myhls_mul_16ns_9s_25_1_1_3355                                                                                           |    119|
|5561  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1712   |      8|
|5562  |    mul_16ns_9s_25_1_1_U2360                                            |myhls_mul_16ns_9s_25_1_1_3356                                                                                           |     59|
|5563  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__498    |      8|
|5564  |    mul_16ns_9s_25_1_1_U2361                                            |myhls_mul_16ns_9s_25_1_1_3357                                                                                           |      8|
|5565  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1692   |      8|
|5566  |    mul_16ns_9s_25_1_1_U2369                                            |myhls_mul_16ns_9s_25_1_1_3358                                                                                           |     95|
|5567  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__167    |      8|
|5568  |    mul_16ns_9s_25_1_1_U2413                                            |myhls_mul_16ns_9s_25_1_1_3359                                                                                           |     15|
|5569  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__953    |      8|
|5570  |    mul_16ns_9s_25_1_1_U2415                                            |myhls_mul_16ns_9s_25_1_1_3360                                                                                           |     79|
|5571  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1974   |      8|
|5572  |    mul_16ns_9s_25_1_1_U2418                                            |myhls_mul_16ns_9s_25_1_1_3361                                                                                           |      8|
|5573  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1777   |      8|
|5574  |    mul_16ns_9s_25_1_1_U2439                                            |myhls_mul_16ns_9s_25_1_1_3362                                                                                           |      8|
|5575  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1344   |      8|
|5576  |    mul_16ns_9s_25_1_1_U2444                                            |myhls_mul_16ns_9s_25_1_1_3363                                                                                           |     58|
|5577  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1554   |      8|
|5578  |    mul_16ns_9s_25_1_1_U2449                                            |myhls_mul_16ns_9s_25_1_1_3364                                                                                           |      8|
|5579  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1407   |      8|
|5580  |    mul_16ns_9s_25_1_1_U2455                                            |myhls_mul_16ns_9s_25_1_1_3365                                                                                           |     59|
|5581  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1175   |      8|
|5582  |    mul_16ns_9s_25_1_1_U2457                                            |myhls_mul_16ns_9s_25_1_1_3366                                                                                           |     12|
|5583  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__131    |      8|
|5584  |    mul_16ns_9s_25_1_1_U2458                                            |myhls_mul_16ns_9s_25_1_1_3367                                                                                           |     10|
|5585  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1915   |      8|
|5586  |    mul_16ns_9s_25_1_1_U2460                                            |myhls_mul_16ns_9s_25_1_1_3368                                                                                           |     38|
|5587  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1352   |      8|
|5588  |    mul_16ns_9s_25_1_1_U2472                                            |myhls_mul_16ns_9s_25_1_1_3369                                                                                           |     39|
|5589  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__144    |      8|
|5590  |    mul_16ns_9s_25_1_1_U2477                                            |myhls_mul_16ns_9s_25_1_1_3370                                                                                           |     80|
|5591  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__530    |      8|
|5592  |    mul_16ns_9s_25_1_1_U2496                                            |myhls_mul_16ns_9s_25_1_1_3371                                                                                           |     42|
|5593  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1028   |      8|
|5594  |    mul_16ns_9s_25_1_1_U2522                                            |myhls_mul_16ns_9s_25_1_1_3372                                                                                           |     31|
|5595  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__691    |      8|
|5596  |    mul_16ns_9s_25_1_1_U2523                                            |myhls_mul_16ns_9s_25_1_1_3373                                                                                           |     97|
|5597  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__566    |      8|
|5598  |    mul_16ns_9s_25_1_1_U2528                                            |myhls_mul_16ns_9s_25_1_1_3374                                                                                           |     11|
|5599  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__885    |      8|
|5600  |    mul_16ns_9s_25_1_1_U2530                                            |myhls_mul_16ns_9s_25_1_1_3375                                                                                           |     37|
|5601  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__297  |      8|
|5602  |    mul_16ns_9s_25_1_1_U2536                                            |myhls_mul_16ns_9s_25_1_1_3376                                                                                           |      8|
|5603  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__229    |      8|
|5604  |    mul_16ns_9s_25_1_1_U2544                                            |myhls_mul_16ns_9s_25_1_1_3377                                                                                           |     59|
|5605  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__904    |      8|
|5606  |    mul_16ns_9s_25_1_1_U2573                                            |myhls_mul_16ns_9s_25_1_1_3378                                                                                           |     35|
|5607  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1275   |      8|
|5608  |    mul_16ns_9s_25_1_1_U2580                                            |myhls_mul_16ns_9s_25_1_1_3379                                                                                           |      8|
|5609  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__197  |      8|
|5610  |    mul_16ns_9s_25_1_1_U2586                                            |myhls_mul_16ns_9s_25_1_1_3380                                                                                           |     15|
|5611  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1535   |      8|
|5612  |    mul_16ns_9s_25_1_1_U2587                                            |myhls_mul_16ns_9s_25_1_1_3381                                                                                           |     85|
|5613  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__631    |      8|
|5614  |    mul_16ns_9s_25_1_1_U2606                                            |myhls_mul_16ns_9s_25_1_1_3382                                                                                           |     38|
|5615  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__636    |      8|
|5616  |    mul_16ns_9s_25_1_1_U2607                                            |myhls_mul_16ns_9s_25_1_1_3383                                                                                           |     62|
|5617  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__154    |      8|
|5618  |    mul_16ns_9s_25_1_1_U2620                                            |myhls_mul_16ns_9s_25_1_1_3384                                                                                           |     37|
|5619  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2125   |      8|
|5620  |    mul_16ns_9s_25_1_1_U2639                                            |myhls_mul_16ns_9s_25_1_1_3385                                                                                           |     59|
|5621  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__156    |      8|
|5622  |    mul_16ns_9s_25_1_1_U2671                                            |myhls_mul_16ns_9s_25_1_1_3386                                                                                           |     90|
|5623  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__158    |      8|
|5624  |    mul_16ns_9s_25_1_1_U2683                                            |myhls_mul_16ns_9s_25_1_1_3387                                                                                           |     12|
|5625  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__4      |      8|
|5626  |    mul_16ns_9s_25_1_1_U2700                                            |myhls_mul_16ns_9s_25_1_1_3388                                                                                           |      8|
|5627  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1489   |      8|
|5628  |    mul_16ns_9s_25_1_1_U2705                                            |myhls_mul_16ns_9s_25_1_1_3389                                                                                           |     48|
|5629  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1219   |      8|
|5630  |    mul_16ns_9s_25_1_1_U2736                                            |myhls_mul_16ns_9s_25_1_1_3390                                                                                           |      8|
|5631  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__106  |      8|
|5632  |    mul_16ns_9s_25_1_1_U2738                                            |myhls_mul_16ns_9s_25_1_1_3391                                                                                           |     33|
|5633  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__991    |      8|
|5634  |    mul_16ns_9s_25_1_1_U2752                                            |myhls_mul_16ns_9s_25_1_1_3392                                                                                           |     35|
|5635  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__143    |      8|
|5636  |    mul_16ns_9s_25_1_1_U2755                                            |myhls_mul_16ns_9s_25_1_1_3393                                                                                           |    150|
|5637  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__67     |      8|
|5638  |    mul_16ns_9s_25_1_1_U2763                                            |myhls_mul_16ns_9s_25_1_1_3394                                                                                           |      8|
|5639  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1425   |      8|
|5640  |    mul_16ns_9s_25_1_1_U2784                                            |myhls_mul_16ns_9s_25_1_1_3395                                                                                           |     65|
|5641  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1397   |      8|
|5642  |    mul_16ns_9s_25_1_1_U2786                                            |myhls_mul_16ns_9s_25_1_1_3396                                                                                           |      9|
|5643  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__663    |      8|
|5644  |    mul_16ns_9s_25_1_1_U2794                                            |myhls_mul_16ns_9s_25_1_1_3397                                                                                           |      8|
|5645  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1858   |      8|
|5646  |    mul_16ns_9s_25_1_1_U2800                                            |myhls_mul_16ns_9s_25_1_1_3398                                                                                           |     38|
|5647  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1013   |      8|
|5648  |    mul_16ns_9s_25_1_1_U2801                                            |myhls_mul_16ns_9s_25_1_1_3399                                                                                           |     11|
|5649  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1136   |      8|
|5650  |    mul_16ns_9s_25_1_1_U2832                                            |myhls_mul_16ns_9s_25_1_1_3400                                                                                           |      8|
|5651  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1388   |      8|
|5652  |    mul_16ns_9s_25_1_1_U2835                                            |myhls_mul_16ns_9s_25_1_1_3401                                                                                           |     59|
|5653  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__957    |      8|
|5654  |    mul_16ns_9s_25_1_1_U2844                                            |myhls_mul_16ns_9s_25_1_1_3402                                                                                           |     31|
|5655  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1932   |      8|
|5656  |    mul_16ns_9s_25_1_1_U2845                                            |myhls_mul_16ns_9s_25_1_1_3403                                                                                           |     58|
|5657  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2121   |      8|
|5658  |    mul_16ns_9s_25_1_1_U2848                                            |myhls_mul_16ns_9s_25_1_1_3404                                                                                           |      9|
|5659  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1615   |      8|
|5660  |    mul_16ns_9s_25_1_1_U2874                                            |myhls_mul_16ns_9s_25_1_1_3405                                                                                           |      8|
|5661  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__432    |      8|
|5662  |    mul_16ns_9s_25_1_1_U2880                                            |myhls_mul_16ns_9s_25_1_1_3406                                                                                           |     38|
|5663  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2030   |      8|
|5664  |    mul_16ns_9s_25_1_1_U2896                                            |myhls_mul_16ns_9s_25_1_1_3407                                                                                           |      8|
|5665  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__668    |      8|
|5666  |    mul_16ns_9s_25_1_1_U2897                                            |myhls_mul_16ns_9s_25_1_1_3408                                                                                           |      8|
|5667  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__122    |      8|
|5668  |    mul_16ns_9s_25_1_1_U2909                                            |myhls_mul_16ns_9s_25_1_1_3409                                                                                           |      8|
|5669  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__22   |      8|
|5670  |    mul_16ns_9s_25_1_1_U2919                                            |myhls_mul_16ns_9s_25_1_1_3410                                                                                           |      8|
|5671  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__829    |      8|
|5672  |    mul_16ns_9s_25_1_1_U2941                                            |myhls_mul_16ns_9s_25_1_1_3411                                                                                           |      9|
|5673  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__538    |      8|
|5674  |    mul_16ns_9s_25_1_1_U2955                                            |myhls_mul_16ns_9s_25_1_1_3412                                                                                           |      9|
|5675  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1445   |      8|
|5676  |    mul_16ns_9s_25_1_1_U2964                                            |myhls_mul_16ns_9s_25_1_1_3413                                                                                           |     11|
|5677  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__230    |      8|
|5678  |    mul_16ns_9s_25_1_1_U2981                                            |myhls_mul_16ns_9s_25_1_1_3414                                                                                           |     59|
|5679  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__718    |      8|
|5680  |    mul_16ns_9s_25_1_1_U2988                                            |myhls_mul_16ns_9s_25_1_1_3415                                                                                           |      8|
|5681  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__102  |      8|
|5682  |    mul_16ns_9s_25_1_1_U2989                                            |myhls_mul_16ns_9s_25_1_1_3416                                                                                           |     68|
|5683  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1262   |      8|
|5684  |    mul_16ns_9s_25_1_1_U3018                                            |myhls_mul_16ns_9s_25_1_1_3417                                                                                           |     39|
|5685  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__412    |      8|
|5686  |    mul_16ns_9s_25_1_1_U3021                                            |myhls_mul_16ns_9s_25_1_1_3418                                                                                           |      8|
|5687  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__644    |      8|
|5688  |    mul_16ns_9s_25_1_1_U3031                                            |myhls_mul_16ns_9s_25_1_1_3419                                                                                           |     13|
|5689  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__934    |      8|
|5690  |    mul_16ns_9s_25_1_1_U3036                                            |myhls_mul_16ns_9s_25_1_1_3420                                                                                           |      8|
|5691  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__942    |      8|
|5692  |    mul_16ns_9s_25_1_1_U3070                                            |myhls_mul_16ns_9s_25_1_1_3421                                                                                           |      8|
|5693  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1036   |      8|
|5694  |    mul_16ns_9s_25_1_1_U3086                                            |myhls_mul_16ns_9s_25_1_1_3422                                                                                           |     32|
|5695  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__781    |      8|
|5696  |    mul_16ns_9s_25_1_1_U3102                                            |myhls_mul_16ns_9s_25_1_1_3423                                                                                           |     65|
|5697  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__657    |      8|
|5698  |    mul_16ns_9s_25_1_1_U3120                                            |myhls_mul_16ns_9s_25_1_1_3424                                                                                           |     33|
|5699  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__470    |      8|
|5700  |    mul_16ns_9s_25_1_1_U3123                                            |myhls_mul_16ns_9s_25_1_1_3425                                                                                           |     11|
|5701  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__437    |      8|
|5702  |    mul_16ns_9s_25_1_1_U3138                                            |myhls_mul_16ns_9s_25_1_1_3426                                                                                           |     65|
|5703  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__306    |      8|
|5704  |    mul_16ns_9s_25_1_1_U3148                                            |myhls_mul_16ns_9s_25_1_1_3427                                                                                           |    107|
|5705  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1528   |      8|
|5706  |    mul_16ns_9s_25_1_1_U508                                             |myhls_mul_16ns_9s_25_1_1_3428                                                                                           |     65|
|5707  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1055   |      8|
|5708  |    mul_16ns_9s_25_1_1_U515                                             |myhls_mul_16ns_9s_25_1_1_3429                                                                                           |     12|
|5709  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2039   |      8|
|5710  |    mul_16ns_9s_25_1_1_U517                                             |myhls_mul_16ns_9s_25_1_1_3430                                                                                           |      8|
|5711  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1259   |      8|
|5712  |    mul_16ns_9s_25_1_1_U520                                             |myhls_mul_16ns_9s_25_1_1_3431                                                                                           |      8|
|5713  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1144   |      8|
|5714  |    mul_16ns_9s_25_1_1_U555                                             |myhls_mul_16ns_9s_25_1_1_3432                                                                                           |      8|
|5715  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__838    |      8|
|5716  |    mul_16ns_9s_25_1_1_U559                                             |myhls_mul_16ns_9s_25_1_1_3433                                                                                           |      8|
|5717  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__444    |      8|
|5718  |    mul_16ns_9s_25_1_1_U565                                             |myhls_mul_16ns_9s_25_1_1_3434                                                                                           |     38|
|5719  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__487    |      8|
|5720  |    mul_16ns_9s_25_1_1_U577                                             |myhls_mul_16ns_9s_25_1_1_3435                                                                                           |     12|
|5721  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1370   |      8|
|5722  |    mul_16ns_9s_25_1_1_U590                                             |myhls_mul_16ns_9s_25_1_1_3436                                                                                           |      8|
|5723  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2095   |      8|
|5724  |    mul_16ns_9s_25_1_1_U595                                             |myhls_mul_16ns_9s_25_1_1_3437                                                                                           |      8|
|5725  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1079   |      8|
|5726  |    mul_16ns_9s_25_1_1_U629                                             |myhls_mul_16ns_9s_25_1_1_3438                                                                                           |      8|
|5727  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__468    |      8|
|5728  |    mul_16ns_9s_25_1_1_U635                                             |myhls_mul_16ns_9s_25_1_1_3439                                                                                           |     91|
|5729  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2014   |      8|
|5730  |    mul_16ns_9s_25_1_1_U646                                             |myhls_mul_16ns_9s_25_1_1_3440                                                                                           |      8|
|5731  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__632    |      8|
|5732  |    mul_16ns_9s_25_1_1_U665                                             |myhls_mul_16ns_9s_25_1_1_3441                                                                                           |     21|
|5733  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1491   |      8|
|5734  |    mul_16ns_9s_25_1_1_U713                                             |myhls_mul_16ns_9s_25_1_1_3442                                                                                           |     65|
|5735  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1833   |      8|
|5736  |    mul_16ns_9s_25_1_1_U720                                             |myhls_mul_16ns_9s_25_1_1_3443                                                                                           |      9|
|5737  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2037   |      8|
|5738  |    mul_16ns_9s_25_1_1_U761                                             |myhls_mul_16ns_9s_25_1_1_3444                                                                                           |     34|
|5739  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1682   |      8|
|5740  |    mul_16ns_9s_25_1_1_U770                                             |myhls_mul_16ns_9s_25_1_1_3445                                                                                           |     14|
|5741  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1143   |      8|
|5742  |    mul_16ns_9s_25_1_1_U777                                             |myhls_mul_16ns_9s_25_1_1_3446                                                                                           |     11|
|5743  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1531   |      8|
|5744  |    mul_16ns_9s_25_1_1_U783                                             |myhls_mul_16ns_9s_25_1_1_3447                                                                                           |      8|
|5745  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1977   |      8|
|5746  |    mul_16ns_9s_25_1_1_U804                                             |myhls_mul_16ns_9s_25_1_1_3448                                                                                           |      8|
|5747  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__199    |      8|
|5748  |    mul_16ns_9s_25_1_1_U807                                             |myhls_mul_16ns_9s_25_1_1_3449                                                                                           |     35|
|5749  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_29_10_5_3_0_config14_U0/mul_16ns_10s_26_1_1_U3372/tmp_product_funnel__271  |      8|
|5750  |    mul_16ns_9s_25_1_1_U836                                             |myhls_mul_16ns_9s_25_1_1_3450                                                                                           |     10|
|5751  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1170   |      8|
|5752  |    mul_16ns_9s_25_1_1_U845                                             |myhls_mul_16ns_9s_25_1_1_3451                                                                                           |     42|
|5753  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1672   |      8|
|5754  |    mul_16ns_9s_25_1_1_U870                                             |myhls_mul_16ns_9s_25_1_1_3452                                                                                           |    159|
|5755  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_ln73_75_reg_6506728_reg_funnel__39             |      8|
|5756  |    mul_16ns_9s_25_1_1_U874                                             |myhls_mul_16ns_9s_25_1_1_3453                                                                                           |      8|
|5757  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__213    |      8|
|5758  |    mul_16ns_9s_25_1_1_U885                                             |myhls_mul_16ns_9s_25_1_1_3454                                                                                           |      8|
|5759  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1651   |      8|
|5760  |    mul_16ns_9s_25_1_1_U924                                             |myhls_mul_16ns_9s_25_1_1_3455                                                                                           |      8|
|5761  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__517    |      8|
|5762  |    mul_16ns_9s_25_1_1_U932                                             |myhls_mul_16ns_9s_25_1_1_3456                                                                                           |      8|
|5763  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1963   |      8|
|5764  |    mul_16ns_9s_25_1_1_U934                                             |myhls_mul_16ns_9s_25_1_1_3457                                                                                           |      8|
|5765  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel         |      8|
|5766  |    mul_16ns_9s_25_1_1_U956                                             |myhls_mul_16ns_9s_25_1_1_3458                                                                                           |     37|
|5767  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__57     |      8|
|5768  |    mul_16ns_9s_25_1_1_U962                                             |myhls_mul_16ns_9s_25_1_1_3459                                                                                           |     39|
|5769  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__606    |      8|
|5770  |    mul_16ns_9s_25_1_1_U973                                             |myhls_mul_16ns_9s_25_1_1_3460                                                                                           |     61|
|5771  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__2141   |      8|
|5772  |    mul_16ns_9s_25_1_1_U974                                             |myhls_mul_16ns_9s_25_1_1_3461                                                                                           |      8|
|5773  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__1217   |      8|
|5774  |    mul_16ns_9s_25_1_1_U979                                             |myhls_mul_16ns_9s_25_1_1_3462                                                                                           |     16|
|5775  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__640    |      8|
|5776  |    mul_16ns_9s_25_1_1_U998                                             |myhls_mul_16ns_9s_25_1_1_3463                                                                                           |     60|
|5777  |      tmp_product                                                       |\dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_40_21_5_3_0_config11_U0/mul_16ns_9s_25_1_1_U934/tmp_product_funnel__832    |      8|
|5778  |  flatten_out_100_U                                                     |myhls_fifo_w16_d2_S                                                                                                     |     56|
|5779  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_983                                                                                        |     47|
|5780  |  flatten_out_101_U                                                     |myhls_fifo_w16_d2_S_0                                                                                                   |     58|
|5781  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_982                                                                                        |     47|
|5782  |  flatten_out_102_U                                                     |myhls_fifo_w16_d2_S_1                                                                                                   |     56|
|5783  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_981                                                                                        |     47|
|5784  |  flatten_out_103_U                                                     |myhls_fifo_w16_d2_S_2                                                                                                   |     59|
|5785  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_980                                                                                        |     49|
|5786  |  flatten_out_104_U                                                     |myhls_fifo_w16_d2_S_3                                                                                                   |     60|
|5787  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_979                                                                                        |     49|
|5788  |  flatten_out_105_U                                                     |myhls_fifo_w16_d2_S_4                                                                                                   |     60|
|5789  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_978                                                                                        |     47|
|5790  |  flatten_out_106_U                                                     |myhls_fifo_w16_d2_S_5                                                                                                   |     57|
|5791  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_977                                                                                        |     47|
|5792  |  flatten_out_107_U                                                     |myhls_fifo_w16_d2_S_6                                                                                                   |     59|
|5793  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_976                                                                                        |     47|
|5794  |  flatten_out_10_U                                                      |myhls_fifo_w16_d2_S_7                                                                                                   |     57|
|5795  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_975                                                                                        |     47|
|5796  |  flatten_out_11_U                                                      |myhls_fifo_w16_d2_S_8                                                                                                   |     57|
|5797  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_974                                                                                        |     47|
|5798  |  flatten_out_12_U                                                      |myhls_fifo_w16_d2_S_9                                                                                                   |     59|
|5799  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_973                                                                                        |     47|
|5800  |  flatten_out_13_U                                                      |myhls_fifo_w16_d2_S_10                                                                                                  |     57|
|5801  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_972                                                                                        |     47|
|5802  |  flatten_out_14_U                                                      |myhls_fifo_w16_d2_S_11                                                                                                  |     57|
|5803  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_971                                                                                        |     47|
|5804  |  flatten_out_15_U                                                      |myhls_fifo_w16_d2_S_12                                                                                                  |     58|
|5805  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_970                                                                                        |     49|
|5806  |  flatten_out_16_U                                                      |myhls_fifo_w16_d2_S_13                                                                                                  |     57|
|5807  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_969                                                                                        |     47|
|5808  |  flatten_out_17_U                                                      |myhls_fifo_w16_d2_S_14                                                                                                  |     56|
|5809  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_968                                                                                        |     47|
|5810  |  flatten_out_18_U                                                      |myhls_fifo_w16_d2_S_15                                                                                                  |     58|
|5811  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_967                                                                                        |     47|
|5812  |  flatten_out_19_U                                                      |myhls_fifo_w16_d2_S_16                                                                                                  |     56|
|5813  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_966                                                                                        |     47|
|5814  |  flatten_out_1_U                                                       |myhls_fifo_w16_d2_S_17                                                                                                  |     58|
|5815  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_965                                                                                        |     47|
|5816  |  flatten_out_20_U                                                      |myhls_fifo_w16_d2_S_18                                                                                                  |     56|
|5817  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_964                                                                                        |     47|
|5818  |  flatten_out_21_U                                                      |myhls_fifo_w16_d2_S_19                                                                                                  |     60|
|5819  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_963                                                                                        |     47|
|5820  |  flatten_out_22_U                                                      |myhls_fifo_w16_d2_S_20                                                                                                  |     57|
|5821  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_962                                                                                        |     47|
|5822  |  flatten_out_23_U                                                      |myhls_fifo_w16_d2_S_21                                                                                                  |     56|
|5823  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_961                                                                                        |     47|
|5824  |  flatten_out_24_U                                                      |myhls_fifo_w16_d2_S_22                                                                                                  |     58|
|5825  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_960                                                                                        |     47|
|5826  |  flatten_out_25_U                                                      |myhls_fifo_w16_d2_S_23                                                                                                  |     56|
|5827  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_959                                                                                        |     47|
|5828  |  flatten_out_26_U                                                      |myhls_fifo_w16_d2_S_24                                                                                                  |     58|
|5829  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_958                                                                                        |     47|
|5830  |  flatten_out_27_U                                                      |myhls_fifo_w16_d2_S_25                                                                                                  |     57|
|5831  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_957                                                                                        |     47|
|5832  |  flatten_out_28_U                                                      |myhls_fifo_w16_d2_S_26                                                                                                  |     57|
|5833  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_956                                                                                        |     47|
|5834  |  flatten_out_29_U                                                      |myhls_fifo_w16_d2_S_27                                                                                                  |     57|
|5835  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_955                                                                                        |     47|
|5836  |  flatten_out_2_U                                                       |myhls_fifo_w16_d2_S_28                                                                                                  |     56|
|5837  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_954                                                                                        |     47|
|5838  |  flatten_out_30_U                                                      |myhls_fifo_w16_d2_S_29                                                                                                  |     57|
|5839  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_953                                                                                        |     47|
|5840  |  flatten_out_31_U                                                      |myhls_fifo_w16_d2_S_30                                                                                                  |     56|
|5841  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_952                                                                                        |     47|
|5842  |  flatten_out_32_U                                                      |myhls_fifo_w16_d2_S_31                                                                                                  |     57|
|5843  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_951                                                                                        |     47|
|5844  |  flatten_out_33_U                                                      |myhls_fifo_w16_d2_S_32                                                                                                  |     59|
|5845  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_950                                                                                        |     49|
|5846  |  flatten_out_34_U                                                      |myhls_fifo_w16_d2_S_33                                                                                                  |     56|
|5847  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_949                                                                                        |     47|
|5848  |  flatten_out_35_U                                                      |myhls_fifo_w16_d2_S_34                                                                                                  |     59|
|5849  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_948                                                                                        |     49|
|5850  |  flatten_out_36_U                                                      |myhls_fifo_w16_d2_S_35                                                                                                  |     56|
|5851  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_947                                                                                        |     47|
|5852  |  flatten_out_37_U                                                      |myhls_fifo_w16_d2_S_36                                                                                                  |     58|
|5853  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_946                                                                                        |     47|
|5854  |  flatten_out_38_U                                                      |myhls_fifo_w16_d2_S_37                                                                                                  |     59|
|5855  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_945                                                                                        |     49|
|5856  |  flatten_out_39_U                                                      |myhls_fifo_w16_d2_S_38                                                                                                  |     59|
|5857  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_944                                                                                        |     49|
|5858  |  flatten_out_3_U                                                       |myhls_fifo_w16_d2_S_39                                                                                                  |     60|
|5859  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_943                                                                                        |     49|
|5860  |  flatten_out_40_U                                                      |myhls_fifo_w16_d2_S_40                                                                                                  |     59|
|5861  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_942                                                                                        |     49|
|5862  |  flatten_out_41_U                                                      |myhls_fifo_w16_d2_S_41                                                                                                  |     57|
|5863  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_941                                                                                        |     47|
|5864  |  flatten_out_42_U                                                      |myhls_fifo_w16_d2_S_42                                                                                                  |     58|
|5865  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_940                                                                                        |     49|
|5866  |  flatten_out_43_U                                                      |myhls_fifo_w16_d2_S_43                                                                                                  |     58|
|5867  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_939                                                                                        |     47|
|5868  |  flatten_out_44_U                                                      |myhls_fifo_w16_d2_S_44                                                                                                  |     57|
|5869  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_938                                                                                        |     47|
|5870  |  flatten_out_45_U                                                      |myhls_fifo_w16_d2_S_45                                                                                                  |     58|
|5871  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_937                                                                                        |     47|
|5872  |  flatten_out_46_U                                                      |myhls_fifo_w16_d2_S_46                                                                                                  |     59|
|5873  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_936                                                                                        |     47|
|5874  |  flatten_out_47_U                                                      |myhls_fifo_w16_d2_S_47                                                                                                  |     58|
|5875  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_935                                                                                        |     47|
|5876  |  flatten_out_48_U                                                      |myhls_fifo_w16_d2_S_48                                                                                                  |     58|
|5877  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_934                                                                                        |     47|
|5878  |  flatten_out_49_U                                                      |myhls_fifo_w16_d2_S_49                                                                                                  |     57|
|5879  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_933                                                                                        |     47|
|5880  |  flatten_out_4_U                                                       |myhls_fifo_w16_d2_S_50                                                                                                  |     58|
|5881  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_932                                                                                        |     47|
|5882  |  flatten_out_50_U                                                      |myhls_fifo_w16_d2_S_51                                                                                                  |     56|
|5883  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_931                                                                                        |     47|
|5884  |  flatten_out_51_U                                                      |myhls_fifo_w16_d2_S_52                                                                                                  |     58|
|5885  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_930                                                                                        |     49|
|5886  |  flatten_out_52_U                                                      |myhls_fifo_w16_d2_S_53                                                                                                  |     56|
|5887  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_929                                                                                        |     47|
|5888  |  flatten_out_53_U                                                      |myhls_fifo_w16_d2_S_54                                                                                                  |     58|
|5889  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_928                                                                                        |     49|
|5890  |  flatten_out_54_U                                                      |myhls_fifo_w16_d2_S_55                                                                                                  |     59|
|5891  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_927                                                                                        |     49|
|5892  |  flatten_out_55_U                                                      |myhls_fifo_w16_d2_S_56                                                                                                  |     59|
|5893  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_926                                                                                        |     47|
|5894  |  flatten_out_56_U                                                      |myhls_fifo_w16_d2_S_57                                                                                                  |     59|
|5895  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_925                                                                                        |     49|
|5896  |  flatten_out_57_U                                                      |myhls_fifo_w16_d2_S_58                                                                                                  |     58|
|5897  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_924                                                                                        |     49|
|5898  |  flatten_out_58_U                                                      |myhls_fifo_w16_d2_S_59                                                                                                  |     56|
|5899  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_923                                                                                        |     47|
|5900  |  flatten_out_59_U                                                      |myhls_fifo_w16_d2_S_60                                                                                                  |     58|
|5901  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_922                                                                                        |     49|
|5902  |  flatten_out_5_U                                                       |myhls_fifo_w16_d2_S_61                                                                                                  |     58|
|5903  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_921                                                                                        |     49|
|5904  |  flatten_out_60_U                                                      |myhls_fifo_w16_d2_S_62                                                                                                  |     58|
|5905  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_920                                                                                        |     49|
|5906  |  flatten_out_61_U                                                      |myhls_fifo_w16_d2_S_63                                                                                                  |     57|
|5907  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_919                                                                                        |     47|
|5908  |  flatten_out_62_U                                                      |myhls_fifo_w16_d2_S_64                                                                                                  |     58|
|5909  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_918                                                                                        |     47|
|5910  |  flatten_out_63_U                                                      |myhls_fifo_w16_d2_S_65                                                                                                  |     57|
|5911  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_917                                                                                        |     47|
|5912  |  flatten_out_64_U                                                      |myhls_fifo_w16_d2_S_66                                                                                                  |     57|
|5913  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_916                                                                                        |     47|
|5914  |  flatten_out_65_U                                                      |myhls_fifo_w16_d2_S_67                                                                                                  |     56|
|5915  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_915                                                                                        |     47|
|5916  |  flatten_out_66_U                                                      |myhls_fifo_w16_d2_S_68                                                                                                  |     57|
|5917  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_914                                                                                        |     47|
|5918  |  flatten_out_67_U                                                      |myhls_fifo_w16_d2_S_69                                                                                                  |     57|
|5919  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_913                                                                                        |     47|
|5920  |  flatten_out_68_U                                                      |myhls_fifo_w16_d2_S_70                                                                                                  |     57|
|5921  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_912                                                                                        |     47|
|5922  |  flatten_out_69_U                                                      |myhls_fifo_w16_d2_S_71                                                                                                  |     57|
|5923  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_911                                                                                        |     47|
|5924  |  flatten_out_6_U                                                       |myhls_fifo_w16_d2_S_72                                                                                                  |     56|
|5925  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_910                                                                                        |     47|
|5926  |  flatten_out_70_U                                                      |myhls_fifo_w16_d2_S_73                                                                                                  |     57|
|5927  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_909                                                                                        |     47|
|5928  |  flatten_out_71_U                                                      |myhls_fifo_w16_d2_S_74                                                                                                  |     57|
|5929  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_908                                                                                        |     47|
|5930  |  flatten_out_72_U                                                      |myhls_fifo_w16_d2_S_75                                                                                                  |     59|
|5931  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_907                                                                                        |     47|
|5932  |  flatten_out_73_U                                                      |myhls_fifo_w16_d2_S_76                                                                                                  |     58|
|5933  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_906                                                                                        |     47|
|5934  |  flatten_out_74_U                                                      |myhls_fifo_w16_d2_S_77                                                                                                  |     57|
|5935  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_905                                                                                        |     47|
|5936  |  flatten_out_75_U                                                      |myhls_fifo_w16_d2_S_78                                                                                                  |     57|
|5937  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_904                                                                                        |     47|
|5938  |  flatten_out_76_U                                                      |myhls_fifo_w16_d2_S_79                                                                                                  |     57|
|5939  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_903                                                                                        |     47|
|5940  |  flatten_out_77_U                                                      |myhls_fifo_w16_d2_S_80                                                                                                  |     57|
|5941  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_902                                                                                        |     47|
|5942  |  flatten_out_78_U                                                      |myhls_fifo_w16_d2_S_81                                                                                                  |     59|
|5943  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_901                                                                                        |     49|
|5944  |  flatten_out_79_U                                                      |myhls_fifo_w16_d2_S_82                                                                                                  |     58|
|5945  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_900                                                                                        |     47|
|5946  |  flatten_out_7_U                                                       |myhls_fifo_w16_d2_S_83                                                                                                  |     58|
|5947  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_899                                                                                        |     47|
|5948  |  flatten_out_80_U                                                      |myhls_fifo_w16_d2_S_84                                                                                                  |     58|
|5949  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_898                                                                                        |     47|
|5950  |  flatten_out_81_U                                                      |myhls_fifo_w16_d2_S_85                                                                                                  |     57|
|5951  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_897                                                                                        |     47|
|5952  |  flatten_out_82_U                                                      |myhls_fifo_w16_d2_S_86                                                                                                  |     57|
|5953  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_896                                                                                        |     47|
|5954  |  flatten_out_83_U                                                      |myhls_fifo_w16_d2_S_87                                                                                                  |     58|
|5955  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_895                                                                                        |     49|
|5956  |  flatten_out_84_U                                                      |myhls_fifo_w16_d2_S_88                                                                                                  |     59|
|5957  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_894                                                                                        |     49|
|5958  |  flatten_out_85_U                                                      |myhls_fifo_w16_d2_S_89                                                                                                  |     56|
|5959  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_893                                                                                        |     47|
|5960  |  flatten_out_86_U                                                      |myhls_fifo_w16_d2_S_90                                                                                                  |     59|
|5961  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_892                                                                                        |     49|
|5962  |  flatten_out_87_U                                                      |myhls_fifo_w16_d2_S_91                                                                                                  |     62|
|5963  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_891                                                                                        |     49|
|5964  |  flatten_out_88_U                                                      |myhls_fifo_w16_d2_S_92                                                                                                  |     58|
|5965  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_890                                                                                        |     47|
|5966  |  flatten_out_89_U                                                      |myhls_fifo_w16_d2_S_93                                                                                                  |     57|
|5967  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_889                                                                                        |     47|
|5968  |  flatten_out_8_U                                                       |myhls_fifo_w16_d2_S_94                                                                                                  |     63|
|5969  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_888                                                                                        |     49|
|5970  |  flatten_out_90_U                                                      |myhls_fifo_w16_d2_S_95                                                                                                  |     58|
|5971  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_887                                                                                        |     49|
|5972  |  flatten_out_91_U                                                      |myhls_fifo_w16_d2_S_96                                                                                                  |     57|
|5973  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_886                                                                                        |     47|
|5974  |  flatten_out_92_U                                                      |myhls_fifo_w16_d2_S_97                                                                                                  |     58|
|5975  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_885                                                                                        |     47|
|5976  |  flatten_out_93_U                                                      |myhls_fifo_w16_d2_S_98                                                                                                  |     59|
|5977  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_884                                                                                        |     47|
|5978  |  flatten_out_94_U                                                      |myhls_fifo_w16_d2_S_99                                                                                                  |     59|
|5979  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_883                                                                                        |     47|
|5980  |  flatten_out_95_U                                                      |myhls_fifo_w16_d2_S_100                                                                                                 |     56|
|5981  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_882                                                                                        |     47|
|5982  |  flatten_out_96_U                                                      |myhls_fifo_w16_d2_S_101                                                                                                 |     59|
|5983  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_881                                                                                        |     49|
|5984  |  flatten_out_97_U                                                      |myhls_fifo_w16_d2_S_102                                                                                                 |     57|
|5985  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_880                                                                                        |     47|
|5986  |  flatten_out_98_U                                                      |myhls_fifo_w16_d2_S_103                                                                                                 |     59|
|5987  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_879                                                                                        |     49|
|5988  |  flatten_out_99_U                                                      |myhls_fifo_w16_d2_S_104                                                                                                 |     57|
|5989  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_878                                                                                        |     47|
|5990  |  flatten_out_9_U                                                       |myhls_fifo_w16_d2_S_105                                                                                                 |     56|
|5991  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_877                                                                                        |     47|
|5992  |  flatten_out_U                                                         |myhls_fifo_w16_d2_S_106                                                                                                 |     62|
|5993  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_876                                                                                        |     52|
|5994  |  layer11_out_10_U                                                      |myhls_fifo_w37_d2_S                                                                                                     |    165|
|5995  |    U_myhls_fifo_w37_d2_S_ShiftReg                                      |myhls_fifo_w37_d2_S_ShiftReg_875                                                                                        |    154|
|5996  |  layer11_out_11_U                                                      |myhls_fifo_w37_d2_S_107                                                                                                 |    164|
|5997  |    U_myhls_fifo_w37_d2_S_ShiftReg                                      |myhls_fifo_w37_d2_S_ShiftReg_874                                                                                        |    154|
|5998  |  layer11_out_12_U                                                      |myhls_fifo_w37_d2_S_108                                                                                                 |    165|
|5999  |    U_myhls_fifo_w37_d2_S_ShiftReg                                      |myhls_fifo_w37_d2_S_ShiftReg_873                                                                                        |    154|
|6000  |  layer11_out_13_U                                                      |myhls_fifo_w36_d2_S                                                                                                     |    164|
|6001  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_872                                                                                        |    152|
|6002  |  layer11_out_14_U                                                      |myhls_fifo_w37_d2_S_109                                                                                                 |    165|
|6003  |    U_myhls_fifo_w37_d2_S_ShiftReg                                      |myhls_fifo_w37_d2_S_ShiftReg_871                                                                                        |    154|
|6004  |  layer11_out_15_U                                                      |myhls_fifo_w35_d2_S                                                                                                     |    159|
|6005  |    U_myhls_fifo_w35_d2_S_ShiftReg                                      |myhls_fifo_w35_d2_S_ShiftReg_870                                                                                        |    148|
|6006  |  layer11_out_16_U                                                      |myhls_fifo_w37_d2_S_110                                                                                                 |    163|
|6007  |    U_myhls_fifo_w37_d2_S_ShiftReg                                      |myhls_fifo_w37_d2_S_ShiftReg_869                                                                                        |    154|
|6008  |  layer11_out_17_U                                                      |myhls_fifo_w37_d2_S_111                                                                                                 |    163|
|6009  |    U_myhls_fifo_w37_d2_S_ShiftReg                                      |myhls_fifo_w37_d2_S_ShiftReg_868                                                                                        |    154|
|6010  |  layer11_out_18_U                                                      |myhls_fifo_w36_d2_S_112                                                                                                 |    163|
|6011  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_867                                                                                        |    152|
|6012  |  layer11_out_19_U                                                      |myhls_fifo_w36_d2_S_113                                                                                                 |    163|
|6013  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_866                                                                                        |    152|
|6014  |  layer11_out_1_U                                                       |myhls_fifo_w35_d2_S_114                                                                                                 |    160|
|6015  |    U_myhls_fifo_w35_d2_S_ShiftReg                                      |myhls_fifo_w35_d2_S_ShiftReg_865                                                                                        |    148|
|6016  |  layer11_out_20_U                                                      |myhls_fifo_w36_d2_S_115                                                                                                 |    162|
|6017  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_864                                                                                        |    152|
|6018  |  layer11_out_21_U                                                      |myhls_fifo_w36_d2_S_116                                                                                                 |    164|
|6019  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_863                                                                                        |    152|
|6020  |  layer11_out_22_U                                                      |myhls_fifo_w36_d2_S_117                                                                                                 |    164|
|6021  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_862                                                                                        |    152|
|6022  |  layer11_out_23_U                                                      |myhls_fifo_w36_d2_S_118                                                                                                 |    163|
|6023  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_861                                                                                        |    152|
|6024  |  layer11_out_24_U                                                      |myhls_fifo_w36_d2_S_119                                                                                                 |    162|
|6025  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_860                                                                                        |    152|
|6026  |  layer11_out_25_U                                                      |myhls_fifo_w36_d2_S_120                                                                                                 |    163|
|6027  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_859                                                                                        |    152|
|6028  |  layer11_out_26_U                                                      |myhls_fifo_w36_d2_S_121                                                                                                 |    164|
|6029  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_858                                                                                        |    152|
|6030  |  layer11_out_27_U                                                      |myhls_fifo_w36_d2_S_122                                                                                                 |    165|
|6031  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_857                                                                                        |    152|
|6032  |  layer11_out_28_U                                                      |myhls_fifo_w37_d2_S_123                                                                                                 |    165|
|6033  |    U_myhls_fifo_w37_d2_S_ShiftReg                                      |myhls_fifo_w37_d2_S_ShiftReg_856                                                                                        |    154|
|6034  |  layer11_out_29_U                                                      |myhls_fifo_w36_d2_S_124                                                                                                 |    166|
|6035  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_855                                                                                        |    152|
|6036  |  layer11_out_2_U                                                       |myhls_fifo_w36_d2_S_125                                                                                                 |    162|
|6037  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_854                                                                                        |    152|
|6038  |  layer11_out_30_U                                                      |myhls_fifo_w37_d2_S_126                                                                                                 |    164|
|6039  |    U_myhls_fifo_w37_d2_S_ShiftReg                                      |myhls_fifo_w37_d2_S_ShiftReg_853                                                                                        |    154|
|6040  |  layer11_out_31_U                                                      |myhls_fifo_w37_d2_S_127                                                                                                 |    164|
|6041  |    U_myhls_fifo_w37_d2_S_ShiftReg                                      |myhls_fifo_w37_d2_S_ShiftReg_852                                                                                        |    154|
|6042  |  layer11_out_32_U                                                      |myhls_fifo_w36_d2_S_128                                                                                                 |    162|
|6043  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_851                                                                                        |    152|
|6044  |  layer11_out_33_U                                                      |myhls_fifo_w37_d2_S_129                                                                                                 |    164|
|6045  |    U_myhls_fifo_w37_d2_S_ShiftReg                                      |myhls_fifo_w37_d2_S_ShiftReg_850                                                                                        |    154|
|6046  |  layer11_out_34_U                                                      |myhls_fifo_w36_d2_S_130                                                                                                 |    164|
|6047  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_849                                                                                        |    152|
|6048  |  layer11_out_35_U                                                      |myhls_fifo_w36_d2_S_131                                                                                                 |    165|
|6049  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_848                                                                                        |    152|
|6050  |  layer11_out_3_U                                                       |myhls_fifo_w36_d2_S_132                                                                                                 |    208|
|6051  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_847                                                                                        |    152|
|6052  |  layer11_out_4_U                                                       |myhls_fifo_w35_d2_S_133                                                                                                 |    159|
|6053  |    U_myhls_fifo_w35_d2_S_ShiftReg                                      |myhls_fifo_w35_d2_S_ShiftReg                                                                                            |    148|
|6054  |  layer11_out_5_U                                                       |myhls_fifo_w37_d2_S_134                                                                                                 |    164|
|6055  |    U_myhls_fifo_w37_d2_S_ShiftReg                                      |myhls_fifo_w37_d2_S_ShiftReg_846                                                                                        |    154|
|6056  |  layer11_out_6_U                                                       |myhls_fifo_w37_d2_S_135                                                                                                 |    163|
|6057  |    U_myhls_fifo_w37_d2_S_ShiftReg                                      |myhls_fifo_w37_d2_S_ShiftReg                                                                                            |    154|
|6058  |  layer11_out_7_U                                                       |myhls_fifo_w36_d2_S_136                                                                                                 |    163|
|6059  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_845                                                                                        |    152|
|6060  |  layer11_out_8_U                                                       |myhls_fifo_w36_d2_S_137                                                                                                 |    163|
|6061  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_844                                                                                        |    152|
|6062  |  layer11_out_9_U                                                       |myhls_fifo_w36_d2_S_138                                                                                                 |    165|
|6063  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg_843                                                                                        |    152|
|6064  |  layer11_out_U                                                         |myhls_fifo_w36_d2_S_139                                                                                                 |    164|
|6065  |    U_myhls_fifo_w36_d2_S_ShiftReg                                      |myhls_fifo_w36_d2_S_ShiftReg                                                                                            |    152|
|6066  |  layer13_out_10_U                                                      |myhls_fifo_w16_d2_S_140                                                                                                 |     61|
|6067  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_842                                                                                        |     49|
|6068  |  layer13_out_11_U                                                      |myhls_fifo_w16_d2_S_141                                                                                                 |     58|
|6069  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_841                                                                                        |     49|
|6070  |  layer13_out_12_U                                                      |myhls_fifo_w16_d2_S_142                                                                                                 |     59|
|6071  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_840                                                                                        |     49|
|6072  |  layer13_out_13_U                                                      |myhls_fifo_w16_d2_S_143                                                                                                 |     58|
|6073  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_839                                                                                        |     49|
|6074  |  layer13_out_14_U                                                      |myhls_fifo_w16_d2_S_144                                                                                                 |     59|
|6075  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_838                                                                                        |     49|
|6076  |  layer13_out_15_U                                                      |myhls_fifo_w16_d2_S_145                                                                                                 |     60|
|6077  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_837                                                                                        |     49|
|6078  |  layer13_out_16_U                                                      |myhls_fifo_w16_d2_S_146                                                                                                 |     61|
|6079  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_836                                                                                        |     49|
|6080  |  layer13_out_17_U                                                      |myhls_fifo_w16_d2_S_147                                                                                                 |     59|
|6081  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_835                                                                                        |     49|
|6082  |  layer13_out_18_U                                                      |myhls_fifo_w16_d2_S_148                                                                                                 |     59|
|6083  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_834                                                                                        |     49|
|6084  |  layer13_out_19_U                                                      |myhls_fifo_w16_d2_S_149                                                                                                 |     58|
|6085  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_833                                                                                        |     49|
|6086  |  layer13_out_1_U                                                       |myhls_fifo_w16_d2_S_150                                                                                                 |     60|
|6087  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_832                                                                                        |     49|
|6088  |  layer13_out_20_U                                                      |myhls_fifo_w16_d2_S_151                                                                                                 |     58|
|6089  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_831                                                                                        |     49|
|6090  |  layer13_out_21_U                                                      |myhls_fifo_w16_d2_S_152                                                                                                 |     60|
|6091  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_830                                                                                        |     49|
|6092  |  layer13_out_22_U                                                      |myhls_fifo_w16_d2_S_153                                                                                                 |     59|
|6093  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_829                                                                                        |     49|
|6094  |  layer13_out_23_U                                                      |myhls_fifo_w16_d2_S_154                                                                                                 |     60|
|6095  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_828                                                                                        |     49|
|6096  |  layer13_out_24_U                                                      |myhls_fifo_w16_d2_S_155                                                                                                 |     59|
|6097  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_827                                                                                        |     49|
|6098  |  layer13_out_25_U                                                      |myhls_fifo_w16_d2_S_156                                                                                                 |     78|
|6099  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_826                                                                                        |     68|
|6100  |  layer13_out_26_U                                                      |myhls_fifo_w16_d2_S_157                                                                                                 |     59|
|6101  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_825                                                                                        |     49|
|6102  |  layer13_out_27_U                                                      |myhls_fifo_w16_d2_S_158                                                                                                 |     60|
|6103  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_824                                                                                        |     49|
|6104  |  layer13_out_28_U                                                      |myhls_fifo_w16_d2_S_159                                                                                                 |     59|
|6105  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_823                                                                                        |     49|
|6106  |  layer13_out_29_U                                                      |myhls_fifo_w16_d2_S_160                                                                                                 |     60|
|6107  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_822                                                                                        |     49|
|6108  |  layer13_out_2_U                                                       |myhls_fifo_w16_d2_S_161                                                                                                 |     59|
|6109  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_821                                                                                        |     49|
|6110  |  layer13_out_30_U                                                      |myhls_fifo_w16_d2_S_162                                                                                                 |     59|
|6111  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_820                                                                                        |     49|
|6112  |  layer13_out_31_U                                                      |myhls_fifo_w16_d2_S_163                                                                                                 |     60|
|6113  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_819                                                                                        |     49|
|6114  |  layer13_out_32_U                                                      |myhls_fifo_w16_d2_S_164                                                                                                 |     58|
|6115  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_818                                                                                        |     49|
|6116  |  layer13_out_33_U                                                      |myhls_fifo_w16_d2_S_165                                                                                                 |     62|
|6117  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_817                                                                                        |     49|
|6118  |  layer13_out_34_U                                                      |myhls_fifo_w16_d2_S_166                                                                                                 |     59|
|6119  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_816                                                                                        |     49|
|6120  |  layer13_out_35_U                                                      |myhls_fifo_w16_d2_S_167                                                                                                 |     60|
|6121  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_815                                                                                        |     49|
|6122  |  layer13_out_3_U                                                       |myhls_fifo_w16_d2_S_168                                                                                                 |     62|
|6123  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_814                                                                                        |     49|
|6124  |  layer13_out_4_U                                                       |myhls_fifo_w16_d2_S_169                                                                                                 |     58|
|6125  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_813                                                                                        |     49|
|6126  |  layer13_out_5_U                                                       |myhls_fifo_w16_d2_S_170                                                                                                 |     60|
|6127  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_812                                                                                        |     49|
|6128  |  layer13_out_6_U                                                       |myhls_fifo_w16_d2_S_171                                                                                                 |     58|
|6129  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_811                                                                                        |     49|
|6130  |  layer13_out_7_U                                                       |myhls_fifo_w16_d2_S_172                                                                                                 |     60|
|6131  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_810                                                                                        |     49|
|6132  |  layer13_out_8_U                                                       |myhls_fifo_w16_d2_S_173                                                                                                 |     59|
|6133  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_809                                                                                        |     49|
|6134  |  layer13_out_9_U                                                       |myhls_fifo_w16_d2_S_174                                                                                                 |     60|
|6135  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_808                                                                                        |     49|
|6136  |  layer13_out_U                                                         |myhls_fifo_w16_d2_S_175                                                                                                 |     60|
|6137  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_807                                                                                        |     49|
|6138  |  layer14_out_1_U                                                       |myhls_fifo_w29_d2_S                                                                                                     |     98|
|6139  |    U_myhls_fifo_w29_d2_S_ShiftReg                                      |myhls_fifo_w29_d2_S_ShiftReg_806                                                                                        |     88|
|6140  |  layer14_out_2_U                                                       |myhls_fifo_w29_d2_S_176                                                                                                 |     97|
|6141  |    U_myhls_fifo_w29_d2_S_ShiftReg                                      |myhls_fifo_w29_d2_S_ShiftReg_805                                                                                        |     88|
|6142  |  layer14_out_3_U                                                       |myhls_fifo_w29_d2_S_177                                                                                                 |     98|
|6143  |    U_myhls_fifo_w29_d2_S_ShiftReg                                      |myhls_fifo_w29_d2_S_ShiftReg_804                                                                                        |     88|
|6144  |  layer14_out_4_U                                                       |myhls_fifo_w29_d2_S_178                                                                                                 |     97|
|6145  |    U_myhls_fifo_w29_d2_S_ShiftReg                                      |myhls_fifo_w29_d2_S_ShiftReg_803                                                                                        |     88|
|6146  |  layer14_out_5_U                                                       |myhls_fifo_w29_d2_S_179                                                                                                 |     99|
|6147  |    U_myhls_fifo_w29_d2_S_ShiftReg                                      |myhls_fifo_w29_d2_S_ShiftReg_802                                                                                        |     88|
|6148  |  layer14_out_6_U                                                       |myhls_fifo_w29_d2_S_180                                                                                                 |     97|
|6149  |    U_myhls_fifo_w29_d2_S_ShiftReg                                      |myhls_fifo_w29_d2_S_ShiftReg_801                                                                                        |     88|
|6150  |  layer14_out_7_U                                                       |myhls_fifo_w29_d2_S_181                                                                                                 |     97|
|6151  |    U_myhls_fifo_w29_d2_S_ShiftReg                                      |myhls_fifo_w29_d2_S_ShiftReg_800                                                                                        |     88|
|6152  |  layer14_out_8_U                                                       |myhls_fifo_w29_d2_S_182                                                                                                 |     97|
|6153  |    U_myhls_fifo_w29_d2_S_ShiftReg                                      |myhls_fifo_w29_d2_S_ShiftReg_799                                                                                        |     88|
|6154  |  layer14_out_9_U                                                       |myhls_fifo_w29_d2_S_183                                                                                                 |     97|
|6155  |    U_myhls_fifo_w29_d2_S_ShiftReg                                      |myhls_fifo_w29_d2_S_ShiftReg_798                                                                                        |     88|
|6156  |  layer14_out_U                                                         |myhls_fifo_w29_d2_S_184                                                                                                 |     97|
|6157  |    U_myhls_fifo_w29_d2_S_ShiftReg                                      |myhls_fifo_w29_d2_S_ShiftReg                                                                                            |     88|
|6158  |  relu_ap_fixed_40_21_5_3_0_ap_ufixed_16_6_4_0_0_relu_config13_U0       |myhls_relu_ap_fixed_40_21_5_3_0_ap_ufixed_16_6_4_0_0_relu_config13_s                                                    |    577|
|6159  |  softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0       |myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s                                                    |   2354|
|6160  |    exp_table_U                                                         |myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_dEe                                  |    620|
|6161  |    invert_table_U                                                      |myhls_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_ReOg                                  |     30|
|6162  |    mul_18s_17ns_26_1_1_U3664                                           |myhls_mul_18s_17ns_26_1_1                                                                                               |     24|
|6163  |      tmp_product                                                       |\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/mul_18s_17ns_26_1_1_U3670/tmp_product_funnel__7        |      8|
|6164  |    mul_18s_17ns_26_1_1_U3665                                           |myhls_mul_18s_17ns_26_1_1_789                                                                                           |     24|
|6165  |      tmp_product                                                       |\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/mul_18s_17ns_26_1_1_U3670/tmp_product_funnel__9        |      8|
|6166  |    mul_18s_17ns_26_1_1_U3666                                           |myhls_mul_18s_17ns_26_1_1_790                                                                                           |     24|
|6167  |      tmp_product                                                       |\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/mul_18s_17ns_26_1_1_U3670/tmp_product_funnel__1        |      8|
|6168  |    mul_18s_17ns_26_1_1_U3667                                           |myhls_mul_18s_17ns_26_1_1_791                                                                                           |     24|
|6169  |      tmp_product                                                       |\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/mul_18s_17ns_26_1_1_U3670/tmp_product_funnel__8        |      8|
|6170  |    mul_18s_17ns_26_1_1_U3668                                           |myhls_mul_18s_17ns_26_1_1_792                                                                                           |     24|
|6171  |      tmp_product                                                       |\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/mul_18s_17ns_26_1_1_U3670/tmp_product_funnel__4        |      8|
|6172  |    mul_18s_17ns_26_1_1_U3669                                           |myhls_mul_18s_17ns_26_1_1_793                                                                                           |     24|
|6173  |      tmp_product                                                       |\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/mul_18s_17ns_26_1_1_U3670/tmp_product_funnel__3        |      8|
|6174  |    mul_18s_17ns_26_1_1_U3670                                           |myhls_mul_18s_17ns_26_1_1_794                                                                                           |     24|
|6175  |      tmp_product                                                       |\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/mul_18s_17ns_26_1_1_U3670/tmp_product_funnel           |      8|
|6176  |    mul_18s_17ns_26_1_1_U3671                                           |myhls_mul_18s_17ns_26_1_1_795                                                                                           |     24|
|6177  |      tmp_product                                                       |\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/mul_18s_17ns_26_1_1_U3670/tmp_product_funnel__2        |      8|
|6178  |    mul_18s_17ns_26_1_1_U3672                                           |myhls_mul_18s_17ns_26_1_1_796                                                                                           |     24|
|6179  |      tmp_product                                                       |\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/mul_18s_17ns_26_1_1_U3670/tmp_product_funnel__6        |      8|
|6180  |    mul_18s_17ns_26_1_1_U3673                                           |myhls_mul_18s_17ns_26_1_1_797                                                                                           |     24|
|6181  |      tmp_product                                                       |\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/mul_18s_17ns_26_1_1_U3670/tmp_product_funnel__5        |      8|
|6182  |  sparse_arr_feat_act1_out_1_U                                          |myhls_fifo_w16_d2_S_185                                                                                                 |    111|
|6183  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_788                                                                                        |    100|
|6184  |  sparse_arr_feat_act1_out_2_U                                          |myhls_fifo_w16_d2_S_186                                                                                                 |    111|
|6185  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_787                                                                                        |    101|
|6186  |  sparse_arr_feat_act1_out_3_U                                          |myhls_fifo_w16_d2_S_187                                                                                                 |    180|
|6187  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_786                                                                                        |    170|
|6188  |  sparse_arr_feat_act1_out_4_U                                          |myhls_fifo_w16_d2_S_188                                                                                                 |    139|
|6189  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_785                                                                                        |    128|
|6190  |  sparse_arr_feat_act1_out_5_U                                          |myhls_fifo_w16_d2_S_189                                                                                                 |    158|
|6191  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_784                                                                                        |    148|
|6192  |  sparse_arr_feat_act1_out_6_U                                          |myhls_fifo_w16_d2_S_190                                                                                                 |    106|
|6193  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_783                                                                                        |     96|
|6194  |  sparse_arr_feat_act1_out_7_U                                          |myhls_fifo_w16_d2_S_191                                                                                                 |     97|
|6195  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_782                                                                                        |     88|
|6196  |  sparse_arr_feat_act1_out_U                                            |myhls_fifo_w16_d2_S_192                                                                                                 |     76|
|6197  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_781                                                                                        |     66|
|6198  |  sparse_arr_feat_act2_out_10_U                                         |myhls_fifo_w16_d2_S_193                                                                                                 |     58|
|6199  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_780                                                                                        |     49|
|6200  |  sparse_arr_feat_act2_out_11_U                                         |myhls_fifo_w16_d2_S_194                                                                                                 |     59|
|6201  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_779                                                                                        |     48|
|6202  |  sparse_arr_feat_act2_out_12_U                                         |myhls_fifo_w16_d2_S_195                                                                                                 |     59|
|6203  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_778                                                                                        |     48|
|6204  |  sparse_arr_feat_act2_out_13_U                                         |myhls_fifo_w16_d2_S_196                                                                                                 |     61|
|6205  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_777                                                                                        |     48|
|6206  |  sparse_arr_feat_act2_out_14_U                                         |myhls_fifo_w16_d2_S_197                                                                                                 |     59|
|6207  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_776                                                                                        |     49|
|6208  |  sparse_arr_feat_act2_out_15_U                                         |myhls_fifo_w16_d2_S_198                                                                                                 |     75|
|6209  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_775                                                                                        |     65|
|6210  |  sparse_arr_feat_act2_out_16_U                                         |myhls_fifo_w16_d2_S_199                                                                                                 |     76|
|6211  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_774                                                                                        |     65|
|6212  |  sparse_arr_feat_act2_out_17_U                                         |myhls_fifo_w16_d2_S_200                                                                                                 |     76|
|6213  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_773                                                                                        |     65|
|6214  |  sparse_arr_feat_act2_out_18_U                                         |myhls_fifo_w16_d2_S_201                                                                                                 |     90|
|6215  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_772                                                                                        |     80|
|6216  |  sparse_arr_feat_act2_out_19_U                                         |myhls_fifo_w16_d2_S_202                                                                                                 |     91|
|6217  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_771                                                                                        |     80|
|6218  |  sparse_arr_feat_act2_out_1_U                                          |myhls_fifo_w16_d2_S_203                                                                                                 |     58|
|6219  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_770                                                                                        |     48|
|6220  |  sparse_arr_feat_act2_out_20_U                                         |myhls_fifo_w16_d2_S_204                                                                                                 |     90|
|6221  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_769                                                                                        |     80|
|6222  |  sparse_arr_feat_act2_out_21_U                                         |myhls_fifo_w16_d2_S_205                                                                                                 |     57|
|6223  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_768                                                                                        |     48|
|6224  |  sparse_arr_feat_act2_out_22_U                                         |myhls_fifo_w16_d2_S_206                                                                                                 |     59|
|6225  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_767                                                                                        |     48|
|6226  |  sparse_arr_feat_act2_out_23_U                                         |myhls_fifo_w16_d2_S_207                                                                                                 |     58|
|6227  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_766                                                                                        |     48|
|6228  |  sparse_arr_feat_act2_out_2_U                                          |myhls_fifo_w16_d2_S_208                                                                                                 |     58|
|6229  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_765                                                                                        |     48|
|6230  |  sparse_arr_feat_act2_out_3_U                                          |myhls_fifo_w16_d2_S_209                                                                                                 |    129|
|6231  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_764                                                                                        |    119|
|6232  |  sparse_arr_feat_act2_out_4_U                                          |myhls_fifo_w16_d2_S_210                                                                                                 |    129|
|6233  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_763                                                                                        |    119|
|6234  |  sparse_arr_feat_act2_out_5_U                                          |myhls_fifo_w16_d2_S_211                                                                                                 |    130|
|6235  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_762                                                                                        |    119|
|6236  |  sparse_arr_feat_act2_out_6_U                                          |myhls_fifo_w16_d2_S_212                                                                                                 |     78|
|6237  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_761                                                                                        |     67|
|6238  |  sparse_arr_feat_act2_out_7_U                                          |myhls_fifo_w16_d2_S_213                                                                                                 |     78|
|6239  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_760                                                                                        |     67|
|6240  |  sparse_arr_feat_act2_out_8_U                                          |myhls_fifo_w16_d2_S_214                                                                                                 |     81|
|6241  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_759                                                                                        |     67|
|6242  |  sparse_arr_feat_act2_out_9_U                                          |myhls_fifo_w16_d2_S_215                                                                                                 |     61|
|6243  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_758                                                                                        |     48|
|6244  |  sparse_arr_feat_act2_out_U                                            |myhls_fifo_w16_d2_S_216                                                                                                 |     58|
|6245  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_757                                                                                        |     48|
|6246  |  sparse_arr_feat_conv1_out_1_U                                         |myhls_fifo_w16_d2_S_217                                                                                                 |     59|
|6247  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_756                                                                                        |     48|
|6248  |  sparse_arr_feat_conv1_out_2_U                                         |myhls_fifo_w16_d2_S_218                                                                                                 |     57|
|6249  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_755                                                                                        |     48|
|6250  |  sparse_arr_feat_conv1_out_3_U                                         |myhls_fifo_w16_d2_S_219                                                                                                 |     99|
|6251  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_754                                                                                        |     73|
|6252  |  sparse_arr_feat_conv1_out_4_U                                         |myhls_fifo_w16_d2_S_220                                                                                                 |     58|
|6253  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_753                                                                                        |     48|
|6254  |  sparse_arr_feat_conv1_out_5_U                                         |myhls_fifo_w16_d2_S_221                                                                                                 |     58|
|6255  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_752                                                                                        |     48|
|6256  |  sparse_arr_feat_conv1_out_6_U                                         |myhls_fifo_w16_d2_S_222                                                                                                 |     58|
|6257  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_751                                                                                        |     49|
|6258  |  sparse_arr_feat_conv1_out_7_U                                         |myhls_fifo_w16_d2_S_223                                                                                                 |     57|
|6259  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_750                                                                                        |     48|
|6260  |  sparse_arr_feat_conv1_out_U                                           |myhls_fifo_w16_d2_S_224                                                                                                 |     58|
|6261  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_749                                                                                        |     48|
|6262  |  sparse_arr_feat_conv2_out_10_U                                        |myhls_fifo_w16_d2_S_225                                                                                                 |     74|
|6263  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_748                                                                                        |     64|
|6264  |  sparse_arr_feat_conv2_out_11_U                                        |myhls_fifo_w16_d2_S_226                                                                                                 |     74|
|6265  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_747                                                                                        |     64|
|6266  |  sparse_arr_feat_conv2_out_12_U                                        |myhls_fifo_w16_d2_S_227                                                                                                 |     75|
|6267  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_746                                                                                        |     65|
|6268  |  sparse_arr_feat_conv2_out_13_U                                        |myhls_fifo_w16_d2_S_228                                                                                                 |     74|
|6269  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_745                                                                                        |     65|
|6270  |  sparse_arr_feat_conv2_out_14_U                                        |myhls_fifo_w16_d2_S_229                                                                                                 |     74|
|6271  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_744                                                                                        |     65|
|6272  |  sparse_arr_feat_conv2_out_15_U                                        |myhls_fifo_w16_d2_S_230                                                                                                 |     75|
|6273  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_743                                                                                        |     65|
|6274  |  sparse_arr_feat_conv2_out_16_U                                        |myhls_fifo_w16_d2_S_231                                                                                                 |     74|
|6275  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_742                                                                                        |     65|
|6276  |  sparse_arr_feat_conv2_out_17_U                                        |myhls_fifo_w16_d2_S_232                                                                                                 |     75|
|6277  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_741                                                                                        |     65|
|6278  |  sparse_arr_feat_conv2_out_18_U                                        |myhls_fifo_w16_d2_S_233                                                                                                 |     75|
|6279  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_740                                                                                        |     65|
|6280  |  sparse_arr_feat_conv2_out_19_U                                        |myhls_fifo_w16_d2_S_234                                                                                                 |     76|
|6281  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_739                                                                                        |     65|
|6282  |  sparse_arr_feat_conv2_out_1_U                                         |myhls_fifo_w16_d2_S_235                                                                                                 |     73|
|6283  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_738                                                                                        |     64|
|6284  |  sparse_arr_feat_conv2_out_20_U                                        |myhls_fifo_w16_d2_S_236                                                                                                 |     75|
|6285  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_737                                                                                        |     65|
|6286  |  sparse_arr_feat_conv2_out_21_U                                        |myhls_fifo_w16_d2_S_237                                                                                                 |     76|
|6287  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_736                                                                                        |     65|
|6288  |  sparse_arr_feat_conv2_out_22_U                                        |myhls_fifo_w16_d2_S_238                                                                                                 |     75|
|6289  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_735                                                                                        |     65|
|6290  |  sparse_arr_feat_conv2_out_23_U                                        |myhls_fifo_w16_d2_S_239                                                                                                 |     76|
|6291  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_734                                                                                        |     65|
|6292  |  sparse_arr_feat_conv2_out_2_U                                         |myhls_fifo_w16_d2_S_240                                                                                                 |     73|
|6293  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_733                                                                                        |     64|
|6294  |  sparse_arr_feat_conv2_out_3_U                                         |myhls_fifo_w16_d2_S_241                                                                                                 |     75|
|6295  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_732                                                                                        |     64|
|6296  |  sparse_arr_feat_conv2_out_4_U                                         |myhls_fifo_w16_d2_S_242                                                                                                 |     77|
|6297  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_731                                                                                        |     65|
|6298  |  sparse_arr_feat_conv2_out_5_U                                         |myhls_fifo_w16_d2_S_243                                                                                                 |     90|
|6299  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_730                                                                                        |     74|
|6300  |  sparse_arr_feat_conv2_out_6_U                                         |myhls_fifo_w16_d2_S_244                                                                                                 |     73|
|6301  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_729                                                                                        |     64|
|6302  |  sparse_arr_feat_conv2_out_7_U                                         |myhls_fifo_w16_d2_S_245                                                                                                 |     74|
|6303  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_728                                                                                        |     64|
|6304  |  sparse_arr_feat_conv2_out_8_U                                         |myhls_fifo_w16_d2_S_246                                                                                                 |     73|
|6305  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_727                                                                                        |     64|
|6306  |  sparse_arr_feat_conv2_out_9_U                                         |myhls_fifo_w16_d2_S_247                                                                                                 |     73|
|6307  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_726                                                                                        |     64|
|6308  |  sparse_arr_feat_conv2_out_U                                           |myhls_fifo_w16_d2_S_248                                                                                                 |     75|
|6309  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_725                                                                                        |     65|
|6310  |  sparse_arr_feat_pool1_out_1_U                                         |myhls_fifo_w13_d2_S                                                                                                     |     50|
|6311  |    U_myhls_fifo_w13_d2_S_ShiftReg                                      |myhls_fifo_w13_d2_S_ShiftReg_724                                                                                        |     42|
|6312  |  sparse_arr_feat_pool1_out_2_U                                         |myhls_fifo_w13_d2_S_249                                                                                                 |     51|
|6313  |    U_myhls_fifo_w13_d2_S_ShiftReg                                      |myhls_fifo_w13_d2_S_ShiftReg_723                                                                                        |     42|
|6314  |  sparse_arr_feat_pool1_out_3_U                                         |myhls_fifo_w13_d2_S_250                                                                                                 |     52|
|6315  |    U_myhls_fifo_w13_d2_S_ShiftReg                                      |myhls_fifo_w13_d2_S_ShiftReg_722                                                                                        |     42|
|6316  |  sparse_arr_feat_pool1_out_4_U                                         |myhls_fifo_w13_d2_S_251                                                                                                 |     50|
|6317  |    U_myhls_fifo_w13_d2_S_ShiftReg                                      |myhls_fifo_w13_d2_S_ShiftReg_721                                                                                        |     42|
|6318  |  sparse_arr_feat_pool1_out_5_U                                         |myhls_fifo_w13_d2_S_252                                                                                                 |     50|
|6319  |    U_myhls_fifo_w13_d2_S_ShiftReg                                      |myhls_fifo_w13_d2_S_ShiftReg_720                                                                                        |     42|
|6320  |  sparse_arr_feat_pool1_out_6_U                                         |myhls_fifo_w13_d2_S_253                                                                                                 |     50|
|6321  |    U_myhls_fifo_w13_d2_S_ShiftReg                                      |myhls_fifo_w13_d2_S_ShiftReg_719                                                                                        |     42|
|6322  |  sparse_arr_feat_pool1_out_7_U                                         |myhls_fifo_w13_d2_S_254                                                                                                 |     50|
|6323  |    U_myhls_fifo_w13_d2_S_ShiftReg                                      |myhls_fifo_w13_d2_S_ShiftReg_718                                                                                        |     42|
|6324  |  sparse_arr_feat_pool1_out_U                                           |myhls_fifo_w13_d2_S_255                                                                                                 |     50|
|6325  |    U_myhls_fifo_w13_d2_S_ShiftReg                                      |myhls_fifo_w13_d2_S_ShiftReg                                                                                            |     42|
|6326  |  sparse_arr_feat_pool2_out_10_U                                        |myhls_fifo_w15_d2_S                                                                                                     |     57|
|6327  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_717                                                                                        |     45|
|6328  |  sparse_arr_feat_pool2_out_11_U                                        |myhls_fifo_w15_d2_S_256                                                                                                 |     57|
|6329  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_716                                                                                        |     46|
|6330  |  sparse_arr_feat_pool2_out_12_U                                        |myhls_fifo_w15_d2_S_257                                                                                                 |     57|
|6331  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_715                                                                                        |     47|
|6332  |  sparse_arr_feat_pool2_out_13_U                                        |myhls_fifo_w15_d2_S_258                                                                                                 |     59|
|6333  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_714                                                                                        |     46|
|6334  |  sparse_arr_feat_pool2_out_14_U                                        |myhls_fifo_w15_d2_S_259                                                                                                 |     57|
|6335  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_713                                                                                        |     47|
|6336  |  sparse_arr_feat_pool2_out_15_U                                        |myhls_fifo_w15_d2_S_260                                                                                                 |     61|
|6337  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_712                                                                                        |     52|
|6338  |  sparse_arr_feat_pool2_out_16_U                                        |myhls_fifo_w15_d2_S_261                                                                                                 |     61|
|6339  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_711                                                                                        |     52|
|6340  |  sparse_arr_feat_pool2_out_17_U                                        |myhls_fifo_w15_d2_S_262                                                                                                 |     56|
|6341  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_710                                                                                        |     46|
|6342  |  sparse_arr_feat_pool2_out_18_U                                        |myhls_fifo_w15_d2_S_263                                                                                                 |     57|
|6343  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_709                                                                                        |     45|
|6344  |  sparse_arr_feat_pool2_out_19_U                                        |myhls_fifo_w15_d2_S_264                                                                                                 |     55|
|6345  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_708                                                                                        |     46|
|6346  |  sparse_arr_feat_pool2_out_1_U                                         |myhls_fifo_w15_d2_S_265                                                                                                 |    253|
|6347  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_707                                                                                        |    240|
|6348  |  sparse_arr_feat_pool2_out_20_U                                        |myhls_fifo_w15_d2_S_266                                                                                                 |     56|
|6349  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_706                                                                                        |     46|
|6350  |  sparse_arr_feat_pool2_out_21_U                                        |myhls_fifo_w15_d2_S_267                                                                                                 |     57|
|6351  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_705                                                                                        |     46|
|6352  |  sparse_arr_feat_pool2_out_22_U                                        |myhls_fifo_w15_d2_S_268                                                                                                 |     57|
|6353  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_704                                                                                        |     46|
|6354  |  sparse_arr_feat_pool2_out_23_U                                        |myhls_fifo_w15_d2_S_269                                                                                                 |     56|
|6355  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_703                                                                                        |     46|
|6356  |  sparse_arr_feat_pool2_out_2_U                                         |myhls_fifo_w15_d2_S_270                                                                                                 |    256|
|6357  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_702                                                                                        |    245|
|6358  |  sparse_arr_feat_pool2_out_3_U                                         |myhls_fifo_w15_d2_S_271                                                                                                 |     73|
|6359  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_701                                                                                        |     60|
|6360  |  sparse_arr_feat_pool2_out_4_U                                         |myhls_fifo_w15_d2_S_272                                                                                                 |     70|
|6361  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_700                                                                                        |     61|
|6362  |  sparse_arr_feat_pool2_out_5_U                                         |myhls_fifo_w15_d2_S_273                                                                                                 |     64|
|6363  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_699                                                                                        |     50|
|6364  |  sparse_arr_feat_pool2_out_6_U                                         |myhls_fifo_w15_d2_S_274                                                                                                 |     57|
|6365  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_698                                                                                        |     45|
|6366  |  sparse_arr_feat_pool2_out_7_U                                         |myhls_fifo_w15_d2_S_275                                                                                                 |     57|
|6367  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_697                                                                                        |     45|
|6368  |  sparse_arr_feat_pool2_out_8_U                                         |myhls_fifo_w15_d2_S_276                                                                                                 |     56|
|6369  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_696                                                                                        |     46|
|6370  |  sparse_arr_feat_pool2_out_9_U                                         |myhls_fifo_w15_d2_S_277                                                                                                 |     55|
|6371  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg_695                                                                                        |     46|
|6372  |  sparse_arr_feat_pool2_out_U                                           |myhls_fifo_w15_d2_S_278                                                                                                 |    301|
|6373  |    U_myhls_fifo_w15_d2_S_ShiftReg                                      |myhls_fifo_w15_d2_S_ShiftReg                                                                                            |    291|
|6374  |  sparse_arr_feat_reduce_out_1_U                                        |myhls_fifo_w16_d2_S_279                                                                                                 |     57|
|6375  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_694                                                                                        |     48|
|6376  |  sparse_arr_feat_reduce_out_2_U                                        |myhls_fifo_w16_d2_S_280                                                                                                 |     58|
|6377  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_693                                                                                        |     48|
|6378  |  sparse_arr_feat_reduce_out_3_U                                        |myhls_fifo_w16_d2_S_281                                                                                                 |     58|
|6379  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_692                                                                                        |     48|
|6380  |  sparse_arr_feat_reduce_out_4_U                                        |myhls_fifo_w16_d2_S_282                                                                                                 |     60|
|6381  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_691                                                                                        |     48|
|6382  |  sparse_arr_feat_reduce_out_5_U                                        |myhls_fifo_w16_d2_S_283                                                                                                 |     58|
|6383  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_690                                                                                        |     48|
|6384  |  sparse_arr_feat_reduce_out_6_U                                        |myhls_fifo_w16_d2_S_284                                                                                                 |     57|
|6385  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_689                                                                                        |     48|
|6386  |  sparse_arr_feat_reduce_out_7_U                                        |myhls_fifo_w16_d2_S_285                                                                                                 |     58|
|6387  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg_688                                                                                        |     48|
|6388  |  sparse_arr_feat_reduce_out_U                                          |myhls_fifo_w16_d2_S_286                                                                                                 |     61|
|6389  |    U_myhls_fifo_w16_d2_S_ShiftReg                                      |myhls_fifo_w16_d2_S_ShiftReg                                                                                            |     48|
|6390  |  sparse_arr_hash_pool1_out_10_c64_channel_U                            |myhls_fifo_w10_d2_S                                                                                                     |     76|
|6391  |    U_myhls_fifo_w10_d2_S_ShiftReg                                      |myhls_fifo_w10_d2_S_ShiftReg_687                                                                                        |     67|
|6392  |  sparse_arr_hash_pool1_out_10_c_U                                      |myhls_fifo_w10_d3_S                                                                                                     |     28|
|6393  |    U_myhls_fifo_w10_d3_S_ShiftReg                                      |myhls_fifo_w10_d3_S_ShiftReg_686                                                                                        |     13|
|6394  |  sparse_arr_hash_pool1_out_11_c65_channel_U                            |myhls_fifo_w10_d2_S_287                                                                                                 |     77|
|6395  |    U_myhls_fifo_w10_d2_S_ShiftReg                                      |myhls_fifo_w10_d2_S_ShiftReg_685                                                                                        |     67|
|6396  |  sparse_arr_hash_pool1_out_11_c_U                                      |myhls_fifo_w10_d3_S_288                                                                                                 |     26|
|6397  |    U_myhls_fifo_w10_d3_S_ShiftReg                                      |myhls_fifo_w10_d3_S_ShiftReg_684                                                                                        |     13|
|6398  |  sparse_arr_hash_pool1_out_12_c66_channel_U                            |myhls_fifo_w10_d2_S_289                                                                                                 |     76|
|6399  |    U_myhls_fifo_w10_d2_S_ShiftReg                                      |myhls_fifo_w10_d2_S_ShiftReg_683                                                                                        |     67|
|6400  |  sparse_arr_hash_pool1_out_12_c_U                                      |myhls_fifo_w10_d3_S_290                                                                                                 |     26|
|6401  |    U_myhls_fifo_w10_d3_S_ShiftReg                                      |myhls_fifo_w10_d3_S_ShiftReg_682                                                                                        |     13|
|6402  |  sparse_arr_hash_pool1_out_13_c67_channel_U                            |myhls_fifo_w10_d2_S_291                                                                                                 |     75|
|6403  |    U_myhls_fifo_w10_d2_S_ShiftReg                                      |myhls_fifo_w10_d2_S_ShiftReg_681                                                                                        |     67|
|6404  |  sparse_arr_hash_pool1_out_13_c_U                                      |myhls_fifo_w10_d3_S_292                                                                                                 |     26|
|6405  |    U_myhls_fifo_w10_d3_S_ShiftReg                                      |myhls_fifo_w10_d3_S_ShiftReg_680                                                                                        |     13|
|6406  |  sparse_arr_hash_pool1_out_14_c68_channel_U                            |myhls_fifo_w10_d2_S_293                                                                                                 |     75|
|6407  |    U_myhls_fifo_w10_d2_S_ShiftReg                                      |myhls_fifo_w10_d2_S_ShiftReg_679                                                                                        |     67|
|6408  |  sparse_arr_hash_pool1_out_14_c_U                                      |myhls_fifo_w10_d3_S_294                                                                                                 |     26|
|6409  |    U_myhls_fifo_w10_d3_S_ShiftReg                                      |myhls_fifo_w10_d3_S_ShiftReg_678                                                                                        |     13|
|6410  |  sparse_arr_hash_pool1_out_15_c69_channel_U                            |myhls_fifo_w10_d2_S_295                                                                                                 |     75|
|6411  |    U_myhls_fifo_w10_d2_S_ShiftReg                                      |myhls_fifo_w10_d2_S_ShiftReg_677                                                                                        |     67|
|6412  |  sparse_arr_hash_pool1_out_15_c_U                                      |myhls_fifo_w10_d3_S_296                                                                                                 |     26|
|6413  |    U_myhls_fifo_w10_d3_S_ShiftReg                                      |myhls_fifo_w10_d3_S_ShiftReg_676                                                                                        |     13|
|6414  |  sparse_arr_hash_pool1_out_1_c55_channel_U                             |myhls_fifo_w10_d2_S_297                                                                                                 |     73|
|6415  |    U_myhls_fifo_w10_d2_S_ShiftReg                                      |myhls_fifo_w10_d2_S_ShiftReg_675                                                                                        |     65|
|6416  |  sparse_arr_hash_pool1_out_1_c_U                                       |myhls_fifo_w10_d3_S_298                                                                                                 |     40|
|6417  |    U_myhls_fifo_w10_d3_S_ShiftReg                                      |myhls_fifo_w10_d3_S_ShiftReg_674                                                                                        |     25|
|6418  |  sparse_arr_hash_pool1_out_2_c56_channel_U                             |myhls_fifo_w10_d2_S_299                                                                                                 |     73|
|6419  |    U_myhls_fifo_w10_d2_S_ShiftReg                                      |myhls_fifo_w10_d2_S_ShiftReg_673                                                                                        |     65|
|6420  |  sparse_arr_hash_pool1_out_2_c_U                                       |myhls_fifo_w10_d3_S_300                                                                                                 |     38|
|6421  |    U_myhls_fifo_w10_d3_S_ShiftReg                                      |myhls_fifo_w10_d3_S_ShiftReg_672                                                                                        |     25|
|6422  |  sparse_arr_hash_pool1_out_3_c57_channel_U                             |myhls_fifo_w10_d2_S_301                                                                                                 |     73|
|6423  |    U_myhls_fifo_w10_d2_S_ShiftReg                                      |myhls_fifo_w10_d2_S_ShiftReg_671                                                                                        |     65|
|6424  |  sparse_arr_hash_pool1_out_3_c_U                                       |myhls_fifo_w10_d3_S_302                                                                                                 |     38|
|6425  |    U_myhls_fifo_w10_d3_S_ShiftReg                                      |myhls_fifo_w10_d3_S_ShiftReg_670                                                                                        |     25|
|6426  |  sparse_arr_hash_pool1_out_4_c58_channel_U                             |myhls_fifo_w10_d2_S_303                                                                                                 |     76|
|6427  |    U_myhls_fifo_w10_d2_S_ShiftReg                                      |myhls_fifo_w10_d2_S_ShiftReg_669                                                                                        |     68|
|6428  |  sparse_arr_hash_pool1_out_4_c_U                                       |myhls_fifo_w10_d3_S_304                                                                                                 |     38|
|6429  |    U_myhls_fifo_w10_d3_S_ShiftReg                                      |myhls_fifo_w10_d3_S_ShiftReg_668                                                                                        |     25|
|6430  |  sparse_arr_hash_pool1_out_5_c59_channel_U                             |myhls_fifo_w10_d2_S_305                                                                                                 |     76|
|6431  |    U_myhls_fifo_w10_d2_S_ShiftReg                                      |myhls_fifo_w10_d2_S_ShiftReg_667                                                                                        |     68|
|6432  |  sparse_arr_hash_pool1_out_5_c_U                                       |myhls_fifo_w10_d3_S_306                                                                                                 |     38|
|6433  |    U_myhls_fifo_w10_d3_S_ShiftReg                                      |myhls_fifo_w10_d3_S_ShiftReg_666                                                                                        |     25|
|6434  |  sparse_arr_hash_pool1_out_6_c60_channel_U                             |myhls_fifo_w10_d2_S_307                                                                                                 |     62|
|6435  |    U_myhls_fifo_w10_d2_S_ShiftReg                                      |myhls_fifo_w10_d2_S_ShiftReg_665                                                                                        |     54|
|6436  |  sparse_arr_hash_pool1_out_6_c_U                                       |myhls_fifo_w10_d3_S_308                                                                                                 |     26|
|6437  |    U_myhls_fifo_w10_d3_S_ShiftReg                                      |myhls_fifo_w10_d3_S_ShiftReg_664                                                                                        |     13|
|6438  |  sparse_arr_hash_pool1_out_7_c61_channel_U                             |myhls_fifo_w10_d2_S_309                                                                                                 |     65|
|6439  |    U_myhls_fifo_w10_d2_S_ShiftReg                                      |myhls_fifo_w10_d2_S_ShiftReg_663                                                                                        |     54|
|6440  |  sparse_arr_hash_pool1_out_7_c_U                                       |myhls_fifo_w10_d3_S_310                                                                                                 |     26|
|6441  |    U_myhls_fifo_w10_d3_S_ShiftReg                                      |myhls_fifo_w10_d3_S_ShiftReg_662                                                                                        |     13|
|6442  |  sparse_arr_hash_pool1_out_8_c62_channel_U                             |myhls_fifo_w10_d2_S_311                                                                                                 |     75|
|6443  |    U_myhls_fifo_w10_d2_S_ShiftReg                                      |myhls_fifo_w10_d2_S_ShiftReg_661                                                                                        |     67|
|6444  |  sparse_arr_hash_pool1_out_8_c_U                                       |myhls_fifo_w10_d3_S_312                                                                                                 |     26|
|6445  |    U_myhls_fifo_w10_d3_S_ShiftReg                                      |myhls_fifo_w10_d3_S_ShiftReg_660                                                                                        |     13|
|6446  |  sparse_arr_hash_pool1_out_9_c63_channel_U                             |myhls_fifo_w10_d2_S_313                                                                                                 |     75|
|6447  |    U_myhls_fifo_w10_d2_S_ShiftReg                                      |myhls_fifo_w10_d2_S_ShiftReg_659                                                                                        |     67|
|6448  |  sparse_arr_hash_pool1_out_9_c_U                                       |myhls_fifo_w10_d3_S_314                                                                                                 |     26|
|6449  |    U_myhls_fifo_w10_d3_S_ShiftReg                                      |myhls_fifo_w10_d3_S_ShiftReg_658                                                                                        |     13|
|6450  |  sparse_arr_hash_pool1_out_c54_channel_U                               |myhls_fifo_w10_d2_S_315                                                                                                 |     73|
|6451  |    U_myhls_fifo_w10_d2_S_ShiftReg                                      |myhls_fifo_w10_d2_S_ShiftReg                                                                                            |     65|
|6452  |  sparse_arr_hash_pool1_out_c_U                                         |myhls_fifo_w10_d3_S_316                                                                                                 |     40|
|6453  |    U_myhls_fifo_w10_d3_S_ShiftReg                                      |myhls_fifo_w10_d3_S_ShiftReg                                                                                            |     25|
|6454  |  sparse_arr_hash_pool2_out_10_U                                        |myhls_fifo_w6_d2_S                                                                                                      |     29|
|6455  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_657                                                                                         |     20|
|6456  |  sparse_arr_hash_pool2_out_11_U                                        |myhls_fifo_w7_d2_S                                                                                                      |     35|
|6457  |    U_myhls_fifo_w7_d2_S_ShiftReg                                       |myhls_fifo_w7_d2_S_ShiftReg_656                                                                                         |     23|
|6458  |  sparse_arr_hash_pool2_out_12_U                                        |myhls_fifo_w6_d2_S_317                                                                                                  |     29|
|6459  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_655                                                                                         |     20|
|6460  |  sparse_arr_hash_pool2_out_13_U                                        |myhls_fifo_w7_d2_S_318                                                                                                  |     36|
|6461  |    U_myhls_fifo_w7_d2_S_ShiftReg                                       |myhls_fifo_w7_d2_S_ShiftReg_654                                                                                         |     24|
|6462  |  sparse_arr_hash_pool2_out_14_U                                        |myhls_fifo_w6_d2_S_319                                                                                                  |     40|
|6463  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_653                                                                                         |     29|
|6464  |  sparse_arr_hash_pool2_out_15_U                                        |myhls_fifo_w7_d2_S_320                                                                                                  |     34|
|6465  |    U_myhls_fifo_w7_d2_S_ShiftReg                                       |myhls_fifo_w7_d2_S_ShiftReg_652                                                                                         |     24|
|6466  |  sparse_arr_hash_pool2_out_1_U                                         |myhls_fifo_w7_d2_S_321                                                                                                  |     37|
|6467  |    U_myhls_fifo_w7_d2_S_ShiftReg                                       |myhls_fifo_w7_d2_S_ShiftReg_651                                                                                         |     24|
|6468  |  sparse_arr_hash_pool2_out_2_U                                         |myhls_fifo_w6_d2_S_322                                                                                                  |     41|
|6469  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_650                                                                                         |     29|
|6470  |  sparse_arr_hash_pool2_out_3_U                                         |myhls_fifo_w7_d2_S_323                                                                                                  |     34|
|6471  |    U_myhls_fifo_w7_d2_S_ShiftReg                                       |myhls_fifo_w7_d2_S_ShiftReg_649                                                                                         |     23|
|6472  |  sparse_arr_hash_pool2_out_4_U                                         |myhls_fifo_w6_d2_S_324                                                                                                  |     42|
|6473  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_648                                                                                         |     29|
|6474  |  sparse_arr_hash_pool2_out_5_U                                         |myhls_fifo_w7_d2_S_325                                                                                                  |     34|
|6475  |    U_myhls_fifo_w7_d2_S_ShiftReg                                       |myhls_fifo_w7_d2_S_ShiftReg_647                                                                                         |     23|
|6476  |  sparse_arr_hash_pool2_out_6_U                                         |myhls_fifo_w6_d2_S_326                                                                                                  |     32|
|6477  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_646                                                                                         |     21|
|6478  |  sparse_arr_hash_pool2_out_7_U                                         |myhls_fifo_w7_d2_S_327                                                                                                  |     32|
|6479  |    U_myhls_fifo_w7_d2_S_ShiftReg                                       |myhls_fifo_w7_d2_S_ShiftReg_645                                                                                         |     23|
|6480  |  sparse_arr_hash_pool2_out_8_U                                         |myhls_fifo_w6_d2_S_328                                                                                                  |    199|
|6481  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_644                                                                                         |    186|
|6482  |  sparse_arr_hash_pool2_out_9_U                                         |myhls_fifo_w7_d2_S_329                                                                                                  |     48|
|6483  |    U_myhls_fifo_w7_d2_S_ShiftReg                                       |myhls_fifo_w7_d2_S_ShiftReg                                                                                             |     38|
|6484  |  sparse_arr_hash_pool2_out_U                                           |myhls_fifo_w6_d2_S_330                                                                                                  |     34|
|6485  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_643                                                                                         |     23|
|6486  |  sparse_arr_hash_reduce_out_10_c48_channel_U                           |myhls_fifo_w6_d2_S_331                                                                                                  |     58|
|6487  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_642                                                                                         |     48|
|6488  |  sparse_arr_hash_reduce_out_10_c_U                                     |myhls_fifo_w6_d3_S                                                                                                      |     22|
|6489  |    U_myhls_fifo_w6_d3_S_ShiftReg                                       |myhls_fifo_w6_d3_S_ShiftReg_641                                                                                         |      9|
|6490  |  sparse_arr_hash_reduce_out_11_c49_channel_U                           |myhls_fifo_w6_d2_S_332                                                                                                  |     42|
|6491  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_640                                                                                         |     32|
|6492  |  sparse_arr_hash_reduce_out_11_c_U                                     |myhls_fifo_w6_d3_S_333                                                                                                  |     22|
|6493  |    U_myhls_fifo_w6_d3_S_ShiftReg                                       |myhls_fifo_w6_d3_S_ShiftReg_639                                                                                         |      9|
|6494  |  sparse_arr_hash_reduce_out_12_c50_channel_U                           |myhls_fifo_w6_d2_S_334                                                                                                  |     69|
|6495  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_638                                                                                         |     58|
|6496  |  sparse_arr_hash_reduce_out_12_c_U                                     |myhls_fifo_w6_d3_S_335                                                                                                  |     22|
|6497  |    U_myhls_fifo_w6_d3_S_ShiftReg                                       |myhls_fifo_w6_d3_S_ShiftReg_637                                                                                         |      9|
|6498  |  sparse_arr_hash_reduce_out_13_c51_channel_U                           |myhls_fifo_w6_d2_S_336                                                                                                  |     53|
|6499  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_636                                                                                         |     43|
|6500  |  sparse_arr_hash_reduce_out_13_c_U                                     |myhls_fifo_w6_d3_S_337                                                                                                  |     24|
|6501  |    U_myhls_fifo_w6_d3_S_ShiftReg                                       |myhls_fifo_w6_d3_S_ShiftReg_635                                                                                         |     10|
|6502  |  sparse_arr_hash_reduce_out_14_c52_channel_U                           |myhls_fifo_w6_d2_S_338                                                                                                  |     58|
|6503  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_634                                                                                         |     47|
|6504  |  sparse_arr_hash_reduce_out_14_c_U                                     |myhls_fifo_w6_d3_S_339                                                                                                  |     22|
|6505  |    U_myhls_fifo_w6_d3_S_ShiftReg                                       |myhls_fifo_w6_d3_S_ShiftReg_633                                                                                         |      9|
|6506  |  sparse_arr_hash_reduce_out_15_c53_channel_U                           |myhls_fifo_w6_d2_S_340                                                                                                  |     55|
|6507  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_632                                                                                         |     45|
|6508  |  sparse_arr_hash_reduce_out_15_c_U                                     |myhls_fifo_w6_d3_S_341                                                                                                  |     22|
|6509  |    U_myhls_fifo_w6_d3_S_ShiftReg                                       |myhls_fifo_w6_d3_S_ShiftReg_631                                                                                         |      9|
|6510  |  sparse_arr_hash_reduce_out_1_c39_channel_U                            |myhls_fifo_w6_d2_S_342                                                                                                  |     73|
|6511  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_630                                                                                         |     63|
|6512  |  sparse_arr_hash_reduce_out_1_c_U                                      |myhls_fifo_w6_d3_S_343                                                                                                  |     33|
|6513  |    U_myhls_fifo_w6_d3_S_ShiftReg                                       |myhls_fifo_w6_d3_S_ShiftReg_629                                                                                         |     20|
|6514  |  sparse_arr_hash_reduce_out_2_c40_channel_U                            |myhls_fifo_w6_d2_S_344                                                                                                  |     60|
|6515  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_628                                                                                         |     50|
|6516  |  sparse_arr_hash_reduce_out_2_c_U                                      |myhls_fifo_w6_d3_S_345                                                                                                  |     34|
|6517  |    U_myhls_fifo_w6_d3_S_ShiftReg                                       |myhls_fifo_w6_d3_S_ShiftReg_627                                                                                         |     20|
|6518  |  sparse_arr_hash_reduce_out_3_c41_channel_U                            |myhls_fifo_w6_d2_S_346                                                                                                  |     77|
|6519  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_626                                                                                         |     68|
|6520  |  sparse_arr_hash_reduce_out_3_c_U                                      |myhls_fifo_w6_d3_S_347                                                                                                  |     34|
|6521  |    U_myhls_fifo_w6_d3_S_ShiftReg                                       |myhls_fifo_w6_d3_S_ShiftReg_625                                                                                         |     21|
|6522  |  sparse_arr_hash_reduce_out_4_c42_channel_U                            |myhls_fifo_w6_d2_S_348                                                                                                  |     79|
|6523  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_624                                                                                         |     69|
|6524  |  sparse_arr_hash_reduce_out_4_c_U                                      |myhls_fifo_w6_d3_S_349                                                                                                  |     33|
|6525  |    U_myhls_fifo_w6_d3_S_ShiftReg                                       |myhls_fifo_w6_d3_S_ShiftReg_623                                                                                         |     20|
|6526  |  sparse_arr_hash_reduce_out_5_c43_channel_U                            |myhls_fifo_w6_d2_S_350                                                                                                  |     75|
|6527  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_622                                                                                         |     64|
|6528  |  sparse_arr_hash_reduce_out_5_c_U                                      |myhls_fifo_w6_d3_S_351                                                                                                  |     33|
|6529  |    U_myhls_fifo_w6_d3_S_ShiftReg                                       |myhls_fifo_w6_d3_S_ShiftReg_621                                                                                         |     20|
|6530  |  sparse_arr_hash_reduce_out_6_c44_channel_U                            |myhls_fifo_w6_d2_S_352                                                                                                  |     66|
|6531  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_620                                                                                         |     55|
|6532  |  sparse_arr_hash_reduce_out_6_c_U                                      |myhls_fifo_w6_d3_S_353                                                                                                  |     22|
|6533  |    U_myhls_fifo_w6_d3_S_ShiftReg                                       |myhls_fifo_w6_d3_S_ShiftReg_619                                                                                         |      9|
|6534  |  sparse_arr_hash_reduce_out_7_c45_channel_U                            |myhls_fifo_w6_d2_S_354                                                                                                  |     68|
|6535  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_618                                                                                         |     59|
|6536  |  sparse_arr_hash_reduce_out_7_c_U                                      |myhls_fifo_w6_d3_S_355                                                                                                  |     24|
|6537  |    U_myhls_fifo_w6_d3_S_ShiftReg                                       |myhls_fifo_w6_d3_S_ShiftReg_617                                                                                         |     11|
|6538  |  sparse_arr_hash_reduce_out_8_c46_channel_U                            |myhls_fifo_w6_d2_S_356                                                                                                  |     58|
|6539  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_616                                                                                         |     47|
|6540  |  sparse_arr_hash_reduce_out_8_c_U                                      |myhls_fifo_w6_d3_S_357                                                                                                  |     22|
|6541  |    U_myhls_fifo_w6_d3_S_ShiftReg                                       |myhls_fifo_w6_d3_S_ShiftReg_615                                                                                         |      9|
|6542  |  sparse_arr_hash_reduce_out_9_c47_channel_U                            |myhls_fifo_w6_d2_S_358                                                                                                  |     39|
|6543  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg_614                                                                                         |     29|
|6544  |  sparse_arr_hash_reduce_out_9_c_U                                      |myhls_fifo_w6_d3_S_359                                                                                                  |     25|
|6545  |    U_myhls_fifo_w6_d3_S_ShiftReg                                       |myhls_fifo_w6_d3_S_ShiftReg_613                                                                                         |     10|
|6546  |  sparse_arr_hash_reduce_out_c38_channel_U                              |myhls_fifo_w6_d2_S_360                                                                                                  |     72|
|6547  |    U_myhls_fifo_w6_d2_S_ShiftReg                                       |myhls_fifo_w6_d2_S_ShiftReg                                                                                             |     63|
|6548  |  sparse_arr_hash_reduce_out_c_U                                        |myhls_fifo_w6_d3_S_361                                                                                                  |     34|
|6549  |    U_myhls_fifo_w6_d3_S_ShiftReg                                       |myhls_fifo_w6_d3_S_ShiftReg                                                                                             |     20|
|6550  |  sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_U0   |myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s                                                |   8810|
|6551  |    mul_16s_14ns_30_1_1_U10                                             |myhls_mul_16s_14ns_30_1_1                                                                                               |      9|
|6552  |    mul_16s_14ns_30_1_1_U15                                             |myhls_mul_16s_14ns_30_1_1_551                                                                                           |      9|
|6553  |    mul_16s_14ns_30_1_1_U20                                             |myhls_mul_16s_14ns_30_1_1_552                                                                                           |      7|
|6554  |    mul_16s_14ns_30_1_1_U25                                             |myhls_mul_16s_14ns_30_1_1_553                                                                                           |      7|
|6555  |    mul_16s_14ns_30_1_1_U54                                             |myhls_mul_16s_14ns_30_1_1_554                                                                                           |      9|
|6556  |    mul_16s_14ns_30_1_1_U58                                             |myhls_mul_16s_14ns_30_1_1_555                                                                                           |      7|
|6557  |    mul_16s_14ns_30_1_1_U62                                             |myhls_mul_16s_14ns_30_1_1_556                                                                                           |      7|
|6558  |    mul_16s_14ns_30_1_1_U73                                             |myhls_mul_16s_14ns_30_1_1_557                                                                                           |      9|
|6559  |    mul_16s_14s_30_1_1_U11                                              |myhls_mul_16s_14s_30_1_1                                                                                                |      9|
|6560  |    mul_16s_14s_30_1_1_U12                                              |myhls_mul_16s_14s_30_1_1_558                                                                                            |      9|
|6561  |    mul_16s_14s_30_1_1_U13                                              |myhls_mul_16s_14s_30_1_1_559                                                                                            |      9|
|6562  |    mul_16s_14s_30_1_1_U14                                              |myhls_mul_16s_14s_30_1_1_560                                                                                            |      9|
|6563  |    mul_16s_14s_30_1_1_U16                                              |myhls_mul_16s_14s_30_1_1_561                                                                                            |      9|
|6564  |    mul_16s_14s_30_1_1_U17                                              |myhls_mul_16s_14s_30_1_1_562                                                                                            |      9|
|6565  |    mul_16s_14s_30_1_1_U18                                              |myhls_mul_16s_14s_30_1_1_563                                                                                            |      9|
|6566  |    mul_16s_14s_30_1_1_U19                                              |myhls_mul_16s_14s_30_1_1_564                                                                                            |      9|
|6567  |    mul_16s_14s_30_1_1_U21                                              |myhls_mul_16s_14s_30_1_1_565                                                                                            |      9|
|6568  |    mul_16s_14s_30_1_1_U22                                              |myhls_mul_16s_14s_30_1_1_566                                                                                            |      9|
|6569  |    mul_16s_14s_30_1_1_U23                                              |myhls_mul_16s_14s_30_1_1_567                                                                                            |      9|
|6570  |    mul_16s_14s_30_1_1_U24                                              |myhls_mul_16s_14s_30_1_1_568                                                                                            |      9|
|6571  |    mul_16s_14s_30_1_1_U26                                              |myhls_mul_16s_14s_30_1_1_569                                                                                            |      9|
|6572  |    mul_16s_14s_30_1_1_U27                                              |myhls_mul_16s_14s_30_1_1_570                                                                                            |      9|
|6573  |    mul_16s_14s_30_1_1_U28                                              |myhls_mul_16s_14s_30_1_1_571                                                                                            |      9|
|6574  |    mul_16s_14s_30_1_1_U29                                              |myhls_mul_16s_14s_30_1_1_572                                                                                            |      9|
|6575  |    mul_16s_14s_30_1_1_U30                                              |myhls_mul_16s_14s_30_1_1_573                                                                                            |      9|
|6576  |    mul_16s_14s_30_1_1_U31                                              |myhls_mul_16s_14s_30_1_1_574                                                                                            |      9|
|6577  |    mul_16s_14s_30_1_1_U32                                              |myhls_mul_16s_14s_30_1_1_575                                                                                            |      9|
|6578  |    mul_16s_14s_30_1_1_U33                                              |myhls_mul_16s_14s_30_1_1_576                                                                                            |      9|
|6579  |    mul_16s_14s_30_1_1_U34                                              |myhls_mul_16s_14s_30_1_1_577                                                                                            |      9|
|6580  |    mul_16s_14s_30_1_1_U35                                              |myhls_mul_16s_14s_30_1_1_578                                                                                            |     33|
|6581  |    mul_16s_14s_30_1_1_U36                                              |myhls_mul_16s_14s_30_1_1_579                                                                                            |     35|
|6582  |    mul_16s_14s_30_1_1_U37                                              |myhls_mul_16s_14s_30_1_1_580                                                                                            |     34|
|6583  |    mul_16s_14s_30_1_1_U38                                              |myhls_mul_16s_14s_30_1_1_581                                                                                            |     34|
|6584  |    mul_16s_14s_30_1_1_U39                                              |myhls_mul_16s_14s_30_1_1_582                                                                                            |     35|
|6585  |    mul_16s_14s_30_1_1_U40                                              |myhls_mul_16s_14s_30_1_1_583                                                                                            |     36|
|6586  |    mul_16s_14s_30_1_1_U41                                              |myhls_mul_16s_14s_30_1_1_584                                                                                            |     35|
|6587  |    mul_16s_14s_30_1_1_U42                                              |myhls_mul_16s_14s_30_1_1_585                                                                                            |      9|
|6588  |    mul_16s_14s_30_1_1_U43                                              |myhls_mul_16s_14s_30_1_1_586                                                                                            |      9|
|6589  |    mul_16s_14s_30_1_1_U44                                              |myhls_mul_16s_14s_30_1_1_587                                                                                            |      9|
|6590  |    mul_16s_14s_30_1_1_U45                                              |myhls_mul_16s_14s_30_1_1_588                                                                                            |      9|
|6591  |    mul_16s_14s_30_1_1_U46                                              |myhls_mul_16s_14s_30_1_1_589                                                                                            |      9|
|6592  |    mul_16s_14s_30_1_1_U47                                              |myhls_mul_16s_14s_30_1_1_590                                                                                            |      9|
|6593  |    mul_16s_14s_30_1_1_U48                                              |myhls_mul_16s_14s_30_1_1_591                                                                                            |      9|
|6594  |    mul_16s_14s_30_1_1_U49                                              |myhls_mul_16s_14s_30_1_1_592                                                                                            |      9|
|6595  |    mul_16s_14s_30_1_1_U50                                              |myhls_mul_16s_14s_30_1_1_593                                                                                            |      9|
|6596  |    mul_16s_14s_30_1_1_U51                                              |myhls_mul_16s_14s_30_1_1_594                                                                                            |      9|
|6597  |    mul_16s_14s_30_1_1_U52                                              |myhls_mul_16s_14s_30_1_1_595                                                                                            |      9|
|6598  |    mul_16s_14s_30_1_1_U53                                              |myhls_mul_16s_14s_30_1_1_596                                                                                            |      9|
|6599  |    mul_16s_14s_30_1_1_U55                                              |myhls_mul_16s_14s_30_1_1_597                                                                                            |      9|
|6600  |    mul_16s_14s_30_1_1_U56                                              |myhls_mul_16s_14s_30_1_1_598                                                                                            |      9|
|6601  |    mul_16s_14s_30_1_1_U57                                              |myhls_mul_16s_14s_30_1_1_599                                                                                            |      9|
|6602  |    mul_16s_14s_30_1_1_U59                                              |myhls_mul_16s_14s_30_1_1_600                                                                                            |      9|
|6603  |    mul_16s_14s_30_1_1_U60                                              |myhls_mul_16s_14s_30_1_1_601                                                                                            |      9|
|6604  |    mul_16s_14s_30_1_1_U61                                              |myhls_mul_16s_14s_30_1_1_602                                                                                            |      9|
|6605  |    mul_16s_14s_30_1_1_U63                                              |myhls_mul_16s_14s_30_1_1_603                                                                                            |      9|
|6606  |    mul_16s_14s_30_1_1_U64                                              |myhls_mul_16s_14s_30_1_1_604                                                                                            |      9|
|6607  |    mul_16s_14s_30_1_1_U65                                              |myhls_mul_16s_14s_30_1_1_605                                                                                            |     10|
|6608  |    mul_16s_14s_30_1_1_U66                                              |myhls_mul_16s_14s_30_1_1_606                                                                                            |     10|
|6609  |    mul_16s_14s_30_1_1_U67                                              |myhls_mul_16s_14s_30_1_1_607                                                                                            |     10|
|6610  |    mul_16s_14s_30_1_1_U68                                              |myhls_mul_16s_14s_30_1_1_608                                                                                            |     10|
|6611  |    mul_16s_14s_30_1_1_U69                                              |myhls_mul_16s_14s_30_1_1_609                                                                                            |     10|
|6612  |    mul_16s_14s_30_1_1_U70                                              |myhls_mul_16s_14s_30_1_1_610                                                                                            |     10|
|6613  |    mul_16s_14s_30_1_1_U71                                              |myhls_mul_16s_14s_30_1_1_611                                                                                            |     10|
|6614  |    mul_16s_14s_30_1_1_U72                                              |myhls_mul_16s_14s_30_1_1_612                                                                                            |     10|
|6615  |    w2_U                                                                |myhls_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_1_7_s_w2_ROM_AUTbkb                                  |    915|
|6616  |  sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0  |myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s                                               |  21854|
|6617  |    mul_13ns_12ns_24_1_1_U153                                           |myhls_mul_13ns_12ns_24_1_1                                                                                              |      5|
|6618  |    mul_13ns_12ns_24_1_1_U157                                           |myhls_mul_13ns_12ns_24_1_1_363                                                                                          |      5|
|6619  |    mul_13ns_12ns_24_1_1_U166                                           |myhls_mul_13ns_12ns_24_1_1_364                                                                                          |      5|
|6620  |    mul_13ns_12ns_24_1_1_U170                                           |myhls_mul_13ns_12ns_24_1_1_365                                                                                          |      5|
|6621  |    mul_13ns_12ns_24_1_1_U179                                           |myhls_mul_13ns_12ns_24_1_1_366                                                                                          |      5|
|6622  |    mul_13ns_12ns_24_1_1_U183                                           |myhls_mul_13ns_12ns_24_1_1_367                                                                                          |      5|
|6623  |    mul_13ns_12ns_24_1_1_U192                                           |myhls_mul_13ns_12ns_24_1_1_368                                                                                          |      5|
|6624  |    mul_13ns_12ns_24_1_1_U196                                           |myhls_mul_13ns_12ns_24_1_1_369                                                                                          |      5|
|6625  |    mul_13ns_12ns_24_1_1_U284                                           |myhls_mul_13ns_12ns_24_1_1_370                                                                                          |      5|
|6626  |    mul_13ns_12ns_24_1_1_U287                                           |myhls_mul_13ns_12ns_24_1_1_371                                                                                          |      5|
|6627  |    mul_13ns_12ns_24_1_1_U294                                           |myhls_mul_13ns_12ns_24_1_1_372                                                                                          |      5|
|6628  |    mul_13ns_12ns_24_1_1_U297                                           |myhls_mul_13ns_12ns_24_1_1_373                                                                                          |      5|
|6629  |    mul_13ns_12ns_24_1_1_U304                                           |myhls_mul_13ns_12ns_24_1_1_374                                                                                          |      5|
|6630  |    mul_13ns_12ns_24_1_1_U307                                           |myhls_mul_13ns_12ns_24_1_1_375                                                                                          |      5|
|6631  |    mul_13ns_12ns_24_1_1_U339                                           |myhls_mul_13ns_12ns_24_1_1_376                                                                                          |      5|
|6632  |    mul_13ns_12ns_24_1_1_U340                                           |myhls_mul_13ns_12ns_24_1_1_377                                                                                          |      5|
|6633  |    mul_13ns_13ns_25_1_1_U149                                           |myhls_mul_13ns_13ns_25_1_1                                                                                              |      6|
|6634  |    mul_13ns_13ns_25_1_1_U162                                           |myhls_mul_13ns_13ns_25_1_1_378                                                                                          |      6|
|6635  |    mul_13ns_13ns_25_1_1_U175                                           |myhls_mul_13ns_13ns_25_1_1_379                                                                                          |      6|
|6636  |    mul_13ns_13ns_25_1_1_U188                                           |myhls_mul_13ns_13ns_25_1_1_380                                                                                          |      6|
|6637  |    mul_13ns_13ns_25_1_1_U281                                           |myhls_mul_13ns_13ns_25_1_1_381                                                                                          |      6|
|6638  |    mul_13ns_13ns_25_1_1_U291                                           |myhls_mul_13ns_13ns_25_1_1_382                                                                                          |      6|
|6639  |    mul_13ns_13ns_25_1_1_U301                                           |myhls_mul_13ns_13ns_25_1_1_383                                                                                          |      6|
|6640  |    mul_13ns_13ns_25_1_1_U338                                           |myhls_mul_13ns_13ns_25_1_1_384                                                                                          |      7|
|6641  |    mul_13ns_13s_26_1_1_U150                                            |myhls_mul_13ns_13s_26_1_1                                                                                               |     12|
|6642  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__68   |      8|
|6643  |    mul_13ns_13s_26_1_1_U151                                            |myhls_mul_13ns_13s_26_1_1_385                                                                                           |     12|
|6644  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__14   |      8|
|6645  |    mul_13ns_13s_26_1_1_U152                                            |myhls_mul_13ns_13s_26_1_1_386                                                                                           |     12|
|6646  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__35   |      8|
|6647  |    mul_13ns_13s_26_1_1_U154                                            |myhls_mul_13ns_13s_26_1_1_387                                                                                           |     12|
|6648  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__87   |      8|
|6649  |    mul_13ns_13s_26_1_1_U155                                            |myhls_mul_13ns_13s_26_1_1_388                                                                                           |     12|
|6650  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__63   |      8|
|6651  |    mul_13ns_13s_26_1_1_U156                                            |myhls_mul_13ns_13s_26_1_1_389                                                                                           |      5|
|6652  |    mul_13ns_13s_26_1_1_U158                                            |myhls_mul_13ns_13s_26_1_1_390                                                                                           |     12|
|6653  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__58   |      8|
|6654  |    mul_13ns_13s_26_1_1_U159                                            |myhls_mul_13ns_13s_26_1_1_391                                                                                           |     12|
|6655  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__38   |      8|
|6656  |    mul_13ns_13s_26_1_1_U160                                            |myhls_mul_13ns_13s_26_1_1_392                                                                                           |     12|
|6657  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__50   |      8|
|6658  |    mul_13ns_13s_26_1_1_U163                                            |myhls_mul_13ns_13s_26_1_1_393                                                                                           |     12|
|6659  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__55   |      8|
|6660  |    mul_13ns_13s_26_1_1_U164                                            |myhls_mul_13ns_13s_26_1_1_394                                                                                           |      5|
|6661  |    mul_13ns_13s_26_1_1_U167                                            |myhls_mul_13ns_13s_26_1_1_395                                                                                           |     12|
|6662  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__21   |      8|
|6663  |    mul_13ns_13s_26_1_1_U168                                            |myhls_mul_13ns_13s_26_1_1_396                                                                                           |     12|
|6664  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__27   |      8|
|6665  |    mul_13ns_13s_26_1_1_U171                                            |myhls_mul_13ns_13s_26_1_1_397                                                                                           |     12|
|6666  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__76   |      8|
|6667  |    mul_13ns_13s_26_1_1_U172                                            |myhls_mul_13ns_13s_26_1_1_398                                                                                           |     12|
|6668  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__52   |      8|
|6669  |    mul_13ns_13s_26_1_1_U176                                            |myhls_mul_13ns_13s_26_1_1_399                                                                                           |     12|
|6670  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__90   |      8|
|6671  |    mul_13ns_13s_26_1_1_U180                                            |myhls_mul_13ns_13s_26_1_1_400                                                                                           |     12|
|6672  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__1    |      8|
|6673  |    mul_13ns_13s_26_1_1_U184                                            |myhls_mul_13ns_13s_26_1_1_401                                                                                           |     12|
|6674  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__85   |      8|
|6675  |    mul_13ns_13s_26_1_1_U245                                            |myhls_mul_13ns_13s_26_1_1_402                                                                                           |     12|
|6676  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__44   |      8|
|6677  |    mul_13ns_13s_26_1_1_U246                                            |myhls_mul_13ns_13s_26_1_1_403                                                                                           |     12|
|6678  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__18   |      8|
|6679  |    mul_13ns_13s_26_1_1_U247                                            |myhls_mul_13ns_13s_26_1_1_404                                                                                           |     12|
|6680  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__48   |      8|
|6681  |    mul_13ns_13s_26_1_1_U248                                            |myhls_mul_13ns_13s_26_1_1_405                                                                                           |     12|
|6682  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__93   |      8|
|6683  |    mul_13ns_13s_26_1_1_U249                                            |myhls_mul_13ns_13s_26_1_1_406                                                                                           |     13|
|6684  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__9    |      8|
|6685  |    mul_13ns_13s_26_1_1_U250                                            |myhls_mul_13ns_13s_26_1_1_407                                                                                           |      5|
|6686  |    mul_13ns_13s_26_1_1_U251                                            |myhls_mul_13ns_13s_26_1_1_408                                                                                           |     12|
|6687  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__36   |      8|
|6688  |    mul_13ns_13s_26_1_1_U252                                            |myhls_mul_13ns_13s_26_1_1_409                                                                                           |     12|
|6689  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__5    |      8|
|6690  |    mul_13ns_13s_26_1_1_U253                                            |myhls_mul_13ns_13s_26_1_1_410                                                                                           |     13|
|6691  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__71   |      8|
|6692  |    mul_13ns_13s_26_1_1_U254                                            |myhls_mul_13ns_13s_26_1_1_411                                                                                           |     13|
|6693  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__51   |      8|
|6694  |    mul_13ns_13s_26_1_1_U255                                            |myhls_mul_13ns_13s_26_1_1_412                                                                                           |      5|
|6695  |    mul_13ns_13s_26_1_1_U256                                            |myhls_mul_13ns_13s_26_1_1_413                                                                                           |      5|
|6696  |    mul_13ns_13s_26_1_1_U257                                            |myhls_mul_13ns_13s_26_1_1_414                                                                                           |     12|
|6697  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__25   |      8|
|6698  |    mul_13ns_13s_26_1_1_U258                                            |myhls_mul_13ns_13s_26_1_1_415                                                                                           |     12|
|6699  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__77   |      8|
|6700  |    mul_13ns_13s_26_1_1_U259                                            |myhls_mul_13ns_13s_26_1_1_416                                                                                           |     13|
|6701  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__4    |      8|
|6702  |    mul_13ns_13s_26_1_1_U260                                            |myhls_mul_13ns_13s_26_1_1_417                                                                                           |     12|
|6703  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__39   |      8|
|6704  |    mul_13ns_13s_26_1_1_U261                                            |myhls_mul_13ns_13s_26_1_1_418                                                                                           |      5|
|6705  |    mul_13ns_13s_26_1_1_U262                                            |myhls_mul_13ns_13s_26_1_1_419                                                                                           |     13|
|6706  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel       |      8|
|6707  |    mul_13ns_13s_26_1_1_U263                                            |myhls_mul_13ns_13s_26_1_1_420                                                                                           |      5|
|6708  |    mul_13ns_13s_26_1_1_U264                                            |myhls_mul_13ns_13s_26_1_1_421                                                                                           |      5|
|6709  |    mul_13ns_13s_26_1_1_U265                                            |myhls_mul_13ns_13s_26_1_1_422                                                                                           |      5|
|6710  |    mul_13ns_13s_26_1_1_U266                                            |myhls_mul_13ns_13s_26_1_1_423                                                                                           |     12|
|6711  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__72   |      8|
|6712  |    mul_13ns_13s_26_1_1_U267                                            |myhls_mul_13ns_13s_26_1_1_424                                                                                           |     12|
|6713  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__59   |      8|
|6714  |    mul_13ns_13s_26_1_1_U268                                            |myhls_mul_13ns_13s_26_1_1_425                                                                                           |     12|
|6715  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__3    |      8|
|6716  |    mul_13ns_13s_26_1_1_U269                                            |myhls_mul_13ns_13s_26_1_1_426                                                                                           |     12|
|6717  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__40   |      8|
|6718  |    mul_13ns_13s_26_1_1_U270                                            |myhls_mul_13ns_13s_26_1_1_427                                                                                           |     12|
|6719  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__92   |      8|
|6720  |    mul_13ns_13s_26_1_1_U271                                            |myhls_mul_13ns_13s_26_1_1_428                                                                                           |     13|
|6721  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__12   |      8|
|6722  |    mul_13ns_13s_26_1_1_U272                                            |myhls_mul_13ns_13s_26_1_1_429                                                                                           |     12|
|6723  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__45   |      8|
|6724  |    mul_13ns_13s_26_1_1_U273                                            |myhls_mul_13ns_13s_26_1_1_430                                                                                           |     12|
|6725  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__67   |      8|
|6726  |    mul_13ns_13s_26_1_1_U274                                            |myhls_mul_13ns_13s_26_1_1_431                                                                                           |     12|
|6727  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__46   |      8|
|6728  |    mul_13ns_13s_26_1_1_U275                                            |myhls_mul_13ns_13s_26_1_1_432                                                                                           |     12|
|6729  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__79   |      8|
|6730  |    mul_13ns_13s_26_1_1_U276                                            |myhls_mul_13ns_13s_26_1_1_433                                                                                           |     12|
|6731  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__64   |      8|
|6732  |    mul_13ns_13s_26_1_1_U277                                            |myhls_mul_13ns_13s_26_1_1_434                                                                                           |      5|
|6733  |    mul_13ns_13s_26_1_1_U278                                            |myhls_mul_13ns_13s_26_1_1_435                                                                                           |     12|
|6734  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__7    |      8|
|6735  |    mul_13ns_13s_26_1_1_U279                                            |myhls_mul_13ns_13s_26_1_1_436                                                                                           |     12|
|6736  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__43   |      8|
|6737  |    mul_13ns_13s_26_1_1_U280                                            |myhls_mul_13ns_13s_26_1_1_437                                                                                           |      5|
|6738  |    mul_13ns_13s_26_1_1_U282                                            |myhls_mul_13ns_13s_26_1_1_438                                                                                           |      5|
|6739  |    mul_13ns_13s_26_1_1_U283                                            |myhls_mul_13ns_13s_26_1_1_439                                                                                           |     12|
|6740  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__15   |      8|
|6741  |    mul_13ns_13s_26_1_1_U285                                            |myhls_mul_13ns_13s_26_1_1_440                                                                                           |     12|
|6742  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__91   |      8|
|6743  |    mul_13ns_13s_26_1_1_U286                                            |myhls_mul_13ns_13s_26_1_1_441                                                                                           |      5|
|6744  |    mul_13ns_13s_26_1_1_U288                                            |myhls_mul_13ns_13s_26_1_1_442                                                                                           |     12|
|6745  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__23   |      8|
|6746  |    mul_13ns_13s_26_1_1_U289                                            |myhls_mul_13ns_13s_26_1_1_443                                                                                           |     12|
|6747  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__88   |      8|
|6748  |    mul_13ns_13s_26_1_1_U292                                            |myhls_mul_13ns_13s_26_1_1_444                                                                                           |      5|
|6749  |    mul_13ns_13s_26_1_1_U295                                            |myhls_mul_13ns_13s_26_1_1_445                                                                                           |      5|
|6750  |    mul_13ns_13s_26_1_1_U298                                            |myhls_mul_13ns_13s_26_1_1_446                                                                                           |     12|
|6751  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__47   |      8|
|6752  |    mul_13ns_13s_26_1_1_U317                                            |myhls_mul_13ns_13s_26_1_1_447                                                                                           |     13|
|6753  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__74   |      8|
|6754  |    mul_13ns_13s_26_1_1_U318                                            |myhls_mul_13ns_13s_26_1_1_448                                                                                           |      5|
|6755  |    mul_13ns_13s_26_1_1_U319                                            |myhls_mul_13ns_13s_26_1_1_449                                                                                           |      5|
|6756  |    mul_13ns_13s_26_1_1_U320                                            |myhls_mul_13ns_13s_26_1_1_450                                                                                           |      5|
|6757  |    mul_13ns_13s_26_1_1_U321                                            |myhls_mul_13ns_13s_26_1_1_451                                                                                           |     12|
|6758  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__11   |      8|
|6759  |    mul_13ns_13s_26_1_1_U322                                            |myhls_mul_13ns_13s_26_1_1_452                                                                                           |      5|
|6760  |    mul_13ns_13s_26_1_1_U323                                            |myhls_mul_13ns_13s_26_1_1_453                                                                                           |      5|
|6761  |    mul_13ns_13s_26_1_1_U324                                            |myhls_mul_13ns_13s_26_1_1_454                                                                                           |      5|
|6762  |    mul_13ns_13s_26_1_1_U325                                            |myhls_mul_13ns_13s_26_1_1_455                                                                                           |      5|
|6763  |    mul_13ns_13s_26_1_1_U326                                            |myhls_mul_13ns_13s_26_1_1_456                                                                                           |      5|
|6764  |    mul_13ns_13s_26_1_1_U327                                            |myhls_mul_13ns_13s_26_1_1_457                                                                                           |      5|
|6765  |    mul_13ns_13s_26_1_1_U328                                            |myhls_mul_13ns_13s_26_1_1_458                                                                                           |      5|
|6766  |    mul_13ns_13s_26_1_1_U329                                            |myhls_mul_13ns_13s_26_1_1_459                                                                                           |     12|
|6767  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__29   |      8|
|6768  |    mul_13ns_13s_26_1_1_U330                                            |myhls_mul_13ns_13s_26_1_1_460                                                                                           |     12|
|6769  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__94   |      8|
|6770  |    mul_13ns_13s_26_1_1_U331                                            |myhls_mul_13ns_13s_26_1_1_461                                                                                           |     12|
|6771  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__57   |      8|
|6772  |    mul_13ns_13s_26_1_1_U332                                            |myhls_mul_13ns_13s_26_1_1_462                                                                                           |      5|
|6773  |    mul_13ns_13s_26_1_1_U333                                            |myhls_mul_13ns_13s_26_1_1_463                                                                                           |      5|
|6774  |    mul_13ns_13s_26_1_1_U334                                            |myhls_mul_13ns_13s_26_1_1_464                                                                                           |      5|
|6775  |    mul_13ns_13s_26_1_1_U335                                            |myhls_mul_13ns_13s_26_1_1_465                                                                                           |      5|
|6776  |    mul_13ns_13s_26_1_1_U336                                            |myhls_mul_13ns_13s_26_1_1_466                                                                                           |     13|
|6777  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__81   |      8|
|6778  |    mul_13ns_13s_26_1_1_U337                                            |myhls_mul_13ns_13s_26_1_1_467                                                                                           |      5|
|6779  |    mul_13s_13ns_26_1_1_U161                                            |myhls_mul_13s_13ns_26_1_1                                                                                               |     12|
|6780  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__13   |      8|
|6781  |    mul_13s_13ns_26_1_1_U165                                            |myhls_mul_13s_13ns_26_1_1_468                                                                                           |     12|
|6782  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__62   |      8|
|6783  |    mul_13s_13ns_26_1_1_U169                                            |myhls_mul_13s_13ns_26_1_1_469                                                                                           |     12|
|6784  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__80   |      8|
|6785  |    mul_13s_13ns_26_1_1_U173                                            |myhls_mul_13s_13ns_26_1_1_470                                                                                           |      5|
|6786  |    mul_13s_13ns_26_1_1_U174                                            |myhls_mul_13s_13ns_26_1_1_471                                                                                           |      5|
|6787  |    mul_13s_13ns_26_1_1_U177                                            |myhls_mul_13s_13ns_26_1_1_472                                                                                           |     12|
|6788  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__53   |      8|
|6789  |    mul_13s_13ns_26_1_1_U178                                            |myhls_mul_13s_13ns_26_1_1_473                                                                                           |     12|
|6790  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__20   |      8|
|6791  |    mul_13s_13ns_26_1_1_U181                                            |myhls_mul_13s_13ns_26_1_1_474                                                                                           |     12|
|6792  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__60   |      8|
|6793  |    mul_13s_13ns_26_1_1_U182                                            |myhls_mul_13s_13ns_26_1_1_475                                                                                           |     12|
|6794  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__24   |      8|
|6795  |    mul_13s_13ns_26_1_1_U185                                            |myhls_mul_13s_13ns_26_1_1_476                                                                                           |     12|
|6796  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__34   |      8|
|6797  |    mul_13s_13ns_26_1_1_U186                                            |myhls_mul_13s_13ns_26_1_1_477                                                                                           |     12|
|6798  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__49   |      8|
|6799  |    mul_13s_13ns_26_1_1_U187                                            |myhls_mul_13s_13ns_26_1_1_478                                                                                           |     12|
|6800  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__31   |      8|
|6801  |    mul_13s_13ns_26_1_1_U189                                            |myhls_mul_13s_13ns_26_1_1_479                                                                                           |     12|
|6802  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__84   |      8|
|6803  |    mul_13s_13ns_26_1_1_U190                                            |myhls_mul_13s_13ns_26_1_1_480                                                                                           |     12|
|6804  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__78   |      8|
|6805  |    mul_13s_13ns_26_1_1_U191                                            |myhls_mul_13s_13ns_26_1_1_481                                                                                           |      5|
|6806  |    mul_13s_13ns_26_1_1_U193                                            |myhls_mul_13s_13ns_26_1_1_482                                                                                           |     12|
|6807  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__6    |      8|
|6808  |    mul_13s_13ns_26_1_1_U194                                            |myhls_mul_13s_13ns_26_1_1_483                                                                                           |     12|
|6809  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__41   |      8|
|6810  |    mul_13s_13ns_26_1_1_U195                                            |myhls_mul_13s_13ns_26_1_1_484                                                                                           |     12|
|6811  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__89   |      8|
|6812  |    mul_13s_13ns_26_1_1_U197                                            |myhls_mul_13s_13ns_26_1_1_485                                                                                           |      5|
|6813  |    mul_13s_13ns_26_1_1_U198                                            |myhls_mul_13s_13ns_26_1_1_486                                                                                           |     12|
|6814  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__10   |      8|
|6815  |    mul_13s_13ns_26_1_1_U199                                            |myhls_mul_13s_13ns_26_1_1_487                                                                                           |     13|
|6816  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__73   |      8|
|6817  |    mul_13s_13ns_26_1_1_U200                                            |myhls_mul_13s_13ns_26_1_1_488                                                                                           |      5|
|6818  |    mul_13s_13ns_26_1_1_U201                                            |myhls_mul_13s_13ns_26_1_1_489                                                                                           |     12|
|6819  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__37   |      8|
|6820  |    mul_13s_13ns_26_1_1_U202                                            |myhls_mul_13s_13ns_26_1_1_490                                                                                           |     12|
|6821  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__16   |      8|
|6822  |    mul_13s_13ns_26_1_1_U203                                            |myhls_mul_13s_13ns_26_1_1_491                                                                                           |      5|
|6823  |    mul_13s_13ns_26_1_1_U204                                            |myhls_mul_13s_13ns_26_1_1_492                                                                                           |      5|
|6824  |    mul_13s_13ns_26_1_1_U205                                            |myhls_mul_13s_13ns_26_1_1_493                                                                                           |      5|
|6825  |    mul_13s_13ns_26_1_1_U206                                            |myhls_mul_13s_13ns_26_1_1_494                                                                                           |      5|
|6826  |    mul_13s_13ns_26_1_1_U207                                            |myhls_mul_13s_13ns_26_1_1_495                                                                                           |     12|
|6827  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__32   |      8|
|6828  |    mul_13s_13ns_26_1_1_U208                                            |myhls_mul_13s_13ns_26_1_1_496                                                                                           |     12|
|6829  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__19   |      8|
|6830  |    mul_13s_13ns_26_1_1_U209                                            |myhls_mul_13s_13ns_26_1_1_497                                                                                           |      5|
|6831  |    mul_13s_13ns_26_1_1_U210                                            |myhls_mul_13s_13ns_26_1_1_498                                                                                           |      5|
|6832  |    mul_13s_13ns_26_1_1_U211                                            |myhls_mul_13s_13ns_26_1_1_499                                                                                           |      5|
|6833  |    mul_13s_13ns_26_1_1_U212                                            |myhls_mul_13s_13ns_26_1_1_500                                                                                           |      5|
|6834  |    mul_13s_13ns_26_1_1_U213                                            |myhls_mul_13s_13ns_26_1_1_501                                                                                           |      5|
|6835  |    mul_13s_13ns_26_1_1_U214                                            |myhls_mul_13s_13ns_26_1_1_502                                                                                           |      5|
|6836  |    mul_13s_13ns_26_1_1_U215                                            |myhls_mul_13s_13ns_26_1_1_503                                                                                           |      5|
|6837  |    mul_13s_13ns_26_1_1_U216                                            |myhls_mul_13s_13ns_26_1_1_504                                                                                           |      5|
|6838  |    mul_13s_13ns_26_1_1_U217                                            |myhls_mul_13s_13ns_26_1_1_505                                                                                           |      5|
|6839  |    mul_13s_13ns_26_1_1_U218                                            |myhls_mul_13s_13ns_26_1_1_506                                                                                           |      5|
|6840  |    mul_13s_13ns_26_1_1_U219                                            |myhls_mul_13s_13ns_26_1_1_507                                                                                           |      5|
|6841  |    mul_13s_13ns_26_1_1_U220                                            |myhls_mul_13s_13ns_26_1_1_508                                                                                           |      5|
|6842  |    mul_13s_13ns_26_1_1_U221                                            |myhls_mul_13s_13ns_26_1_1_509                                                                                           |     12|
|6843  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__42   |      8|
|6844  |    mul_13s_13ns_26_1_1_U222                                            |myhls_mul_13s_13ns_26_1_1_510                                                                                           |     12|
|6845  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__70   |      8|
|6846  |    mul_13s_13ns_26_1_1_U223                                            |myhls_mul_13s_13ns_26_1_1_511                                                                                           |     12|
|6847  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__33   |      8|
|6848  |    mul_13s_13ns_26_1_1_U224                                            |myhls_mul_13s_13ns_26_1_1_512                                                                                           |      5|
|6849  |    mul_13s_13ns_26_1_1_U225                                            |myhls_mul_13s_13ns_26_1_1_513                                                                                           |     12|
|6850  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__54   |      8|
|6851  |    mul_13s_13ns_26_1_1_U226                                            |myhls_mul_13s_13ns_26_1_1_514                                                                                           |     12|
|6852  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__30   |      8|
|6853  |    mul_13s_13ns_26_1_1_U227                                            |myhls_mul_13s_13ns_26_1_1_515                                                                                           |      5|
|6854  |    mul_13s_13ns_26_1_1_U228                                            |myhls_mul_13s_13ns_26_1_1_516                                                                                           |      5|
|6855  |    mul_13s_13ns_26_1_1_U229                                            |myhls_mul_13s_13ns_26_1_1_517                                                                                           |     12|
|6856  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__26   |      8|
|6857  |    mul_13s_13ns_26_1_1_U230                                            |myhls_mul_13s_13ns_26_1_1_518                                                                                           |     12|
|6858  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__56   |      8|
|6859  |    mul_13s_13ns_26_1_1_U231                                            |myhls_mul_13s_13ns_26_1_1_519                                                                                           |     12|
|6860  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__86   |      8|
|6861  |    mul_13s_13ns_26_1_1_U232                                            |myhls_mul_13s_13ns_26_1_1_520                                                                                           |     12|
|6862  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__28   |      8|
|6863  |    mul_13s_13ns_26_1_1_U233                                            |myhls_mul_13s_13ns_26_1_1_521                                                                                           |     12|
|6864  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__17   |      8|
|6865  |    mul_13s_13ns_26_1_1_U234                                            |myhls_mul_13s_13ns_26_1_1_522                                                                                           |      5|
|6866  |    mul_13s_13ns_26_1_1_U235                                            |myhls_mul_13s_13ns_26_1_1_523                                                                                           |     12|
|6867  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__22   |      8|
|6868  |    mul_13s_13ns_26_1_1_U236                                            |myhls_mul_13s_13ns_26_1_1_524                                                                                           |     12|
|6869  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__69   |      8|
|6870  |    mul_13s_13ns_26_1_1_U237                                            |myhls_mul_13s_13ns_26_1_1_525                                                                                           |      5|
|6871  |    mul_13s_13ns_26_1_1_U238                                            |myhls_mul_13s_13ns_26_1_1_526                                                                                           |      5|
|6872  |    mul_13s_13ns_26_1_1_U239                                            |myhls_mul_13s_13ns_26_1_1_527                                                                                           |      5|
|6873  |    mul_13s_13ns_26_1_1_U240                                            |myhls_mul_13s_13ns_26_1_1_528                                                                                           |      5|
|6874  |    mul_13s_13ns_26_1_1_U241                                            |myhls_mul_13s_13ns_26_1_1_529                                                                                           |     12|
|6875  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__8    |      8|
|6876  |    mul_13s_13ns_26_1_1_U242                                            |myhls_mul_13s_13ns_26_1_1_530                                                                                           |     12|
|6877  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__83   |      8|
|6878  |    mul_13s_13ns_26_1_1_U243                                            |myhls_mul_13s_13ns_26_1_1_531                                                                                           |     12|
|6879  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__75   |      8|
|6880  |    mul_13s_13ns_26_1_1_U244                                            |myhls_mul_13s_13ns_26_1_1_532                                                                                           |      5|
|6881  |    mul_13s_13ns_26_1_1_U290                                            |myhls_mul_13s_13ns_26_1_1_533                                                                                           |      5|
|6882  |    mul_13s_13ns_26_1_1_U293                                            |myhls_mul_13s_13ns_26_1_1_534                                                                                           |      5|
|6883  |    mul_13s_13ns_26_1_1_U296                                            |myhls_mul_13s_13ns_26_1_1_535                                                                                           |     12|
|6884  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__2    |      8|
|6885  |    mul_13s_13ns_26_1_1_U299                                            |myhls_mul_13s_13ns_26_1_1_536                                                                                           |      5|
|6886  |    mul_13s_13ns_26_1_1_U300                                            |myhls_mul_13s_13ns_26_1_1_537                                                                                           |      5|
|6887  |    mul_13s_13ns_26_1_1_U302                                            |myhls_mul_13s_13ns_26_1_1_538                                                                                           |     12|
|6888  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__82   |      8|
|6889  |    mul_13s_13ns_26_1_1_U303                                            |myhls_mul_13s_13ns_26_1_1_539                                                                                           |      5|
|6890  |    mul_13s_13ns_26_1_1_U305                                            |myhls_mul_13s_13ns_26_1_1_540                                                                                           |      5|
|6891  |    mul_13s_13ns_26_1_1_U306                                            |myhls_mul_13s_13ns_26_1_1_541                                                                                           |      5|
|6892  |    mul_13s_13ns_26_1_1_U308                                            |myhls_mul_13s_13ns_26_1_1_542                                                                                           |      5|
|6893  |    mul_13s_13ns_26_1_1_U309                                            |myhls_mul_13s_13ns_26_1_1_543                                                                                           |      5|
|6894  |    mul_13s_13ns_26_1_1_U310                                            |myhls_mul_13s_13ns_26_1_1_544                                                                                           |      6|
|6895  |    mul_13s_13ns_26_1_1_U311                                            |myhls_mul_13s_13ns_26_1_1_545                                                                                           |      5|
|6896  |    mul_13s_13ns_26_1_1_U312                                            |myhls_mul_13s_13ns_26_1_1_546                                                                                           |     12|
|6897  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__65   |      8|
|6898  |    mul_13s_13ns_26_1_1_U313                                            |myhls_mul_13s_13ns_26_1_1_547                                                                                           |      5|
|6899  |    mul_13s_13ns_26_1_1_U314                                            |myhls_mul_13s_13ns_26_1_1_548                                                                                           |     12|
|6900  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__66   |      8|
|6901  |    mul_13s_13ns_26_1_1_U315                                            |myhls_mul_13s_13ns_26_1_1_549                                                                                           |     12|
|6902  |      tmp_product                                                       |\sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/mul_13ns_13s_26_1_1_U262/tmp_product_funnel__61   |      8|
|6903  |    mul_13s_13ns_26_1_1_U316                                            |myhls_mul_13s_13ns_26_1_1_550                                                                                           |      5|
|6904  |    w6_U                                                                |myhls_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_s_w6_ROM_AUcud                                  |   2485|
|6905  |  sparse_flatten_ap_ufixed_16_6_4_0_0_ap_uint_10_6_6_3_8_U0             |myhls_sparse_flatten_ap_ufixed_16_6_4_0_0_ap_uint_10_6_6_3_8_s                                                          |  12506|
|6906  |    flow_control_loop_pipe_U                                            |myhls_flow_control_loop_pipe                                                                                            |   4639|
|6907  |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_48_48_1_8_10_U0    |myhls_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_48_48_1_8_10                                                   | 190509|
|6908  |    mux_2304_12_6_1_1_U5                                                |myhls_mux_2304_12_6_1_1                                                                                                 |     18|
|6909  |    mux_2304_12_6_1_1_U6                                                |myhls_mux_2304_12_6_1_1_362                                                                                             |     85|
|6910  |  sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_1_4_U0 |myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_1_4_s                                              |   2562|
|6911  |  sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_U0 |myhls_sparse_pooling_avg_ap_ufixed_ap_ufixed_16_6_4_0_0_ap_uint_10_8_3_2_s                                              |   7605|
|6912  |  sparse_relu_ap_ufixed_16_6_4_0_0_ap_ufixed_16_6_4_0_0_8_1_U0          |myhls_sparse_relu_ap_ufixed_16_6_4_0_0_ap_ufixed_16_6_4_0_0_8_1_s                                                       |    241|
|6913  |  sparse_relu_ap_ufixed_16_6_4_0_0_ap_ufixed_16_6_4_0_0_8_3_U0          |myhls_sparse_relu_ap_ufixed_16_6_4_0_0_ap_ufixed_16_6_4_0_0_8_3_s                                                       |    410|
+------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:49 ; elapsed = 00:11:06 . Memory (MB): peak = 6143.262 ; gain = 3686.621 ; free physical = 543055 ; free virtual = 633597
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 890 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:52 ; elapsed = 00:11:08 . Memory (MB): peak = 6147.172 ; gain = 3690.531 ; free physical = 557355 ; free virtual = 647897
Synthesis Optimization Complete : Time (s): cpu = 00:10:52 ; elapsed = 00:11:08 . Memory (MB): peak = 6147.172 ; gain = 3690.531 ; free physical = 557402 ; free virtual = 647893
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6333.496 ; gain = 0.000 ; free physical = 557297 ; free virtual = 647828
INFO: [Netlist 29-17] Analyzing 59484 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 31 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q1_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q3_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q5_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q7_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q9_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q10_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q14_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q15_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q21_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q22_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q24_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q25_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q28_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q29_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q30_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q32_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q33_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q34_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q37_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q38_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q39_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q40_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q41_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q43_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q44_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q47_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q48_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q51_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q58_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q59_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q63_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q65_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q66_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q67_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q68_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q69_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q70_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q71_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q73_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q74_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q75_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q76_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q77_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q78_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q81_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q82_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_8_1_3_5_U0/w6_U/q83_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 7656.426 ; gain = 0.000 ; free physical = 552396 ; free virtual = 643063
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40118 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3249 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 36868 instances

Synth Design complete | Checksum: 32219c33
INFO: [Common 17-83] Releasing license: Synthesis
591 Infos, 268 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:35 ; elapsed = 00:13:49 . Memory (MB): peak = 7656.426 ; gain = 5224.016 ; free physical = 527027 ; free virtual = 617694
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 19782.345; main = 6893.223; forked = 14544.782
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 24839.957; main = 7656.430; forked = 18696.691
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 7720.457 ; gain = 64.031 ; free physical = 555785 ; free virtual = 646575

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f93f5014

Time (s): cpu = 00:07:21 ; elapsed = 00:01:21 . Memory (MB): peak = 9037.051 ; gain = 1316.594 ; free physical = 553741 ; free virtual = 645088

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 167 inverters resulting in an inversion of 562 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1823faa22

Time (s): cpu = 00:01:28 ; elapsed = 00:00:39 . Memory (MB): peak = 9037.051 ; gain = 0.000 ; free physical = 542485 ; free virtual = 633840
INFO: [Opt 31-389] Phase Retarget created 199 cells and removed 402 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 10 inverter(s) to 90 load pin(s).
Phase 2 Constant propagation | Checksum: 16122ecee

Time (s): cpu = 00:01:35 ; elapsed = 00:00:46 . Memory (MB): peak = 9037.051 ; gain = 0.000 ; free physical = 518717 ; free virtual = 610072
INFO: [Opt 31-389] Phase Constant propagation created 2058 cells and removed 3566 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 199e2e021

Time (s): cpu = 00:01:54 ; elapsed = 00:01:05 . Memory (MB): peak = 9037.051 ; gain = 0.000 ; free physical = 540856 ; free virtual = 632212
INFO: [Opt 31-389] Phase Sweep created 12 cells and removed 129 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: faa38407

Time (s): cpu = 00:02:27 ; elapsed = 00:01:35 . Memory (MB): peak = 9037.051 ; gain = 0.000 ; free physical = 553771 ; free virtual = 645127
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 1 pins
Phase 5 Post Processing Netlist | Checksum: 19a2e34c6

Time (s): cpu = 00:02:34 ; elapsed = 00:01:42 . Memory (MB): peak = 9037.051 ; gain = 0.000 ; free physical = 548212 ; free virtual = 639567
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             199  |             402  |                                              0  |
|  Constant propagation         |            2058  |            3566  |                                              0  |
|  Sweep                        |              12  |             129  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 4881889f

Time (s): cpu = 00:02:35 ; elapsed = 00:01:43 . Memory (MB): peak = 9037.051 ; gain = 0.000 ; free physical = 536923 ; free virtual = 628278

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the PCB design user guide for limit values.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 96
Ending PowerOpt Patch Enables Task | Checksum: 4881889f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 12365.820 ; gain = 0.000 ; free physical = 537463 ; free virtual = 629075
Ending Power Optimization Task | Checksum: 4881889f

Time (s): cpu = 00:11:13 ; elapsed = 00:03:01 . Memory (MB): peak = 12365.820 ; gain = 3328.770 ; free physical = 537445 ; free virtual = 629057

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 4881889f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 12365.820 ; gain = 0.000 ; free physical = 537444 ; free virtual = 629056

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.2 . Memory (MB): peak = 12365.820 ; gain = 0.000 ; free physical = 537440 ; free virtual = 629052
Ending Netlist Obfuscation Task | Checksum: 4881889f

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 12365.820 ; gain = 0.000 ; free physical = 537439 ; free virtual = 629051
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:21:26 ; elapsed = 00:06:19 . Memory (MB): peak = 12365.820 ; gain = 4709.395 ; free physical = 537439 ; free virtual = 629050
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Fri Jul 25 05:08:42 2025...
