// Seed: 1715306256
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output wand id_2,
    output wire id_3
);
  time id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri id_3,
    input tri id_4,
    output supply0 id_5,
    output wor id_6,
    input tri0 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input wor id_10,
    input uwire id_11,
    input tri1 id_12,
    output tri id_13,
    output wor id_14,
    input tri1 id_15
);
  assign id_6 = !id_9;
  wire id_17;
  module_0(
      id_0, id_11, id_13, id_5
  );
endmodule
