read -sv run_verilog_mid/adder_32b_20_56_807f2e5471f4147d64e20ae0864ae777.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_20_56_807f2e5471f4147d64e20ae0864ae777_yosys.v
