# Raw Retriever Results for CVE-2024-44067

# Raw Retriever Results for CVE-2024-44067
## Query
The T-Head XuanTie C910 CPU in the TH1520 SoC and the T-Head XuanTie C920 CPU in the SOPHON SG2042 have instructions that allow unprivileged attackers to write to arbitrary physical memory locations, aka GhostWrite.

## Keyphrases
No keyphrases provided.

## Score Statistics
| Retriever | Min | Max | Mean | Median | Count |
|-----------|-----|-----|------|--------|-------|
| Dense | 0.4919 | 0.5713 | 0.5117 | 0.5011 | 20 |
| Sparse | 52.3536 | 56.8708 | 54.2891 | 53.8366 | 10 |
| Graph | 1.6718 | 2.2100 | 1.9667 | 2.0400 | 20 |

## Graph Retriever Results (20)
| # | CWE ID | Name | Abstraction | Score | Mapping Usage |
|---|--------|------|-------------|-------|---------------|
| 1 | 1257 | Improper Access Control Applied to Mirrored or Aliased Memory Regions | base | 2.2100 | Allowed |
| 2 | 128 | Wrap-around Error | base | 2.2100 | Allowed |
| 3 | 1339 | Insufficient Precision or Accuracy of a Real Number | base | 2.2100 | Allowed |
| 4 | 190 | Integer Overflow or Wraparound | base | 2.2100 | Allowed |
| 5 | 193 | Off-by-one Error | base | 2.2100 | Allowed |
| 6 | 839 | Numeric Range Comparison Without Minimum Check | base | 2.2100 | Allowed |
| 7 | 843 | Access of Resource Using Incompatible Type ('Type Confusion') | base | 2.2100 | Allowed |
| 8 | 385 | Covert Timing Channel | base | 2.2100 | Allowed |
| 9 | 208 | Observable Timing Discrepancy | base | 2.1190 | Allowed |
| 10 | 129 | Improper Validation of Array Index | variant | 2.0400 | Allowed |
| 11 | 195 | Signed to Unsigned Conversion Error | variant | 2.0400 | Allowed |
| 12 | 22 | Improper Limitation of a Pathname to a Restricted Directory ('Path Traversal') | base | 1.7680 | Allowed |
| 13 | 41 | Improper Resolution of Path Equivalence | base | 1.7680 | Allowed |
| 14 | 770 | Allocation of Resources Without Limits or Throttling | base | 1.7680 | Allowed |
| 15 | 617 | Reachable Assertion | base | 1.7680 | Allowed |

## Dense Retriever Results (20)
| # | CWE ID | Name | Abstraction | Score | Original Score | Mapping Usage |
|---|--------|------|-------------|-------|----------------|---------------|
| 1 | 1421 | Exposure of Sensitive Information in Shared Microarchitectural Structures during Transient Execution | Base | 0.5713 | 0.5713 | Allowed |
| 2 | 1252 | CPU Hardware Not Configured to Support Exclusivity of Write and Execute Operations | Base | 0.5619 | 0.5619 | Allowed |
| 3 | 316 | Cleartext Storage of Sensitive Information in Memory | Variant | 0.5391 | 0.5391 | Allowed |
| 4 | 1342 | Information Exposure through Microarchitectural State after Transient Execution | Base | 0.5238 | 0.5238 | Allowed |
| 5 | 1191 | On-Chip Debug and Test Interface With Improper Access Control | Base | 0.5225 | 0.5225 | Allowed |
| 6 | 1256 | Improper Restriction of Software Interfaces to Hardware Features | Base | 0.5184 | 0.5184 | Allowed |
| 7 | 1281 | Sequence of Processor Instructions Leads to Unexpected Behavior | Base | 0.5173 | 0.5173 | Allowed |
| 8 | 1285 | Improper Validation of Specified Index, Position, or Offset in Input | Base | 0.5097 | 0.5097 | Allowed |
| 9 | 1299 | Missing Protection Mechanism for Alternate Hardware Interface | Base | 0.5054 | 0.5054 | Allowed |
| 10 | 1313 | Hardware Allows Activation of Test or Debug Logic at Runtime | Base | 0.5012 | 0.5012 | Allowed |
| 11 | 1260 | Improper Handling of Overlap Between Protected Memory Ranges | Base | 0.5009 | 0.5009 | Allowed |
| 12 | 1423 | Exposure of Sensitive Information caused by Shared Microarchitectural Predictor State that Influences Transient Execution | Base | 0.5004 | 0.5004 | Allowed |
| 13 | 123 | Write-what-where Condition | Base | 0.5003 | 0.5003 | Allowed |
| 14 | 1193 | Power-On of Untrusted Execution Core Before Enabling Fabric Access Control | Base | 0.4991 | 0.4991 | Allowed |
| 15 | 1037 | Processor Optimization Removal or Modification of Security-critical Code | Base | 0.4976 | 0.4976 | Allowed |

## Sparse Retriever Results (10)
| # | CWE ID | Name | Score | Original Score | Mapping Usage |
|---|--------|------|-------|---------------|---------------|
| 1 | 119 | Improper Restriction of Operations within the Bounds of a Memory Buffer | 56.8708 | 56.8708 | Discouraged |
| 2 | 1252 | CPU Hardware Not Configured to Support Exclusivity of Write and Execute Operations | 56.8295 | 56.8295 | Allowed |
| 3 | 208 | Observable Timing Discrepancy | 56.6847 | 56.6847 | Allowed |
| 4 | 407 | Inefficient Algorithmic Complexity | 53.8924 | 53.8924 | Allowed-with-Review |
| 5 | 1323 | Improper Management of Sensitive Trace Data | 53.8756 | 53.8756 | Allowed |
| 6 | 1332 | Improper Handling of Faults that Lead to Instruction Skips | 53.7976 | 53.7976 | Allowed |
| 7 | 345 | Insufficient Verification of Data Authenticity | 52.9945 | 52.9945 | Discouraged |
| 8 | 787 | Out-of-bounds Write | 52.9699 | 52.9699 | Allowed |
| 9 | 1281 | Sequence of Processor Instructions Leads to Unexpected Behavior | 52.6227 | 52.6227 | Allowed |
| 10 | 1256 | Improper Restriction of Software Interfaces to Hardware Features | 52.3536 | 52.3536 | Allowed |
