Date Tue Jan GMT Server Apache Content type text html Content length Last modified Thu Oct GMT Homework Homework Due Nov points Assume that DLX Figure all arithmetic functional units such the integer ALU adder Int multiplier and the Int divider are fully pipelined All functional units are completely independent they not share any the stages All functional units consume their operands the very first stage Argue that there are stages functional unit the latency for that unit producing value and any unit same different consuming the same value however the latency for that unit producing value and store instruction consuming the same value memory data Hint The answer the book Will the same latencies true operands are not consumed the very first stage Explain points Solve problem points Solve problem points Solve problems and Hints For parts and assume the classic pipeline Figure with latencies suggested Assume all possible forwarding For part notice that scoreboarding described the text the MEM stage conspicuously absent Since need follow the text assume that memory accesses are made the cycle for load store addition the effective address calculation any integer operation including loads take only cycles the absence any stalls not track the branch suggested Assume that taken and issue instructions from the next iteration possible For scoreboarding the only forwarding you can assume via the register file you can write read the value the same cycle Thus consistent with given latencies assume that the number stages for MULTD and ADDD convince yourself this point You will need this information figure out the instruction execution status when SGTI reaches stage For part just concentrate the maximum rate you can issue instructions and try get issues per cycle 