\hypertarget{struct_n_v_i_c___type}{\section{N\-V\-I\-C\-\_\-\-Type Struct Reference}
\label{struct_n_v_i_c___type}\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}}
}


Structure type to access the Nested Vectored Interrupt Controller (N\-V\-I\-C).  




{\ttfamily \#include $<$core\-\_\-cm3.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_a49017ceff4cda919c8058e9b192bfa08}{I\-S\-E\-R} \mbox{[}8\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___type_abf174b542f11f026eabdc8a74c93ab6e}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}24\mbox{]}}\label{struct_n_v_i_c___type_abf174b542f11f026eabdc8a74c93ab6e}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_a2cfb5b93103f658e0521d45bde6f84fd}{I\-C\-E\-R} \mbox{[}8\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___type_af3ae867e627035f400558623045ee69c}{uint32\-\_\-t {\bfseries R\-S\-E\-R\-V\-E\-D1} \mbox{[}24\mbox{]}}\label{struct_n_v_i_c___type_af3ae867e627035f400558623045ee69c}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_ab7aef74794b43a7df880e19ed50b6257}{I\-S\-P\-R} \mbox{[}8\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___type_a8e5857c94d765a0855eeec1e6bec1006}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D2} \mbox{[}24\mbox{]}}\label{struct_n_v_i_c___type_a8e5857c94d765a0855eeec1e6bec1006}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_a850acda355b0d6a404feb2be9df69b2d}{I\-C\-P\-R} \mbox{[}8\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___type_a37554ccda2b131e7528232e9150b1c4f}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D3} \mbox{[}24\mbox{]}}\label{struct_n_v_i_c___type_a37554ccda2b131e7528232e9150b1c4f}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_ac86c5bac0af593beb8004ab0ff9097bc}{I\-A\-B\-R} \mbox{[}8\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___type_a8e4a797aa0743ebeba14962c77d2e7ab}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D4} \mbox{[}56\mbox{]}}\label{struct_n_v_i_c___type_a8e4a797aa0743ebeba14962c77d2e7ab}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint8\-\_\-t \hyperlink{struct_n_v_i_c___type_a3ca7b7ff6aa6094772e524887739bf37}{I\-P} \mbox{[}240\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___type_ad0598b9cd851203ff328a9c7c347f1b6}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D5} \mbox{[}644\mbox{]}}\label{struct_n_v_i_c___type_ad0598b9cd851203ff328a9c7c347f1b6}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_a0b0d7f3131da89c659a2580249432749}{S\-T\-I\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (N\-V\-I\-C). 

\subsection{Member Data Documentation}
\hypertarget{struct_n_v_i_c___type_ac86c5bac0af593beb8004ab0ff9097bc}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-A\-B\-R@{I\-A\-B\-R}}
\index{I\-A\-B\-R@{I\-A\-B\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-A\-B\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-I\-A\-B\-R}}\label{struct_n_v_i_c___type_ac86c5bac0af593beb8004ab0ff9097bc}
Offset\-: 0x200 Interrupt Active bit Register

Offset\-: 0x200 (R/\-W) Interrupt Active bit Register \hypertarget{struct_n_v_i_c___type_a2cfb5b93103f658e0521d45bde6f84fd}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-C\-E\-R@{I\-C\-E\-R}}
\index{I\-C\-E\-R@{I\-C\-E\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-C\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-I\-C\-E\-R}}\label{struct_n_v_i_c___type_a2cfb5b93103f658e0521d45bde6f84fd}
Offset\-: 0x080 Interrupt Clear Enable Register

Offset\-: 0x080 (R/\-W) Interrupt Clear Enable Register \hypertarget{struct_n_v_i_c___type_a850acda355b0d6a404feb2be9df69b2d}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-C\-P\-R@{I\-C\-P\-R}}
\index{I\-C\-P\-R@{I\-C\-P\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-C\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-I\-C\-P\-R}}\label{struct_n_v_i_c___type_a850acda355b0d6a404feb2be9df69b2d}
Offset\-: 0x180 Interrupt Clear Pending Register

Offset\-: 0x180 (R/\-W) Interrupt Clear Pending Register \hypertarget{struct_n_v_i_c___type_a3ca7b7ff6aa6094772e524887739bf37}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-P@{I\-P}}
\index{I\-P@{I\-P}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-P}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint8\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-I\-P}}\label{struct_n_v_i_c___type_a3ca7b7ff6aa6094772e524887739bf37}
Offset\-: 0x300 Interrupt Priority Register (8\-Bit wide)

Offset\-: 0x300 (R/\-W) Interrupt Priority Register (8\-Bit wide) \hypertarget{struct_n_v_i_c___type_a49017ceff4cda919c8058e9b192bfa08}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-S\-E\-R@{I\-S\-E\-R}}
\index{I\-S\-E\-R@{I\-S\-E\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-S\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-I\-S\-E\-R}}\label{struct_n_v_i_c___type_a49017ceff4cda919c8058e9b192bfa08}
Offset\-: 0x000 Interrupt Set Enable Register

Offset\-: 0x000 (R/\-W) Interrupt Set Enable Register \hypertarget{struct_n_v_i_c___type_ab7aef74794b43a7df880e19ed50b6257}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-S\-P\-R@{I\-S\-P\-R}}
\index{I\-S\-P\-R@{I\-S\-P\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-S\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-I\-S\-P\-R}}\label{struct_n_v_i_c___type_ab7aef74794b43a7df880e19ed50b6257}
Offset\-: 0x100 Interrupt Set Pending Register

Offset\-: 0x100 (R/\-W) Interrupt Set Pending Register \hypertarget{struct_n_v_i_c___type_a0b0d7f3131da89c659a2580249432749}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!S\-T\-I\-R@{S\-T\-I\-R}}
\index{S\-T\-I\-R@{S\-T\-I\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{S\-T\-I\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-S\-T\-I\-R}}\label{struct_n_v_i_c___type_a0b0d7f3131da89c659a2580249432749}
Offset\-: 0x\-E00 Software Trigger Interrupt Register

Offset\-: 0x\-E00 ( /\-W) Software Trigger Interrupt Register 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/core\-\_\-cm3.\-h\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{core__cm4_8h}{core\-\_\-cm4.\-h}\end{DoxyCompactItemize}
