
promedio.cpp.elf:     file format elf32-avr


Disassembly of section .text:

00000000 <__vectors>:
       0:	72 c0       	rjmp	.+228    	; 0xe6 <__ctors_end>
       2:	00 00       	nop
       4:	a0 c0       	rjmp	.+320    	; 0x146 <__bad_interrupt>
       6:	00 00       	nop
       8:	9e c0       	rjmp	.+316    	; 0x146 <__bad_interrupt>
       a:	00 00       	nop
       c:	9c c0       	rjmp	.+312    	; 0x146 <__bad_interrupt>
       e:	00 00       	nop
      10:	9a c0       	rjmp	.+308    	; 0x146 <__bad_interrupt>
      12:	00 00       	nop
      14:	98 c0       	rjmp	.+304    	; 0x146 <__bad_interrupt>
      16:	00 00       	nop
      18:	96 c0       	rjmp	.+300    	; 0x146 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	94 c0       	rjmp	.+296    	; 0x146 <__bad_interrupt>
      1e:	00 00       	nop
      20:	92 c0       	rjmp	.+292    	; 0x146 <__bad_interrupt>
      22:	00 00       	nop
      24:	90 c0       	rjmp	.+288    	; 0x146 <__bad_interrupt>
      26:	00 00       	nop
      28:	8e c0       	rjmp	.+284    	; 0x146 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	8c c0       	rjmp	.+280    	; 0x146 <__bad_interrupt>
      2e:	00 00       	nop
      30:	8a c0       	rjmp	.+276    	; 0x146 <__bad_interrupt>
      32:	00 00       	nop
      34:	88 c0       	rjmp	.+272    	; 0x146 <__bad_interrupt>
      36:	00 00       	nop
      38:	86 c0       	rjmp	.+268    	; 0x146 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	84 c0       	rjmp	.+264    	; 0x146 <__bad_interrupt>
      3e:	00 00       	nop
      40:	82 c0       	rjmp	.+260    	; 0x146 <__bad_interrupt>
      42:	00 00       	nop
      44:	80 c0       	rjmp	.+256    	; 0x146 <__bad_interrupt>
      46:	00 00       	nop
      48:	7e c0       	rjmp	.+252    	; 0x146 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	7c c0       	rjmp	.+248    	; 0x146 <__bad_interrupt>
      4e:	00 00       	nop
      50:	7a c0       	rjmp	.+244    	; 0x146 <__bad_interrupt>
      52:	00 00       	nop
      54:	78 c0       	rjmp	.+240    	; 0x146 <__bad_interrupt>
      56:	00 00       	nop
      58:	76 c0       	rjmp	.+236    	; 0x146 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	d0 c5       	rjmp	.+2976   	; 0xbfe <__vector_23>
      5e:	00 00       	nop
      60:	72 c0       	rjmp	.+228    	; 0x146 <__bad_interrupt>
      62:	00 00       	nop
      64:	1a c3       	rjmp	.+1588   	; 0x69a <__vector_25>
      66:	00 00       	nop
      68:	fc c3       	rjmp	.+2040   	; 0x862 <__vector_26>
      6a:	00 00       	nop
      6c:	6c c0       	rjmp	.+216    	; 0x146 <__bad_interrupt>
      6e:	00 00       	nop
      70:	6a c0       	rjmp	.+212    	; 0x146 <__bad_interrupt>
      72:	00 00       	nop
      74:	68 c0       	rjmp	.+208    	; 0x146 <__bad_interrupt>
      76:	00 00       	nop
      78:	66 c0       	rjmp	.+204    	; 0x146 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	64 c0       	rjmp	.+200    	; 0x146 <__bad_interrupt>
      7e:	00 00       	nop
      80:	62 c0       	rjmp	.+196    	; 0x146 <__bad_interrupt>
      82:	00 00       	nop
      84:	60 c0       	rjmp	.+192    	; 0x146 <__bad_interrupt>
      86:	00 00       	nop
      88:	5e c0       	rjmp	.+188    	; 0x146 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	5c c0       	rjmp	.+184    	; 0x146 <__bad_interrupt>
      8e:	00 00       	nop
      90:	37 c3       	rjmp	.+1646   	; 0x700 <__vector_36>
      92:	00 00       	nop
      94:	25 c4       	rjmp	.+2122   	; 0x8e0 <__vector_37>
      96:	00 00       	nop
      98:	56 c0       	rjmp	.+172    	; 0x146 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	54 c0       	rjmp	.+168    	; 0x146 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	52 c0       	rjmp	.+164    	; 0x146 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	50 c0       	rjmp	.+160    	; 0x146 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	4e c0       	rjmp	.+156    	; 0x146 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	4c c0       	rjmp	.+152    	; 0x146 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	4a c0       	rjmp	.+148    	; 0x146 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	48 c0       	rjmp	.+144    	; 0x146 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	46 c0       	rjmp	.+140    	; 0x146 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	44 c0       	rjmp	.+136    	; 0x146 <__bad_interrupt>
      be:	00 00       	nop
      c0:	42 c0       	rjmp	.+132    	; 0x146 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	40 c0       	rjmp	.+128    	; 0x146 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	3e c0       	rjmp	.+124    	; 0x146 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	4c c3       	rjmp	.+1688   	; 0x766 <__vector_51>
      ce:	00 00       	nop
      d0:	46 c4       	rjmp	.+2188   	; 0x95e <__vector_52>
      d2:	00 00       	nop
      d4:	38 c0       	rjmp	.+112    	; 0x146 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	79 c3       	rjmp	.+1778   	; 0x7cc <__vector_54>
      da:	00 00       	nop
      dc:	7f c4       	rjmp	.+2302   	; 0x9dc <__vector_55>
      de:	00 00       	nop
      e0:	32 c0       	rjmp	.+100    	; 0x146 <__bad_interrupt>
	...

000000e4 <__ctors_start>:
      e4:	2d 05       	cpc	r18, r13

000000e6 <__ctors_end>:
      e6:	11 24       	eor	r1, r1
      e8:	1f be       	out	0x3f, r1	; 63
      ea:	cf ef       	ldi	r28, 0xFF	; 255
      ec:	d1 e2       	ldi	r29, 0x21	; 33
      ee:	de bf       	out	0x3e, r29	; 62
      f0:	cd bf       	out	0x3d, r28	; 61
      f2:	00 e0       	ldi	r16, 0x00	; 0
      f4:	0c bf       	out	0x3c, r16	; 60

000000f6 <__do_copy_data>:
      f6:	12 e0       	ldi	r17, 0x02	; 2
      f8:	a0 e0       	ldi	r26, 0x00	; 0
      fa:	b2 e0       	ldi	r27, 0x02	; 2
      fc:	ec ee       	ldi	r30, 0xEC	; 236
      fe:	f1 e1       	ldi	r31, 0x11	; 17
     100:	00 e0       	ldi	r16, 0x00	; 0
     102:	0b bf       	out	0x3b, r16	; 59
     104:	02 c0       	rjmp	.+4      	; 0x10a <__do_copy_data+0x14>
     106:	07 90       	elpm	r0, Z+
     108:	0d 92       	st	X+, r0
     10a:	a6 32       	cpi	r26, 0x26	; 38
     10c:	b1 07       	cpc	r27, r17
     10e:	d9 f7       	brne	.-10     	; 0x106 <__do_copy_data+0x10>

00000110 <__do_clear_bss>:
     110:	24 e0       	ldi	r18, 0x04	; 4
     112:	a6 e2       	ldi	r26, 0x26	; 38
     114:	b2 e0       	ldi	r27, 0x02	; 2
     116:	01 c0       	rjmp	.+2      	; 0x11a <.do_clear_bss_start>

00000118 <.do_clear_bss_loop>:
     118:	1d 92       	st	X+, r1

0000011a <.do_clear_bss_start>:
     11a:	a7 3d       	cpi	r26, 0xD7	; 215
     11c:	b2 07       	cpc	r27, r18
     11e:	e1 f7       	brne	.-8      	; 0x118 <.do_clear_bss_loop>

00000120 <__do_global_ctors>:
     120:	10 e0       	ldi	r17, 0x00	; 0
     122:	c3 e7       	ldi	r28, 0x73	; 115
     124:	d0 e0       	ldi	r29, 0x00	; 0
     126:	00 e0       	ldi	r16, 0x00	; 0
     128:	06 c0       	rjmp	.+12     	; 0x136 <__do_global_ctors+0x16>
     12a:	21 97       	sbiw	r28, 0x01	; 1
     12c:	01 09       	sbc	r16, r1
     12e:	80 2f       	mov	r24, r16
     130:	fe 01       	movw	r30, r28
     132:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <__tablejump2__>
     136:	c2 37       	cpi	r28, 0x72	; 114
     138:	d1 07       	cpc	r29, r17
     13a:	80 e0       	ldi	r24, 0x00	; 0
     13c:	08 07       	cpc	r16, r24
     13e:	a9 f7       	brne	.-22     	; 0x12a <__do_global_ctors+0xa>
     140:	ef d1       	rcall	.+990    	; 0x520 <main>
     142:	0c 94 f4 08 	jmp	0x11e8	; 0x11e8 <_exit>

00000146 <__bad_interrupt>:
     146:	5c cf       	rjmp	.-328    	; 0x0 <__vectors>

00000148 <setup>:
     148:	cf 93       	push	r28
     14a:	df 93       	push	r29
     14c:	cd b7       	in	r28, 0x3d	; 61
     14e:	de b7       	in	r29, 0x3e	; 62
     150:	28 97       	sbiw	r28, 0x08	; 8
     152:	0f b6       	in	r0, 0x3f	; 63
     154:	f8 94       	cli
     156:	de bf       	out	0x3e, r29	; 62
     158:	0f be       	out	0x3f, r0	; 63
     15a:	cd bf       	out	0x3d, r28	; 61
     15c:	88 e0       	ldi	r24, 0x08	; 8
     15e:	e0 e0       	ldi	r30, 0x00	; 0
     160:	f2 e0       	ldi	r31, 0x02	; 2
     162:	de 01       	movw	r26, r28
     164:	11 96       	adiw	r26, 0x01	; 1
     166:	01 90       	ld	r0, Z+
     168:	0d 92       	st	X+, r0
     16a:	8a 95       	dec	r24
     16c:	e1 f7       	brne	.-8      	; 0x166 <setup+0x1e>
     16e:	6b 81       	ldd	r22, Y+3	; 0x03
     170:	7c 81       	ldd	r23, Y+4	; 0x04
     172:	8d 81       	ldd	r24, Y+5	; 0x05
     174:	9e 81       	ldd	r25, Y+6	; 0x06
     176:	68 0f       	add	r22, r24
     178:	79 1f       	adc	r23, r25
     17a:	8f 81       	ldd	r24, Y+7	; 0x07
     17c:	98 85       	ldd	r25, Y+8	; 0x08
     17e:	68 0f       	add	r22, r24
     180:	79 1f       	adc	r23, r25
     182:	89 85       	ldd	r24, Y+9	; 0x09
     184:	9a 85       	ldd	r25, Y+10	; 0x0a
     186:	68 0f       	add	r22, r24
     188:	79 1f       	adc	r23, r25
     18a:	07 2e       	mov	r0, r23
     18c:	00 0c       	add	r0, r0
     18e:	88 0b       	sbc	r24, r24
     190:	99 0b       	sbc	r25, r25
     192:	e5 d6       	rcall	.+3530   	; 0xf5e <__floatsisf>
     194:	20 e0       	ldi	r18, 0x00	; 0
     196:	30 e0       	ldi	r19, 0x00	; 0
     198:	40 e8       	ldi	r20, 0x80	; 128
     19a:	5e e3       	ldi	r21, 0x3E	; 62
     19c:	94 d7       	rcall	.+3880   	; 0x10c6 <__mulsf3>
     19e:	ab 01       	movw	r20, r22
     1a0:	bc 01       	movw	r22, r24
     1a2:	2a e0       	ldi	r18, 0x0A	; 10
     1a4:	30 e0       	ldi	r19, 0x00	; 0
     1a6:	8c e8       	ldi	r24, 0x8C	; 140
     1a8:	92 e0       	ldi	r25, 0x02	; 2
     1aa:	28 96       	adiw	r28, 0x08	; 8
     1ac:	0f b6       	in	r0, 0x3f	; 63
     1ae:	f8 94       	cli
     1b0:	de bf       	out	0x3e, r29	; 62
     1b2:	0f be       	out	0x3f, r0	; 63
     1b4:	cd bf       	out	0x3d, r28	; 61
     1b6:	df 91       	pop	r29
     1b8:	cf 91       	pop	r28
     1ba:	b1 c1       	rjmp	.+866    	; 0x51e <_ZN5Print5printEdi>

000001bc <loop>:
     1bc:	08 95       	ret

000001be <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
     1be:	cf 92       	push	r12
     1c0:	df 92       	push	r13
     1c2:	ef 92       	push	r14
     1c4:	ff 92       	push	r15
     1c6:	0f 93       	push	r16
     1c8:	1f 93       	push	r17
     1ca:	cf 93       	push	r28
     1cc:	df 93       	push	r29
     1ce:	6c 01       	movw	r12, r24
     1d0:	eb 01       	movw	r28, r22
     1d2:	7b 01       	movw	r14, r22
     1d4:	e4 0e       	add	r14, r20
     1d6:	f5 1e       	adc	r15, r21
  size_t n = 0;
     1d8:	00 e0       	ldi	r16, 0x00	; 0
     1da:	10 e0       	ldi	r17, 0x00	; 0
  while (size--) {
     1dc:	ce 15       	cp	r28, r14
     1de:	df 05       	cpc	r29, r15
     1e0:	61 f0       	breq	.+24     	; 0x1fa <_ZN5Print5writeEPKhj+0x3c>
    n += write(*buffer++);
     1e2:	69 91       	ld	r22, Y+
     1e4:	d6 01       	movw	r26, r12
     1e6:	ed 91       	ld	r30, X+
     1e8:	fc 91       	ld	r31, X
     1ea:	01 90       	ld	r0, Z+
     1ec:	f0 81       	ld	r31, Z
     1ee:	e0 2d       	mov	r30, r0
     1f0:	c6 01       	movw	r24, r12
     1f2:	19 95       	eicall
     1f4:	08 0f       	add	r16, r24
     1f6:	19 1f       	adc	r17, r25
     1f8:	f1 cf       	rjmp	.-30     	; 0x1dc <_ZN5Print5writeEPKhj+0x1e>
  }
  return n;
}
     1fa:	c8 01       	movw	r24, r16
     1fc:	df 91       	pop	r29
     1fe:	cf 91       	pop	r28
     200:	1f 91       	pop	r17
     202:	0f 91       	pop	r16
     204:	ff 90       	pop	r15
     206:	ef 90       	pop	r14
     208:	df 90       	pop	r13
     20a:	cf 90       	pop	r12
     20c:	08 95       	ret

0000020e <_ZN5Print5writeEPKc>:
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
     20e:	61 15       	cp	r22, r1
     210:	71 05       	cpc	r23, r1
     212:	79 f0       	breq	.+30     	; 0x232 <_ZN5Print5writeEPKc+0x24>
      return write((const uint8_t *)str, strlen(str));
     214:	fb 01       	movw	r30, r22
     216:	01 90       	ld	r0, Z+
     218:	00 20       	and	r0, r0
     21a:	e9 f7       	brne	.-6      	; 0x216 <_ZN5Print5writeEPKc+0x8>
     21c:	31 97       	sbiw	r30, 0x01	; 1
     21e:	af 01       	movw	r20, r30
     220:	46 1b       	sub	r20, r22
     222:	57 0b       	sbc	r21, r23
     224:	dc 01       	movw	r26, r24
     226:	ed 91       	ld	r30, X+
     228:	fc 91       	ld	r31, X
     22a:	02 80       	ldd	r0, Z+2	; 0x02
     22c:	f3 81       	ldd	r31, Z+3	; 0x03
     22e:	e0 2d       	mov	r30, r0
     230:	19 94       	eijmp
    }
     232:	80 e0       	ldi	r24, 0x00	; 0
     234:	90 e0       	ldi	r25, 0x00	; 0
     236:	08 95       	ret

00000238 <_ZN5Print5printEc>:
    size_t print(const Printable&);

    size_t println(const __FlashStringHelper *);
    size_t println(const String &s);
    size_t println(const char[]);
    size_t println(char);
     238:	dc 01       	movw	r26, r24
     23a:	ed 91       	ld	r30, X+
     23c:	fc 91       	ld	r31, X
     23e:	01 90       	ld	r0, Z+
     240:	f0 81       	ld	r31, Z
     242:	e0 2d       	mov	r30, r0
     244:	19 94       	eijmp

00000246 <_ZN5Print11printNumberEmh>:
     246:	8f 92       	push	r8
     248:	9f 92       	push	r9
     24a:	af 92       	push	r10
     24c:	bf 92       	push	r11
     24e:	cf 92       	push	r12
     250:	df 92       	push	r13
     252:	ef 92       	push	r14
     254:	ff 92       	push	r15
     256:	0f 93       	push	r16
     258:	1f 93       	push	r17
     25a:	cf 93       	push	r28
     25c:	df 93       	push	r29
     25e:	cd b7       	in	r28, 0x3d	; 61
     260:	de b7       	in	r29, 0x3e	; 62
     262:	a1 97       	sbiw	r28, 0x21	; 33
     264:	0f b6       	in	r0, 0x3f	; 63
     266:	f8 94       	cli
     268:	de bf       	out	0x3e, r29	; 62
     26a:	0f be       	out	0x3f, r0	; 63
     26c:	cd bf       	out	0x3d, r28	; 61
     26e:	6c 01       	movw	r12, r24
     270:	14 2f       	mov	r17, r20
     272:	e5 2f       	mov	r30, r21
     274:	cb 01       	movw	r24, r22
     276:	02 2f       	mov	r16, r18
     278:	19 a2       	std	Y+33, r1	; 0x21
     27a:	22 30       	cpi	r18, 0x02	; 2
     27c:	08 f4       	brcc	.+2      	; 0x280 <_ZN5Print11printNumberEmh+0x3a>
     27e:	0a e0       	ldi	r16, 0x0A	; 10
     280:	7e 01       	movw	r14, r28
     282:	21 e2       	ldi	r18, 0x21	; 33
     284:	e2 0e       	add	r14, r18
     286:	f1 1c       	adc	r15, r1
     288:	80 2e       	mov	r8, r16
     28a:	91 2c       	mov	r9, r1
     28c:	a1 2c       	mov	r10, r1
     28e:	b1 2c       	mov	r11, r1
     290:	61 2f       	mov	r22, r17
     292:	7e 2f       	mov	r23, r30
     294:	a5 01       	movw	r20, r10
     296:	94 01       	movw	r18, r8
     298:	7d d7       	rcall	.+3834   	; 0x1194 <__udivmodsi4>
     29a:	02 9f       	mul	r16, r18
     29c:	10 19       	sub	r17, r0
     29e:	11 24       	eor	r1, r1
     2a0:	81 e0       	ldi	r24, 0x01	; 1
     2a2:	e8 1a       	sub	r14, r24
     2a4:	f1 08       	sbc	r15, r1
     2a6:	1a 30       	cpi	r17, 0x0A	; 10
     2a8:	14 f4       	brge	.+4      	; 0x2ae <_ZN5Print11printNumberEmh+0x68>
     2aa:	10 5d       	subi	r17, 0xD0	; 208
     2ac:	01 c0       	rjmp	.+2      	; 0x2b0 <_ZN5Print11printNumberEmh+0x6a>
     2ae:	19 5c       	subi	r17, 0xC9	; 201
     2b0:	f7 01       	movw	r30, r14
     2b2:	10 83       	st	Z, r17
     2b4:	12 2f       	mov	r17, r18
     2b6:	e3 2f       	mov	r30, r19
     2b8:	ca 01       	movw	r24, r20
     2ba:	23 2b       	or	r18, r19
     2bc:	24 2b       	or	r18, r20
     2be:	25 2b       	or	r18, r21
     2c0:	39 f7       	brne	.-50     	; 0x290 <_ZN5Print11printNumberEmh+0x4a>
     2c2:	b7 01       	movw	r22, r14
     2c4:	c6 01       	movw	r24, r12
     2c6:	a3 df       	rcall	.-186    	; 0x20e <_ZN5Print5writeEPKc>
     2c8:	a1 96       	adiw	r28, 0x21	; 33
     2ca:	0f b6       	in	r0, 0x3f	; 63
     2cc:	f8 94       	cli
     2ce:	de bf       	out	0x3e, r29	; 62
     2d0:	0f be       	out	0x3f, r0	; 63
     2d2:	cd bf       	out	0x3d, r28	; 61
     2d4:	df 91       	pop	r29
     2d6:	cf 91       	pop	r28
     2d8:	1f 91       	pop	r17
     2da:	0f 91       	pop	r16
     2dc:	ff 90       	pop	r15
     2de:	ef 90       	pop	r14
     2e0:	df 90       	pop	r13
     2e2:	cf 90       	pop	r12
     2e4:	bf 90       	pop	r11
     2e6:	af 90       	pop	r10
     2e8:	9f 90       	pop	r9
     2ea:	8f 90       	pop	r8
     2ec:	08 95       	ret

000002ee <_ZN5Print5printEli>:
     2ee:	cf 92       	push	r12
     2f0:	df 92       	push	r13
     2f2:	ef 92       	push	r14
     2f4:	ff 92       	push	r15
     2f6:	0f 93       	push	r16
     2f8:	1f 93       	push	r17
     2fa:	cf 93       	push	r28
     2fc:	df 93       	push	r29
     2fe:	ec 01       	movw	r28, r24
     300:	6a 01       	movw	r12, r20
     302:	7b 01       	movw	r14, r22
     304:	21 15       	cp	r18, r1
     306:	31 05       	cpc	r19, r1
     308:	79 f4       	brne	.+30     	; 0x328 <_ZN5Print5printEli+0x3a>
     30a:	e8 81       	ld	r30, Y
     30c:	f9 81       	ldd	r31, Y+1	; 0x01
     30e:	01 90       	ld	r0, Z+
     310:	f0 81       	ld	r31, Z
     312:	e0 2d       	mov	r30, r0
     314:	64 2f       	mov	r22, r20
     316:	df 91       	pop	r29
     318:	cf 91       	pop	r28
     31a:	1f 91       	pop	r17
     31c:	0f 91       	pop	r16
     31e:	ff 90       	pop	r15
     320:	ef 90       	pop	r14
     322:	df 90       	pop	r13
     324:	cf 90       	pop	r12
     326:	19 94       	eijmp
     328:	2a 30       	cpi	r18, 0x0A	; 10
     32a:	31 05       	cpc	r19, r1
     32c:	d9 f4       	brne	.+54     	; 0x364 <_ZN5Print5printEli+0x76>
     32e:	77 ff       	sbrs	r23, 7
     330:	18 c0       	rjmp	.+48     	; 0x362 <_ZN5Print5printEli+0x74>
     332:	6d e2       	ldi	r22, 0x2D	; 45
     334:	81 df       	rcall	.-254    	; 0x238 <_ZN5Print5printEc>
     336:	8c 01       	movw	r16, r24
     338:	44 27       	eor	r20, r20
     33a:	55 27       	eor	r21, r21
     33c:	ba 01       	movw	r22, r20
     33e:	4c 19       	sub	r20, r12
     340:	5d 09       	sbc	r21, r13
     342:	6e 09       	sbc	r22, r14
     344:	7f 09       	sbc	r23, r15
     346:	2a e0       	ldi	r18, 0x0A	; 10
     348:	ce 01       	movw	r24, r28
     34a:	7d df       	rcall	.-262    	; 0x246 <_ZN5Print11printNumberEmh>
     34c:	80 0f       	add	r24, r16
     34e:	91 1f       	adc	r25, r17
     350:	df 91       	pop	r29
     352:	cf 91       	pop	r28
     354:	1f 91       	pop	r17
     356:	0f 91       	pop	r16
     358:	ff 90       	pop	r15
     35a:	ef 90       	pop	r14
     35c:	df 90       	pop	r13
     35e:	cf 90       	pop	r12
     360:	08 95       	ret
     362:	2a e0       	ldi	r18, 0x0A	; 10
     364:	b7 01       	movw	r22, r14
     366:	a6 01       	movw	r20, r12
     368:	ce 01       	movw	r24, r28
     36a:	df 91       	pop	r29
     36c:	cf 91       	pop	r28
     36e:	1f 91       	pop	r17
     370:	0f 91       	pop	r16
     372:	ff 90       	pop	r15
     374:	ef 90       	pop	r14
     376:	df 90       	pop	r13
     378:	cf 90       	pop	r12
     37a:	65 cf       	rjmp	.-310    	; 0x246 <_ZN5Print11printNumberEmh>

0000037c <_ZN5Print10printFloatEdh>:
     37c:	4f 92       	push	r4
     37e:	5f 92       	push	r5
     380:	6f 92       	push	r6
     382:	7f 92       	push	r7
     384:	8f 92       	push	r8
     386:	9f 92       	push	r9
     388:	af 92       	push	r10
     38a:	bf 92       	push	r11
     38c:	cf 92       	push	r12
     38e:	df 92       	push	r13
     390:	ef 92       	push	r14
     392:	ff 92       	push	r15
     394:	cf 93       	push	r28
     396:	df 93       	push	r29
     398:	ec 01       	movw	r28, r24
     39a:	6a 01       	movw	r12, r20
     39c:	7b 01       	movw	r14, r22
     39e:	b2 2e       	mov	r11, r18
     3a0:	9a 01       	movw	r18, r20
     3a2:	ab 01       	movw	r20, r22
     3a4:	c7 01       	movw	r24, r14
     3a6:	b6 01       	movw	r22, r12
     3a8:	f1 d6       	rcall	.+3554   	; 0x118c <__unordsf2>
     3aa:	88 23       	and	r24, r24
     3ac:	19 f0       	breq	.+6      	; 0x3b4 <_ZN5Print10printFloatEdh+0x38>
     3ae:	68 e0       	ldi	r22, 0x08	; 8
    size_t print(int, int = DEC);
    size_t print(unsigned int, int = DEC);
    size_t print(long, int = DEC);
    size_t print(unsigned long, int = DEC);
    size_t print(double, int = 2);
    size_t print(const Printable&);
     3b0:	72 e0       	ldi	r23, 0x02	; 2
     3b2:	24 c0       	rjmp	.+72     	; 0x3fc <_ZN5Print10printFloatEdh+0x80>
     3b4:	26 01       	movw	r4, r12
     3b6:	37 01       	movw	r6, r14
     3b8:	e8 94       	clt
     3ba:	77 f8       	bld	r7, 7
     3bc:	2f ef       	ldi	r18, 0xFF	; 255
     3be:	3f ef       	ldi	r19, 0xFF	; 255
     3c0:	4f e7       	ldi	r20, 0x7F	; 127
     3c2:	5f e7       	ldi	r21, 0x7F	; 127
     3c4:	c3 01       	movw	r24, r6
     3c6:	b2 01       	movw	r22, r4
     3c8:	e1 d6       	rcall	.+3522   	; 0x118c <__unordsf2>
     3ca:	81 11       	cpse	r24, r1
     3cc:	0c c0       	rjmp	.+24     	; 0x3e6 <_ZN5Print10printFloatEdh+0x6a>
     3ce:	2f ef       	ldi	r18, 0xFF	; 255
     3d0:	3f ef       	ldi	r19, 0xFF	; 255
     3d2:	4f e7       	ldi	r20, 0x7F	; 127
     3d4:	5f e7       	ldi	r21, 0x7F	; 127
     3d6:	c3 01       	movw	r24, r6
     3d8:	b2 01       	movw	r22, r4
     3da:	22 d5       	rcall	.+2628   	; 0xe20 <__cmpsf2>
     3dc:	18 16       	cp	r1, r24
     3de:	1c f4       	brge	.+6      	; 0x3e6 <_ZN5Print10printFloatEdh+0x6a>
     3e0:	6c e0       	ldi	r22, 0x0C	; 12
     3e2:	72 e0       	ldi	r23, 0x02	; 2
     3e4:	0b c0       	rjmp	.+22     	; 0x3fc <_ZN5Print10printFloatEdh+0x80>
    size_t print(int, int = DEC);
    size_t print(unsigned int, int = DEC);
    size_t print(long, int = DEC);
    size_t print(unsigned long, int = DEC);
    size_t print(double, int = 2);
    size_t print(const Printable&);
     3e6:	2f ef       	ldi	r18, 0xFF	; 255
     3e8:	3f ef       	ldi	r19, 0xFF	; 255
     3ea:	4f e7       	ldi	r20, 0x7F	; 127
     3ec:	5f e4       	ldi	r21, 0x4F	; 79
     3ee:	c7 01       	movw	r24, r14
     3f0:	b6 01       	movw	r22, r12
     3f2:	65 d6       	rcall	.+3274   	; 0x10be <__gesf2>
     3f4:	18 16       	cp	r1, r24
     3f6:	94 f4       	brge	.+36     	; 0x41c <_ZN5Print10printFloatEdh+0xa0>
     3f8:	60 e1       	ldi	r22, 0x10	; 16
     3fa:	72 e0       	ldi	r23, 0x02	; 2
     3fc:	ce 01       	movw	r24, r28
     3fe:	df 91       	pop	r29
    size_t print(int, int = DEC);
    size_t print(unsigned int, int = DEC);
    size_t print(long, int = DEC);
    size_t print(unsigned long, int = DEC);
    size_t print(double, int = 2);
    size_t print(const Printable&);
     400:	cf 91       	pop	r28
     402:	ff 90       	pop	r15
     404:	ef 90       	pop	r14
     406:	df 90       	pop	r13
     408:	cf 90       	pop	r12
     40a:	bf 90       	pop	r11
     40c:	af 90       	pop	r10
     40e:	9f 90       	pop	r9
     410:	8f 90       	pop	r8
     412:	7f 90       	pop	r7
     414:	6f 90       	pop	r6
     416:	5f 90       	pop	r5
     418:	4f 90       	pop	r4
     41a:	f9 ce       	rjmp	.-526    	; 0x20e <_ZN5Print5writeEPKc>
     41c:	2f ef       	ldi	r18, 0xFF	; 255
     41e:	3f ef       	ldi	r19, 0xFF	; 255
     420:	4f e7       	ldi	r20, 0x7F	; 127
    size_t print(int, int = DEC);
    size_t print(unsigned int, int = DEC);
    size_t print(long, int = DEC);
    size_t print(unsigned long, int = DEC);
    size_t print(double, int = 2);
    size_t print(const Printable&);
     422:	5f ec       	ldi	r21, 0xCF	; 207
     424:	c7 01       	movw	r24, r14
     426:	b6 01       	movw	r22, r12
     428:	fb d4       	rcall	.+2550   	; 0xe20 <__cmpsf2>
     42a:	87 fd       	sbrc	r24, 7
     42c:	e5 cf       	rjmp	.-54     	; 0x3f8 <_ZN5Print10printFloatEdh+0x7c>
     42e:	20 e0       	ldi	r18, 0x00	; 0
     430:	30 e0       	ldi	r19, 0x00	; 0
     432:	a9 01       	movw	r20, r18
     434:	c7 01       	movw	r24, r14
     436:	b6 01       	movw	r22, r12
     438:	f3 d4       	rcall	.+2534   	; 0xe20 <__cmpsf2>
     43a:	87 ff       	sbrs	r24, 7
     43c:	09 c0       	rjmp	.+18     	; 0x450 <_ZN5Print10printFloatEdh+0xd4>
     43e:	6d e2       	ldi	r22, 0x2D	; 45
     440:	ce 01       	movw	r24, r28
     442:	fa de       	rcall	.-524    	; 0x238 <_ZN5Print5printEc>
     444:	4c 01       	movw	r8, r24
     446:	f7 fa       	bst	r15, 7
     448:	f0 94       	com	r15
     44a:	f7 f8       	bld	r15, 7
     44c:	f0 94       	com	r15
     44e:	02 c0       	rjmp	.+4      	; 0x454 <_ZN5Print10printFloatEdh+0xd8>
     450:	81 2c       	mov	r8, r1
     452:	91 2c       	mov	r9, r1
     454:	a1 2c       	mov	r10, r1
     456:	60 e0       	ldi	r22, 0x00	; 0
     458:	70 e0       	ldi	r23, 0x00	; 0
     45a:	80 e0       	ldi	r24, 0x00	; 0
     45c:	9f e3       	ldi	r25, 0x3F	; 63
     45e:	ab 14       	cp	r10, r11
     460:	39 f0       	breq	.+14     	; 0x470 <_ZN5Print10printFloatEdh+0xf4>
     462:	20 e0       	ldi	r18, 0x00	; 0
     464:	30 e0       	ldi	r19, 0x00	; 0
     466:	40 e2       	ldi	r20, 0x20	; 32
     468:	51 e4       	ldi	r21, 0x41	; 65
     46a:	de d4       	rcall	.+2492   	; 0xe28 <__divsf3>
     46c:	a3 94       	inc	r10
     46e:	f7 cf       	rjmp	.-18     	; 0x45e <_ZN5Print10printFloatEdh+0xe2>
     470:	9b 01       	movw	r18, r22
     472:	ac 01       	movw	r20, r24
     474:	c7 01       	movw	r24, r14
     476:	b6 01       	movw	r22, r12
     478:	6f d4       	rcall	.+2270   	; 0xd58 <__addsf3>
     47a:	2b 01       	movw	r4, r22
     47c:	3c 01       	movw	r6, r24
     47e:	41 d5       	rcall	.+2690   	; 0xf02 <__fixunssfsi>
     480:	6b 01       	movw	r12, r22
     482:	7c 01       	movw	r14, r24
     484:	6a d5       	rcall	.+2772   	; 0xf5a <__floatunsisf>
     486:	9b 01       	movw	r18, r22
     488:	ac 01       	movw	r20, r24
     48a:	c3 01       	movw	r24, r6
     48c:	b2 01       	movw	r22, r4
     48e:	63 d4       	rcall	.+2246   	; 0xd56 <__subsf3>
     490:	2b 01       	movw	r4, r22
     492:	3c 01       	movw	r6, r24
     494:	2a e0       	ldi	r18, 0x0A	; 10
     496:	b7 01       	movw	r22, r14
     498:	a6 01       	movw	r20, r12
     49a:	ce 01       	movw	r24, r28
     49c:	d4 de       	rcall	.-600    	; 0x246 <_ZN5Print11printNumberEmh>
     49e:	7c 01       	movw	r14, r24
     4a0:	e8 0c       	add	r14, r8
     4a2:	f9 1c       	adc	r15, r9
     4a4:	bb 20       	and	r11, r11
     4a6:	31 f0       	breq	.+12     	; 0x4b4 <_ZN5Print10printFloatEdh+0x138>
     4a8:	64 e1       	ldi	r22, 0x14	; 20
     4aa:	72 e0       	ldi	r23, 0x02	; 2
     4ac:	ce 01       	movw	r24, r28
     4ae:	af de       	rcall	.-674    	; 0x20e <_ZN5Print5writeEPKc>
     4b0:	e8 0e       	add	r14, r24
     4b2:	f9 1e       	adc	r15, r25
     4b4:	db 2c       	mov	r13, r11
     4b6:	dd 20       	and	r13, r13
     4b8:	11 f1       	breq	.+68     	; 0x4fe <_ZN5Print10printFloatEdh+0x182>
     4ba:	20 e0       	ldi	r18, 0x00	; 0
     4bc:	30 e0       	ldi	r19, 0x00	; 0
     4be:	40 e2       	ldi	r20, 0x20	; 32
     4c0:	51 e4       	ldi	r21, 0x41	; 65
     4c2:	c3 01       	movw	r24, r6
    size_t print(int, int = DEC);
    size_t print(unsigned int, int = DEC);
    size_t print(long, int = DEC);
    size_t print(unsigned long, int = DEC);
    size_t print(double, int = 2);
    size_t print(const Printable&);
     4c4:	b2 01       	movw	r22, r4
     4c6:	ff d5       	rcall	.+3070   	; 0x10c6 <__mulsf3>
     4c8:	2b 01       	movw	r4, r22
     4ca:	3c 01       	movw	r6, r24
     4cc:	15 d5       	rcall	.+2602   	; 0xef8 <__fixsfsi>
     4ce:	4b 01       	movw	r8, r22
     4d0:	77 0f       	add	r23, r23
     4d2:	aa 08       	sbc	r10, r10
     4d4:	bb 08       	sbc	r11, r11
     4d6:	2a e0       	ldi	r18, 0x0A	; 10
     4d8:	30 e0       	ldi	r19, 0x00	; 0
     4da:	b5 01       	movw	r22, r10
     4dc:	a4 01       	movw	r20, r8
     4de:	ce 01       	movw	r24, r28
     4e0:	06 df       	rcall	.-500    	; 0x2ee <_ZN5Print5printEli>
     4e2:	e8 0e       	add	r14, r24
     4e4:	f9 1e       	adc	r15, r25
     4e6:	c5 01       	movw	r24, r10
     4e8:	b4 01       	movw	r22, r8
     4ea:	39 d5       	rcall	.+2674   	; 0xf5e <__floatsisf>
     4ec:	9b 01       	movw	r18, r22
     4ee:	ac 01       	movw	r20, r24
    size_t println(unsigned long, int = DEC);
    size_t println(double, int = 2);
    size_t println(const Printable&);
    size_t println(void);
};

     4f0:	c3 01       	movw	r24, r6
     4f2:	b2 01       	movw	r22, r4
     4f4:	30 d4       	rcall	.+2144   	; 0xd56 <__subsf3>
     4f6:	2b 01       	movw	r4, r22
     4f8:	3c 01       	movw	r6, r24
     4fa:	da 94       	dec	r13
     4fc:	dc cf       	rjmp	.-72     	; 0x4b6 <_ZN5Print10printFloatEdh+0x13a>
     4fe:	c7 01       	movw	r24, r14
     500:	df 91       	pop	r29
     502:	cf 91       	pop	r28
     504:	ff 90       	pop	r15
     506:	ef 90       	pop	r14
     508:	df 90       	pop	r13
     50a:	cf 90       	pop	r12
     50c:	bf 90       	pop	r11
     50e:	af 90       	pop	r10
     510:	9f 90       	pop	r9
     512:	8f 90       	pop	r8
     514:	7f 90       	pop	r7
     516:	6f 90       	pop	r6
     518:	5f 90       	pop	r5
     51a:	4f 90       	pop	r4
     51c:	08 95       	ret

0000051e <_ZN5Print5printEdi>:
     51e:	2e cf       	rjmp	.-420    	; 0x37c <_ZN5Print10printFloatEdh>

00000520 <main>:
#include <Arduino.h>

int main(void)
{
	init();
     520:	b8 d3       	rcall	.+1904   	; 0xc92 <init>
     522:	12 de       	rcall	.-988    	; 0x148 <setup>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
     524:	c8 e1       	ldi	r28, 0x18	; 24
     526:	d4 e0       	ldi	r29, 0x04	; 4
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
     528:	49 de       	rcall	.-878    	; 0x1bc <loop>
     52a:	20 97       	sbiw	r28, 0x00	; 0
#endif
	
	setup();
    
	for (;;) {
		loop();
     52c:	e9 f3       	breq	.-6      	; 0x528 <main+0x8>
     52e:	80 d1       	rcall	.+768    	; 0x830 <_Z14serialEventRunv>
		if (serialEventRun) serialEventRun();
     530:	fb cf       	rjmp	.-10     	; 0x528 <main+0x8>

00000532 <_ZN14HardwareSerial9availableEv>:
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
     532:	fc 01       	movw	r30, r24
     534:	24 85       	ldd	r18, Z+12	; 0x0c
     536:	35 85       	ldd	r19, Z+13	; 0x0d
     538:	f9 01       	movw	r30, r18
     53a:	e0 5c       	subi	r30, 0xC0	; 192
     53c:	ff 4f       	sbci	r31, 0xFF	; 255
     53e:	80 81       	ld	r24, Z
     540:	91 81       	ldd	r25, Z+1	; 0x01
     542:	32 96       	adiw	r30, 0x02	; 2
     544:	20 81       	ld	r18, Z
     546:	31 81       	ldd	r19, Z+1	; 0x01
     548:	82 1b       	sub	r24, r18
     54a:	93 0b       	sbc	r25, r19
}
     54c:	8f 73       	andi	r24, 0x3F	; 63
     54e:	99 27       	eor	r25, r25
     550:	08 95       	ret

00000552 <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
  if (_rx_buffer->head == _rx_buffer->tail) {
     552:	dc 01       	movw	r26, r24
     554:	1c 96       	adiw	r26, 0x0c	; 12
     556:	ed 91       	ld	r30, X+
     558:	fc 91       	ld	r31, X
     55a:	1d 97       	sbiw	r26, 0x0d	; 13
     55c:	df 01       	movw	r26, r30
     55e:	a0 5c       	subi	r26, 0xC0	; 192
     560:	bf 4f       	sbci	r27, 0xFF	; 255
     562:	2d 91       	ld	r18, X+
     564:	3c 91       	ld	r19, X
     566:	11 97       	sbiw	r26, 0x01	; 1
     568:	12 96       	adiw	r26, 0x02	; 2
     56a:	8d 91       	ld	r24, X+
     56c:	9c 91       	ld	r25, X
     56e:	11 97       	sbiw	r26, 0x01	; 1
     570:	28 17       	cp	r18, r24
     572:	39 07       	cpc	r19, r25
     574:	39 f0       	breq	.+14     	; 0x584 <_ZN14HardwareSerial4peekEv+0x32>
    return -1;
  } else {
    return _rx_buffer->buffer[_rx_buffer->tail];
     576:	8d 91       	ld	r24, X+
     578:	9c 91       	ld	r25, X
     57a:	e8 0f       	add	r30, r24
     57c:	f9 1f       	adc	r31, r25
     57e:	80 81       	ld	r24, Z
     580:	90 e0       	ldi	r25, 0x00	; 0
     582:	08 95       	ret
}

int HardwareSerial::peek(void)
{
  if (_rx_buffer->head == _rx_buffer->tail) {
    return -1;
     584:	8f ef       	ldi	r24, 0xFF	; 255
     586:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    return _rx_buffer->buffer[_rx_buffer->tail];
  }
}
     588:	08 95       	ret

0000058a <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer->head == _rx_buffer->tail) {
     58a:	fc 01       	movw	r30, r24
     58c:	a4 85       	ldd	r26, Z+12	; 0x0c
     58e:	b5 85       	ldd	r27, Z+13	; 0x0d
     590:	fd 01       	movw	r30, r26
     592:	e0 5c       	subi	r30, 0xC0	; 192
     594:	ff 4f       	sbci	r31, 0xFF	; 255
     596:	20 81       	ld	r18, Z
     598:	31 81       	ldd	r19, Z+1	; 0x01
     59a:	32 96       	adiw	r30, 0x02	; 2
     59c:	80 81       	ld	r24, Z
     59e:	91 81       	ldd	r25, Z+1	; 0x01
     5a0:	28 17       	cp	r18, r24
     5a2:	39 07       	cpc	r19, r25
     5a4:	79 f0       	breq	.+30     	; 0x5c4 <_ZN14HardwareSerial4readEv+0x3a>
    return -1;
  } else {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
     5a6:	80 81       	ld	r24, Z
     5a8:	91 81       	ldd	r25, Z+1	; 0x01
     5aa:	a8 0f       	add	r26, r24
     5ac:	b9 1f       	adc	r27, r25
     5ae:	8c 91       	ld	r24, X
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % SERIAL_BUFFER_SIZE;
     5b0:	20 81       	ld	r18, Z
     5b2:	31 81       	ldd	r19, Z+1	; 0x01
     5b4:	2f 5f       	subi	r18, 0xFF	; 255
     5b6:	3f 4f       	sbci	r19, 0xFF	; 255
     5b8:	2f 73       	andi	r18, 0x3F	; 63
     5ba:	33 27       	eor	r19, r19
     5bc:	31 83       	std	Z+1, r19	; 0x01
     5be:	20 83       	st	Z, r18
    return c;
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	08 95       	ret

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer->head == _rx_buffer->tail) {
    return -1;
     5c4:	8f ef       	ldi	r24, 0xFF	; 255
     5c6:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % SERIAL_BUFFER_SIZE;
    return c;
  }
}
     5c8:	08 95       	ret

000005ca <_ZN14HardwareSerial5flushEv>:

void HardwareSerial::flush()
{
     5ca:	fc 01       	movw	r30, r24
  // UDR is kept full while the buffer is not empty, so TXC triggers when EMPTY && SENT
  while (transmitting && ! (*_ucsra & _BV(TXC0)));
     5cc:	81 a1       	ldd	r24, Z+33	; 0x21
     5ce:	88 23       	and	r24, r24
     5d0:	29 f0       	breq	.+10     	; 0x5dc <_ZN14HardwareSerial5flushEv+0x12>
     5d2:	a4 89       	ldd	r26, Z+20	; 0x14
     5d4:	b5 89       	ldd	r27, Z+21	; 0x15
     5d6:	8c 91       	ld	r24, X
     5d8:	86 ff       	sbrs	r24, 6
     5da:	fb cf       	rjmp	.-10     	; 0x5d2 <_ZN14HardwareSerial5flushEv+0x8>
  transmitting = false;
     5dc:	11 a2       	std	Z+33, r1	; 0x21
     5de:	08 95       	ret

000005e0 <_ZN14HardwareSerial5writeEh>:
}

size_t HardwareSerial::write(uint8_t c)
{
     5e0:	0f 93       	push	r16
     5e2:	1f 93       	push	r17
     5e4:	cf 93       	push	r28
     5e6:	df 93       	push	r29
     5e8:	fc 01       	movw	r30, r24
  int i = (_tx_buffer->head + 1) % SERIAL_BUFFER_SIZE;
     5ea:	a6 85       	ldd	r26, Z+14	; 0x0e
     5ec:	b7 85       	ldd	r27, Z+15	; 0x0f
     5ee:	8d 01       	movw	r16, r26
     5f0:	00 5c       	subi	r16, 0xC0	; 192
     5f2:	1f 4f       	sbci	r17, 0xFF	; 255
     5f4:	e8 01       	movw	r28, r16
     5f6:	88 81       	ld	r24, Y
     5f8:	99 81       	ldd	r25, Y+1	; 0x01
     5fa:	01 96       	adiw	r24, 0x01	; 1
     5fc:	8f 73       	andi	r24, 0x3F	; 63
     5fe:	99 27       	eor	r25, r25
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  // ???: return 0 here instead?
  while (i == _tx_buffer->tail)
     600:	ad 01       	movw	r20, r26
     602:	4e 5b       	subi	r20, 0xBE	; 190
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	ea 01       	movw	r28, r20
     608:	28 81       	ld	r18, Y
     60a:	39 81       	ldd	r19, Y+1	; 0x01
     60c:	82 17       	cp	r24, r18
     60e:	93 07       	cpc	r25, r19
     610:	d1 f3       	breq	.-12     	; 0x606 <_ZN14HardwareSerial5writeEh+0x26>
    ;
	
  _tx_buffer->buffer[_tx_buffer->head] = c;
     612:	e8 01       	movw	r28, r16
     614:	28 81       	ld	r18, Y
     616:	39 81       	ldd	r19, Y+1	; 0x01
     618:	a2 0f       	add	r26, r18
     61a:	b3 1f       	adc	r27, r19
     61c:	6c 93       	st	X, r22
  _tx_buffer->head = i;
     61e:	a6 85       	ldd	r26, Z+14	; 0x0e
     620:	b7 85       	ldd	r27, Z+15	; 0x0f
     622:	a0 5c       	subi	r26, 0xC0	; 192
     624:	bf 4f       	sbci	r27, 0xFF	; 255
     626:	11 96       	adiw	r26, 0x01	; 1
     628:	9c 93       	st	X, r25
     62a:	8e 93       	st	-X, r24
	
  sbi(*_ucsrb, _udrie);
     62c:	a6 89       	ldd	r26, Z+22	; 0x16
     62e:	b7 89       	ldd	r27, Z+23	; 0x17
     630:	2c 91       	ld	r18, X
     632:	81 e0       	ldi	r24, 0x01	; 1
     634:	90 e0       	ldi	r25, 0x00	; 0
     636:	07 8c       	ldd	r0, Z+31	; 0x1f
     638:	02 c0       	rjmp	.+4      	; 0x63e <_ZN14HardwareSerial5writeEh+0x5e>
     63a:	88 0f       	add	r24, r24
     63c:	99 1f       	adc	r25, r25
     63e:	0a 94       	dec	r0
     640:	e2 f7       	brpl	.-8      	; 0x63a <_ZN14HardwareSerial5writeEh+0x5a>
     642:	82 2b       	or	r24, r18
     644:	8c 93       	st	X, r24
  // clear the TXC bit -- "can be cleared by writing a one to its bit location"
  transmitting = true;
     646:	81 e0       	ldi	r24, 0x01	; 1
     648:	81 a3       	std	Z+33, r24	; 0x21
  sbi(*_ucsra, TXC0);
     64a:	04 88       	ldd	r0, Z+20	; 0x14
     64c:	f5 89       	ldd	r31, Z+21	; 0x15
     64e:	e0 2d       	mov	r30, r0
     650:	80 81       	ld	r24, Z
     652:	80 64       	ori	r24, 0x40	; 64
     654:	80 83       	st	Z, r24
  
  return 1;
}
     656:	81 e0       	ldi	r24, 0x01	; 1
     658:	90 e0       	ldi	r25, 0x00	; 0
     65a:	df 91       	pop	r29
     65c:	cf 91       	pop	r28
     65e:	1f 91       	pop	r17
     660:	0f 91       	pop	r16
     662:	08 95       	ret

00000664 <_Z10store_charhP11ring_buffer>:
  ring_buffer tx_buffer3  =  { { 0 }, 0, 0 };
#endif

inline void store_char(unsigned char c, ring_buffer *buffer)
{
  int i = (unsigned int)(buffer->head + 1) % SERIAL_BUFFER_SIZE;
     664:	fb 01       	movw	r30, r22
     666:	e0 5c       	subi	r30, 0xC0	; 192
     668:	ff 4f       	sbci	r31, 0xFF	; 255
     66a:	20 81       	ld	r18, Z
     66c:	31 81       	ldd	r19, Z+1	; 0x01
     66e:	2f 5f       	subi	r18, 0xFF	; 255
     670:	3f 4f       	sbci	r19, 0xFF	; 255
     672:	2f 73       	andi	r18, 0x3F	; 63
     674:	33 27       	eor	r19, r19

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if (i != buffer->tail) {
     676:	db 01       	movw	r26, r22
     678:	ae 5b       	subi	r26, 0xBE	; 190
     67a:	bf 4f       	sbci	r27, 0xFF	; 255
     67c:	4d 91       	ld	r20, X+
     67e:	5c 91       	ld	r21, X
     680:	24 17       	cp	r18, r20
     682:	35 07       	cpc	r19, r21
     684:	41 f0       	breq	.+16     	; 0x696 <_Z10store_charhP11ring_buffer+0x32>
    buffer->buffer[buffer->head] = c;
     686:	40 81       	ld	r20, Z
     688:	51 81       	ldd	r21, Z+1	; 0x01
     68a:	db 01       	movw	r26, r22
     68c:	a4 0f       	add	r26, r20
     68e:	b5 1f       	adc	r27, r21
     690:	8c 93       	st	X, r24
    buffer->head = i;
     692:	31 83       	std	Z+1, r19	; 0x01
     694:	20 83       	st	Z, r18
     696:	08 95       	ret

00000698 <_Z11serialEventv>:
#if !defined(USART_RX_vect) && !defined(USART0_RX_vect) && \
    !defined(USART_RXC_vect)
  #error "Don't know what the Data Received vector is called for the first UART"
#else
  void serialEvent() __attribute__((weak));
  void serialEvent() {}
     698:	08 95       	ret

0000069a <__vector_25>:
#elif defined(USART0_RX_vect)
  ISR(USART0_RX_vect)
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#endif
  {
     69a:	1f 92       	push	r1
     69c:	0f 92       	push	r0
     69e:	0f b6       	in	r0, 0x3f	; 63
     6a0:	0f 92       	push	r0
     6a2:	11 24       	eor	r1, r1
     6a4:	0b b6       	in	r0, 0x3b	; 59
     6a6:	0f 92       	push	r0
     6a8:	2f 93       	push	r18
     6aa:	3f 93       	push	r19
     6ac:	4f 93       	push	r20
     6ae:	5f 93       	push	r21
     6b0:	6f 93       	push	r22
     6b2:	7f 93       	push	r23
     6b4:	8f 93       	push	r24
     6b6:	9f 93       	push	r25
     6b8:	af 93       	push	r26
     6ba:	bf 93       	push	r27
     6bc:	ef 93       	push	r30
     6be:	ff 93       	push	r31
  #if defined(UDR0)
    if (bit_is_clear(UCSR0A, UPE0)) {
     6c0:	80 91 c0 00 	lds	r24, 0x00C0
     6c4:	82 fd       	sbrc	r24, 2
     6c6:	06 c0       	rjmp	.+12     	; 0x6d4 <__vector_25+0x3a>
      unsigned char c = UDR0;
     6c8:	80 91 c6 00 	lds	r24, 0x00C6
      store_char(c, &rx_buffer);
     6cc:	6a e8       	ldi	r22, 0x8A	; 138
     6ce:	74 e0       	ldi	r23, 0x04	; 4
     6d0:	c9 df       	rcall	.-110    	; 0x664 <_Z10store_charhP11ring_buffer>
     6d2:	02 c0       	rjmp	.+4      	; 0x6d8 <__vector_25+0x3e>
     6d4:	80 91 c6 00 	lds	r24, 0x00C6
    } else {
      unsigned char c = UDR0;
     6d8:	ff 91       	pop	r31
      unsigned char c = UDR;
    };
  #else
    #error UDR not defined
  #endif
  }
     6da:	ef 91       	pop	r30
     6dc:	bf 91       	pop	r27
     6de:	af 91       	pop	r26
     6e0:	9f 91       	pop	r25
     6e2:	8f 91       	pop	r24
     6e4:	7f 91       	pop	r23
     6e6:	6f 91       	pop	r22
     6e8:	5f 91       	pop	r21
     6ea:	4f 91       	pop	r20
     6ec:	3f 91       	pop	r19
     6ee:	2f 91       	pop	r18
     6f0:	0f 90       	pop	r0
     6f2:	0b be       	out	0x3b, r0	; 59
     6f4:	0f 90       	pop	r0
     6f6:	0f be       	out	0x3f, r0	; 63
     6f8:	0f 90       	pop	r0
     6fa:	1f 90       	pop	r1
     6fc:	18 95       	reti

000006fe <_Z12serialEvent1v>:
#endif
#endif

#if defined(USART1_RX_vect)
  void serialEvent1() __attribute__((weak));
  void serialEvent1() {}
     6fe:	08 95       	ret

00000700 <__vector_36>:
  #define serialEvent1_implemented
  ISR(USART1_RX_vect)
  {
     700:	1f 92       	push	r1
     702:	0f 92       	push	r0
     704:	0f b6       	in	r0, 0x3f	; 63
     706:	0f 92       	push	r0
     708:	11 24       	eor	r1, r1
     70a:	0b b6       	in	r0, 0x3b	; 59
     70c:	0f 92       	push	r0
     70e:	2f 93       	push	r18
     710:	3f 93       	push	r19
     712:	4f 93       	push	r20
     714:	5f 93       	push	r21
     716:	6f 93       	push	r22
     718:	7f 93       	push	r23
     71a:	8f 93       	push	r24
     71c:	9f 93       	push	r25
     71e:	af 93       	push	r26
     720:	bf 93       	push	r27
     722:	ef 93       	push	r30
     724:	ff 93       	push	r31
    if (bit_is_clear(UCSR1A, UPE1)) {
     726:	80 91 c8 00 	lds	r24, 0x00C8
     72a:	82 fd       	sbrc	r24, 2
     72c:	06 c0       	rjmp	.+12     	; 0x73a <__vector_36+0x3a>
      unsigned char c = UDR1;
     72e:	80 91 ce 00 	lds	r24, 0x00CE
      store_char(c, &rx_buffer1);
     732:	62 e0       	ldi	r22, 0x02	; 2
     734:	74 e0       	ldi	r23, 0x04	; 4
     736:	96 df       	rcall	.-212    	; 0x664 <_Z10store_charhP11ring_buffer>
     738:	02 c0       	rjmp	.+4      	; 0x73e <__vector_36+0x3e>
     73a:	80 91 ce 00 	lds	r24, 0x00CE
    } else {
      unsigned char c = UDR1;
     73e:	ff 91       	pop	r31
    };
  }
     740:	ef 91       	pop	r30
     742:	bf 91       	pop	r27
     744:	af 91       	pop	r26
     746:	9f 91       	pop	r25
     748:	8f 91       	pop	r24
     74a:	7f 91       	pop	r23
     74c:	6f 91       	pop	r22
     74e:	5f 91       	pop	r21
     750:	4f 91       	pop	r20
     752:	3f 91       	pop	r19
     754:	2f 91       	pop	r18
     756:	0f 90       	pop	r0
     758:	0b be       	out	0x3b, r0	; 59
     75a:	0f 90       	pop	r0
     75c:	0f be       	out	0x3f, r0	; 63
     75e:	0f 90       	pop	r0
     760:	1f 90       	pop	r1
     762:	18 95       	reti

00000764 <_Z12serialEvent2v>:
#endif

#if defined(USART2_RX_vect) && defined(UDR2)
  void serialEvent2() __attribute__((weak));
  void serialEvent2() {}
     764:	08 95       	ret

00000766 <__vector_51>:
  #define serialEvent2_implemented
  ISR(USART2_RX_vect)
  {
     766:	1f 92       	push	r1
     768:	0f 92       	push	r0
     76a:	0f b6       	in	r0, 0x3f	; 63
     76c:	0f 92       	push	r0
     76e:	11 24       	eor	r1, r1
     770:	0b b6       	in	r0, 0x3b	; 59
     772:	0f 92       	push	r0
     774:	2f 93       	push	r18
     776:	3f 93       	push	r19
     778:	4f 93       	push	r20
     77a:	5f 93       	push	r21
     77c:	6f 93       	push	r22
     77e:	7f 93       	push	r23
     780:	8f 93       	push	r24
     782:	9f 93       	push	r25
     784:	af 93       	push	r26
     786:	bf 93       	push	r27
     788:	ef 93       	push	r30
     78a:	ff 93       	push	r31
    if (bit_is_clear(UCSR2A, UPE2)) {
     78c:	80 91 d0 00 	lds	r24, 0x00D0
     790:	82 fd       	sbrc	r24, 2
     792:	06 c0       	rjmp	.+12     	; 0x7a0 <__vector_51+0x3a>
      unsigned char c = UDR2;
     794:	80 91 d6 00 	lds	r24, 0x00D6
      store_char(c, &rx_buffer2);
     798:	6a e7       	ldi	r22, 0x7A	; 122
     79a:	73 e0       	ldi	r23, 0x03	; 3
     79c:	63 df       	rcall	.-314    	; 0x664 <_Z10store_charhP11ring_buffer>
     79e:	02 c0       	rjmp	.+4      	; 0x7a4 <__vector_51+0x3e>
     7a0:	80 91 d6 00 	lds	r24, 0x00D6
    } else {
      unsigned char c = UDR2;
     7a4:	ff 91       	pop	r31
    };
  }
     7a6:	ef 91       	pop	r30
     7a8:	bf 91       	pop	r27
     7aa:	af 91       	pop	r26
     7ac:	9f 91       	pop	r25
     7ae:	8f 91       	pop	r24
     7b0:	7f 91       	pop	r23
     7b2:	6f 91       	pop	r22
     7b4:	5f 91       	pop	r21
     7b6:	4f 91       	pop	r20
     7b8:	3f 91       	pop	r19
     7ba:	2f 91       	pop	r18
     7bc:	0f 90       	pop	r0
     7be:	0b be       	out	0x3b, r0	; 59
     7c0:	0f 90       	pop	r0
     7c2:	0f be       	out	0x3f, r0	; 63
     7c4:	0f 90       	pop	r0
     7c6:	1f 90       	pop	r1
     7c8:	18 95       	reti

000007ca <_Z12serialEvent3v>:
#endif

#if defined(USART3_RX_vect) && defined(UDR3)
  void serialEvent3() __attribute__((weak));
  void serialEvent3() {}
     7ca:	08 95       	ret

000007cc <__vector_54>:
  #define serialEvent3_implemented
  ISR(USART3_RX_vect)
  {
     7cc:	1f 92       	push	r1
     7ce:	0f 92       	push	r0
     7d0:	0f b6       	in	r0, 0x3f	; 63
     7d2:	0f 92       	push	r0
     7d4:	11 24       	eor	r1, r1
     7d6:	0b b6       	in	r0, 0x3b	; 59
     7d8:	0f 92       	push	r0
     7da:	2f 93       	push	r18
     7dc:	3f 93       	push	r19
     7de:	4f 93       	push	r20
     7e0:	5f 93       	push	r21
     7e2:	6f 93       	push	r22
     7e4:	7f 93       	push	r23
     7e6:	8f 93       	push	r24
     7e8:	9f 93       	push	r25
     7ea:	af 93       	push	r26
     7ec:	bf 93       	push	r27
     7ee:	ef 93       	push	r30
     7f0:	ff 93       	push	r31
    if (bit_is_clear(UCSR3A, UPE3)) {
     7f2:	80 91 30 01 	lds	r24, 0x0130
     7f6:	82 fd       	sbrc	r24, 2
     7f8:	06 c0       	rjmp	.+12     	; 0x806 <__vector_54+0x3a>
      unsigned char c = UDR3;
     7fa:	80 91 36 01 	lds	r24, 0x0136
      store_char(c, &rx_buffer3);
     7fe:	62 ef       	ldi	r22, 0xF2	; 242
     800:	72 e0       	ldi	r23, 0x02	; 2
     802:	30 df       	rcall	.-416    	; 0x664 <_Z10store_charhP11ring_buffer>
     804:	02 c0       	rjmp	.+4      	; 0x80a <__vector_54+0x3e>
     806:	80 91 36 01 	lds	r24, 0x0136
    } else {
      unsigned char c = UDR3;
     80a:	ff 91       	pop	r31
    };
  }
     80c:	ef 91       	pop	r30
     80e:	bf 91       	pop	r27
     810:	af 91       	pop	r26
     812:	9f 91       	pop	r25
     814:	8f 91       	pop	r24
     816:	7f 91       	pop	r23
     818:	6f 91       	pop	r22
     81a:	5f 91       	pop	r21
     81c:	4f 91       	pop	r20
     81e:	3f 91       	pop	r19
     820:	2f 91       	pop	r18
     822:	0f 90       	pop	r0
     824:	0b be       	out	0x3b, r0	; 59
     826:	0f 90       	pop	r0
     828:	0f be       	out	0x3f, r0	; 63
     82a:	0f 90       	pop	r0
     82c:	1f 90       	pop	r1
     82e:	18 95       	reti

00000830 <_Z14serialEventRunv>:
#endif

void serialEventRun(void)
{
#ifdef serialEvent_implemented
  if (Serial.available()) serialEvent();
     830:	8c e8       	ldi	r24, 0x8C	; 140
     832:	92 e0       	ldi	r25, 0x02	; 2
     834:	7e de       	rcall	.-772    	; 0x532 <_ZN14HardwareSerial9availableEv>
     836:	89 2b       	or	r24, r25
     838:	09 f0       	breq	.+2      	; 0x83c <_Z14serialEventRunv+0xc>
     83a:	2e df       	rcall	.-420    	; 0x698 <_Z11serialEventv>
     83c:	8a e6       	ldi	r24, 0x6A	; 106
     83e:	92 e0       	ldi	r25, 0x02	; 2
#endif
#ifdef serialEvent1_implemented
  if (Serial1.available()) serialEvent1();
     840:	78 de       	rcall	.-784    	; 0x532 <_ZN14HardwareSerial9availableEv>
     842:	89 2b       	or	r24, r25
     844:	09 f0       	breq	.+2      	; 0x848 <_Z14serialEventRunv+0x18>
     846:	5b df       	rcall	.-330    	; 0x6fe <_Z12serialEvent1v>
     848:	88 e4       	ldi	r24, 0x48	; 72
     84a:	92 e0       	ldi	r25, 0x02	; 2
     84c:	72 de       	rcall	.-796    	; 0x532 <_ZN14HardwareSerial9availableEv>
     84e:	89 2b       	or	r24, r25
#endif
#ifdef serialEvent2_implemented
  if (Serial2.available()) serialEvent2();
     850:	09 f0       	breq	.+2      	; 0x854 <_Z14serialEventRunv+0x24>
     852:	88 df       	rcall	.-240    	; 0x764 <_Z12serialEvent2v>
     854:	86 e2       	ldi	r24, 0x26	; 38
     856:	92 e0       	ldi	r25, 0x02	; 2
     858:	6c de       	rcall	.-808    	; 0x532 <_ZN14HardwareSerial9availableEv>
     85a:	89 2b       	or	r24, r25
     85c:	09 f0       	breq	.+2      	; 0x860 <_Z14serialEventRunv+0x30>
     85e:	b5 cf       	rjmp	.-150    	; 0x7ca <_Z12serialEvent3v>
#endif
#ifdef serialEvent3_implemented
  if (Serial3.available()) serialEvent3();
     860:	08 95       	ret

00000862 <__vector_26>:
#elif defined(USART0_UDRE_vect)
ISR(USART0_UDRE_vect)
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#endif
{
     862:	1f 92       	push	r1
     864:	0f 92       	push	r0
     866:	0f b6       	in	r0, 0x3f	; 63
     868:	0f 92       	push	r0
     86a:	11 24       	eor	r1, r1
     86c:	0b b6       	in	r0, 0x3b	; 59
     86e:	0f 92       	push	r0
     870:	2f 93       	push	r18
     872:	3f 93       	push	r19
     874:	8f 93       	push	r24
     876:	9f 93       	push	r25
     878:	ef 93       	push	r30
     87a:	ff 93       	push	r31
  if (tx_buffer.head == tx_buffer.tail) {
     87c:	20 91 86 04 	lds	r18, 0x0486
     880:	30 91 87 04 	lds	r19, 0x0487
     884:	80 91 88 04 	lds	r24, 0x0488
     888:	90 91 89 04 	lds	r25, 0x0489
     88c:	28 17       	cp	r18, r24
     88e:	39 07       	cpc	r19, r25
     890:	31 f4       	brne	.+12     	; 0x89e <__vector_26+0x3c>
	// Buffer empty, so disable interrupts
#if defined(UCSR0B)
    cbi(UCSR0B, UDRIE0);
     892:	80 91 c1 00 	lds	r24, 0x00C1
     896:	8f 7d       	andi	r24, 0xDF	; 223
     898:	80 93 c1 00 	sts	0x00C1, r24
     89c:	14 c0       	rjmp	.+40     	; 0x8c6 <__vector_26+0x64>
    cbi(UCSRB, UDRIE);
#endif
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer.buffer[tx_buffer.tail];
     89e:	e0 91 88 04 	lds	r30, 0x0488
     8a2:	f0 91 89 04 	lds	r31, 0x0489
     8a6:	ea 5b       	subi	r30, 0xBA	; 186
     8a8:	fb 4f       	sbci	r31, 0xFB	; 251
     8aa:	20 81       	ld	r18, Z
    tx_buffer.tail = (tx_buffer.tail + 1) % SERIAL_BUFFER_SIZE;
     8ac:	80 91 88 04 	lds	r24, 0x0488
     8b0:	90 91 89 04 	lds	r25, 0x0489
     8b4:	01 96       	adiw	r24, 0x01	; 1
     8b6:	8f 73       	andi	r24, 0x3F	; 63
     8b8:	99 27       	eor	r25, r25
     8ba:	90 93 89 04 	sts	0x0489, r25
     8be:	80 93 88 04 	sts	0x0488, r24
	
  #if defined(UDR0)
    UDR0 = c;
     8c2:	20 93 c6 00 	sts	0x00C6, r18
    UDR = c;
  #else
    #error UDR not defined
  #endif
  }
}
     8c6:	ff 91       	pop	r31
     8c8:	ef 91       	pop	r30
     8ca:	9f 91       	pop	r25
     8cc:	8f 91       	pop	r24
     8ce:	3f 91       	pop	r19
     8d0:	2f 91       	pop	r18
     8d2:	0f 90       	pop	r0
     8d4:	0b be       	out	0x3b, r0	; 59
     8d6:	0f 90       	pop	r0
     8d8:	0f be       	out	0x3f, r0	; 63
     8da:	0f 90       	pop	r0
     8dc:	1f 90       	pop	r1
     8de:	18 95       	reti

000008e0 <__vector_37>:
#endif
#endif

#ifdef USART1_UDRE_vect
ISR(USART1_UDRE_vect)
{
     8e0:	1f 92       	push	r1
     8e2:	0f 92       	push	r0
     8e4:	0f b6       	in	r0, 0x3f	; 63
     8e6:	0f 92       	push	r0
     8e8:	11 24       	eor	r1, r1
     8ea:	0b b6       	in	r0, 0x3b	; 59
     8ec:	0f 92       	push	r0
     8ee:	2f 93       	push	r18
     8f0:	3f 93       	push	r19
     8f2:	8f 93       	push	r24
     8f4:	9f 93       	push	r25
     8f6:	ef 93       	push	r30
     8f8:	ff 93       	push	r31
  if (tx_buffer1.head == tx_buffer1.tail) {
     8fa:	20 91 fe 03 	lds	r18, 0x03FE
     8fe:	30 91 ff 03 	lds	r19, 0x03FF
     902:	80 91 00 04 	lds	r24, 0x0400
     906:	90 91 01 04 	lds	r25, 0x0401
     90a:	28 17       	cp	r18, r24
     90c:	39 07       	cpc	r19, r25
     90e:	31 f4       	brne	.+12     	; 0x91c <__vector_37+0x3c>
	// Buffer empty, so disable interrupts
    cbi(UCSR1B, UDRIE1);
     910:	80 91 c9 00 	lds	r24, 0x00C9
     914:	8f 7d       	andi	r24, 0xDF	; 223
     916:	80 93 c9 00 	sts	0x00C9, r24
     91a:	14 c0       	rjmp	.+40     	; 0x944 <__vector_37+0x64>
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer1.buffer[tx_buffer1.tail];
     91c:	e0 91 00 04 	lds	r30, 0x0400
     920:	f0 91 01 04 	lds	r31, 0x0401
     924:	e2 54       	subi	r30, 0x42	; 66
     926:	fc 4f       	sbci	r31, 0xFC	; 252
     928:	20 81       	ld	r18, Z
    tx_buffer1.tail = (tx_buffer1.tail + 1) % SERIAL_BUFFER_SIZE;
     92a:	80 91 00 04 	lds	r24, 0x0400
     92e:	90 91 01 04 	lds	r25, 0x0401
     932:	01 96       	adiw	r24, 0x01	; 1
     934:	8f 73       	andi	r24, 0x3F	; 63
     936:	99 27       	eor	r25, r25
     938:	90 93 01 04 	sts	0x0401, r25
     93c:	80 93 00 04 	sts	0x0400, r24
	
    UDR1 = c;
     940:	20 93 ce 00 	sts	0x00CE, r18
  }
}
     944:	ff 91       	pop	r31
     946:	ef 91       	pop	r30
     948:	9f 91       	pop	r25
     94a:	8f 91       	pop	r24
     94c:	3f 91       	pop	r19
     94e:	2f 91       	pop	r18
     950:	0f 90       	pop	r0
     952:	0b be       	out	0x3b, r0	; 59
     954:	0f 90       	pop	r0
     956:	0f be       	out	0x3f, r0	; 63
     958:	0f 90       	pop	r0
     95a:	1f 90       	pop	r1
     95c:	18 95       	reti

0000095e <__vector_52>:
#endif

#ifdef USART2_UDRE_vect
ISR(USART2_UDRE_vect)
{
     95e:	1f 92       	push	r1
     960:	0f 92       	push	r0
     962:	0f b6       	in	r0, 0x3f	; 63
     964:	0f 92       	push	r0
     966:	11 24       	eor	r1, r1
     968:	0b b6       	in	r0, 0x3b	; 59
     96a:	0f 92       	push	r0
     96c:	2f 93       	push	r18
     96e:	3f 93       	push	r19
     970:	8f 93       	push	r24
     972:	9f 93       	push	r25
     974:	ef 93       	push	r30
     976:	ff 93       	push	r31
  if (tx_buffer2.head == tx_buffer2.tail) {
     978:	20 91 76 03 	lds	r18, 0x0376
     97c:	30 91 77 03 	lds	r19, 0x0377
     980:	80 91 78 03 	lds	r24, 0x0378
     984:	90 91 79 03 	lds	r25, 0x0379
     988:	28 17       	cp	r18, r24
     98a:	39 07       	cpc	r19, r25
     98c:	31 f4       	brne	.+12     	; 0x99a <__vector_52+0x3c>
	// Buffer empty, so disable interrupts
    cbi(UCSR2B, UDRIE2);
     98e:	80 91 d1 00 	lds	r24, 0x00D1
     992:	8f 7d       	andi	r24, 0xDF	; 223
     994:	80 93 d1 00 	sts	0x00D1, r24
     998:	14 c0       	rjmp	.+40     	; 0x9c2 <__vector_52+0x64>
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer2.buffer[tx_buffer2.tail];
     99a:	e0 91 78 03 	lds	r30, 0x0378
     99e:	f0 91 79 03 	lds	r31, 0x0379
     9a2:	ea 5c       	subi	r30, 0xCA	; 202
     9a4:	fc 4f       	sbci	r31, 0xFC	; 252
     9a6:	20 81       	ld	r18, Z
    tx_buffer2.tail = (tx_buffer2.tail + 1) % SERIAL_BUFFER_SIZE;
     9a8:	80 91 78 03 	lds	r24, 0x0378
     9ac:	90 91 79 03 	lds	r25, 0x0379
     9b0:	01 96       	adiw	r24, 0x01	; 1
     9b2:	8f 73       	andi	r24, 0x3F	; 63
     9b4:	99 27       	eor	r25, r25
     9b6:	90 93 79 03 	sts	0x0379, r25
     9ba:	80 93 78 03 	sts	0x0378, r24
	
    UDR2 = c;
     9be:	20 93 d6 00 	sts	0x00D6, r18
  }
}
     9c2:	ff 91       	pop	r31
     9c4:	ef 91       	pop	r30
     9c6:	9f 91       	pop	r25
     9c8:	8f 91       	pop	r24
     9ca:	3f 91       	pop	r19
     9cc:	2f 91       	pop	r18
     9ce:	0f 90       	pop	r0
     9d0:	0b be       	out	0x3b, r0	; 59
     9d2:	0f 90       	pop	r0
     9d4:	0f be       	out	0x3f, r0	; 63
     9d6:	0f 90       	pop	r0
     9d8:	1f 90       	pop	r1
     9da:	18 95       	reti

000009dc <__vector_55>:
#endif

#ifdef USART3_UDRE_vect
ISR(USART3_UDRE_vect)
{
     9dc:	1f 92       	push	r1
     9de:	0f 92       	push	r0
     9e0:	0f b6       	in	r0, 0x3f	; 63
     9e2:	0f 92       	push	r0
     9e4:	11 24       	eor	r1, r1
     9e6:	0b b6       	in	r0, 0x3b	; 59
     9e8:	0f 92       	push	r0
     9ea:	2f 93       	push	r18
     9ec:	3f 93       	push	r19
     9ee:	8f 93       	push	r24
     9f0:	9f 93       	push	r25
     9f2:	ef 93       	push	r30
     9f4:	ff 93       	push	r31
  if (tx_buffer3.head == tx_buffer3.tail) {
     9f6:	20 91 ee 02 	lds	r18, 0x02EE
     9fa:	30 91 ef 02 	lds	r19, 0x02EF
     9fe:	80 91 f0 02 	lds	r24, 0x02F0
     a02:	90 91 f1 02 	lds	r25, 0x02F1
     a06:	28 17       	cp	r18, r24
     a08:	39 07       	cpc	r19, r25
     a0a:	31 f4       	brne	.+12     	; 0xa18 <__vector_55+0x3c>
	// Buffer empty, so disable interrupts
    cbi(UCSR3B, UDRIE3);
     a0c:	80 91 31 01 	lds	r24, 0x0131
     a10:	8f 7d       	andi	r24, 0xDF	; 223
     a12:	80 93 31 01 	sts	0x0131, r24
     a16:	14 c0       	rjmp	.+40     	; 0xa40 <__vector_55+0x64>
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer3.buffer[tx_buffer3.tail];
     a18:	e0 91 f0 02 	lds	r30, 0x02F0
     a1c:	f0 91 f1 02 	lds	r31, 0x02F1
     a20:	e2 55       	subi	r30, 0x52	; 82
     a22:	fd 4f       	sbci	r31, 0xFD	; 253
     a24:	20 81       	ld	r18, Z
    tx_buffer3.tail = (tx_buffer3.tail + 1) % SERIAL_BUFFER_SIZE;
     a26:	80 91 f0 02 	lds	r24, 0x02F0
     a2a:	90 91 f1 02 	lds	r25, 0x02F1
     a2e:	01 96       	adiw	r24, 0x01	; 1
     a30:	8f 73       	andi	r24, 0x3F	; 63
     a32:	99 27       	eor	r25, r25
     a34:	90 93 f1 02 	sts	0x02F1, r25
     a38:	80 93 f0 02 	sts	0x02F0, r24
	
    UDR3 = c;
     a3c:	20 93 36 01 	sts	0x0136, r18
  }
}
     a40:	ff 91       	pop	r31
     a42:	ef 91       	pop	r30
     a44:	9f 91       	pop	r25
     a46:	8f 91       	pop	r24
     a48:	3f 91       	pop	r19
     a4a:	2f 91       	pop	r18
     a4c:	0f 90       	pop	r0
     a4e:	0b be       	out	0x3b, r0	; 59
     a50:	0f 90       	pop	r0
     a52:	0f be       	out	0x3f, r0	; 63
     a54:	0f 90       	pop	r0
     a56:	1f 90       	pop	r1
     a58:	18 95       	reti

00000a5a <_GLOBAL__sub_I_rx_buffer>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UCSR2C, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UCSR3C, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
     a5a:	cf 92       	push	r12
     a5c:	df 92       	push	r13
     a5e:	ef 92       	push	r14
     a60:	ff 92       	push	r15
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
     a62:	ec e8       	ldi	r30, 0x8C	; 140
     a64:	f2 e0       	ldi	r31, 0x02	; 2
     a66:	13 82       	std	Z+3, r1	; 0x03
     a68:	12 82       	std	Z+2, r1	; 0x02
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
     a6a:	88 ee       	ldi	r24, 0xE8	; 232
     a6c:	c8 2e       	mov	r12, r24
     a6e:	83 e0       	ldi	r24, 0x03	; 3
     a70:	d8 2e       	mov	r13, r24
     a72:	e1 2c       	mov	r14, r1
     a74:	f1 2c       	mov	r15, r1
     a76:	c4 82       	std	Z+4, r12	; 0x04
     a78:	d5 82       	std	Z+5, r13	; 0x05
     a7a:	e6 82       	std	Z+6, r14	; 0x06
     a7c:	f7 82       	std	Z+7, r15	; 0x07

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
     a7e:	6a e1       	ldi	r22, 0x1A	; 26
     a80:	72 e0       	ldi	r23, 0x02	; 2
     a82:	71 83       	std	Z+1, r23	; 0x01
     a84:	60 83       	st	Z, r22
{
  _rx_buffer = rx_buffer;
     a86:	8a e8       	ldi	r24, 0x8A	; 138
     a88:	94 e0       	ldi	r25, 0x04	; 4
     a8a:	95 87       	std	Z+13, r25	; 0x0d
     a8c:	84 87       	std	Z+12, r24	; 0x0c
  _tx_buffer = tx_buffer;
     a8e:	86 e4       	ldi	r24, 0x46	; 70
     a90:	94 e0       	ldi	r25, 0x04	; 4
     a92:	97 87       	std	Z+15, r25	; 0x0f
     a94:	86 87       	std	Z+14, r24	; 0x0e
  _ubrrh = ubrrh;
     a96:	85 ec       	ldi	r24, 0xC5	; 197
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	91 8b       	std	Z+17, r25	; 0x11
     a9c:	80 8b       	std	Z+16, r24	; 0x10
  _ubrrl = ubrrl;
     a9e:	84 ec       	ldi	r24, 0xC4	; 196
     aa0:	90 e0       	ldi	r25, 0x00	; 0
     aa2:	93 8b       	std	Z+19, r25	; 0x13
     aa4:	82 8b       	std	Z+18, r24	; 0x12
  _ucsra = ucsra;
     aa6:	80 ec       	ldi	r24, 0xC0	; 192
     aa8:	90 e0       	ldi	r25, 0x00	; 0
     aaa:	95 8b       	std	Z+21, r25	; 0x15
     aac:	84 8b       	std	Z+20, r24	; 0x14
  _ucsrb = ucsrb;
     aae:	81 ec       	ldi	r24, 0xC1	; 193
     ab0:	90 e0       	ldi	r25, 0x00	; 0
     ab2:	97 8b       	std	Z+23, r25	; 0x17
     ab4:	86 8b       	std	Z+22, r24	; 0x16
  _ucsrc = ucsrc;
     ab6:	82 ec       	ldi	r24, 0xC2	; 194
     ab8:	90 e0       	ldi	r25, 0x00	; 0
     aba:	91 8f       	std	Z+25, r25	; 0x19
     abc:	80 8f       	std	Z+24, r24	; 0x18
  _udr = udr;
     abe:	86 ec       	ldi	r24, 0xC6	; 198
     ac0:	90 e0       	ldi	r25, 0x00	; 0
     ac2:	93 8f       	std	Z+27, r25	; 0x1b
     ac4:	82 8f       	std	Z+26, r24	; 0x1a
  _rxen = rxen;
     ac6:	44 e0       	ldi	r20, 0x04	; 4
     ac8:	44 8f       	std	Z+28, r20	; 0x1c
  _txen = txen;
     aca:	33 e0       	ldi	r19, 0x03	; 3
     acc:	35 8f       	std	Z+29, r19	; 0x1d
  _rxcie = rxcie;
     ace:	27 e0       	ldi	r18, 0x07	; 7
     ad0:	26 8f       	std	Z+30, r18	; 0x1e
  _udrie = udrie;
     ad2:	95 e0       	ldi	r25, 0x05	; 5
     ad4:	97 8f       	std	Z+31, r25	; 0x1f
  _u2x = u2x;
     ad6:	81 e0       	ldi	r24, 0x01	; 1
     ad8:	80 a3       	std	Z+32, r24	; 0x20
     ada:	ea e6       	ldi	r30, 0x6A	; 106
     adc:	f2 e0       	ldi	r31, 0x02	; 2
     ade:	13 82       	std	Z+3, r1	; 0x03
     ae0:	12 82       	std	Z+2, r1	; 0x02
     ae2:	c4 82       	std	Z+4, r12	; 0x04
     ae4:	d5 82       	std	Z+5, r13	; 0x05
     ae6:	e6 82       	std	Z+6, r14	; 0x06
     ae8:	f7 82       	std	Z+7, r15	; 0x07

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
     aea:	71 83       	std	Z+1, r23	; 0x01
     aec:	60 83       	st	Z, r22
{
  _rx_buffer = rx_buffer;
     aee:	a2 e0       	ldi	r26, 0x02	; 2
     af0:	b4 e0       	ldi	r27, 0x04	; 4
     af2:	b5 87       	std	Z+13, r27	; 0x0d
     af4:	a4 87       	std	Z+12, r26	; 0x0c
  _tx_buffer = tx_buffer;
     af6:	ae eb       	ldi	r26, 0xBE	; 190
     af8:	b3 e0       	ldi	r27, 0x03	; 3
     afa:	b7 87       	std	Z+15, r27	; 0x0f
     afc:	a6 87       	std	Z+14, r26	; 0x0e
  _ubrrh = ubrrh;
     afe:	ad ec       	ldi	r26, 0xCD	; 205
     b00:	b0 e0       	ldi	r27, 0x00	; 0
     b02:	b1 8b       	std	Z+17, r27	; 0x11
     b04:	a0 8b       	std	Z+16, r26	; 0x10
  _ubrrl = ubrrl;
     b06:	ac ec       	ldi	r26, 0xCC	; 204
     b08:	b0 e0       	ldi	r27, 0x00	; 0
     b0a:	b3 8b       	std	Z+19, r27	; 0x13
     b0c:	a2 8b       	std	Z+18, r26	; 0x12
  _ucsra = ucsra;
     b0e:	a8 ec       	ldi	r26, 0xC8	; 200
     b10:	b0 e0       	ldi	r27, 0x00	; 0
     b12:	b5 8b       	std	Z+21, r27	; 0x15
     b14:	a4 8b       	std	Z+20, r26	; 0x14
  _ucsrb = ucsrb;
     b16:	a9 ec       	ldi	r26, 0xC9	; 201
     b18:	b0 e0       	ldi	r27, 0x00	; 0
     b1a:	b7 8b       	std	Z+23, r27	; 0x17
     b1c:	a6 8b       	std	Z+22, r26	; 0x16
  _ucsrc = ucsrc;
     b1e:	aa ec       	ldi	r26, 0xCA	; 202
     b20:	b0 e0       	ldi	r27, 0x00	; 0
     b22:	b1 8f       	std	Z+25, r27	; 0x19
     b24:	a0 8f       	std	Z+24, r26	; 0x18
  _udr = udr;
     b26:	ae ec       	ldi	r26, 0xCE	; 206
     b28:	b0 e0       	ldi	r27, 0x00	; 0
     b2a:	b3 8f       	std	Z+27, r27	; 0x1b
     b2c:	a2 8f       	std	Z+26, r26	; 0x1a
  _rxen = rxen;
     b2e:	44 8f       	std	Z+28, r20	; 0x1c
  _txen = txen;
     b30:	35 8f       	std	Z+29, r19	; 0x1d
  _rxcie = rxcie;
     b32:	26 8f       	std	Z+30, r18	; 0x1e
  _udrie = udrie;
     b34:	97 8f       	std	Z+31, r25	; 0x1f
  _u2x = u2x;
     b36:	80 a3       	std	Z+32, r24	; 0x20
     b38:	e8 e4       	ldi	r30, 0x48	; 72
     b3a:	f2 e0       	ldi	r31, 0x02	; 2
     b3c:	13 82       	std	Z+3, r1	; 0x03
     b3e:	12 82       	std	Z+2, r1	; 0x02
     b40:	c4 82       	std	Z+4, r12	; 0x04
     b42:	d5 82       	std	Z+5, r13	; 0x05
     b44:	e6 82       	std	Z+6, r14	; 0x06
     b46:	f7 82       	std	Z+7, r15	; 0x07

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
     b48:	71 83       	std	Z+1, r23	; 0x01
     b4a:	60 83       	st	Z, r22
{
  _rx_buffer = rx_buffer;
     b4c:	aa e7       	ldi	r26, 0x7A	; 122
     b4e:	b3 e0       	ldi	r27, 0x03	; 3
     b50:	b5 87       	std	Z+13, r27	; 0x0d
     b52:	a4 87       	std	Z+12, r26	; 0x0c
  _tx_buffer = tx_buffer;
     b54:	a6 e3       	ldi	r26, 0x36	; 54
     b56:	b3 e0       	ldi	r27, 0x03	; 3
     b58:	b7 87       	std	Z+15, r27	; 0x0f
     b5a:	a6 87       	std	Z+14, r26	; 0x0e
  _ubrrh = ubrrh;
     b5c:	a5 ed       	ldi	r26, 0xD5	; 213
     b5e:	b0 e0       	ldi	r27, 0x00	; 0
     b60:	b1 8b       	std	Z+17, r27	; 0x11
     b62:	a0 8b       	std	Z+16, r26	; 0x10
  _ubrrl = ubrrl;
     b64:	a4 ed       	ldi	r26, 0xD4	; 212
     b66:	b0 e0       	ldi	r27, 0x00	; 0
     b68:	b3 8b       	std	Z+19, r27	; 0x13
     b6a:	a2 8b       	std	Z+18, r26	; 0x12
  _ucsra = ucsra;
     b6c:	a0 ed       	ldi	r26, 0xD0	; 208
     b6e:	b0 e0       	ldi	r27, 0x00	; 0
     b70:	b5 8b       	std	Z+21, r27	; 0x15
     b72:	a4 8b       	std	Z+20, r26	; 0x14
  _ucsrb = ucsrb;
     b74:	a1 ed       	ldi	r26, 0xD1	; 209
     b76:	b0 e0       	ldi	r27, 0x00	; 0
     b78:	b7 8b       	std	Z+23, r27	; 0x17
     b7a:	a6 8b       	std	Z+22, r26	; 0x16
  _ucsrc = ucsrc;
     b7c:	a2 ed       	ldi	r26, 0xD2	; 210
     b7e:	b0 e0       	ldi	r27, 0x00	; 0
     b80:	b1 8f       	std	Z+25, r27	; 0x19
     b82:	a0 8f       	std	Z+24, r26	; 0x18
  _udr = udr;
     b84:	a6 ed       	ldi	r26, 0xD6	; 214
     b86:	b0 e0       	ldi	r27, 0x00	; 0
     b88:	b3 8f       	std	Z+27, r27	; 0x1b
     b8a:	a2 8f       	std	Z+26, r26	; 0x1a
  _rxen = rxen;
     b8c:	44 8f       	std	Z+28, r20	; 0x1c
  _txen = txen;
     b8e:	35 8f       	std	Z+29, r19	; 0x1d
  _rxcie = rxcie;
     b90:	26 8f       	std	Z+30, r18	; 0x1e
  _udrie = udrie;
     b92:	97 8f       	std	Z+31, r25	; 0x1f
  _u2x = u2x;
     b94:	80 a3       	std	Z+32, r24	; 0x20
     b96:	e6 e2       	ldi	r30, 0x26	; 38
     b98:	f2 e0       	ldi	r31, 0x02	; 2
     b9a:	13 82       	std	Z+3, r1	; 0x03
     b9c:	12 82       	std	Z+2, r1	; 0x02
     b9e:	c4 82       	std	Z+4, r12	; 0x04
     ba0:	d5 82       	std	Z+5, r13	; 0x05
     ba2:	e6 82       	std	Z+6, r14	; 0x06
     ba4:	f7 82       	std	Z+7, r15	; 0x07

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
     ba6:	71 83       	std	Z+1, r23	; 0x01
     ba8:	60 83       	st	Z, r22
{
  _rx_buffer = rx_buffer;
     baa:	62 ef       	ldi	r22, 0xF2	; 242
     bac:	72 e0       	ldi	r23, 0x02	; 2
     bae:	75 87       	std	Z+13, r23	; 0x0d
     bb0:	64 87       	std	Z+12, r22	; 0x0c
  _tx_buffer = tx_buffer;
     bb2:	6e ea       	ldi	r22, 0xAE	; 174
     bb4:	72 e0       	ldi	r23, 0x02	; 2
     bb6:	77 87       	std	Z+15, r23	; 0x0f
     bb8:	66 87       	std	Z+14, r22	; 0x0e
  _ubrrh = ubrrh;
     bba:	65 e3       	ldi	r22, 0x35	; 53
     bbc:	71 e0       	ldi	r23, 0x01	; 1
     bbe:	71 8b       	std	Z+17, r23	; 0x11
     bc0:	60 8b       	std	Z+16, r22	; 0x10
  _ubrrl = ubrrl;
     bc2:	64 e3       	ldi	r22, 0x34	; 52
     bc4:	71 e0       	ldi	r23, 0x01	; 1
     bc6:	73 8b       	std	Z+19, r23	; 0x13
     bc8:	62 8b       	std	Z+18, r22	; 0x12
  _ucsra = ucsra;
     bca:	60 e3       	ldi	r22, 0x30	; 48
     bcc:	71 e0       	ldi	r23, 0x01	; 1
     bce:	75 8b       	std	Z+21, r23	; 0x15
     bd0:	64 8b       	std	Z+20, r22	; 0x14
  _ucsrb = ucsrb;
     bd2:	61 e3       	ldi	r22, 0x31	; 49
     bd4:	71 e0       	ldi	r23, 0x01	; 1
     bd6:	77 8b       	std	Z+23, r23	; 0x17
     bd8:	66 8b       	std	Z+22, r22	; 0x16
  _ucsrc = ucsrc;
     bda:	62 e3       	ldi	r22, 0x32	; 50
     bdc:	71 e0       	ldi	r23, 0x01	; 1
     bde:	71 8f       	std	Z+25, r23	; 0x19
     be0:	60 8f       	std	Z+24, r22	; 0x18
  _udr = udr;
     be2:	66 e3       	ldi	r22, 0x36	; 54
     be4:	71 e0       	ldi	r23, 0x01	; 1
     be6:	73 8f       	std	Z+27, r23	; 0x1b
     be8:	62 8f       	std	Z+26, r22	; 0x1a
  _rxen = rxen;
     bea:	44 8f       	std	Z+28, r20	; 0x1c
  _txen = txen;
     bec:	35 8f       	std	Z+29, r19	; 0x1d
  _rxcie = rxcie;
     bee:	26 8f       	std	Z+30, r18	; 0x1e
  _udrie = udrie;
     bf0:	97 8f       	std	Z+31, r25	; 0x1f
  _u2x = u2x;
     bf2:	80 a3       	std	Z+32, r24	; 0x20
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UCSR2C, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UCSR3C, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
     bf4:	ff 90       	pop	r15
     bf6:	ef 90       	pop	r14
     bf8:	df 90       	pop	r13
     bfa:	cf 90       	pop	r12
     bfc:	08 95       	ret

00000bfe <__vector_23>:
#if defined(__AVR_ATtiny24__) || defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__)
ISR(TIM0_OVF_vect)
#else
ISR(TIMER0_OVF_vect)
#endif
{
     bfe:	1f 92       	push	r1
     c00:	0f 92       	push	r0
     c02:	0f b6       	in	r0, 0x3f	; 63
     c04:	0f 92       	push	r0
     c06:	11 24       	eor	r1, r1
     c08:	2f 93       	push	r18
     c0a:	3f 93       	push	r19
     c0c:	8f 93       	push	r24
     c0e:	9f 93       	push	r25
     c10:	af 93       	push	r26
     c12:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
     c14:	80 91 cf 04 	lds	r24, 0x04CF
     c18:	90 91 d0 04 	lds	r25, 0x04D0
     c1c:	a0 91 d1 04 	lds	r26, 0x04D1
     c20:	b0 91 d2 04 	lds	r27, 0x04D2
	unsigned char f = timer0_fract;
     c24:	30 91 ce 04 	lds	r19, 0x04CE

	m += MILLIS_INC;
	f += FRACT_INC;
     c28:	23 e0       	ldi	r18, 0x03	; 3
     c2a:	23 0f       	add	r18, r19
	if (f >= FRACT_MAX) {
     c2c:	2d 37       	cpi	r18, 0x7D	; 125
     c2e:	20 f4       	brcc	.+8      	; 0xc38 <__vector_23+0x3a>
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
	unsigned char f = timer0_fract;

	m += MILLIS_INC;
     c30:	01 96       	adiw	r24, 0x01	; 1
     c32:	a1 1d       	adc	r26, r1
     c34:	b1 1d       	adc	r27, r1
     c36:	05 c0       	rjmp	.+10     	; 0xc42 <__vector_23+0x44>
	f += FRACT_INC;
	if (f >= FRACT_MAX) {
		f -= FRACT_MAX;
     c38:	26 e8       	ldi	r18, 0x86	; 134
     c3a:	23 0f       	add	r18, r19
		m += 1;
     c3c:	02 96       	adiw	r24, 0x02	; 2
     c3e:	a1 1d       	adc	r26, r1
     c40:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
     c42:	20 93 ce 04 	sts	0x04CE, r18
	timer0_millis = m;
     c46:	80 93 cf 04 	sts	0x04CF, r24
     c4a:	90 93 d0 04 	sts	0x04D0, r25
     c4e:	a0 93 d1 04 	sts	0x04D1, r26
     c52:	b0 93 d2 04 	sts	0x04D2, r27
	timer0_overflow_count++;
     c56:	80 91 d3 04 	lds	r24, 0x04D3
     c5a:	90 91 d4 04 	lds	r25, 0x04D4
     c5e:	a0 91 d5 04 	lds	r26, 0x04D5
     c62:	b0 91 d6 04 	lds	r27, 0x04D6
     c66:	01 96       	adiw	r24, 0x01	; 1
     c68:	a1 1d       	adc	r26, r1
     c6a:	b1 1d       	adc	r27, r1
     c6c:	80 93 d3 04 	sts	0x04D3, r24
     c70:	90 93 d4 04 	sts	0x04D4, r25
     c74:	a0 93 d5 04 	sts	0x04D5, r26
     c78:	b0 93 d6 04 	sts	0x04D6, r27
}
     c7c:	bf 91       	pop	r27
     c7e:	af 91       	pop	r26
     c80:	9f 91       	pop	r25
     c82:	8f 91       	pop	r24
     c84:	3f 91       	pop	r19
     c86:	2f 91       	pop	r18
     c88:	0f 90       	pop	r0
     c8a:	0f be       	out	0x3f, r0	; 63
     c8c:	0f 90       	pop	r0
     c8e:	1f 90       	pop	r1
     c90:	18 95       	reti

00000c92 <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
     c92:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
     c94:	84 b5       	in	r24, 0x24	; 36
     c96:	82 60       	ori	r24, 0x02	; 2
     c98:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
     c9a:	84 b5       	in	r24, 0x24	; 36
     c9c:	81 60       	ori	r24, 0x01	; 1
     c9e:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
     ca0:	85 b5       	in	r24, 0x25	; 37
     ca2:	82 60       	ori	r24, 0x02	; 2
     ca4:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
     ca6:	85 b5       	in	r24, 0x25	; 37
     ca8:	81 60       	ori	r24, 0x01	; 1
     caa:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
     cac:	ee e6       	ldi	r30, 0x6E	; 110
     cae:	f0 e0       	ldi	r31, 0x00	; 0
     cb0:	80 81       	ld	r24, Z
     cb2:	81 60       	ori	r24, 0x01	; 1
     cb4:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
     cb6:	e1 e8       	ldi	r30, 0x81	; 129
     cb8:	f0 e0       	ldi	r31, 0x00	; 0
     cba:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
     cbc:	80 81       	ld	r24, Z
     cbe:	82 60       	ori	r24, 0x02	; 2
     cc0:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
     cc2:	80 81       	ld	r24, Z
     cc4:	81 60       	ori	r24, 0x01	; 1
     cc6:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
     cc8:	e0 e8       	ldi	r30, 0x80	; 128
     cca:	f0 e0       	ldi	r31, 0x00	; 0
     ccc:	80 81       	ld	r24, Z
     cce:	81 60       	ori	r24, 0x01	; 1
     cd0:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
     cd2:	e1 eb       	ldi	r30, 0xB1	; 177
     cd4:	f0 e0       	ldi	r31, 0x00	; 0
     cd6:	80 81       	ld	r24, Z
     cd8:	84 60       	ori	r24, 0x04	; 4
     cda:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
     cdc:	e0 eb       	ldi	r30, 0xB0	; 176
     cde:	f0 e0       	ldi	r31, 0x00	; 0
     ce0:	80 81       	ld	r24, Z
     ce2:	81 60       	ori	r24, 0x01	; 1
     ce4:	80 83       	st	Z, r24
#else
	#warning Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	sbi(TCCR3B, CS31);		// set timer 3 prescale factor to 64
     ce6:	e1 e9       	ldi	r30, 0x91	; 145
     ce8:	f0 e0       	ldi	r31, 0x00	; 0
     cea:	80 81       	ld	r24, Z
     cec:	82 60       	ori	r24, 0x02	; 2
     cee:	80 83       	st	Z, r24
	sbi(TCCR3B, CS30);
     cf0:	80 81       	ld	r24, Z
     cf2:	81 60       	ori	r24, 0x01	; 1
     cf4:	80 83       	st	Z, r24
	sbi(TCCR3A, WGM30);		// put timer 3 in 8-bit phase correct pwm mode
     cf6:	e0 e9       	ldi	r30, 0x90	; 144
     cf8:	f0 e0       	ldi	r31, 0x00	; 0
     cfa:	80 81       	ld	r24, Z
     cfc:	81 60       	ori	r24, 0x01	; 1
     cfe:	80 83       	st	Z, r24
	sbi(TCCR4D, WGM40);		// put timer 4 in phase- and frequency-correct PWM mode	
	sbi(TCCR4A, PWM4A);		// enable PWM mode for comparator OCR4A
	sbi(TCCR4C, PWM4D);		// enable PWM mode for comparator OCR4D
#else /* beginning of timer4 block for ATMEGA1280 and ATMEGA2560 */
#if defined(TCCR4B) && defined(CS41) && defined(WGM40)
	sbi(TCCR4B, CS41);		// set timer 4 prescale factor to 64
     d00:	e1 ea       	ldi	r30, 0xA1	; 161
     d02:	f0 e0       	ldi	r31, 0x00	; 0
     d04:	80 81       	ld	r24, Z
     d06:	82 60       	ori	r24, 0x02	; 2
     d08:	80 83       	st	Z, r24
	sbi(TCCR4B, CS40);
     d0a:	80 81       	ld	r24, Z
     d0c:	81 60       	ori	r24, 0x01	; 1
     d0e:	80 83       	st	Z, r24
	sbi(TCCR4A, WGM40);		// put timer 4 in 8-bit phase correct pwm mode
     d10:	e0 ea       	ldi	r30, 0xA0	; 160
     d12:	f0 e0       	ldi	r31, 0x00	; 0
     d14:	80 81       	ld	r24, Z
     d16:	81 60       	ori	r24, 0x01	; 1
     d18:	80 83       	st	Z, r24
#endif
#endif /* end timer4 block for ATMEGA1280/2560 and similar */	

#if defined(TCCR5B) && defined(CS51) && defined(WGM50)
	sbi(TCCR5B, CS51);		// set timer 5 prescale factor to 64
     d1a:	e1 e2       	ldi	r30, 0x21	; 33
     d1c:	f1 e0       	ldi	r31, 0x01	; 1
     d1e:	80 81       	ld	r24, Z
     d20:	82 60       	ori	r24, 0x02	; 2
     d22:	80 83       	st	Z, r24
	sbi(TCCR5B, CS50);
     d24:	80 81       	ld	r24, Z
     d26:	81 60       	ori	r24, 0x01	; 1
     d28:	80 83       	st	Z, r24
	sbi(TCCR5A, WGM50);		// put timer 5 in 8-bit phase correct pwm mode
     d2a:	e0 e2       	ldi	r30, 0x20	; 32
     d2c:	f1 e0       	ldi	r31, 0x01	; 1
     d2e:	80 81       	ld	r24, Z
     d30:	81 60       	ori	r24, 0x01	; 1
     d32:	80 83       	st	Z, r24
#if defined(ADCSRA)
	// set a2d prescale factor to 128
	// 16 MHz / 128 = 125 KHz, inside the desired 50-200 KHz range.
	// XXX: this will not work properly for other clock speeds, and
	// this code should use F_CPU to determine the prescale factor.
	sbi(ADCSRA, ADPS2);
     d34:	ea e7       	ldi	r30, 0x7A	; 122
     d36:	f0 e0       	ldi	r31, 0x00	; 0
     d38:	80 81       	ld	r24, Z
     d3a:	84 60       	ori	r24, 0x04	; 4
     d3c:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS1);
     d3e:	80 81       	ld	r24, Z
     d40:	82 60       	ori	r24, 0x02	; 2
     d42:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS0);
     d44:	80 81       	ld	r24, Z
     d46:	81 60       	ori	r24, 0x01	; 1
     d48:	80 83       	st	Z, r24

	// enable a2d conversions
	sbi(ADCSRA, ADEN);
     d4a:	80 81       	ld	r24, Z
     d4c:	80 68       	ori	r24, 0x80	; 128
     d4e:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
     d50:	10 92 c1 00 	sts	0x00C1, r1
     d54:	08 95       	ret

00000d56 <__subsf3>:
     d56:	50 58       	subi	r21, 0x80	; 128

00000d58 <__addsf3>:
     d58:	bb 27       	eor	r27, r27
     d5a:	aa 27       	eor	r26, r26
     d5c:	0e d0       	rcall	.+28     	; 0xd7a <__addsf3x>
     d5e:	75 c1       	rjmp	.+746    	; 0x104a <__fp_round>
     d60:	66 d1       	rcall	.+716    	; 0x102e <__fp_pscA>
     d62:	30 f0       	brcs	.+12     	; 0xd70 <__addsf3+0x18>
     d64:	6b d1       	rcall	.+726    	; 0x103c <__fp_pscB>
     d66:	20 f0       	brcs	.+8      	; 0xd70 <__addsf3+0x18>
     d68:	31 f4       	brne	.+12     	; 0xd76 <__addsf3+0x1e>
     d6a:	9f 3f       	cpi	r25, 0xFF	; 255
     d6c:	11 f4       	brne	.+4      	; 0xd72 <__addsf3+0x1a>
     d6e:	1e f4       	brtc	.+6      	; 0xd76 <__addsf3+0x1e>
     d70:	5b c1       	rjmp	.+694    	; 0x1028 <__fp_nan>
     d72:	0e f4       	brtc	.+2      	; 0xd76 <__addsf3+0x1e>
     d74:	e0 95       	com	r30
     d76:	e7 fb       	bst	r30, 7
     d78:	51 c1       	rjmp	.+674    	; 0x101c <__fp_inf>

00000d7a <__addsf3x>:
     d7a:	e9 2f       	mov	r30, r25
     d7c:	77 d1       	rcall	.+750    	; 0x106c <__fp_split3>
     d7e:	80 f3       	brcs	.-32     	; 0xd60 <__addsf3+0x8>
     d80:	ba 17       	cp	r27, r26
     d82:	62 07       	cpc	r22, r18
     d84:	73 07       	cpc	r23, r19
     d86:	84 07       	cpc	r24, r20
     d88:	95 07       	cpc	r25, r21
     d8a:	18 f0       	brcs	.+6      	; 0xd92 <__addsf3x+0x18>
     d8c:	71 f4       	brne	.+28     	; 0xdaa <__addsf3x+0x30>
     d8e:	9e f5       	brtc	.+102    	; 0xdf6 <__addsf3x+0x7c>
     d90:	8f c1       	rjmp	.+798    	; 0x10b0 <__fp_zero>
     d92:	0e f4       	brtc	.+2      	; 0xd96 <__addsf3x+0x1c>
     d94:	e0 95       	com	r30
     d96:	0b 2e       	mov	r0, r27
     d98:	ba 2f       	mov	r27, r26
     d9a:	a0 2d       	mov	r26, r0
     d9c:	0b 01       	movw	r0, r22
     d9e:	b9 01       	movw	r22, r18
     da0:	90 01       	movw	r18, r0
     da2:	0c 01       	movw	r0, r24
     da4:	ca 01       	movw	r24, r20
     da6:	a0 01       	movw	r20, r0
     da8:	11 24       	eor	r1, r1
     daa:	ff 27       	eor	r31, r31
     dac:	59 1b       	sub	r21, r25
     dae:	99 f0       	breq	.+38     	; 0xdd6 <__addsf3x+0x5c>
     db0:	59 3f       	cpi	r21, 0xF9	; 249
     db2:	50 f4       	brcc	.+20     	; 0xdc8 <__addsf3x+0x4e>
     db4:	50 3e       	cpi	r21, 0xE0	; 224
     db6:	68 f1       	brcs	.+90     	; 0xe12 <__addsf3x+0x98>
     db8:	1a 16       	cp	r1, r26
     dba:	f0 40       	sbci	r31, 0x00	; 0
     dbc:	a2 2f       	mov	r26, r18
     dbe:	23 2f       	mov	r18, r19
     dc0:	34 2f       	mov	r19, r20
     dc2:	44 27       	eor	r20, r20
     dc4:	58 5f       	subi	r21, 0xF8	; 248
     dc6:	f3 cf       	rjmp	.-26     	; 0xdae <__addsf3x+0x34>
     dc8:	46 95       	lsr	r20
     dca:	37 95       	ror	r19
     dcc:	27 95       	ror	r18
     dce:	a7 95       	ror	r26
     dd0:	f0 40       	sbci	r31, 0x00	; 0
     dd2:	53 95       	inc	r21
     dd4:	c9 f7       	brne	.-14     	; 0xdc8 <__addsf3x+0x4e>
     dd6:	7e f4       	brtc	.+30     	; 0xdf6 <__addsf3x+0x7c>
     dd8:	1f 16       	cp	r1, r31
     dda:	ba 0b       	sbc	r27, r26
     ddc:	62 0b       	sbc	r22, r18
     dde:	73 0b       	sbc	r23, r19
     de0:	84 0b       	sbc	r24, r20
     de2:	ba f0       	brmi	.+46     	; 0xe12 <__addsf3x+0x98>
     de4:	91 50       	subi	r25, 0x01	; 1
     de6:	a1 f0       	breq	.+40     	; 0xe10 <__addsf3x+0x96>
     de8:	ff 0f       	add	r31, r31
     dea:	bb 1f       	adc	r27, r27
     dec:	66 1f       	adc	r22, r22
     dee:	77 1f       	adc	r23, r23
     df0:	88 1f       	adc	r24, r24
     df2:	c2 f7       	brpl	.-16     	; 0xde4 <__addsf3x+0x6a>
     df4:	0e c0       	rjmp	.+28     	; 0xe12 <__addsf3x+0x98>
     df6:	ba 0f       	add	r27, r26
     df8:	62 1f       	adc	r22, r18
     dfa:	73 1f       	adc	r23, r19
     dfc:	84 1f       	adc	r24, r20
     dfe:	48 f4       	brcc	.+18     	; 0xe12 <__addsf3x+0x98>
     e00:	87 95       	ror	r24
     e02:	77 95       	ror	r23
     e04:	67 95       	ror	r22
     e06:	b7 95       	ror	r27
     e08:	f7 95       	ror	r31
     e0a:	9e 3f       	cpi	r25, 0xFE	; 254
     e0c:	08 f0       	brcs	.+2      	; 0xe10 <__addsf3x+0x96>
     e0e:	b3 cf       	rjmp	.-154    	; 0xd76 <__addsf3+0x1e>
     e10:	93 95       	inc	r25
     e12:	88 0f       	add	r24, r24
     e14:	08 f0       	brcs	.+2      	; 0xe18 <__addsf3x+0x9e>
     e16:	99 27       	eor	r25, r25
     e18:	ee 0f       	add	r30, r30
     e1a:	97 95       	ror	r25
     e1c:	87 95       	ror	r24
     e1e:	08 95       	ret

00000e20 <__cmpsf2>:
     e20:	d9 d0       	rcall	.+434    	; 0xfd4 <__fp_cmp>
     e22:	08 f4       	brcc	.+2      	; 0xe26 <__cmpsf2+0x6>
     e24:	81 e0       	ldi	r24, 0x01	; 1
     e26:	08 95       	ret

00000e28 <__divsf3>:
     e28:	0c d0       	rcall	.+24     	; 0xe42 <__divsf3x>
     e2a:	0f c1       	rjmp	.+542    	; 0x104a <__fp_round>
     e2c:	07 d1       	rcall	.+526    	; 0x103c <__fp_pscB>
     e2e:	40 f0       	brcs	.+16     	; 0xe40 <__divsf3+0x18>
     e30:	fe d0       	rcall	.+508    	; 0x102e <__fp_pscA>
     e32:	30 f0       	brcs	.+12     	; 0xe40 <__divsf3+0x18>
     e34:	21 f4       	brne	.+8      	; 0xe3e <__divsf3+0x16>
     e36:	5f 3f       	cpi	r21, 0xFF	; 255
     e38:	19 f0       	breq	.+6      	; 0xe40 <__divsf3+0x18>
     e3a:	f0 c0       	rjmp	.+480    	; 0x101c <__fp_inf>
     e3c:	51 11       	cpse	r21, r1
     e3e:	39 c1       	rjmp	.+626    	; 0x10b2 <__fp_szero>
     e40:	f3 c0       	rjmp	.+486    	; 0x1028 <__fp_nan>

00000e42 <__divsf3x>:
     e42:	14 d1       	rcall	.+552    	; 0x106c <__fp_split3>
     e44:	98 f3       	brcs	.-26     	; 0xe2c <__divsf3+0x4>

00000e46 <__divsf3_pse>:
     e46:	99 23       	and	r25, r25
     e48:	c9 f3       	breq	.-14     	; 0xe3c <__divsf3+0x14>
     e4a:	55 23       	and	r21, r21
     e4c:	b1 f3       	breq	.-20     	; 0xe3a <__divsf3+0x12>
     e4e:	95 1b       	sub	r25, r21
     e50:	55 0b       	sbc	r21, r21
     e52:	bb 27       	eor	r27, r27
     e54:	aa 27       	eor	r26, r26
     e56:	62 17       	cp	r22, r18
     e58:	73 07       	cpc	r23, r19
     e5a:	84 07       	cpc	r24, r20
     e5c:	38 f0       	brcs	.+14     	; 0xe6c <__divsf3_pse+0x26>
     e5e:	9f 5f       	subi	r25, 0xFF	; 255
     e60:	5f 4f       	sbci	r21, 0xFF	; 255
     e62:	22 0f       	add	r18, r18
     e64:	33 1f       	adc	r19, r19
     e66:	44 1f       	adc	r20, r20
     e68:	aa 1f       	adc	r26, r26
     e6a:	a9 f3       	breq	.-22     	; 0xe56 <__divsf3_pse+0x10>
     e6c:	33 d0       	rcall	.+102    	; 0xed4 <__divsf3_pse+0x8e>
     e6e:	0e 2e       	mov	r0, r30
     e70:	3a f0       	brmi	.+14     	; 0xe80 <__divsf3_pse+0x3a>
     e72:	e0 e8       	ldi	r30, 0x80	; 128
     e74:	30 d0       	rcall	.+96     	; 0xed6 <__divsf3_pse+0x90>
     e76:	91 50       	subi	r25, 0x01	; 1
     e78:	50 40       	sbci	r21, 0x00	; 0
     e7a:	e6 95       	lsr	r30
     e7c:	00 1c       	adc	r0, r0
     e7e:	ca f7       	brpl	.-14     	; 0xe72 <__divsf3_pse+0x2c>
     e80:	29 d0       	rcall	.+82     	; 0xed4 <__divsf3_pse+0x8e>
     e82:	fe 2f       	mov	r31, r30
     e84:	27 d0       	rcall	.+78     	; 0xed4 <__divsf3_pse+0x8e>
     e86:	66 0f       	add	r22, r22
     e88:	77 1f       	adc	r23, r23
     e8a:	88 1f       	adc	r24, r24
     e8c:	bb 1f       	adc	r27, r27
     e8e:	26 17       	cp	r18, r22
     e90:	37 07       	cpc	r19, r23
     e92:	48 07       	cpc	r20, r24
     e94:	ab 07       	cpc	r26, r27
     e96:	b0 e8       	ldi	r27, 0x80	; 128
     e98:	09 f0       	breq	.+2      	; 0xe9c <__divsf3_pse+0x56>
     e9a:	bb 0b       	sbc	r27, r27
     e9c:	80 2d       	mov	r24, r0
     e9e:	bf 01       	movw	r22, r30
     ea0:	ff 27       	eor	r31, r31
     ea2:	93 58       	subi	r25, 0x83	; 131
     ea4:	5f 4f       	sbci	r21, 0xFF	; 255
     ea6:	2a f0       	brmi	.+10     	; 0xeb2 <__divsf3_pse+0x6c>
     ea8:	9e 3f       	cpi	r25, 0xFE	; 254
     eaa:	51 05       	cpc	r21, r1
     eac:	68 f0       	brcs	.+26     	; 0xec8 <__divsf3_pse+0x82>
     eae:	b6 c0       	rjmp	.+364    	; 0x101c <__fp_inf>
     eb0:	00 c1       	rjmp	.+512    	; 0x10b2 <__fp_szero>
     eb2:	5f 3f       	cpi	r21, 0xFF	; 255
     eb4:	ec f3       	brlt	.-6      	; 0xeb0 <__divsf3_pse+0x6a>
     eb6:	98 3e       	cpi	r25, 0xE8	; 232
     eb8:	dc f3       	brlt	.-10     	; 0xeb0 <__divsf3_pse+0x6a>
     eba:	86 95       	lsr	r24
     ebc:	77 95       	ror	r23
     ebe:	67 95       	ror	r22
     ec0:	b7 95       	ror	r27
     ec2:	f7 95       	ror	r31
     ec4:	9f 5f       	subi	r25, 0xFF	; 255
     ec6:	c9 f7       	brne	.-14     	; 0xeba <__divsf3_pse+0x74>
     ec8:	88 0f       	add	r24, r24
     eca:	91 1d       	adc	r25, r1
     ecc:	96 95       	lsr	r25
     ece:	87 95       	ror	r24
     ed0:	97 f9       	bld	r25, 7
     ed2:	08 95       	ret
     ed4:	e1 e0       	ldi	r30, 0x01	; 1
     ed6:	66 0f       	add	r22, r22
     ed8:	77 1f       	adc	r23, r23
     eda:	88 1f       	adc	r24, r24
     edc:	bb 1f       	adc	r27, r27
     ede:	62 17       	cp	r22, r18
     ee0:	73 07       	cpc	r23, r19
     ee2:	84 07       	cpc	r24, r20
     ee4:	ba 07       	cpc	r27, r26
     ee6:	20 f0       	brcs	.+8      	; 0xef0 <__divsf3_pse+0xaa>
     ee8:	62 1b       	sub	r22, r18
     eea:	73 0b       	sbc	r23, r19
     eec:	84 0b       	sbc	r24, r20
     eee:	ba 0b       	sbc	r27, r26
     ef0:	ee 1f       	adc	r30, r30
     ef2:	88 f7       	brcc	.-30     	; 0xed6 <__divsf3_pse+0x90>
     ef4:	e0 95       	com	r30
     ef6:	08 95       	ret

00000ef8 <__fixsfsi>:
     ef8:	04 d0       	rcall	.+8      	; 0xf02 <__fixunssfsi>
     efa:	68 94       	set
     efc:	b1 11       	cpse	r27, r1
     efe:	d9 c0       	rjmp	.+434    	; 0x10b2 <__fp_szero>
     f00:	08 95       	ret

00000f02 <__fixunssfsi>:
     f02:	bc d0       	rcall	.+376    	; 0x107c <__fp_splitA>
     f04:	88 f0       	brcs	.+34     	; 0xf28 <__fixunssfsi+0x26>
     f06:	9f 57       	subi	r25, 0x7F	; 127
     f08:	90 f0       	brcs	.+36     	; 0xf2e <__fixunssfsi+0x2c>
     f0a:	b9 2f       	mov	r27, r25
     f0c:	99 27       	eor	r25, r25
     f0e:	b7 51       	subi	r27, 0x17	; 23
     f10:	a0 f0       	brcs	.+40     	; 0xf3a <__fixunssfsi+0x38>
     f12:	d1 f0       	breq	.+52     	; 0xf48 <__fixunssfsi+0x46>
     f14:	66 0f       	add	r22, r22
     f16:	77 1f       	adc	r23, r23
     f18:	88 1f       	adc	r24, r24
     f1a:	99 1f       	adc	r25, r25
     f1c:	1a f0       	brmi	.+6      	; 0xf24 <__fixunssfsi+0x22>
     f1e:	ba 95       	dec	r27
     f20:	c9 f7       	brne	.-14     	; 0xf14 <__fixunssfsi+0x12>
     f22:	12 c0       	rjmp	.+36     	; 0xf48 <__fixunssfsi+0x46>
     f24:	b1 30       	cpi	r27, 0x01	; 1
     f26:	81 f0       	breq	.+32     	; 0xf48 <__fixunssfsi+0x46>
     f28:	c3 d0       	rcall	.+390    	; 0x10b0 <__fp_zero>
     f2a:	b1 e0       	ldi	r27, 0x01	; 1
     f2c:	08 95       	ret
     f2e:	c0 c0       	rjmp	.+384    	; 0x10b0 <__fp_zero>
     f30:	67 2f       	mov	r22, r23
     f32:	78 2f       	mov	r23, r24
     f34:	88 27       	eor	r24, r24
     f36:	b8 5f       	subi	r27, 0xF8	; 248
     f38:	39 f0       	breq	.+14     	; 0xf48 <__fixunssfsi+0x46>
     f3a:	b9 3f       	cpi	r27, 0xF9	; 249
     f3c:	cc f3       	brlt	.-14     	; 0xf30 <__fixunssfsi+0x2e>
     f3e:	86 95       	lsr	r24
     f40:	77 95       	ror	r23
     f42:	67 95       	ror	r22
     f44:	b3 95       	inc	r27
     f46:	d9 f7       	brne	.-10     	; 0xf3e <__fixunssfsi+0x3c>
     f48:	3e f4       	brtc	.+14     	; 0xf58 <__fixunssfsi+0x56>
     f4a:	90 95       	com	r25
     f4c:	80 95       	com	r24
     f4e:	70 95       	com	r23
     f50:	61 95       	neg	r22
     f52:	7f 4f       	sbci	r23, 0xFF	; 255
     f54:	8f 4f       	sbci	r24, 0xFF	; 255
     f56:	9f 4f       	sbci	r25, 0xFF	; 255
     f58:	08 95       	ret

00000f5a <__floatunsisf>:
     f5a:	e8 94       	clt
     f5c:	09 c0       	rjmp	.+18     	; 0xf70 <__floatsisf+0x12>

00000f5e <__floatsisf>:
     f5e:	97 fb       	bst	r25, 7
     f60:	3e f4       	brtc	.+14     	; 0xf70 <__floatsisf+0x12>
     f62:	90 95       	com	r25
     f64:	80 95       	com	r24
     f66:	70 95       	com	r23
     f68:	61 95       	neg	r22
     f6a:	7f 4f       	sbci	r23, 0xFF	; 255
     f6c:	8f 4f       	sbci	r24, 0xFF	; 255
     f6e:	9f 4f       	sbci	r25, 0xFF	; 255
     f70:	99 23       	and	r25, r25
     f72:	a9 f0       	breq	.+42     	; 0xf9e <__floatsisf+0x40>
     f74:	f9 2f       	mov	r31, r25
     f76:	96 e9       	ldi	r25, 0x96	; 150
     f78:	bb 27       	eor	r27, r27
     f7a:	93 95       	inc	r25
     f7c:	f6 95       	lsr	r31
     f7e:	87 95       	ror	r24
     f80:	77 95       	ror	r23
     f82:	67 95       	ror	r22
     f84:	b7 95       	ror	r27
     f86:	f1 11       	cpse	r31, r1
     f88:	f8 cf       	rjmp	.-16     	; 0xf7a <__floatsisf+0x1c>
     f8a:	fa f4       	brpl	.+62     	; 0xfca <__floatsisf+0x6c>
     f8c:	bb 0f       	add	r27, r27
     f8e:	11 f4       	brne	.+4      	; 0xf94 <__floatsisf+0x36>
     f90:	60 ff       	sbrs	r22, 0
     f92:	1b c0       	rjmp	.+54     	; 0xfca <__floatsisf+0x6c>
     f94:	6f 5f       	subi	r22, 0xFF	; 255
     f96:	7f 4f       	sbci	r23, 0xFF	; 255
     f98:	8f 4f       	sbci	r24, 0xFF	; 255
     f9a:	9f 4f       	sbci	r25, 0xFF	; 255
     f9c:	16 c0       	rjmp	.+44     	; 0xfca <__floatsisf+0x6c>
     f9e:	88 23       	and	r24, r24
     fa0:	11 f0       	breq	.+4      	; 0xfa6 <__floatsisf+0x48>
     fa2:	96 e9       	ldi	r25, 0x96	; 150
     fa4:	11 c0       	rjmp	.+34     	; 0xfc8 <__floatsisf+0x6a>
     fa6:	77 23       	and	r23, r23
     fa8:	21 f0       	breq	.+8      	; 0xfb2 <__floatsisf+0x54>
     faa:	9e e8       	ldi	r25, 0x8E	; 142
     fac:	87 2f       	mov	r24, r23
     fae:	76 2f       	mov	r23, r22
     fb0:	05 c0       	rjmp	.+10     	; 0xfbc <__floatsisf+0x5e>
     fb2:	66 23       	and	r22, r22
     fb4:	71 f0       	breq	.+28     	; 0xfd2 <__floatsisf+0x74>
     fb6:	96 e8       	ldi	r25, 0x86	; 134
     fb8:	86 2f       	mov	r24, r22
     fba:	70 e0       	ldi	r23, 0x00	; 0
     fbc:	60 e0       	ldi	r22, 0x00	; 0
     fbe:	2a f0       	brmi	.+10     	; 0xfca <__floatsisf+0x6c>
     fc0:	9a 95       	dec	r25
     fc2:	66 0f       	add	r22, r22
     fc4:	77 1f       	adc	r23, r23
     fc6:	88 1f       	adc	r24, r24
     fc8:	da f7       	brpl	.-10     	; 0xfc0 <__floatsisf+0x62>
     fca:	88 0f       	add	r24, r24
     fcc:	96 95       	lsr	r25
     fce:	87 95       	ror	r24
     fd0:	97 f9       	bld	r25, 7
     fd2:	08 95       	ret

00000fd4 <__fp_cmp>:
     fd4:	99 0f       	add	r25, r25
     fd6:	00 08       	sbc	r0, r0
     fd8:	55 0f       	add	r21, r21
     fda:	aa 0b       	sbc	r26, r26
     fdc:	e0 e8       	ldi	r30, 0x80	; 128
     fde:	fe ef       	ldi	r31, 0xFE	; 254
     fe0:	16 16       	cp	r1, r22
     fe2:	17 06       	cpc	r1, r23
     fe4:	e8 07       	cpc	r30, r24
     fe6:	f9 07       	cpc	r31, r25
     fe8:	c0 f0       	brcs	.+48     	; 0x101a <__fp_cmp+0x46>
     fea:	12 16       	cp	r1, r18
     fec:	13 06       	cpc	r1, r19
     fee:	e4 07       	cpc	r30, r20
     ff0:	f5 07       	cpc	r31, r21
     ff2:	98 f0       	brcs	.+38     	; 0x101a <__fp_cmp+0x46>
     ff4:	62 1b       	sub	r22, r18
     ff6:	73 0b       	sbc	r23, r19
     ff8:	84 0b       	sbc	r24, r20
     ffa:	95 0b       	sbc	r25, r21
     ffc:	39 f4       	brne	.+14     	; 0x100c <__fp_cmp+0x38>
     ffe:	0a 26       	eor	r0, r26
    1000:	61 f0       	breq	.+24     	; 0x101a <__fp_cmp+0x46>
    1002:	23 2b       	or	r18, r19
    1004:	24 2b       	or	r18, r20
    1006:	25 2b       	or	r18, r21
    1008:	21 f4       	brne	.+8      	; 0x1012 <__fp_cmp+0x3e>
    100a:	08 95       	ret
    100c:	0a 26       	eor	r0, r26
    100e:	09 f4       	brne	.+2      	; 0x1012 <__fp_cmp+0x3e>
    1010:	a1 40       	sbci	r26, 0x01	; 1
    1012:	a6 95       	lsr	r26
    1014:	8f ef       	ldi	r24, 0xFF	; 255
    1016:	81 1d       	adc	r24, r1
    1018:	81 1d       	adc	r24, r1
    101a:	08 95       	ret

0000101c <__fp_inf>:
    101c:	97 f9       	bld	r25, 7
    101e:	9f 67       	ori	r25, 0x7F	; 127
    1020:	80 e8       	ldi	r24, 0x80	; 128
    1022:	70 e0       	ldi	r23, 0x00	; 0
    1024:	60 e0       	ldi	r22, 0x00	; 0
    1026:	08 95       	ret

00001028 <__fp_nan>:
    1028:	9f ef       	ldi	r25, 0xFF	; 255
    102a:	80 ec       	ldi	r24, 0xC0	; 192
    102c:	08 95       	ret

0000102e <__fp_pscA>:
    102e:	00 24       	eor	r0, r0
    1030:	0a 94       	dec	r0
    1032:	16 16       	cp	r1, r22
    1034:	17 06       	cpc	r1, r23
    1036:	18 06       	cpc	r1, r24
    1038:	09 06       	cpc	r0, r25
    103a:	08 95       	ret

0000103c <__fp_pscB>:
    103c:	00 24       	eor	r0, r0
    103e:	0a 94       	dec	r0
    1040:	12 16       	cp	r1, r18
    1042:	13 06       	cpc	r1, r19
    1044:	14 06       	cpc	r1, r20
    1046:	05 06       	cpc	r0, r21
    1048:	08 95       	ret

0000104a <__fp_round>:
    104a:	09 2e       	mov	r0, r25
    104c:	03 94       	inc	r0
    104e:	00 0c       	add	r0, r0
    1050:	11 f4       	brne	.+4      	; 0x1056 <__fp_round+0xc>
    1052:	88 23       	and	r24, r24
    1054:	52 f0       	brmi	.+20     	; 0x106a <__fp_round+0x20>
    1056:	bb 0f       	add	r27, r27
    1058:	40 f4       	brcc	.+16     	; 0x106a <__fp_round+0x20>
    105a:	bf 2b       	or	r27, r31
    105c:	11 f4       	brne	.+4      	; 0x1062 <__fp_round+0x18>
    105e:	60 ff       	sbrs	r22, 0
    1060:	04 c0       	rjmp	.+8      	; 0x106a <__fp_round+0x20>
    1062:	6f 5f       	subi	r22, 0xFF	; 255
    1064:	7f 4f       	sbci	r23, 0xFF	; 255
    1066:	8f 4f       	sbci	r24, 0xFF	; 255
    1068:	9f 4f       	sbci	r25, 0xFF	; 255
    106a:	08 95       	ret

0000106c <__fp_split3>:
    106c:	57 fd       	sbrc	r21, 7
    106e:	90 58       	subi	r25, 0x80	; 128
    1070:	44 0f       	add	r20, r20
    1072:	55 1f       	adc	r21, r21
    1074:	59 f0       	breq	.+22     	; 0x108c <__fp_splitA+0x10>
    1076:	5f 3f       	cpi	r21, 0xFF	; 255
    1078:	71 f0       	breq	.+28     	; 0x1096 <__fp_splitA+0x1a>
    107a:	47 95       	ror	r20

0000107c <__fp_splitA>:
    107c:	88 0f       	add	r24, r24
    107e:	97 fb       	bst	r25, 7
    1080:	99 1f       	adc	r25, r25
    1082:	61 f0       	breq	.+24     	; 0x109c <__fp_splitA+0x20>
    1084:	9f 3f       	cpi	r25, 0xFF	; 255
    1086:	79 f0       	breq	.+30     	; 0x10a6 <__fp_splitA+0x2a>
    1088:	87 95       	ror	r24
    108a:	08 95       	ret
    108c:	12 16       	cp	r1, r18
    108e:	13 06       	cpc	r1, r19
    1090:	14 06       	cpc	r1, r20
    1092:	55 1f       	adc	r21, r21
    1094:	f2 cf       	rjmp	.-28     	; 0x107a <__fp_split3+0xe>
    1096:	46 95       	lsr	r20
    1098:	f1 df       	rcall	.-30     	; 0x107c <__fp_splitA>
    109a:	08 c0       	rjmp	.+16     	; 0x10ac <__fp_splitA+0x30>
    109c:	16 16       	cp	r1, r22
    109e:	17 06       	cpc	r1, r23
    10a0:	18 06       	cpc	r1, r24
    10a2:	99 1f       	adc	r25, r25
    10a4:	f1 cf       	rjmp	.-30     	; 0x1088 <__fp_splitA+0xc>
    10a6:	86 95       	lsr	r24
    10a8:	71 05       	cpc	r23, r1
    10aa:	61 05       	cpc	r22, r1
    10ac:	08 94       	sec
    10ae:	08 95       	ret

000010b0 <__fp_zero>:
    10b0:	e8 94       	clt

000010b2 <__fp_szero>:
    10b2:	bb 27       	eor	r27, r27
    10b4:	66 27       	eor	r22, r22
    10b6:	77 27       	eor	r23, r23
    10b8:	cb 01       	movw	r24, r22
    10ba:	97 f9       	bld	r25, 7
    10bc:	08 95       	ret

000010be <__gesf2>:
    10be:	8a df       	rcall	.-236    	; 0xfd4 <__fp_cmp>
    10c0:	08 f4       	brcc	.+2      	; 0x10c4 <__gesf2+0x6>
    10c2:	8f ef       	ldi	r24, 0xFF	; 255
    10c4:	08 95       	ret

000010c6 <__mulsf3>:
    10c6:	0b d0       	rcall	.+22     	; 0x10de <__mulsf3x>
    10c8:	c0 cf       	rjmp	.-128    	; 0x104a <__fp_round>
    10ca:	b1 df       	rcall	.-158    	; 0x102e <__fp_pscA>
    10cc:	28 f0       	brcs	.+10     	; 0x10d8 <__mulsf3+0x12>
    10ce:	b6 df       	rcall	.-148    	; 0x103c <__fp_pscB>
    10d0:	18 f0       	brcs	.+6      	; 0x10d8 <__mulsf3+0x12>
    10d2:	95 23       	and	r25, r21
    10d4:	09 f0       	breq	.+2      	; 0x10d8 <__mulsf3+0x12>
    10d6:	a2 cf       	rjmp	.-188    	; 0x101c <__fp_inf>
    10d8:	a7 cf       	rjmp	.-178    	; 0x1028 <__fp_nan>
    10da:	11 24       	eor	r1, r1
    10dc:	ea cf       	rjmp	.-44     	; 0x10b2 <__fp_szero>

000010de <__mulsf3x>:
    10de:	c6 df       	rcall	.-116    	; 0x106c <__fp_split3>
    10e0:	a0 f3       	brcs	.-24     	; 0x10ca <__mulsf3+0x4>

000010e2 <__mulsf3_pse>:
    10e2:	95 9f       	mul	r25, r21
    10e4:	d1 f3       	breq	.-12     	; 0x10da <__mulsf3+0x14>
    10e6:	95 0f       	add	r25, r21
    10e8:	50 e0       	ldi	r21, 0x00	; 0
    10ea:	55 1f       	adc	r21, r21
    10ec:	62 9f       	mul	r22, r18
    10ee:	f0 01       	movw	r30, r0
    10f0:	72 9f       	mul	r23, r18
    10f2:	bb 27       	eor	r27, r27
    10f4:	f0 0d       	add	r31, r0
    10f6:	b1 1d       	adc	r27, r1
    10f8:	63 9f       	mul	r22, r19
    10fa:	aa 27       	eor	r26, r26
    10fc:	f0 0d       	add	r31, r0
    10fe:	b1 1d       	adc	r27, r1
    1100:	aa 1f       	adc	r26, r26
    1102:	64 9f       	mul	r22, r20
    1104:	66 27       	eor	r22, r22
    1106:	b0 0d       	add	r27, r0
    1108:	a1 1d       	adc	r26, r1
    110a:	66 1f       	adc	r22, r22
    110c:	82 9f       	mul	r24, r18
    110e:	22 27       	eor	r18, r18
    1110:	b0 0d       	add	r27, r0
    1112:	a1 1d       	adc	r26, r1
    1114:	62 1f       	adc	r22, r18
    1116:	73 9f       	mul	r23, r19
    1118:	b0 0d       	add	r27, r0
    111a:	a1 1d       	adc	r26, r1
    111c:	62 1f       	adc	r22, r18
    111e:	83 9f       	mul	r24, r19
    1120:	a0 0d       	add	r26, r0
    1122:	61 1d       	adc	r22, r1
    1124:	22 1f       	adc	r18, r18
    1126:	74 9f       	mul	r23, r20
    1128:	33 27       	eor	r19, r19
    112a:	a0 0d       	add	r26, r0
    112c:	61 1d       	adc	r22, r1
    112e:	23 1f       	adc	r18, r19
    1130:	84 9f       	mul	r24, r20
    1132:	60 0d       	add	r22, r0
    1134:	21 1d       	adc	r18, r1
    1136:	82 2f       	mov	r24, r18
    1138:	76 2f       	mov	r23, r22
    113a:	6a 2f       	mov	r22, r26
    113c:	11 24       	eor	r1, r1
    113e:	9f 57       	subi	r25, 0x7F	; 127
    1140:	50 40       	sbci	r21, 0x00	; 0
    1142:	8a f0       	brmi	.+34     	; 0x1166 <__mulsf3_pse+0x84>
    1144:	e1 f0       	breq	.+56     	; 0x117e <__mulsf3_pse+0x9c>
    1146:	88 23       	and	r24, r24
    1148:	4a f0       	brmi	.+18     	; 0x115c <__mulsf3_pse+0x7a>
    114a:	ee 0f       	add	r30, r30
    114c:	ff 1f       	adc	r31, r31
    114e:	bb 1f       	adc	r27, r27
    1150:	66 1f       	adc	r22, r22
    1152:	77 1f       	adc	r23, r23
    1154:	88 1f       	adc	r24, r24
    1156:	91 50       	subi	r25, 0x01	; 1
    1158:	50 40       	sbci	r21, 0x00	; 0
    115a:	a9 f7       	brne	.-22     	; 0x1146 <__mulsf3_pse+0x64>
    115c:	9e 3f       	cpi	r25, 0xFE	; 254
    115e:	51 05       	cpc	r21, r1
    1160:	70 f0       	brcs	.+28     	; 0x117e <__mulsf3_pse+0x9c>
    1162:	5c cf       	rjmp	.-328    	; 0x101c <__fp_inf>
    1164:	a6 cf       	rjmp	.-180    	; 0x10b2 <__fp_szero>
    1166:	5f 3f       	cpi	r21, 0xFF	; 255
    1168:	ec f3       	brlt	.-6      	; 0x1164 <__mulsf3_pse+0x82>
    116a:	98 3e       	cpi	r25, 0xE8	; 232
    116c:	dc f3       	brlt	.-10     	; 0x1164 <__mulsf3_pse+0x82>
    116e:	86 95       	lsr	r24
    1170:	77 95       	ror	r23
    1172:	67 95       	ror	r22
    1174:	b7 95       	ror	r27
    1176:	f7 95       	ror	r31
    1178:	e7 95       	ror	r30
    117a:	9f 5f       	subi	r25, 0xFF	; 255
    117c:	c1 f7       	brne	.-16     	; 0x116e <__mulsf3_pse+0x8c>
    117e:	fe 2b       	or	r31, r30
    1180:	88 0f       	add	r24, r24
    1182:	91 1d       	adc	r25, r1
    1184:	96 95       	lsr	r25
    1186:	87 95       	ror	r24
    1188:	97 f9       	bld	r25, 7
    118a:	08 95       	ret

0000118c <__unordsf2>:
    118c:	23 df       	rcall	.-442    	; 0xfd4 <__fp_cmp>
    118e:	88 0b       	sbc	r24, r24
    1190:	99 0b       	sbc	r25, r25
    1192:	08 95       	ret

00001194 <__udivmodsi4>:
    1194:	a1 e2       	ldi	r26, 0x21	; 33
    1196:	1a 2e       	mov	r1, r26
    1198:	aa 1b       	sub	r26, r26
    119a:	bb 1b       	sub	r27, r27
    119c:	fd 01       	movw	r30, r26
    119e:	0d c0       	rjmp	.+26     	; 0x11ba <__udivmodsi4_ep>

000011a0 <__udivmodsi4_loop>:
    11a0:	aa 1f       	adc	r26, r26
    11a2:	bb 1f       	adc	r27, r27
    11a4:	ee 1f       	adc	r30, r30
    11a6:	ff 1f       	adc	r31, r31
    11a8:	a2 17       	cp	r26, r18
    11aa:	b3 07       	cpc	r27, r19
    11ac:	e4 07       	cpc	r30, r20
    11ae:	f5 07       	cpc	r31, r21
    11b0:	20 f0       	brcs	.+8      	; 0x11ba <__udivmodsi4_ep>
    11b2:	a2 1b       	sub	r26, r18
    11b4:	b3 0b       	sbc	r27, r19
    11b6:	e4 0b       	sbc	r30, r20
    11b8:	f5 0b       	sbc	r31, r21

000011ba <__udivmodsi4_ep>:
    11ba:	66 1f       	adc	r22, r22
    11bc:	77 1f       	adc	r23, r23
    11be:	88 1f       	adc	r24, r24
    11c0:	99 1f       	adc	r25, r25
    11c2:	1a 94       	dec	r1
    11c4:	69 f7       	brne	.-38     	; 0x11a0 <__udivmodsi4_loop>
    11c6:	60 95       	com	r22
    11c8:	70 95       	com	r23
    11ca:	80 95       	com	r24
    11cc:	90 95       	com	r25
    11ce:	9b 01       	movw	r18, r22
    11d0:	ac 01       	movw	r20, r24
    11d2:	bd 01       	movw	r22, r26
    11d4:	cf 01       	movw	r24, r30
    11d6:	08 95       	ret

000011d8 <__tablejump2__>:
    11d8:	ee 0f       	add	r30, r30
    11da:	ff 1f       	adc	r31, r31
    11dc:	88 1f       	adc	r24, r24
    11de:	8b bf       	out	0x3b, r24	; 59
    11e0:	07 90       	elpm	r0, Z+
    11e2:	f6 91       	elpm	r31, Z
    11e4:	e0 2d       	mov	r30, r0
    11e6:	19 94       	eijmp

000011e8 <_exit>:
    11e8:	f8 94       	cli

000011ea <__stop_program>:
    11ea:	ff cf       	rjmp	.-2      	; 0x11ea <__stop_program>
