# sv.study
System Verilog Study<br><br>
Material : "SystemVerilog for Verification" by Kumar Khandagle (Udemy Lecture)
<br>https://www.udemy.com/course/complete-systemverilog-for-rtl-verification-part-1/
<br>https://www.udemy.com/course/systemverilog-for-verification-part-2-projects/
