
---------- Begin Simulation Statistics ----------
simSeconds                                   0.054487                       # Number of seconds simulated (Second)
simTicks                                  54487399500                       # Number of ticks simulated (Tick)
finalTick                                 54487399500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    339.97                       # Real time elapsed on the host (Second)
hostTickRate                                160272171                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16924280                       # Number of bytes of host memory used (Byte)
simInsts                                     50000001                       # Number of instructions simulated (Count)
simOps                                       50000001                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   147073                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     147073                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        108974800                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        79841319                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       70626065                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 154698                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             29841329                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          20709270                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples           108951952                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.648231                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.554016                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  85975825     78.91%     78.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   6934610      6.36%     85.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4068749      3.73%     89.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3424504      3.14%     92.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3222476      2.96%     95.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2125977      1.95%     97.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1468780      1.35%     98.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    900272      0.83%     99.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    830759      0.76%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             108951952                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  346031     20.00%     20.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     20.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     20.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                  1601      0.09%     20.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                169989      9.82%     29.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    17      0.00%     29.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult               103119      5.96%     35.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc              1211      0.07%     35.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                100540      5.81%     41.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc               398430     23.03%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     64.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 430601     24.89%     89.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 43664      2.52%     92.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            134274      7.76%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              790      0.05%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           44      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      41022875     58.08%     58.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           48      0.00%     58.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     58.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       329010      0.47%     58.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp      4481667      6.35%     64.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        93423      0.13%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       491427      0.70%     65.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc      1075481      1.52%     67.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       108932      0.15%     67.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      3003441      4.25%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      7487188     10.60%     82.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      2185090      3.09%     85.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      9131191     12.93%     98.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1216248      1.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       70626065                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.648095                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1730267                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.024499                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                211262701                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                75347194                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        48070807                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  40826342                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 34341429                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         18102905                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    51515497                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     20840791                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          69577496                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      15984364                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    657838                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           19339641                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       11038941                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3355277                       # Number of stores executed (Count)
system.cpu.numRate                           0.638473                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             234                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           22848                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000001                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.179496                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.179496                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.458822                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.458822                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   76056335                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  39467634                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    21176727                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   12516221                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 928292548                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 14264914                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 54487399500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       16123401                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4249606                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2595934                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2243916                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                16273684                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          16101295                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            413981                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              9034693                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 9033736                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999894                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   19022                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 29                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7175                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7175                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           30                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit          315                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      5270365                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect       154783                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         8842                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect      2684577                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong       293675                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong        65268                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         4533                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong         5180                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        69973                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        41427                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1      1107587                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       878062                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       869411                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4      1128856                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       654004                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6       328516                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7       817655                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0      1473650                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       719939                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2      1005787                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3      1040707                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       533796                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5       326431                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6       683781                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts        29858807                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            412839                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    103491177                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.483133                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.525027                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        90773607     87.71%     87.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4106174      3.97%     91.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          869348      0.84%     92.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          558906      0.54%     93.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          232407      0.22%     93.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          155625      0.15%     93.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         6795110      6.57%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    103491177                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000001                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    13119105                       # Number of memory references committed (Count)
system.cpu.commit.loads                      10085758                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8537414                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   15441030                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    45713838                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  4246                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     28727148     57.45%     57.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           25      0.00%     57.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     57.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       312362      0.62%     58.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp      3843422      7.69%     65.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        65783      0.13%     65.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       382163      0.76%     66.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc      1062133      2.12%     68.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       106805      0.21%     69.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      2381023      4.76%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      3974561      7.95%     81.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1857205      3.71%     85.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      6111197     12.22%     97.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1176142      2.35%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000001                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       6795110                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        9156222                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           9156222                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       9156222                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          9156222                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      7748348                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         7748348                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      7748348                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        7748348                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 580639633912                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 580639633912                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 580639633912                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 580639633912                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     16904570                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      16904570                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     16904570                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     16904570                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.458358                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.458358                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.458358                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.458358                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 74937.216799                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 74937.216799                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 74937.216799                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 74937.216799                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      2727431                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        73561                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       141871                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets         1057                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      19.224725                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    69.594134                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      2430740                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           2430740                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      5315559                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       5315559                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      5315559                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      5315559                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2432789                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2432789                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2432789                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2432789                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 178027809939                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 178027809939                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 178027809939                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 178027809939                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.143913                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.143913                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.143913                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.143913                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 73178.483600                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 73178.483600                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 73178.483600                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 73178.483600                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2430740                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      7342942                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         7342942                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      6528284                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       6528284                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 456927976500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 456927976500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     13871226                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     13871226                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.470635                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.470635                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 69992.049442                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 69992.049442                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      4383375                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      4383375                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      2144909                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      2144909                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 149837970000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 149837970000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.154630                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.154630                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 69857.495120                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 69857.495120                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1813280                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1813280                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1220064                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1220064                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 123711657412                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 123711657412                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3033344                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3033344                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.402217                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.402217                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 101397.678656                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 101397.678656                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       932184                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       932184                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       287880                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       287880                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  28189839939                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  28189839939                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.094905                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.094905                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 97922.189589                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 97922.189589                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2047.333058                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             11469013                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2430740                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               4.718322                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              169500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2047.333058                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999674                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999674                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          298                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1748                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          137669348                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         137669348                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1915619                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              91577302                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  12400492                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2639878                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 418661                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              8043338                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1195                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               85165618                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  5774                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       984908                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       984908                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       984908                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       984908                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        27286                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        27286                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        27286                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        27286                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   2589359500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   2589359500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   2589359500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   2589359500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker      1012194                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total      1012194                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker      1012194                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total      1012194                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.026957                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.026957                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.026957                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.026957                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 94896.998461                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 94896.998461                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 94896.998461                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 94896.998461                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        27286                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        27286                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        27286                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        27286                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   2562073500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   2562073500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   2562073500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   2562073500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.026957                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.026957                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.026957                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.026957                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 93896.998461                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 93896.998461                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 93896.998461                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 93896.998461                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        27270                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       984908                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       984908                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        27286                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        27286                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   2589359500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   2589359500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker      1012194                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total      1012194                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.026957                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.026957                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 94896.998461                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 94896.998461                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        27286                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        27286                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   2562073500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   2562073500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.026957                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.026957                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 93896.998461                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 93896.998461                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.989403                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs      1010849                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        27270                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    37.068170                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1802500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.989403                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999338                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999338                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      2051674                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      2051674                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             170833                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       96424231                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    16273684                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            9059933                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     108357154                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  839630                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       2714                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  276                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            86                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         1074                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   6296339                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   276                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       13                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          108951952                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.885016                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.219948                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 89850329     82.47%     82.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1976273      1.81%     84.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3606295      3.31%     87.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1094897      1.00%     88.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1756620      1.61%     90.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1230986      1.13%     91.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2021248      1.86%     93.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   680651      0.62%     93.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  6734653      6.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            108951952                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.149334                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.884831                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        6295798                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           6295798                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       6295798                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          6295798                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          538                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             538                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          538                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            538                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     39526497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     39526497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     39526497                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     39526497                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      6296336                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       6296336                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      6296336                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      6296336                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000085                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000085                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000085                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000085                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 73469.325279                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 73469.325279                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 73469.325279                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 73469.325279                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         8060                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           66                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     122.121212                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          146                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           146                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          146                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          146                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          392                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          392                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          392                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          392                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     31667997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     31667997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     31667997                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     31667997                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000062                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000062                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000062                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000062                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 80785.706633                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 80785.706633                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 80785.706633                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 80785.706633                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      6295798                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         6295798                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          538                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           538                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     39526497                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     39526497                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      6296336                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      6296336                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000085                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000085                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 73469.325279                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 73469.325279                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          146                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          146                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          392                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          392                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     31667997                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     31667997                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000062                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000062                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 80785.706633                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 80785.706633                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           344.507486                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               86500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   344.507486                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.168217                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.168217                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          392                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          390                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.191406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           50371080                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          50371080                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    418661                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   10222622                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 18697274                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               79841352                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                48242                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 16123401                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4249606                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    33                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     73368                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 18588469                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           6167                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         330874                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       172081                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               502955                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 66369943                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                66173712                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  44876579                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  63844285                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.607239                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.702907                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          120                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          120                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          120                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          120                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           36                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           36                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           36                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           36                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      3138500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      3138500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      3138500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      3138500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          156                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          156                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          156                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          156                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.230769                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.230769                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.230769                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.230769                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 87180.555556                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 87180.555556                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 87180.555556                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 87180.555556                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           36                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           36                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           36                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           36                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      3102500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      3102500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      3102500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      3102500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.230769                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.230769                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.230769                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.230769                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 86180.555556                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 86180.555556                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 86180.555556                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 86180.555556                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           23                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          120                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          120                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           36                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           36                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      3138500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      3138500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          156                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          156                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.230769                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.230769                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 87180.555556                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 87180.555556                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           36                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           36                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      3102500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      3102500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.230769                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.230769                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 86180.555556                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 86180.555556                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    12.102525                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           59                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           23                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     2.565217                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1507500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    12.102525                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.756408                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.756408                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           13                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          348                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          348                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      328591                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 6037636                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  190                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                6167                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1216257                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   40                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 137405                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           10085756                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             75.031736                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           127.795724                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                5884119     58.34%     58.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               267986      2.66%     61.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                59993      0.59%     61.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                45089      0.45%     62.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                48359      0.48%     62.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                48630      0.48%     63.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                39749      0.39%     63.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                38402      0.38%     63.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                42039      0.42%     64.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                61803      0.61%     64.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             103998      1.03%     65.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             318299      3.16%     68.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             861913      8.55%     77.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             306316      3.04%     80.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             125728      1.25%     81.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159             192297      1.91%     83.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             117107      1.16%     84.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             111209      1.10%     85.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             217423      2.16%     88.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             114476      1.14%     89.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              79883      0.79%     90.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              67177      0.67%     90.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              64135      0.64%     91.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              65470      0.65%     92.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              65627      0.65%     92.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              61942      0.61%     93.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              54761      0.54%     93.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              56418      0.56%     94.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              51319      0.51%     94.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              44185      0.44%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           469904      4.66%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             9644                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             10085756                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  14233667                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  363332                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              14596999                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  3355363                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  27395                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              3382758                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      17589030                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      390727                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  17979757                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   6296322                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      52                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               6296374                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       6296322                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          52                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   6296374                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 418661                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2971196                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                80495544                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2258                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  13361909                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              11702384                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               82994121                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               3715524                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 391322                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                5976993                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                2439139                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          297371                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            64527335                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   122073937                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 87334037                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  30887172                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              38433492                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 26093819                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      34                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  34                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  11493872                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        176554874                       # The number of ROB reads (Count)
system.cpu.rob.writes                       165186816                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000001                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::WriteReq                    2                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                   2                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer1.occupancy                 4000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy                2000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 637003                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    637003                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                637003                       # number of overall hits (Count)
system.l2.overallHits::total                   637003                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        27286                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           36                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  392                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1795677                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1823391                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        27286                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           36                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 392                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1795677                       # number of overall misses (Count)
system.l2.overallMisses::total                1823391                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   2519593499                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      3046000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        31264000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    173361178384                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       175915081883                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   2519593499                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      3046000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       31264000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   173361178384                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      175915081883                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        27286                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           36                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                392                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            2432680                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2460394                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        27286                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           36                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               392                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           2432680                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2460394                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.738148                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.741097                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.738148                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.741097                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 92340.156087                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 84611.111111                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 79755.102041                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 96543.631390                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    96476.883939                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 92340.156087                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 84611.111111                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79755.102041                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 96543.631390                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   96476.883939                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1777569                       # number of writebacks (Count)
system.l2.writebacks::total                   1777569                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     2                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker            2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    2                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        27284                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           36                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              392                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1795677                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1823389                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        27284                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           36                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             392                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1795677                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1823389                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   2246642499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      2686000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     27344000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 155404417885                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   157681090384                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   2246642499                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      2686000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     27344000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 155404417885                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  157681090384                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999927                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.738148                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.741096                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999927                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.738148                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.741096                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 82342.856583                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 74611.111111                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 69755.102041                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 86543.636681                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 86476.934096                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 82342.856583                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 74611.111111                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69755.102041                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 86543.636681                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 86476.934096                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        1777569                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        24560                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          24560                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data             56                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                56                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data           53                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              53                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          109                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           109                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.486239                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.486239                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           53                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           53                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       725998                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       725998                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.486239                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.486239                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 13698.075472                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 13698.075472                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst           392                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              392                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     31264000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     31264000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          392                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            392                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79755.102041                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79755.102041                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          392                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          392                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     27344000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     27344000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69755.102041                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69755.102041                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              62274                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 62274                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           225502                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              225502                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  27655609956                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    27655609956                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         287776                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            287776                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.783603                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.783603                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 122640.198118                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 122640.198118                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       225502                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          225502                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  25400599457                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  25400599457                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.783603                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.783603                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 112640.240251                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 112640.240251                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         574729                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            574729                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        27286                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           36                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data      1570175                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1597497                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   2519593499                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      3046000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data 145705568428                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 148228207927                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        27286                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           36                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data      2144904                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2172226                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.732049                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.735419                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 92340.156087                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 84611.111111                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 92795.751065                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 92787.784845                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        27284                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           36                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      1570175                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1597495                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   2246642499                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      2686000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 130003818428                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 132253146927                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999927                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.732049                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.735418                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 82342.856583                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 74611.111111                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 82795.751065                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 82787.831528                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks      1378762                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total          1378762                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks      1378762                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total      1378762                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1051978                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1051978                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1051978                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1051978                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16068.347678                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      3051687                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    2414628                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.263833                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    24002000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   16068.347678                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.980734                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.980734                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16112                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  298                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2954                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                12805                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   55                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.983398                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   41757164                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  41757164                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1777569.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     27284.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       392.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1795124.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000067086142                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       105332                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       105332                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             4266482                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1678017                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1823389                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1777569                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1823389                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1777569                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    553                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       3.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.85                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1823389                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1777569                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  571115                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  426367                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  243498                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  159144                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   94179                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   69609                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   66356                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   46101                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   29923                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   25695                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                  21620                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                  19809                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                  17263                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                  12867                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                  10473                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                   8450                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                    365                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  15824                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  20491                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  42235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  63994                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  78408                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  90840                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  99433                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                 109605                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                 117619                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                 126082                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                 133622                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                 131247                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                 116863                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                 109327                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                 107526                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                 106938                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                 106601                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                 106382                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   9910                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   7492                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   5853                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   4916                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                   4391                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                   3986                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                   3524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                   3203                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                   2954                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                   2663                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                   2525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                   2309                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                   2141                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                   2021                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                   1892                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                   1770                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                   1699                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                   1562                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                   1520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                   1473                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                   1437                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                   1380                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                   1336                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                   1313                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                   1240                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                   1182                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                   1185                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                   1146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                   1114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                   1154                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                   1122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                   1105                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                   1074                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                   1038                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                   1103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                  1118                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                  1044                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                   965                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                   867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                   812                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                   741                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                   692                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                   620                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                   530                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                   379                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                   230                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                   131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                   106                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                   101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                    77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                    43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                    38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                    35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                    22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                    18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                    20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                    19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                    27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                    30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                    21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                    24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                    17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                    25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       105332                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.305567                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     52.257998                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511        105331    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-16895            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        105332                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       105332                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.875290                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.770909                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      2.102634                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            81187     77.08%     77.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             2065      1.96%     79.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             8076      7.67%     86.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             4616      4.38%     91.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20             3037      2.88%     93.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21             2033      1.93%     95.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22             1172      1.11%     97.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23              784      0.74%     97.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24              540      0.51%     98.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25              409      0.39%     98.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26              344      0.33%     98.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27              332      0.32%     99.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28              289      0.27%     99.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29              163      0.15%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30              113      0.11%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31               49      0.05%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32               47      0.04%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33               24      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34               12      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::35                9      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36               10      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::37                5      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::39                3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40                2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::41                4      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::51                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::65                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        105332                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   35392                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               116696896                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            113764416                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2141722619.74073482                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2087903204.11602688                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   54487397000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      15131.36                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      1746176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         2304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        25088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    114887936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    113760512                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 32047336.008392181247                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 42285.005728709810                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 460436.729045951273                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2108523017.326235294342                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2087831554.522986650467                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        27284                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          392                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1795677                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1777569                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   1326427856                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      1501680                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     14391270                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  93053136202                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3155050612976                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     48615.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     41713.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     36712.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     51820.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1774924.41                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      1746176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         2304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        25088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    114923328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      116696896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        25088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        25088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     42577792                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     42577792                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        27284                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           36                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          392                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1795677                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1823389                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       665278                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         665278                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     32047336                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        42285                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         460437                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2109172562                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2141722620                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       460437                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        460437                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    781424557                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        781424557                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    781424557                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     32047336                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        42285                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        460437                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2109172562                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2923147176                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1822836                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1777508                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        55293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        47143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        57186                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        52057                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        55581                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        56779                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        58452                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        58160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        60257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        65719                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        57742                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        64171                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        67240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        61524                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        60275                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        56771                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        61465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        59838                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        62020                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        62050                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        58310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        59881                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        59201                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        59340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        50080                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        49851                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        53419                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        51206                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        53939                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        52750                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        45713                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        49423                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        54499                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        46488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        55404                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        48675                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        55073                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        56249                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        57112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        57472                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        57766                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        62076                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        57001                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        63462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        66509                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        60846                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        59335                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        56042                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        57342                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        56830                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        59227                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        60267                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        56797                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        58216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        57415                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        57938                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        48555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        48656                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        52642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        50344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        52911                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        52208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        45358                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        48793                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             62510409696                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            6073689552                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        94395457008                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                34292.94                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           51784.94                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1348363                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             774259                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            73.97                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           43.56                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1477717                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   155.930523                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   107.723488                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   194.478238                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       841622     56.95%     56.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       416013     28.15%     85.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        93344      6.32%     91.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        38172      2.58%     94.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        20510      1.39%     95.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        11993      0.81%     96.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         8594      0.58%     96.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         7294      0.49%     97.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        40175      2.72%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1477717                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             116661504                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          113760512                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2141.073075                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             2087.831555                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   22.02                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               11.15                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              10.87                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               58.96                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    2383238003.328007                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    3168476078.409615                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   3930172102.080009                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  3435299170.464010                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 9694872635.145449                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 45584108444.246544                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 544296818.150365                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  68740463251.823944                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1261.584584                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    614794188                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2449300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  51423305312                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    2225410439.616005                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    2958642209.544027                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   3737253588.364810                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  3245457537.503991                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 9694872635.145449                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 45504423071.150337                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 605523997.478389                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  67971583478.803368                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1247.473436                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    710629760                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2449300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  51327469740                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1597887                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        665278                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean       1112291                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             24560                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             225502                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            225501                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         1597887                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             53                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      5448959                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      5448963                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 5448963                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    230461248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    230461264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                230461264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1823444                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1823444    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1823444                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy         11297722196                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         9528840276                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3625579                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1804873                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            2172618                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1717256                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean      2491053                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            27293                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            287776                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           287775                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            392                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2172226                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           109                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          109                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          784                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7296321                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           95                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        81842                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                7379042                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        25088                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    311258832                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         2304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      1746304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               313032528                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1777569                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 113764416                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           4238548                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000646                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.025408                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 4235810     99.94%     99.94% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    2738      0.06%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             4238548                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3676531124                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            392000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2432760947                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             36000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          27287497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       4920505                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2459533                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         2733                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  54487399500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.052168                       # Number of seconds simulated (Second)
simTicks                                  52168092500                       # Number of ticks simulated (Tick)
finalTick                                106655492000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    351.01                       # Real time elapsed on the host (Second)
hostTickRate                                148621303                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16926328                       # Number of bytes of host memory used (Byte)
simInsts                                    100000001                       # Number of instructions simulated (Count)
simOps                                      100000001                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   284889                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     284889                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        104336185                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        83300143                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       37                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       71775065                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 146304                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             33300062                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          22995072                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  37                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           104320629                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.688024                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.600975                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  81592011     78.21%     78.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   6252524      5.99%     84.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4146182      3.97%     88.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3506083      3.36%     91.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3283614      3.15%     94.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2197371      2.11%     96.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1622694      1.56%     98.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    906747      0.87%     99.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    813403      0.78%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             104320629                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  316076     21.07%     21.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     21.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     21.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                  2423      0.16%     21.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                101488      6.77%     28.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    11      0.00%     28.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                76612      5.11%     33.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc               935      0.06%     33.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                 78028      5.20%     38.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc               250739     16.71%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     55.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 456718     30.45%     85.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                105879      7.06%     92.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            107150      7.14%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             4065      0.27%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           23      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      41569479     57.92%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          704      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       282025      0.39%     58.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp      3369948      4.70%     63.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        61297      0.09%     63.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       389959      0.54%     63.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc       740294      1.03%     64.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       148376      0.21%     64.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      2124336      2.96%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     11147793     15.53%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3804429      5.30%     88.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      7045037      9.82%     98.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1091365      1.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       71775065                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.687921                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1500124                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.020900                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                218350967                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                88967512                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        54046029                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  31166216                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 27638320                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         13793528                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    57401078                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     15874088                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          70701248                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      17547075                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    733374                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           22373540                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       10329922                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4826465                       # Number of stores executed (Count)
system.cpu.numRate                           0.677629                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             176                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           15556                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000000                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.086724                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.086724                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.479220                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.479220                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   81716598                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  43642293                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    15866014                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    9427004                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 930132029                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 10621167                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                106655492000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       18717550                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6046675                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2643930                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2276690                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                16012437                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          15515614                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            458124                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              8901939                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 8901075                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999903                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  128496                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 45                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            2743                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               2743                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           14                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit          280                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      4521810                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect       151587                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect        10205                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect      2397663                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong       310738                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong        71649                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         6338                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong         6076                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        82755                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        45037                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1      1393497                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       685183                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       732752                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       898758                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       565012                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6       273490                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7       507092                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0      1557960                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       715115                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       795020                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       856591                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       456525                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5       238192                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6       436381                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts        33312736                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts            457314                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     98132271                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.509516                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.558576                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        85666582     87.30%     87.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3556115      3.62%     90.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          977034      1.00%     91.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          707725      0.72%     92.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          366195      0.37%     93.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          249858      0.25%     93.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         6608762      6.73%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     98132271                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000000                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    15272849                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11045279                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    7709242                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   11665490                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    46790639                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 67318                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     28706368     57.41%     57.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          521      0.00%     57.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     57.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       266756      0.53%     57.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp      2865821      5.73%     63.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        43580      0.09%     63.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       309689      0.62%     64.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc       729666      1.46%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       132837      0.27%     66.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      1671913      3.34%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      6444374     12.89%     82.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3183247      6.37%     88.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      4600905      9.20%     97.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1044323      2.09%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000000                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       6608762                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       12558416                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          12558416                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      12558416                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         12558416                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      7468526                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         7468526                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      7468526                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        7468526                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 547816404573                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 547816404573                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 547816404573                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 547816404573                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     20026942                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      20026942                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     20026942                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     20026942                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.372924                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.372924                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.372924                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.372924                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 73350.003009                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 73350.003009                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 73350.003009                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 73350.003009                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      2050794                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        93674                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       104976                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets         1361                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      19.535837                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    68.827333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      2448267                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           2448267                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      5020259                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       5020259                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      5020259                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      5020259                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2448267                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2448267                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2448267                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2448267                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 172049231186                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 172049231186                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 172049231186                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 172049231186                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.122249                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.122249                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.122249                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.122249                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 70273.884011                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 70273.884011                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 70273.884011                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 70273.884011                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2448267                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10050756                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10050756                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      5748615                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       5748615                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 395893329500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 395893329500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     15799371                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     15799371                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.363851                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.363851                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 68867.601935                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 68867.601935                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      3734980                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      3734980                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      2013635                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      2013635                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 135360125000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 135360125000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.127450                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.127450                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 67221.778028                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 67221.778028                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2507660                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2507660                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1719911                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1719911                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 151923075073                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 151923075073                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4227571                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4227571                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.406832                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.406832                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 88331.939893                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 88331.939893                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      1285279                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      1285279                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       434632                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       434632                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  36689106186                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  36689106186                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.102809                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.102809                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 84414.185302                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 84414.185302                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             15126680                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2450315                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               6.173361                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          304                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1742                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          162663803                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         162663803                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1919448                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              86287528                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  13087829                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2563044                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 462780                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              7822211                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   864                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               89289299                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  4004                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       840471                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       840471                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       840471                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       840471                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        43178                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        43178                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        43178                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        43178                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   4093063500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   4093063500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   4093063500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   4093063500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       883649                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       883649                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       883649                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       883649                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.048863                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.048863                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.048863                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.048863                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 94795.115568                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 94795.115568                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 94795.115568                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 94795.115568                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        43178                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        43178                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        43178                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        43178                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   4049885500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   4049885500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   4049885500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   4049885500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.048863                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.048863                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.048863                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.048863                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 93795.115568                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 93795.115568                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 93795.115568                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 93795.115568                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        43178                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       840471                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       840471                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        43178                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        43178                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   4093063500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   4093063500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       883649                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       883649                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.048863                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.048863                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 94795.115568                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 94795.115568                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        43178                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        43178                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   4049885500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   4049885500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.048863                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.048863                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 93795.115568                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 93795.115568                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       884994                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        43194                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    20.488818                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      1810476                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      1810476                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             229948                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      101816079                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    16012437                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            9032314                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     103624879                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  927222                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        696                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  509                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           160                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          826                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   8094444                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   253                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        5                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          104320629                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.975992                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.303849                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 84356094     80.86%     80.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1999182      1.92%     82.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3153862      3.02%     85.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1492689      1.43%     87.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1879685      1.80%     89.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1284857      1.23%     90.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2574208      2.47%     92.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   997568      0.96%     93.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  6582484      6.31%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            104320629                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.153470                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.975846                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        8094017                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8094017                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       8094017                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8094017                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          422                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             422                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          422                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            422                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     30166994                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     30166994                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     30166994                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     30166994                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      8094439                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8094439                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      8094439                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8094439                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000052                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000052                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000052                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000052                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 71485.767773                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 71485.767773                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 71485.767773                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 71485.767773                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         7252                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           60                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     120.866667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          140                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           140                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          140                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          140                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          282                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          282                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          282                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          282                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     23104494                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     23104494                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     23104494                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     23104494                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 81930.829787                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 81930.829787                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 81930.829787                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 81930.829787                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      8094017                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8094017                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          422                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           422                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     30166994                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     30166994                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      8094439                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8094439                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000052                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000052                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 71485.767773                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 71485.767773                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          140                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          140                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          282                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          282                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     23104494                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     23104494                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 81930.829787                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 81930.829787                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           460.058432                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             14390489                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                674                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           21350.873887                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   460.058432                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.224638                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.224638                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          674                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          151                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          523                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.329102                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           64755794                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          64755794                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    462780                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    9210056                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 13267807                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               83300180                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                44515                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 18717550                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6046675                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    23                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     50804                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 13189080                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           5808                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         329389                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       218401                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               547790                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 68109204                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                67839557                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  45992649                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  63946142                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.650202                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.719240                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           82                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           82                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           82                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           82                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           11                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           11                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           11                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           11                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      1007000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      1007000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      1007000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      1007000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           93                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           93                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           93                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           93                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.118280                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.118280                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.118280                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.118280                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 91545.454545                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 91545.454545                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 91545.454545                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 91545.454545                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           11                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           11                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       996000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       996000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       996000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       996000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.118280                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.118280                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.118280                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.118280                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 90545.454545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 90545.454545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 90545.454545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 90545.454545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           10                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           82                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           82                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           11                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           11                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      1007000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      1007000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           93                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           93                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.118280                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.118280                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 91545.454545                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 91545.454545                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           11                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           11                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       996000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       996000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.118280                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.118280                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 90545.454545                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 90545.454545                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    13.409964                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          190                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           24                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     7.916667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    13.409964                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.838123                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.838123                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          197                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          197                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      501004                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 7672236                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  619                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                5808                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1819093                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   32                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 101566                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11045279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             57.452481                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           165.891540                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                7546843     68.33%     68.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               286973      2.60%     70.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                57428      0.52%     71.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                43518      0.39%     71.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                44260      0.40%     72.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                43067      0.39%     72.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                39159      0.35%     72.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                37399      0.34%     73.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                40596      0.37%     73.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                57373      0.52%     74.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              90418      0.82%     75.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             210174      1.90%     76.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             596051      5.40%     82.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             252344      2.28%     84.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             102798      0.93%     85.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159             166720      1.51%     87.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             103911      0.94%     87.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             103134      0.93%     88.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             208273      1.89%     90.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             107846      0.98%     91.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              73033      0.66%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              60791      0.55%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              58458      0.53%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              59196      0.54%     94.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              57629      0.52%     94.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              54939      0.50%     95.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              48926      0.44%     95.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              48492      0.44%     95.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              44548      0.40%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              37033      0.34%     96.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           363949      3.30%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            27686                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11045279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  16331727                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  310866                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              16642593                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  4826616                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  29575                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              4856191                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      21158343                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      340441                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  21498784                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   8094445                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      31                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               8094476                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       8094445                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          31                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   8094476                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 462780                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2974934                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                75490731                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            103                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  14052582                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              11339499                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               86835050                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               2682568                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 260866                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                4089522                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                4238897                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          565019                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            67085027                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   125461037                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 97631608                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  24199031                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              38130535                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 28954401                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       3                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   4                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  10550304                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        174836245                       # The number of ROB reads (Count)
system.cpu.rob.writes                       172825483                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000000                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 737000                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    737000                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                737000                       # number of overall hits (Count)
system.l2.overallHits::total                   737000                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        43178                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           11                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  282                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1711250                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1754721                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        43178                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           11                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 282                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1711250                       # number of overall misses (Count)
system.l2.overallMisses::total                1754721                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   3983076497                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       977500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        22802999                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    167080448289                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       171087305285                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   3983076497                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       977500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       22802999                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   167080448289                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      171087305285                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        43178                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           11                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                282                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            2448250                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2491721                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        43178                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           11                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               282                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           2448250                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2491721                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.698969                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.704220                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.698969                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.704220                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 92247.822896                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 88863.636364                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 80861.698582                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 97636.492791                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    97501.144219                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 92247.822896                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 88863.636364                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80861.698582                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 97636.492791                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   97501.144219                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1711402                       # number of writebacks (Count)
system.l2.writebacks::total                   1711402                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     2                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    2                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        43178                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            9                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              282                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1711250                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1754719                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        43178                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            9                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             282                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1711250                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1754719                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   3551296497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       711000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     19982999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 149967948289                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   153539938785                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   3551296497                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       711000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     19982999                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 149967948289                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  153539938785                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.818182                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.698969                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.704220                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.818182                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.698969                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.704220                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 82247.822896                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        79000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 70861.698582                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 87636.492791                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 87501.154763                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 82247.822896                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        79000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70861.698582                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 87636.492791                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 87501.154763                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        1711402                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        39441                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          39441                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data           16                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              16                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data           17                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            17                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.941176                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.941176                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           16                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           16                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       186499                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       186499                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.941176                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.941176                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 11656.187500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 11656.187500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst           282                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              282                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     22802999                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     22802999                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          282                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            282                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80861.698582                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80861.698582                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          282                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          282                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     19982999                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     19982999                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70861.698582                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70861.698582                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             112060                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                112060                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           322556                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              322556                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  35860267404                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    35860267404                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         434616                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            434616                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.742163                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.742163                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 111175.322747                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 111175.322747                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       322556                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          322556                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  32634707404                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  32634707404                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.742163                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.742163                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 101175.322747                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 101175.322747                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         624940                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            624940                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        43178                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           11                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data      1388694                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1431883                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   3983076497                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       977500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data 131220180885                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 135204234882                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        43178                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           11                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data      2013634                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2056823                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.689646                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.696162                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 92247.822896                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 88863.636364                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 94491.789325                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 94424.079958                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        43178                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            9                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      1388694                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1431881                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   3551296497                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       711000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 117333240885                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 120885248382                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.818182                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.689646                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.696162                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 82247.822896                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        79000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 84491.789325                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 84424.088581                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks      1314786                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total          1314786                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks      1314786                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total      1314786                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1133481                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1133481                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1133481                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1133481                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16046.578830                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      3201380                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    2464379                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.299062                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   16046.578830                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.979405                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.979405                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          15976                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  305                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 3015                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                12579                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   77                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.975098                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   42283835                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  42283835                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1711401.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     43178.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       282.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1710350.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000083855982                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       101099                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       101099                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             4045643                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1614905                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1754719                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1711401                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1754719                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1711401                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    900                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       3.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.99                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1754719                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1711401                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  517369                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  401704                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  248329                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  171561                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  106838                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   75071                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   63497                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   45042                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   28906                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   22625                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                  17938                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                  16178                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                  13651                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                  10246                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                   8098                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                   6500                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                    266                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  17104                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  21940                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  40693                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  60245                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  75178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  87408                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  97119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                 107701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                 116022                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                 123020                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                 129250                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                 126987                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                 113311                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                 105492                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                 104142                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                 103472                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                 103241                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                 103221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   8966                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   6361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   4925                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   3918                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                   3392                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                   3037                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                   2742                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                   2465                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                   2248                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                   2050                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                   1899                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                   1746                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                   1603                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                   1537                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                   1461                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                   1386                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                   1316                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                   1234                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                   1188                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                   1135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                   1140                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                   1065                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                    969                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                    973                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                    918                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                    879                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                    851                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                    877                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                    892                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                    895                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                    909                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                    894                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                    835                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                    886                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                    924                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                   956                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                   902                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                   851                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                   768                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                   670                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                   619                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                   573                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                   518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                   439                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                   361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                   218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                   133                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                    90                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                    57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                    45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                    32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                    25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                    17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       101099                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.347580                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      7.570790                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-7            4420      4.37%      4.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-15          29359     29.04%     33.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-23         55872     55.26%     88.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-31          9059      8.96%     97.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-39          1629      1.61%     99.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-47           382      0.38%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-55           153      0.15%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-63            84      0.08%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-71            37      0.04%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-79            15      0.01%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-87            16      0.02%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-95            14      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-103            3      0.00%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-111            3      0.00%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-119            3      0.00%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::120-127            1      0.00%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-135            4      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::136-143            5      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::152-159            4      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-167            5      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::168-175            2      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::184-191            4      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::200-207            2      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-215            9      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::216-223            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-231            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::232-239            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-247            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::264-271            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-279            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-295            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::312-319            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-327            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::480-487            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        101099                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       101099                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.928061                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.825585                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      2.058896                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            75688     74.87%     74.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             2142      2.12%     76.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             8421      8.33%     85.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             5130      5.07%     90.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20             3401      3.36%     93.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21             2119      2.10%     95.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22             1272      1.26%     97.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23              797      0.79%     97.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24              573      0.57%     98.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25              420      0.42%     98.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26              302      0.30%     99.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27              272      0.27%     99.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28              213      0.21%     99.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29              147      0.15%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30               62      0.06%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31               52      0.05%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32               39      0.04%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33               25      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34                9      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::35                5      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36                4      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::39                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::45                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        101099                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   57600                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               112302016                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            109529664                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2152695462.26939392                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2099552786.98372960                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   52168088500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      15050.86                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      2763392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        18048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    109462400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    109530240                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 52970922.791551180184                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 11041.231764416152                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 345958.595285039395                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2098263416.474351644516                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2099563828.215493917465                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        43178                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            9                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          282                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1711250                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1711401                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   2105751316                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       395286                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     10665670                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  90627097570                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3030160736388                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     48769.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     43920.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     37821.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     52959.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1770573.19                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      2763392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        18048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    109519936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      112301952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        18048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        18048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     42481600                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     42481600                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        43178                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          282                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1711249                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1754718                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       663775                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         663775                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     52970923                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        11041                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         345959                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2099366313                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2152694235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       345959                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        345959                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    814321513                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        814321513                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    814321513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     52970923                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        11041                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        345959                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2099366313                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2967015748                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1753819                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1711410                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        56694                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        50957                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        55442                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        54819                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        53964                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        52370                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        54072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        55462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        62074                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        63080                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        54405                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        58177                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        61900                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        56767                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        56581                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        55374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        59645                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        57143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        58928                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        56937                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        53905                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        54685                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        53786                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        52916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        47460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        49092                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        48784                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        48650                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        53733                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        54711                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        51418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        49888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        54721                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        47885                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        54459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        50671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        53941                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        52337                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        53566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        55283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        58930                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        58432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        54437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        58216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        60746                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        55792                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        56578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        53936                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        57786                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        56008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        57634                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        56347                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        53513                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        54148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        53101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        52493                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        45994                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        46102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        48577                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        48254                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        52101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        52126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        47710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        49586                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             62066107894                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            5843724908                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        92743909842                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                35389.12                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           52881.12                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1188089                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             710012                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            67.74                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           41.49                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1567127                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   141.516342                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   100.702172                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   177.450935                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       958847     61.19%     61.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       415332     26.50%     87.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        84057      5.36%     93.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        32983      2.10%     95.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        18184      1.16%     96.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        10334      0.66%     96.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         7284      0.46%     97.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         5954      0.38%     97.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        34152      2.18%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1567127                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             112244416                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          109530240                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2151.591339                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             2099.563828                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   22.13                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               11.20                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              10.93                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               54.78                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    2529170646.912004                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    3362491657.123216                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   3794678225.318408                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  3307213385.280005                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 9282030102.240095                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 43730922279.340813                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 454170323.174365                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  66460676619.389130                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1273.971760                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    490275528                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2345000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  49332816972                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    2358312937.344008                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    3135350961.758406                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   3582440098.540807                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  3125114254.080006                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 9282030102.240095                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 43535600227.425743                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 604248283.967985                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  65623096865.356644                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1257.916357                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    720775776                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2345000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  49102316724                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1432163                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        663775                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean       1047626                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             39441                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             322556                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            322556                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         1432163                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             16                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      5260296                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      5260296                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 5260296                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    221831680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    221831680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                221831680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1754735                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1754735    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1754735                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy         10881815454                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         9144031346                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3505579                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1754587                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            2057105                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1797256                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean      2362413                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            43188                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            434616                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           434616                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            282                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2056823                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            17                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           17                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          564                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7344801                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           32                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       129534                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                7474931                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        18048                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    313377088                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      2763392                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               316159232                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1711402                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 109529728                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           4203506                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000891                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.029835                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 4199761     99.91%     99.91% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    3745      0.09%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             4203506                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3716839935                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            282000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2448315885                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             11998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          43181493                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       4984350                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2492244                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         3747                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  52168092500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
