static int F_1 ( void )\r\n{\r\nT_1 V_1 ;\r\nF_2 ( V_2 ) ;\r\nF_3 ( V_3 , V_4 , ~ 0 ) ;\r\nF_3 ( V_3 , V_5 , ~ 0 ) ;\r\nF_3 ( V_6 , V_7 , ~ 0 ) ;\r\nF_4 ( V_8 , V_9 ) ;\r\nF_4 ( V_10 , V_9 ) ;\r\nV_1 = F_5 ( V_11 ) | V_12 ;\r\nF_6 ( V_1 , V_11 ) ;\r\nF_7 ( 0 ) ;\r\nif ( F_8 () )\r\ngoto V_13;\r\nF_9 ( F_10 ( V_14 ) ,\r\nF_11 ( V_14 ) ,\r\nF_11 ( V_15 ) ) ;\r\nV_13:\r\nF_12 () ;\r\nF_13 ( V_2 ) ;\r\nF_3 ( V_3 , V_4 , ~ 0 ) ;\r\nF_3 ( V_3 , V_5 , ~ 0 ) ;\r\nF_3 ( V_6 , V_7 , 0x4 | 0x1 ) ;\r\nF_3 ( V_16 , V_17 ,\r\n0x1 ) ;\r\nF_3 ( V_16 , V_17 ,\r\n0x20 ) ;\r\nF_4 ( V_10 , V_18 ) ;\r\nF_4 ( V_8 , V_18 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_14 ( void )\r\n{\r\nif ( ! F_15 () )\r\nreturn 0 ;\r\nif ( V_19 )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic void F_16 ( void )\r\n{\r\nconst int V_20 = 0 ;\r\nif ( F_14 () ) {\r\nF_3 ( V_3 , V_4 , ~ 0 ) ;\r\nF_3 ( V_3 , V_5 , ~ 0 ) ;\r\nF_3 ( V_6 , V_7 , ~ 0 ) ;\r\nF_4 ( V_10 , V_9 ) ;\r\n} else {\r\nF_4 ( V_10 , V_18 ) ;\r\n}\r\nasm("mcr p15, 0, %0, c7, c0, 4" : : "r" (zero) : "memory", "cc");\r\nF_4 ( V_10 , V_18 ) ;\r\n}\r\nstatic int F_17 ( void )\r\n{\r\nif ( F_18 () )\r\nreturn 0 ;\r\nif ( F_19 ( V_2 ) )\r\nreturn 0 ;\r\nif ( F_20 () )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic void F_21 ( void )\r\n{\r\nif ( ! F_17 () ) {\r\nif ( F_8 () )\r\nreturn;\r\nF_16 () ;\r\nreturn;\r\n}\r\nif ( F_8 () )\r\nreturn;\r\nF_1 () ;\r\n}\r\nstatic void T_2 F_22 ( void )\r\n{\r\nint V_21 , V_22 ;\r\nstruct V_23 * V_24 ;\r\nF_23 ( V_25 , V_16 ,\r\nV_26 ) ;\r\nV_22 = F_24 ( V_8 ) ;\r\nfor ( V_21 = 0 ; V_21 < V_22 ; V_21 ++ )\r\nF_25 ( V_8 , V_21 , V_9 ) ;\r\nF_26 ( V_8 , V_9 ) ;\r\nF_26 ( V_10 , V_9 ) ;\r\nV_24 = F_27 ( V_27 ) ;\r\nF_4 ( V_24 , V_28 ) ;\r\nV_24 = F_27 ( V_29 ) ;\r\nF_4 ( V_24 , V_28 ) ;\r\nF_28 ( V_30 , NULL ) ;\r\nF_29 ( V_31 , V_32 ) ;\r\nF_30 ( F_1 ) ;\r\nF_23 ( 15 << V_33 , V_34 ,\r\nV_35 ) ;\r\nF_23 ( 2 << V_33 , V_34 ,\r\nV_36 ) ;\r\nF_23 ( V_37 |\r\n( 0x1 << V_38 ) |\r\nV_39 |\r\n( 0x1 << V_40 ) |\r\n( 0x0 << V_41 ) ,\r\nV_34 , V_42 ) ;\r\nF_23 ( V_43 | V_44 ,\r\nV_6 , V_45 ) ;\r\nF_31 ( V_46 , V_34 ,\r\nV_47 ) ;\r\n}\r\nint T_2 F_32 ( void )\r\n{\r\nT_1 V_1 ;\r\nF_33 ( V_48 L_1 ) ;\r\nV_1 = F_34 ( V_16 , V_49 ) ;\r\nF_33 ( V_48 L_2 , ( V_1 >> 4 ) & 0x0f , V_1 & 0x0f ) ;\r\nV_10 = F_35 ( L_3 ) ;\r\nif ( ! V_10 )\r\nF_36 ( L_4 ) ;\r\nV_8 = F_35 ( L_5 ) ;\r\nif ( ! V_8 )\r\nF_36 ( L_6 ) ;\r\nV_31 = F_37 ( L_7 ) ;\r\nif ( ! V_31 )\r\nF_36 ( L_8 ) ;\r\nV_32 = F_37 ( L_9 ) ;\r\nif ( ! V_32 )\r\nF_36 ( L_10 ) ;\r\nV_27 = F_37 ( L_11 ) ;\r\nif ( ! V_27 )\r\nF_36 ( L_12 ) ;\r\nV_29 = F_37 ( L_13 ) ;\r\nif ( ! V_29 )\r\nF_36 ( L_14 ) ;\r\nV_2 = F_38 ( NULL , L_15 ) ;\r\nif ( F_39 ( V_2 ) ) {\r\nF_33 ( V_50 L_16 ) ;\r\nreturn - V_51 ;\r\n}\r\nif ( F_40 () ) {\r\nV_52 = F_38 ( NULL , L_17 ) ;\r\nif ( F_39 ( V_52 ) ) {\r\nF_33 ( V_50 L_18 ) ;\r\nF_41 ( V_2 ) ;\r\nreturn - V_51 ;\r\n}\r\n}\r\nF_22 () ;\r\nF_9 = F_42 ( V_53 ,\r\nV_54 ) ;\r\nV_55 = F_21 ;\r\nreturn 0 ;\r\n}
