module comp1_yb;
reg A,B;
wire Y1,Y2,Y3;
comp_1b dut(Y1,Y2,Y3,A,B);
initial begin
A=0;B=0;
#10;A=0;B=1;
#10;A=1;B=0;
#10;A=1;B=1;
#10;
$finish;
end
endmodule