(
 (file_type "hdldirect.dat" "1.0" )
 (design_name "pc042a_toplevel" )
 (view "sch_1" )
 (modtime "verilog.v" 1332518138 8028 )
 (timescale "1ns/1ns" )
 (cells "CON160P_40CDGH" )
 (global_signals )
 (single_page 
  ("" 
   ("page1_I1" "CON160P_40CDGH" )
   ("page1_I2" "CON160P_40CDGH" )))
 (multiple_pages ))
