@inproceedings{bot1,
  author = {B. Feinberg and others},
  title = {Enabling scientific computing on memristive accelerators},
  booktitle = {Proc. ISCA},
  year = {2018},
  pages = {367--382}
}

@inproceedings{bot2,
  author = {B. Feinberg and others},
  title = {An analog preconditioner for solving linear systems},
  booktitle = {Proc. HPCA},
  year = {2021},
  pages = {761--774}
}

@article{bot3,
  author = {M. Le Gallo and others},
  title = {Mixed-precision in-memory computing},
  journal = {Nat. Electron.},
  volume = {1},
  number = {4},
  pages = {246--253},
  year = {2018}
}

@article{bot4,
  author = {T. A. Davis and others},
  title = {The university of florida sparse matrix collection},
  journal = {ACM TOMS},
  volume = {38},
  number = {1},
  pages = {1--25},
  year = {2011}
}

@article{bot5,
  author = {K. K. Chang and others},
  title = {Understanding reduced-voltage operation in modern DRAM devices: Experimental characterization, analysis, and mechanisms},
  journal = {Proc. ACM Meas. Anal. Comput. Syst.},
  volume = {1},
  number = {1},
  pages = {1--42},
  year = {2017}
}

@book{bot6,
  author = {S. Yu},
  title = {Semiconductor Memory Devices and Circuits},
  publisher = {CRC Press},
  year = {2022}
}

@inproceedings{bot7,
  author = {N. S. Kim and others},
  title = {LL-PCM: Low-latency phase change memory architecture},
  booktitle = {Proc. DAC},
  year = {2019},
  pages = {1--6}
}

@book{bot8,
  author = {A. Redaelli and others},
  title = {Semiconductor Memories and Systems},
  publisher = {Woodhead Publishing},
  year = {2022}
}

@article{bot9,
  author = {A. Shafiee and others},
  title = {Isaac: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars},
  journal = {ACM SIGARCH Comput. Archit. News},
  volume = {44},
  number = {3},
  pages = {14--26},
  year = {2016}
}

@inproceedings{bot10,
  author = {Y. Park and others},
  title = {Unlocking wordline-level parallelism for fast inference on RRAM-based DNN accelerator},
  booktitle = {Proc. ICCAD},
  year = {2020},
  pages = {1--9}
}

@article{bot11,
  author = {S. Yu and others},
  title = {Compute-in-memory chips for deep learning: Recent trends and prospects},
  journal = {IEEE Circuits Syst. Mag.},
  volume = {21},
  number = {3},
  pages = {31--56},
  year = {2021}
}

@article{bot12,
  author = {Y. Kim and others},
  title = {A case for exploiting subarray-level parallelism (SALP) in DRAM},
  journal = {ACM SIGARCH Comput. Archit. News},
  volume = {40},
  number = {3},
  pages = {368--379},
  year = {2012}
}

@manual{bot13,
  author = {JEDEC Solid State Technology Association},
  title = {JEDEC Standard: DDR4 SDRAM},
  series = {JESD79-4D},
  pages = {1--260},
  year = {2021},
  month = {Jul.}
}

@inproceedings{bot14,
  author = {O. Seongil and others},
  title = {Row-buffer decoupling: A case for low-latency DRAM microarchitecture},
  booktitle = {Proc. ISCA},
  year = {2014},
  pages = {337--348}
}

@article{bot15,
  author = {C. Wang and others},
  title = {Improving write performance on cross-point RRAM arrays by leveraging multidimensional non-uniformity of cell effective voltage},
  journal = {IEEE TC},
  volume = {70},
  number = {4},
  pages = {566--580},
  year = {2020}
}

@article{bot16,
  author = {P. Zheng and others},
  title = {The anisotropic size effect of the electrical resistivity of metal thin films: Tungsten},
  journal = {J. Appl. Phys.},
  volume = {122},
  number = {13},
  year = {2017}
}

@article{bot17,
  author = {M. Saberi and others},
  title = {Analysis of power consumption and linearity in capacitive digital-to-analog converters used in successive approximation ADCs},
  journal = {IEEE TCAS-I},
  volume = {58},
  number = {8},
  pages = {1736--1748},
  year = {2011}
}

@article{bot18,
  author = {G. Fredeman and others},
  title = {A 14 nm 1.1 Mb embedded DRAM macro with 1 ns access},
  journal = {IEEE JSSC},
  volume = {51},
  number = {1},
  pages = {230--239},
  year = {2015}
}

@article{bot19,
  author = {H. A. Van der Vorst},
  title = {Bi-CGSTAB: A fast and smoothly converging variant of Bi-CG for the solution of nonsymmetric linear systems},
  journal = {SIAM J. Scientific \& Statistical Comput.},
  volume = {13},
  number = {2},
  pages = {631--644},
  year = {1992}
}

@article{bot20,
  author = {M. A. Zidan and others},
  title = {A general memristor-based partial differential equation solver},
  journal = {Nat. Electron.},
  year = {2018},
  pages = {411--420}
}

@article{bot21,
  author = {Z. Sun and others},
  title = {Solving matrix equations in one step with cross-point resistive arrays},
  journal = {PNAS},
  volume = {116},
  number = {10},
  pages = {4123--4128},
  year = {2019}
}

@inproceedings{bot22,
  author = {D. Lee and others},
  title = {Tiered-latency DRAM: A low latency and low cost DRAM architecture},
  booktitle = {Proc. HPCA},
  year = {2013},
  pages = {615--626}
}

@inproceedings{bot23,
  author = {H.-L. Lung and others},
  title = {A double-data-rate 2 (DDR2) interface phase-change memory with 533MB/s read-write data rate and 37.5 ns access latency for memory-type storage class memory applications},
  booktitle = {Proc. IMW},
  year = {2016},
  pages = {1--5}
}

@article{bot24,
  author = {B. Oh and others},
  title = {Rethinking DRAMâ€™s page mode with STT-MRAM},
  journal = {IEEE TC},
  year = {2022},
  pages = {1--14}
}

@inproceedings{bot25,
  author = {X. Zhang and others},
  title = {Restore truncation for performance improvement in future DRAM systems},
  booktitle = {Proc. HPCA},
  year = {2016},
  pages = {543--554}
}

@inproceedings{bot26,
  author = {Y. Wang and others},
  title = {Reducing DRAM latency via charge-level-aware look-ahead partial restoration},
  booktitle = {Proc. MICRO},
  year = {2018},
  pages = {298--311}
}

