;redcode
;assert 1
	SPL 0, <-703
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 17, -178
	ADD 3, @31
	SUB @1, 0
	DJN -1, @-20
	SLT 10, 9
	JMN -1, @-20
	ADD @121, 103
	JMP -130, 9
	SPL 0, <-703
	SUB 3, @31
	SLT -1, <-20
	SLT 10, 9
	SUB @121, 103
	SUB @121, 103
	SUB @127, 106
	JMN 0, #2
	JMZ 10, 9
	MOV -1, <-20
	MOV -1, <-20
	SUB <300, 90
	SUB #0, -70
	SUB @200, 90
	CMP @127, 106
	CMP @127, 106
	SPL 50, #602
	ADD @127, 106
	SLT <13, 0
	SUB -130, 9
	MOV -7, <-20
	MOV -7, <-20
	ADD 210, 60
	SUB @1, 0
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, #2
	SLT @121, 166
	MOV -1, <-20
	SUB @121, 103
	MOV -1, <-20
	MOV -1, <-20
	MOV -801, <-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	SUB 17, -178
	SUB 17, -178
