{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574328357344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574328357355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 17:25:57 2019 " "Processing started: Thu Nov 21 17:25:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574328357355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574328357355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sequ_detect -c sequ_detect " "Command: quartus_map --read_settings_files=on --write_settings_files=off sequ_detect -c sequ_detect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574328357355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574328362103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574328362103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequ_detect.v(10) " "Verilog HDL information at sequ_detect.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "sequ_detect.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex4/sequ_detect.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574328373410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequ_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file sequ_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequ_detect " "Found entity 1: sequ_detect" {  } { { "sequ_detect.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex4/sequ_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574328373412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574328373412 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sequ_detect " "Elaborating entity \"sequ_detect\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574328373465 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "sequ_detect.v(12) " "Verilog HDL warning at sequ_detect.v(12): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "sequ_detect.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex4/sequ_detect.v" 12 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1574328373466 "|sequ_detect"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "check_flag sequ_detect.v(17) " "Can't infer register for \"check_flag\" at sequ_detect.v(17) because it does not hold its value outside the clock edge" {  } { { "sequ_detect.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex4/sequ_detect.v" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1574328373467 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "sequ_detect.v(17) " "HDL error at sequ_detect.v(17): couldn't implement registers for assignments on this clock edge" {  } { { "sequ_detect.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex4/sequ_detect.v" 17 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1574328373467 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574328373467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Document/Quartus II Project Files/homework/ex4/output_files/sequ_detect.map.smsg " "Generated suppressed messages file D:/Document/Quartus II Project Files/homework/ex4/output_files/sequ_detect.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574328373488 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574328373523 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 21 17:26:13 2019 " "Processing ended: Thu Nov 21 17:26:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574328373523 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574328373523 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574328373523 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574328373523 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574328374225 ""}
