
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/astar_163B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000003 cycles: 2500067 heartbeat IPC: 3.99989 cumulative IPC: 3.99989 (Simulation time: 0 hr 0 min 29 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500067 (Simulation time: 0 hr 0 min 29 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 19929661 heartbeat IPC: 0.573737 cumulative IPC: 0.573737 (Simulation time: 0 hr 1 min 13 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 35845750 heartbeat IPC: 0.628295 cumulative IPC: 0.599778 (Simulation time: 0 hr 1 min 51 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 50581198 heartbeat IPC: 0.678635 cumulative IPC: 0.623945 (Simulation time: 0 hr 2 min 26 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 65702940 heartbeat IPC: 0.6613 cumulative IPC: 0.632883 (Simulation time: 0 hr 3 min 3 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 80554696 heartbeat IPC: 0.673321 cumulative IPC: 0.640577 (Simulation time: 0 hr 3 min 40 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 95592561 heartbeat IPC: 0.664988 cumulative IPC: 0.64452 (Simulation time: 0 hr 4 min 18 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 111004223 heartbeat IPC: 0.648859 cumulative IPC: 0.645137 (Simulation time: 0 hr 4 min 55 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 126052941 heartbeat IPC: 0.664509 cumulative IPC: 0.647496 (Simulation time: 0 hr 5 min 32 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 141135773 heartbeat IPC: 0.663006 cumulative IPC: 0.649183 (Simulation time: 0 hr 6 min 7 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 156358208 heartbeat IPC: 0.656925 cumulative IPC: 0.649949 (Simulation time: 0 hr 6 min 41 sec) 
Finished CPU 0 instructions: 100000000 cycles: 153858142 cumulative IPC: 0.649949 (Simulation time: 0 hr 6 min 41 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.649949 instructions: 100000000 cycles: 153858142
cpu0_DTLB TOTAL     ACCESS:   21351551  HIT:   21042585  MISS:     308966
cpu0_DTLB LOAD      ACCESS:   16588393  HIT:   16287399  MISS:     300994
cpu0_DTLB RFO       ACCESS:    4763158  HIT:    4755186  MISS:       7972
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.2707 cycles
cpu0_ITLB TOTAL     ACCESS:   11988909  HIT:   11988902  MISS:          7
cpu0_ITLB LOAD      ACCESS:   11988909  HIT:   11988902  MISS:          7
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 333.714 cycles
cpu0_L1I TOTAL     ACCESS:      30549  HIT:      30463  MISS:         86
cpu0_L1I LOAD      ACCESS:      30549  HIT:      30463  MISS:         86
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 266.5 cycles
cpu0_STLB TOTAL     ACCESS:     308973  HIT:     291503  MISS:      17470
cpu0_STLB LOAD      ACCESS:     301001  HIT:     285663  MISS:      15338
cpu0_STLB RFO       ACCESS:       7972  HIT:       5840  MISS:       2132
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 22.4721 cycles
cpu0_L1D TOTAL     ACCESS:   27131348  HIT:   26716959  MISS:     414389
cpu0_L1D LOAD      ACCESS:   16928744  HIT:   16595415  MISS:     333329
cpu0_L1D RFO       ACCESS:   10185190  HIT:   10104391  MISS:      80799
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17414  HIT:      17153  MISS:        261
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 70.3893 cycles
cpu0_L2C TOTAL     ACCESS:     633338  HIT:     441380  MISS:     191958
cpu0_L2C LOAD      ACCESS:     333350  HIT:     209310  MISS:     124040
cpu0_L2C RFO       ACCESS:      80799  HIT:      12919  MISS:      67880
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     218928  HIT:     218924  MISS:          4
cpu0_L2C TRANSLATION ACCESS:        261  HIT:        227  MISS:         34
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 128.324 cycles
LLC TOTAL     ACCESS:     335200  HIT:     113471  MISS:     221729
LLC LOAD      ACCESS:     124039  HIT:      36757  MISS:      87282
LLC RFO       ACCESS:      67880  HIT:      21121  MISS:      46759
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     143247  HIT:      55559  MISS:      87688
LLC TRANSLATION ACCESS:         34  HIT:         34  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 92.914 cycles
Insertion Distribution: 
	LOAD 6716 0 25757 77461 
	RFO 225 0 4257 46153 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 87962 
	 0 0 10 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      14765  ROW_BUFFER_MISS:     119275
 DBUS AVG_CONGESTED_CYCLE:    3.81627
 WQ ROW_BUFFER_HIT:       7373  ROW_BUFFER_MISS:      90342  FULL:          0


CPU 0 Branch Prediction Accuracy: 70.0225% MPKI: 43.9041 Average ROB Occupancy at Mispredict: 12.1259
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00019
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 43.9037
BRANCH_DIRECT_CALL: 0.00012
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00012

