# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name v248_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v248_0 \
    op interface \
    ports { v248_0_address0 { O 16 vector } v248_0_ce0 { O 1 bit } v248_0_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v248_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name v248_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v248_1 \
    op interface \
    ports { v248_1_address0 { O 16 vector } v248_1_ce0 { O 1 bit } v248_1_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v248_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name v248_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v248_2 \
    op interface \
    ports { v248_2_address0 { O 16 vector } v248_2_ce0 { O 1 bit } v248_2_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v248_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name v248_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v248_3 \
    op interface \
    ports { v248_3_address0 { O 16 vector } v248_3_ce0 { O 1 bit } v248_3_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v248_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name v248_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v248_4 \
    op interface \
    ports { v248_4_address0 { O 16 vector } v248_4_ce0 { O 1 bit } v248_4_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v248_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name v248_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v248_5 \
    op interface \
    ports { v248_5_address0 { O 16 vector } v248_5_ce0 { O 1 bit } v248_5_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v248_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 21 \
    name v248_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v248_6 \
    op interface \
    ports { v248_6_address0 { O 16 vector } v248_6_ce0 { O 1 bit } v248_6_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v248_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 22 \
    name v248_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v248_7 \
    op interface \
    ports { v248_7_address0 { O 16 vector } v248_7_ce0 { O 1 bit } v248_7_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v248_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name v248_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v248_8 \
    op interface \
    ports { v248_8_address0 { O 16 vector } v248_8_ce0 { O 1 bit } v248_8_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v248_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 24 \
    name v248_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v248_9 \
    op interface \
    ports { v248_9_address0 { O 16 vector } v248_9_ce0 { O 1 bit } v248_9_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v248_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name v248_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v248_10 \
    op interface \
    ports { v248_10_address0 { O 16 vector } v248_10_ce0 { O 1 bit } v248_10_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v248_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 26 \
    name v248_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v248_11 \
    op interface \
    ports { v248_11_address0 { O 16 vector } v248_11_ce0 { O 1 bit } v248_11_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v248_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 27 \
    name v247_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v247_0 \
    op interface \
    ports { v247_0_address0 { O 10 vector } v247_0_ce0 { O 1 bit } v247_0_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v247_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name v247_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v247_1 \
    op interface \
    ports { v247_1_address0 { O 10 vector } v247_1_ce0 { O 1 bit } v247_1_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v247_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name v247_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v247_2 \
    op interface \
    ports { v247_2_address0 { O 10 vector } v247_2_ce0 { O 1 bit } v247_2_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v247_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name v247_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v247_3 \
    op interface \
    ports { v247_3_address0 { O 10 vector } v247_3_ce0 { O 1 bit } v247_3_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v247_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name v247_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v247_4 \
    op interface \
    ports { v247_4_address0 { O 10 vector } v247_4_ce0 { O 1 bit } v247_4_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v247_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name v247_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v247_5 \
    op interface \
    ports { v247_5_address0 { O 10 vector } v247_5_ce0 { O 1 bit } v247_5_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v247_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name v247_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v247_6 \
    op interface \
    ports { v247_6_address0 { O 10 vector } v247_6_ce0 { O 1 bit } v247_6_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v247_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name v247_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v247_7 \
    op interface \
    ports { v247_7_address0 { O 10 vector } v247_7_ce0 { O 1 bit } v247_7_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v247_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name v247_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v247_8 \
    op interface \
    ports { v247_8_address0 { O 10 vector } v247_8_ce0 { O 1 bit } v247_8_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v247_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name v247_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v247_9 \
    op interface \
    ports { v247_9_address0 { O 10 vector } v247_9_ce0 { O 1 bit } v247_9_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v247_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name v247_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v247_10 \
    op interface \
    ports { v247_10_address0 { O 10 vector } v247_10_ce0 { O 1 bit } v247_10_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v247_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 49 \
    name v247_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v247_11 \
    op interface \
    ports { v247_11_address0 { O 10 vector } v247_11_ce0 { O 1 bit } v247_11_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v247_11'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name sub_ln174_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sub_ln174_i \
    op interface \
    ports { sub_ln174_i { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name block_A_loader_01 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_01 \
    op interface \
    ports { block_A_loader_01_din { O 24 vector } block_A_loader_01_num_data_valid { I 2 vector } block_A_loader_01_fifo_cap { I 2 vector } block_A_loader_01_full_n { I 1 bit } block_A_loader_01_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name block_A_loader_12 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_12 \
    op interface \
    ports { block_A_loader_12_din { O 24 vector } block_A_loader_12_num_data_valid { I 2 vector } block_A_loader_12_fifo_cap { I 2 vector } block_A_loader_12_full_n { I 1 bit } block_A_loader_12_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name block_A_loader_23 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_23 \
    op interface \
    ports { block_A_loader_23_din { O 24 vector } block_A_loader_23_num_data_valid { I 2 vector } block_A_loader_23_fifo_cap { I 2 vector } block_A_loader_23_full_n { I 1 bit } block_A_loader_23_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name block_A_loader_34 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_34 \
    op interface \
    ports { block_A_loader_34_din { O 24 vector } block_A_loader_34_num_data_valid { I 2 vector } block_A_loader_34_fifo_cap { I 2 vector } block_A_loader_34_full_n { I 1 bit } block_A_loader_34_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name block_A_loader_45 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_45 \
    op interface \
    ports { block_A_loader_45_din { O 24 vector } block_A_loader_45_num_data_valid { I 2 vector } block_A_loader_45_fifo_cap { I 2 vector } block_A_loader_45_full_n { I 1 bit } block_A_loader_45_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name block_A_loader_56 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_56 \
    op interface \
    ports { block_A_loader_56_din { O 24 vector } block_A_loader_56_num_data_valid { I 2 vector } block_A_loader_56_fifo_cap { I 2 vector } block_A_loader_56_full_n { I 1 bit } block_A_loader_56_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name block_A_loader_67 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_67 \
    op interface \
    ports { block_A_loader_67_din { O 24 vector } block_A_loader_67_num_data_valid { I 2 vector } block_A_loader_67_fifo_cap { I 2 vector } block_A_loader_67_full_n { I 1 bit } block_A_loader_67_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name block_A_loader_78 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_78 \
    op interface \
    ports { block_A_loader_78_din { O 24 vector } block_A_loader_78_num_data_valid { I 2 vector } block_A_loader_78_fifo_cap { I 2 vector } block_A_loader_78_full_n { I 1 bit } block_A_loader_78_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name block_A_loader_89 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_89 \
    op interface \
    ports { block_A_loader_89_din { O 24 vector } block_A_loader_89_num_data_valid { I 2 vector } block_A_loader_89_fifo_cap { I 2 vector } block_A_loader_89_full_n { I 1 bit } block_A_loader_89_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name block_A_loader_910 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_910 \
    op interface \
    ports { block_A_loader_910_din { O 24 vector } block_A_loader_910_num_data_valid { I 2 vector } block_A_loader_910_fifo_cap { I 2 vector } block_A_loader_910_full_n { I 1 bit } block_A_loader_910_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name block_A_loader_1011 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_1011 \
    op interface \
    ports { block_A_loader_1011_din { O 24 vector } block_A_loader_1011_num_data_valid { I 2 vector } block_A_loader_1011_fifo_cap { I 2 vector } block_A_loader_1011_full_n { I 1 bit } block_A_loader_1011_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name block_A_loader_1112 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_A_loader_1112 \
    op interface \
    ports { block_A_loader_1112_din { O 24 vector } block_A_loader_1112_num_data_valid { I 2 vector } block_A_loader_1112_fifo_cap { I 2 vector } block_A_loader_1112_full_n { I 1 bit } block_A_loader_1112_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name block_B_loader_013 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_013 \
    op interface \
    ports { block_B_loader_013_din { O 24 vector } block_B_loader_013_num_data_valid { I 2 vector } block_B_loader_013_fifo_cap { I 2 vector } block_B_loader_013_full_n { I 1 bit } block_B_loader_013_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name block_B_loader_114 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_114 \
    op interface \
    ports { block_B_loader_114_din { O 24 vector } block_B_loader_114_num_data_valid { I 2 vector } block_B_loader_114_fifo_cap { I 2 vector } block_B_loader_114_full_n { I 1 bit } block_B_loader_114_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name block_B_loader_215 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_215 \
    op interface \
    ports { block_B_loader_215_din { O 24 vector } block_B_loader_215_num_data_valid { I 2 vector } block_B_loader_215_fifo_cap { I 2 vector } block_B_loader_215_full_n { I 1 bit } block_B_loader_215_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name block_B_loader_316 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_316 \
    op interface \
    ports { block_B_loader_316_din { O 24 vector } block_B_loader_316_num_data_valid { I 2 vector } block_B_loader_316_fifo_cap { I 2 vector } block_B_loader_316_full_n { I 1 bit } block_B_loader_316_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name block_B_loader_417 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_417 \
    op interface \
    ports { block_B_loader_417_din { O 24 vector } block_B_loader_417_num_data_valid { I 2 vector } block_B_loader_417_fifo_cap { I 2 vector } block_B_loader_417_full_n { I 1 bit } block_B_loader_417_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name block_B_loader_518 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_518 \
    op interface \
    ports { block_B_loader_518_din { O 24 vector } block_B_loader_518_num_data_valid { I 2 vector } block_B_loader_518_fifo_cap { I 2 vector } block_B_loader_518_full_n { I 1 bit } block_B_loader_518_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name block_B_loader_619 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_619 \
    op interface \
    ports { block_B_loader_619_din { O 24 vector } block_B_loader_619_num_data_valid { I 2 vector } block_B_loader_619_fifo_cap { I 2 vector } block_B_loader_619_full_n { I 1 bit } block_B_loader_619_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name block_B_loader_720 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_720 \
    op interface \
    ports { block_B_loader_720_din { O 24 vector } block_B_loader_720_num_data_valid { I 2 vector } block_B_loader_720_fifo_cap { I 2 vector } block_B_loader_720_full_n { I 1 bit } block_B_loader_720_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name block_B_loader_821 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_821 \
    op interface \
    ports { block_B_loader_821_din { O 24 vector } block_B_loader_821_num_data_valid { I 2 vector } block_B_loader_821_fifo_cap { I 2 vector } block_B_loader_821_full_n { I 1 bit } block_B_loader_821_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name block_B_loader_922 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_922 \
    op interface \
    ports { block_B_loader_922_din { O 24 vector } block_B_loader_922_num_data_valid { I 2 vector } block_B_loader_922_fifo_cap { I 2 vector } block_B_loader_922_full_n { I 1 bit } block_B_loader_922_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name block_B_loader_1023 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_1023 \
    op interface \
    ports { block_B_loader_1023_din { O 24 vector } block_B_loader_1023_num_data_valid { I 2 vector } block_B_loader_1023_fifo_cap { I 2 vector } block_B_loader_1023_full_n { I 1 bit } block_B_loader_1023_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name block_B_loader_1124 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_block_B_loader_1124 \
    op interface \
    ports { block_B_loader_1124_din { O 24 vector } block_B_loader_1124_num_data_valid { I 2 vector } block_B_loader_1124_fifo_cap { I 2 vector } block_B_loader_1124_full_n { I 1 bit } block_B_loader_1124_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName Bert_layer_flow_control_loop_pipe_sequential_init_U
set CompName Bert_layer_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix Bert_layer_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


