<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>ChibiOS/HAL: stm32_dma.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">6.0.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32__dma_8c.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">stm32_dma.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>DMA helper driver code.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="hal_8h_source.html">hal.h</a>&quot;</code><br />
</div>
<p><a href="stm32__dma_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabd60a32bc34143f331245b8a514c25e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gabd60a32bc34143f331245b8a514c25e9">STM32_DMA1_STREAMS_MASK</a>&#160;&#160;&#160;((1U &lt;&lt; STM32_DMA1_NUM_CHANNELS) - 1U)</td></tr>
<tr class="memdesc:gabd60a32bc34143f331245b8a514c25e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask of the DMA1 streams in <code>dma_streams_mask</code>.  <a href="group___s_t_m32___d_m_a.html#gabd60a32bc34143f331245b8a514c25e9">More...</a><br /></td></tr>
<tr class="separator:gabd60a32bc34143f331245b8a514c25e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526ff809b4d88dedf8e96bc0367407b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga526ff809b4d88dedf8e96bc0367407b1">STM32_DMA2_STREAMS_MASK</a></td></tr>
<tr class="memdesc:ga526ff809b4d88dedf8e96bc0367407b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask of the DMA2 streams in <code>dma_streams_mask</code>.  <a href="group___s_t_m32___d_m_a.html#ga526ff809b4d88dedf8e96bc0367407b1">More...</a><br /></td></tr>
<tr class="separator:ga526ff809b4d88dedf8e96bc0367407b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9378f6eff563ad2c40b5d19c85641ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gab9378f6eff563ad2c40b5d19c85641ea">STM32_DMA_CCR_RESET_VALUE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:gab9378f6eff563ad2c40b5d19c85641ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post-reset value of the stream CCR register.  <a href="group___s_t_m32___d_m_a.html#gab9378f6eff563ad2c40b5d19c85641ea">More...</a><br /></td></tr>
<tr class="separator:gab9378f6eff563ad2c40b5d19c85641ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga54100f4936583d675c07bdeef662e0aa"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH1_HANDLER)</td></tr>
<tr class="memdesc:ga54100f4936583d675c07bdeef662e0aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 1 shared ISR.  <a href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">More...</a><br /></td></tr>
<tr class="separator:ga54100f4936583d675c07bdeef662e0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7bd1d142150e3cd87283ade87d209e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gaef7bd1d142150e3cd87283ade87d209e">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH2_HANDLER)</td></tr>
<tr class="memdesc:gaef7bd1d142150e3cd87283ade87d209e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 2 shared ISR.  <a href="group___s_t_m32___d_m_a.html#gaef7bd1d142150e3cd87283ade87d209e">More...</a><br /></td></tr>
<tr class="separator:gaef7bd1d142150e3cd87283ade87d209e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60133cff62003bc1969c4a3e4c69d2c1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga60133cff62003bc1969c4a3e4c69d2c1">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH3_HANDLER)</td></tr>
<tr class="memdesc:ga60133cff62003bc1969c4a3e4c69d2c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 3 shared ISR.  <a href="group___s_t_m32___d_m_a.html#ga60133cff62003bc1969c4a3e4c69d2c1">More...</a><br /></td></tr>
<tr class="separator:ga60133cff62003bc1969c4a3e4c69d2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bfbf2ae481bf981303745bbe8304088"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga3bfbf2ae481bf981303745bbe8304088">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH4_HANDLER)</td></tr>
<tr class="memdesc:ga3bfbf2ae481bf981303745bbe8304088"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 4 shared ISR.  <a href="group___s_t_m32___d_m_a.html#ga3bfbf2ae481bf981303745bbe8304088">More...</a><br /></td></tr>
<tr class="separator:ga3bfbf2ae481bf981303745bbe8304088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96bf8e6a8f07305dae411ca33f5e74d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gad96bf8e6a8f07305dae411ca33f5e74d">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH5_HANDLER)</td></tr>
<tr class="memdesc:gad96bf8e6a8f07305dae411ca33f5e74d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 5 shared ISR.  <a href="group___s_t_m32___d_m_a.html#gad96bf8e6a8f07305dae411ca33f5e74d">More...</a><br /></td></tr>
<tr class="separator:gad96bf8e6a8f07305dae411ca33f5e74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d7a01dadb6cd6e47fb2b1b22ca272f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga00d7a01dadb6cd6e47fb2b1b22ca272f">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH6_HANDLER)</td></tr>
<tr class="memdesc:ga00d7a01dadb6cd6e47fb2b1b22ca272f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 6 shared ISR.  <a href="group___s_t_m32___d_m_a.html#ga00d7a01dadb6cd6e47fb2b1b22ca272f">More...</a><br /></td></tr>
<tr class="separator:ga00d7a01dadb6cd6e47fb2b1b22ca272f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea6944487df5f2a717cc3a8c57c110c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga5ea6944487df5f2a717cc3a8c57c110c">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH7_HANDLER)</td></tr>
<tr class="memdesc:ga5ea6944487df5f2a717cc3a8c57c110c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 7 shared ISR.  <a href="group___s_t_m32___d_m_a.html#ga5ea6944487df5f2a717cc3a8c57c110c">More...</a><br /></td></tr>
<tr class="separator:ga5ea6944487df5f2a717cc3a8c57c110c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0780e7c61348d2dc7aff5d410868bc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga1f0780e7c61348d2dc7aff5d410868bc">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH1_HANDLER)</td></tr>
<tr class="memdesc:ga1f0780e7c61348d2dc7aff5d410868bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 1 shared ISR.  <a href="group___s_t_m32___d_m_a.html#ga1f0780e7c61348d2dc7aff5d410868bc">More...</a><br /></td></tr>
<tr class="separator:ga1f0780e7c61348d2dc7aff5d410868bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace13547137b9e5a9321c88a106b0d035"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gace13547137b9e5a9321c88a106b0d035">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH2_HANDLER)</td></tr>
<tr class="memdesc:gace13547137b9e5a9321c88a106b0d035"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 2 shared ISR.  <a href="group___s_t_m32___d_m_a.html#gace13547137b9e5a9321c88a106b0d035">More...</a><br /></td></tr>
<tr class="separator:gace13547137b9e5a9321c88a106b0d035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf56ea20e023686972f33b563206250"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga4cf56ea20e023686972f33b563206250">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH3_HANDLER)</td></tr>
<tr class="memdesc:ga4cf56ea20e023686972f33b563206250"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 3 shared ISR.  <a href="group___s_t_m32___d_m_a.html#ga4cf56ea20e023686972f33b563206250">More...</a><br /></td></tr>
<tr class="separator:ga4cf56ea20e023686972f33b563206250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27370db4a68a7970e12afcfd8fa3c103"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga27370db4a68a7970e12afcfd8fa3c103">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH4_HANDLER)</td></tr>
<tr class="memdesc:ga27370db4a68a7970e12afcfd8fa3c103"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 4 shared ISR.  <a href="group___s_t_m32___d_m_a.html#ga27370db4a68a7970e12afcfd8fa3c103">More...</a><br /></td></tr>
<tr class="separator:ga27370db4a68a7970e12afcfd8fa3c103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43758cde6116be10a6a65fe9bbb6320"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gaa43758cde6116be10a6a65fe9bbb6320">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH5_HANDLER)</td></tr>
<tr class="memdesc:gaa43758cde6116be10a6a65fe9bbb6320"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 5 shared ISR.  <a href="group___s_t_m32___d_m_a.html#gaa43758cde6116be10a6a65fe9bbb6320">More...</a><br /></td></tr>
<tr class="separator:gaa43758cde6116be10a6a65fe9bbb6320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f067175c576b087530657b2295a2ac3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga4f067175c576b087530657b2295a2ac3">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH6_HANDLER)</td></tr>
<tr class="memdesc:ga4f067175c576b087530657b2295a2ac3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 6 shared ISR.  <a href="group___s_t_m32___d_m_a.html#ga4f067175c576b087530657b2295a2ac3">More...</a><br /></td></tr>
<tr class="separator:ga4f067175c576b087530657b2295a2ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0692ffda69aaa18b576a3279b11a99cc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga0692ffda69aaa18b576a3279b11a99cc">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH7_HANDLER)</td></tr>
<tr class="memdesc:ga0692ffda69aaa18b576a3279b11a99cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 7 shared ISR.  <a href="group___s_t_m32___d_m_a.html#ga0692ffda69aaa18b576a3279b11a99cc">More...</a><br /></td></tr>
<tr class="separator:ga0692ffda69aaa18b576a3279b11a99cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efa21dedda1992b5cb10ca9335d17f2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">dmaInit</a> (void)</td></tr>
<tr class="memdesc:ga2efa21dedda1992b5cb10ca9335d17f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 DMA helper initialization.  <a href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">More...</a><br /></td></tr>
<tr class="separator:ga2efa21dedda1992b5cb10ca9335d17f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2779cd46d0f5e9d7a6e549391e05cdd0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a> (const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> *dmastp, uint32_t priority, <a class="el" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a> func, void *param)</td></tr>
<tr class="memdesc:ga2779cd46d0f5e9d7a6e549391e05cdd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allocates a DMA stream.  <a href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">More...</a><br /></td></tr>
<tr class="separator:ga2779cd46d0f5e9d7a6e549391e05cdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6427d36d4aba6469fd46e53bf972211e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease</a> (const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> *dmastp)</td></tr>
<tr class="memdesc:ga6427d36d4aba6469fd46e53bf972211e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Releases a DMA stream.  <a href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">More...</a><br /></td></tr>
<tr class="separator:ga6427d36d4aba6469fd46e53bf972211e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga2c3920c6621e5edadca1d565d19adb30"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga2c3920c6621e5edadca1d565d19adb30">_stm32_dma_streams</a> [<a class="el" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>]</td></tr>
<tr class="memdesc:ga2c3920c6621e5edadca1d565d19adb30"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA streams descriptors.  <a href="group___s_t_m32___d_m_a.html#ga2c3920c6621e5edadca1d565d19adb30">More...</a><br /></td></tr>
<tr class="separator:ga2c3920c6621e5edadca1d565d19adb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bddfe7df96dff33f26355e14168dab6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structdma__isr__redir__t.html">dma_isr_redir_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga7bddfe7df96dff33f26355e14168dab6">_stm32_dma_isr_redir</a> [<a class="el" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>]</td></tr>
<tr class="memdesc:ga7bddfe7df96dff33f26355e14168dab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA IRQ redirectors.  <a href="group___s_t_m32___d_m_a.html#ga7bddfe7df96dff33f26355e14168dab6">More...</a><br /></td></tr>
<tr class="separator:ga7bddfe7df96dff33f26355e14168dab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3689954a1ba4a8ba4a6df895570235b1"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga98de30410b840511915d84e55b57c5ec"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="stm32__dma_8c.html#af603d6679403a64f3877b9ca79313aa8">streams_mask</a></td></tr>
<tr class="memdesc:ga98de30410b840511915d84e55b57c5ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask of the enabled streams.  <a href="group___s_t_m32___d_m_a.html#ga98de30410b840511915d84e55b57c5ec">More...</a><br /></td></tr>
<tr class="separator:ga98de30410b840511915d84e55b57c5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37d552de6eb99940036cc5d19043135"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="stm32__dma_8c.html#a14cc4970a8ad2d8ea98f997514db88d2">isr_mask</a></td></tr>
<tr class="memdesc:gaf37d552de6eb99940036cc5d19043135"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask of the enabled stream ISRs.  <a href="group___s_t_m32___d_m_a.html#gaf37d552de6eb99940036cc5d19043135">More...</a><br /></td></tr>
<tr class="separator:gaf37d552de6eb99940036cc5d19043135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3689954a1ba4a8ba4a6df895570235b1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a></td></tr>
<tr class="memdesc:ga3689954a1ba4a8ba4a6df895570235b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks regarding the allocated streams.  <a href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">More...</a><br /></td></tr>
<tr class="separator:ga3689954a1ba4a8ba4a6df895570235b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DMA helper driver code. </p>

<p>Definition in file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>
</div><h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="af603d6679403a64f3877b9ca79313aa8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t streams_mask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask of the enabled streams. </p>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00192">192</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a class="anchor" id="a14cc4970a8ad2d8ea98f997514db88d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t isr_mask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask of the enabled stream ISRs. </p>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00196">196</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_ee25811a80f3df4596c0c063d26ab926.html">acw</a></li><li class="navelem"><a class="el" href="dir_f0cf4720dbf09e66e541bd1634883892.html">Desktop</a></li><li class="navelem"><a class="el" href="dir_1b866f7f8b91552d65f790ee4eda4ae2.html">ChibiOS_18.2.0</a></li><li class="navelem"><a class="el" href="dir_83f82ff3dedc9d2a86c66065100ebdfe.html">os</a></li><li class="navelem"><a class="el" href="dir_94598eb9a62b15169f3f1ce54d3caeb4.html">hal</a></li><li class="navelem"><a class="el" href="dir_6eb18b0b63dc12c1d948690b95cda1ae.html">ports</a></li><li class="navelem"><a class="el" href="dir_cc07318dd0672f6c5dd786bd58cc294d.html">STM32</a></li><li class="navelem"><a class="el" href="dir_0cde05cb2d6c8a89cbcb88dc304674b4.html">LLD</a></li><li class="navelem"><a class="el" href="dir_5b56d9e48ee583ea8db37c27ade7466d.html">DMAv1</a></li><li class="navelem"><a class="el" href="stm32__dma_8c.html">stm32_dma.c</a></li>
    <li class="footer">Generated on Sun May 13 2018 00:51:41 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
