// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module BoomIOMSHR(
  input          clock,
                 reset,
  output         io_req_ready,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input          io_req_valid,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [6:0]   io_req_bits_uop_uopc,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [31:0]  io_req_bits_uop_inst,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_debug_inst,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_is_rvc,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [39:0]  io_req_bits_uop_debug_pc,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [2:0]   io_req_bits_uop_iq_type,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [9:0]   io_req_bits_uop_fu_code,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [3:0]   io_req_bits_uop_ctrl_br_type,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [1:0]   io_req_bits_uop_ctrl_op1_sel,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [2:0]   io_req_bits_uop_ctrl_op2_sel,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_ctrl_imm_sel,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [3:0]   io_req_bits_uop_ctrl_op_fcn,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_ctrl_fcn_dw,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [2:0]   io_req_bits_uop_ctrl_csr_cmd,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_ctrl_is_load,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_ctrl_is_sta,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_ctrl_is_std,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [1:0]   io_req_bits_uop_iw_state,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_iw_p1_poisoned,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_iw_p2_poisoned,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_is_br,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_is_jalr,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_is_jal,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_is_sfb,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [15:0]  io_req_bits_uop_br_mask,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [3:0]   io_req_bits_uop_br_tag,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [4:0]   io_req_bits_uop_ftq_idx,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_edge_inst,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [5:0]   io_req_bits_uop_pc_lob,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_taken,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [19:0]  io_req_bits_uop_imm_packed,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [11:0]  io_req_bits_uop_csr_addr,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [6:0]   io_req_bits_uop_rob_idx,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [4:0]   io_req_bits_uop_ldq_idx,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [1:0]   io_req_bits_uop_rxq_idx,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [6:0]   io_req_bits_uop_pdst,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_prs1,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_prs2,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_prs3,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [4:0]   io_req_bits_uop_ppred,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_prs1_busy,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_prs2_busy,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_prs3_busy,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_ppred_busy,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [6:0]   io_req_bits_uop_stale_pdst,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_exception,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [63:0]  io_req_bits_uop_exc_cause,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_bypassable,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [4:0]   io_req_bits_uop_mem_cmd,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [1:0]   io_req_bits_uop_mem_size,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_mem_signed,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_is_fence,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_is_fencei,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_is_amo,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_uses_ldq,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_is_sys_pc2epc,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_is_unique,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_flush_on_commit,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_ldst_is_rs1,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [5:0]   io_req_bits_uop_ldst,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_lrs1,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_lrs2,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_lrs3,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_ldst_val,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [1:0]   io_req_bits_uop_dst_rtype,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_lrs1_rtype,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_lrs2_rtype,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input          io_req_bits_uop_frs3_en,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_fp_val,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_fp_single,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_xcpt_pf_if,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_xcpt_ae_if,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_xcpt_ma_if,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_bp_debug_if,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_bp_xcpt_if,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [1:0]   io_req_bits_uop_debug_fsrc,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_req_bits_uop_debug_tsrc,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [39:0]  io_req_bits_addr,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [63:0]  io_req_bits_data,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input          io_req_bits_is_hella,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_ready,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output         io_resp_valid,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [6:0]   io_resp_bits_uop_uopc,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [31:0]  io_resp_bits_uop_inst,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_debug_inst,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_is_rvc,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [39:0]  io_resp_bits_uop_debug_pc,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [2:0]   io_resp_bits_uop_iq_type,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [9:0]   io_resp_bits_uop_fu_code,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [3:0]   io_resp_bits_uop_ctrl_br_type,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [1:0]   io_resp_bits_uop_ctrl_op1_sel,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [2:0]   io_resp_bits_uop_ctrl_op2_sel,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_ctrl_imm_sel,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [3:0]   io_resp_bits_uop_ctrl_op_fcn,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_ctrl_fcn_dw,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [2:0]   io_resp_bits_uop_ctrl_csr_cmd,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_ctrl_is_load,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_ctrl_is_sta,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_ctrl_is_std,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [1:0]   io_resp_bits_uop_iw_state,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_iw_p1_poisoned,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_iw_p2_poisoned,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_is_br,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_is_jalr,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_is_jal,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_is_sfb,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [15:0]  io_resp_bits_uop_br_mask,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [3:0]   io_resp_bits_uop_br_tag,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [4:0]   io_resp_bits_uop_ftq_idx,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_edge_inst,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [5:0]   io_resp_bits_uop_pc_lob,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_taken,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [19:0]  io_resp_bits_uop_imm_packed,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [11:0]  io_resp_bits_uop_csr_addr,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [6:0]   io_resp_bits_uop_rob_idx,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [4:0]   io_resp_bits_uop_ldq_idx,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [1:0]   io_resp_bits_uop_rxq_idx,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [6:0]   io_resp_bits_uop_pdst,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_prs1,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_prs2,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_prs3,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [4:0]   io_resp_bits_uop_ppred,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_prs1_busy,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_prs2_busy,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_prs3_busy,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_ppred_busy,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [6:0]   io_resp_bits_uop_stale_pdst,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_exception,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [63:0]  io_resp_bits_uop_exc_cause,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_bypassable,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [4:0]   io_resp_bits_uop_mem_cmd,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [1:0]   io_resp_bits_uop_mem_size,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_mem_signed,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_is_fence,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_is_fencei,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_is_amo,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_uses_ldq,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_is_sys_pc2epc,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_is_unique,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_flush_on_commit,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_ldst_is_rs1,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [5:0]   io_resp_bits_uop_ldst,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_lrs1,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_lrs2,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_lrs3,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_ldst_val,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [1:0]   io_resp_bits_uop_dst_rtype,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_lrs1_rtype,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_lrs2_rtype,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output         io_resp_bits_uop_frs3_en,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_fp_val,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_fp_single,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_xcpt_pf_if,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_xcpt_ae_if,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_xcpt_ma_if,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_bp_debug_if,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_bp_xcpt_if,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [1:0]   io_resp_bits_uop_debug_fsrc,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_resp_bits_uop_debug_tsrc,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [63:0]  io_resp_bits_data,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output         io_resp_bits_is_hella,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input          io_mem_access_ready,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output         io_mem_access_valid,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [2:0]   io_mem_access_bits_opcode,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
                 io_mem_access_bits_param,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [3:0]   io_mem_access_bits_size,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [2:0]   io_mem_access_bits_source,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [31:0]  io_mem_access_bits_address,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [15:0]  io_mem_access_bits_mask,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  output [127:0] io_mem_access_bits_data,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input          io_mem_ack_valid,	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
  input  [127:0] io_mem_ack_bits_data	// @[generators/boom/src/main/scala/lsu/mshrs.scala:405:14]
);

  reg  [6:0]   req_uop_uopc;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [31:0]  req_uop_inst;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [31:0]  req_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [39:0]  req_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [2:0]   req_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [9:0]   req_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [3:0]   req_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [1:0]   req_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [2:0]   req_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [2:0]   req_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [3:0]   req_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [2:0]   req_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [1:0]   req_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_is_br;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [15:0]  req_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [3:0]   req_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [4:0]   req_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [5:0]   req_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_taken;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [19:0]  req_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [11:0]  req_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [6:0]   req_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [4:0]   req_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [4:0]   req_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [1:0]   req_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [6:0]   req_uop_pdst;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [6:0]   req_uop_prs1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [6:0]   req_uop_prs2;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [6:0]   req_uop_prs3;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [4:0]   req_uop_ppred;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [6:0]   req_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_exception;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [63:0]  req_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [4:0]   req_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [1:0]   req_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [5:0]   req_uop_ldst;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [5:0]   req_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [5:0]   req_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [5:0]   req_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [1:0]   req_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [1:0]   req_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [1:0]   req_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [1:0]   req_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [1:0]   req_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [39:0]  req_addr;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [63:0]  req_data;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg          req_is_hella;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  reg  [63:0]  grant_word;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:422:23]
  reg  [1:0]   state;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:426:22]
  wire         _io_req_ready_output = state == 2'h0;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:426:22, :427:25]
  wire [127:0] atomics_a_8_data = {2{req_data}};	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :434:23]
  wire         get_a_mask_acc = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         get_a_mask_acc_1 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         get_a_mask_size_1 = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:519:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         get_a_mask_eq_2 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         get_a_mask_acc_2 = get_a_mask_acc | get_a_mask_size_1 & get_a_mask_eq_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_eq_3 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         get_a_mask_acc_3 = get_a_mask_acc | get_a_mask_size_1 & get_a_mask_eq_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_eq_4 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         get_a_mask_acc_4 = get_a_mask_acc_1 | get_a_mask_size_1 & get_a_mask_eq_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_eq_5 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         get_a_mask_acc_5 = get_a_mask_acc_1 | get_a_mask_size_1 & get_a_mask_eq_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_size_2 = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :456:32, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         get_a_mask_eq_6 = get_a_mask_eq_2 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         get_a_mask_acc_6 = get_a_mask_acc_2 | get_a_mask_size_2 & get_a_mask_eq_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_eq_7 = get_a_mask_eq_2 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         get_a_mask_acc_7 = get_a_mask_acc_2 | get_a_mask_size_2 & get_a_mask_eq_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_eq_8 = get_a_mask_eq_3 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         get_a_mask_acc_8 = get_a_mask_acc_3 | get_a_mask_size_2 & get_a_mask_eq_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_eq_9 = get_a_mask_eq_3 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         get_a_mask_acc_9 = get_a_mask_acc_3 | get_a_mask_size_2 & get_a_mask_eq_9;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_eq_10 = get_a_mask_eq_4 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         get_a_mask_acc_10 = get_a_mask_acc_4 | get_a_mask_size_2 & get_a_mask_eq_10;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_eq_11 = get_a_mask_eq_4 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         get_a_mask_acc_11 = get_a_mask_acc_4 | get_a_mask_size_2 & get_a_mask_eq_11;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_eq_12 = get_a_mask_eq_5 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         get_a_mask_acc_12 = get_a_mask_acc_5 | get_a_mask_size_2 & get_a_mask_eq_12;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         get_a_mask_eq_13 = get_a_mask_eq_5 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         get_a_mask_acc_13 = get_a_mask_acc_5 | get_a_mask_size_2 & get_a_mask_eq_13;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_acc = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         put_a_mask_acc_1 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         put_a_mask_size_1 = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:519:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         put_a_mask_eq_2 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         put_a_mask_acc_2 = put_a_mask_acc | put_a_mask_size_1 & put_a_mask_eq_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_eq_3 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         put_a_mask_acc_3 = put_a_mask_acc | put_a_mask_size_1 & put_a_mask_eq_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_eq_4 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         put_a_mask_acc_4 = put_a_mask_acc_1 | put_a_mask_size_1 & put_a_mask_eq_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_eq_5 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         put_a_mask_acc_5 = put_a_mask_acc_1 | put_a_mask_size_1 & put_a_mask_eq_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_size_2 = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :456:32, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         put_a_mask_eq_6 = put_a_mask_eq_2 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         put_a_mask_acc_6 = put_a_mask_acc_2 | put_a_mask_size_2 & put_a_mask_eq_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_eq_7 = put_a_mask_eq_2 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         put_a_mask_acc_7 = put_a_mask_acc_2 | put_a_mask_size_2 & put_a_mask_eq_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_eq_8 = put_a_mask_eq_3 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         put_a_mask_acc_8 = put_a_mask_acc_3 | put_a_mask_size_2 & put_a_mask_eq_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_eq_9 = put_a_mask_eq_3 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         put_a_mask_acc_9 = put_a_mask_acc_3 | put_a_mask_size_2 & put_a_mask_eq_9;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_eq_10 = put_a_mask_eq_4 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         put_a_mask_acc_10 = put_a_mask_acc_4 | put_a_mask_size_2 & put_a_mask_eq_10;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_eq_11 = put_a_mask_eq_4 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         put_a_mask_acc_11 = put_a_mask_acc_4 | put_a_mask_size_2 & put_a_mask_eq_11;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_eq_12 = put_a_mask_eq_5 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         put_a_mask_acc_12 = put_a_mask_acc_5 | put_a_mask_size_2 & put_a_mask_eq_12;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         put_a_mask_eq_13 = put_a_mask_eq_5 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         put_a_mask_acc_13 = put_a_mask_acc_5 | put_a_mask_size_2 & put_a_mask_eq_13;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_acc = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         atomics_a_mask_acc_1 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         atomics_a_mask_size_1 = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:519:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_eq_2 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_2 = atomics_a_mask_acc | atomics_a_mask_size_1 & atomics_a_mask_eq_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_3 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_3 = atomics_a_mask_acc | atomics_a_mask_size_1 & atomics_a_mask_eq_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_4 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_4 = atomics_a_mask_acc_1 | atomics_a_mask_size_1 & atomics_a_mask_eq_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_5 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_5 = atomics_a_mask_acc_1 | atomics_a_mask_size_1 & atomics_a_mask_eq_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_size_2 = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :456:32, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_eq_6 = atomics_a_mask_eq_2 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_6 = atomics_a_mask_acc_2 | atomics_a_mask_size_2 & atomics_a_mask_eq_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_7 = atomics_a_mask_eq_2 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_7 = atomics_a_mask_acc_2 | atomics_a_mask_size_2 & atomics_a_mask_eq_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_8 = atomics_a_mask_eq_3 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_8 = atomics_a_mask_acc_3 | atomics_a_mask_size_2 & atomics_a_mask_eq_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_9 = atomics_a_mask_eq_3 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_9 = atomics_a_mask_acc_3 | atomics_a_mask_size_2 & atomics_a_mask_eq_9;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_10 = atomics_a_mask_eq_4 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_10 = atomics_a_mask_acc_4 | atomics_a_mask_size_2 & atomics_a_mask_eq_10;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_11 = atomics_a_mask_eq_4 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_11 = atomics_a_mask_acc_4 | atomics_a_mask_size_2 & atomics_a_mask_eq_11;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_12 = atomics_a_mask_eq_5 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_12 = atomics_a_mask_acc_5 | atomics_a_mask_size_2 & atomics_a_mask_eq_12;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_13 = atomics_a_mask_eq_5 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_13 = atomics_a_mask_acc_5 | atomics_a_mask_size_2 & atomics_a_mask_eq_13;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_acc_30 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         atomics_a_mask_acc_31 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         atomics_a_mask_size_5 = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:519:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_eq_32 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_32 = atomics_a_mask_acc_30 | atomics_a_mask_size_5 & atomics_a_mask_eq_32;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_33 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_33 = atomics_a_mask_acc_30 | atomics_a_mask_size_5 & atomics_a_mask_eq_33;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_34 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_34 = atomics_a_mask_acc_31 | atomics_a_mask_size_5 & atomics_a_mask_eq_34;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_35 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_35 = atomics_a_mask_acc_31 | atomics_a_mask_size_5 & atomics_a_mask_eq_35;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_size_6 = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :456:32, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_eq_36 = atomics_a_mask_eq_32 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_36 = atomics_a_mask_acc_32 | atomics_a_mask_size_6 & atomics_a_mask_eq_36;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_37 = atomics_a_mask_eq_32 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_37 = atomics_a_mask_acc_32 | atomics_a_mask_size_6 & atomics_a_mask_eq_37;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_38 = atomics_a_mask_eq_33 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_38 = atomics_a_mask_acc_33 | atomics_a_mask_size_6 & atomics_a_mask_eq_38;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_39 = atomics_a_mask_eq_33 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_39 = atomics_a_mask_acc_33 | atomics_a_mask_size_6 & atomics_a_mask_eq_39;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_40 = atomics_a_mask_eq_34 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_40 = atomics_a_mask_acc_34 | atomics_a_mask_size_6 & atomics_a_mask_eq_40;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_41 = atomics_a_mask_eq_34 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_41 = atomics_a_mask_acc_34 | atomics_a_mask_size_6 & atomics_a_mask_eq_41;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_42 = atomics_a_mask_eq_35 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_42 = atomics_a_mask_acc_35 | atomics_a_mask_size_6 & atomics_a_mask_eq_42;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_43 = atomics_a_mask_eq_35 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_43 = atomics_a_mask_acc_35 | atomics_a_mask_size_6 & atomics_a_mask_eq_43;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_acc_60 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         atomics_a_mask_acc_61 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         atomics_a_mask_size_9 = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:519:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_eq_62 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_62 = atomics_a_mask_acc_60 | atomics_a_mask_size_9 & atomics_a_mask_eq_62;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_63 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_63 = atomics_a_mask_acc_60 | atomics_a_mask_size_9 & atomics_a_mask_eq_63;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_64 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_64 = atomics_a_mask_acc_61 | atomics_a_mask_size_9 & atomics_a_mask_eq_64;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_65 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_65 = atomics_a_mask_acc_61 | atomics_a_mask_size_9 & atomics_a_mask_eq_65;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_size_10 = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :456:32, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_eq_66 = atomics_a_mask_eq_62 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_66 = atomics_a_mask_acc_62 | atomics_a_mask_size_10 & atomics_a_mask_eq_66;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_67 = atomics_a_mask_eq_62 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_67 = atomics_a_mask_acc_62 | atomics_a_mask_size_10 & atomics_a_mask_eq_67;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_68 = atomics_a_mask_eq_63 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_68 = atomics_a_mask_acc_63 | atomics_a_mask_size_10 & atomics_a_mask_eq_68;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_69 = atomics_a_mask_eq_63 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_69 = atomics_a_mask_acc_63 | atomics_a_mask_size_10 & atomics_a_mask_eq_69;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_70 = atomics_a_mask_eq_64 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_70 = atomics_a_mask_acc_64 | atomics_a_mask_size_10 & atomics_a_mask_eq_70;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_71 = atomics_a_mask_eq_64 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_71 = atomics_a_mask_acc_64 | atomics_a_mask_size_10 & atomics_a_mask_eq_71;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_72 = atomics_a_mask_eq_65 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_72 = atomics_a_mask_acc_65 | atomics_a_mask_size_10 & atomics_a_mask_eq_72;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_73 = atomics_a_mask_eq_65 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_73 = atomics_a_mask_acc_65 | atomics_a_mask_size_10 & atomics_a_mask_eq_73;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_acc_90 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         atomics_a_mask_acc_91 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         atomics_a_mask_size_13 = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:519:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_eq_92 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_92 = atomics_a_mask_acc_90 | atomics_a_mask_size_13 & atomics_a_mask_eq_92;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_93 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_93 = atomics_a_mask_acc_90 | atomics_a_mask_size_13 & atomics_a_mask_eq_93;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_94 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_94 = atomics_a_mask_acc_91 | atomics_a_mask_size_13 & atomics_a_mask_eq_94;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_95 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_95 = atomics_a_mask_acc_91 | atomics_a_mask_size_13 & atomics_a_mask_eq_95;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_size_14 = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :456:32, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_eq_96 = atomics_a_mask_eq_92 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_96 = atomics_a_mask_acc_92 | atomics_a_mask_size_14 & atomics_a_mask_eq_96;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_97 = atomics_a_mask_eq_92 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_97 = atomics_a_mask_acc_92 | atomics_a_mask_size_14 & atomics_a_mask_eq_97;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_98 = atomics_a_mask_eq_93 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_98 = atomics_a_mask_acc_93 | atomics_a_mask_size_14 & atomics_a_mask_eq_98;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_99 = atomics_a_mask_eq_93 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_99 = atomics_a_mask_acc_93 | atomics_a_mask_size_14 & atomics_a_mask_eq_99;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_100 = atomics_a_mask_eq_94 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_100 = atomics_a_mask_acc_94 | atomics_a_mask_size_14 & atomics_a_mask_eq_100;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_101 = atomics_a_mask_eq_94 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_101 = atomics_a_mask_acc_94 | atomics_a_mask_size_14 & atomics_a_mask_eq_101;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_102 = atomics_a_mask_eq_95 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_102 = atomics_a_mask_acc_95 | atomics_a_mask_size_14 & atomics_a_mask_eq_102;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_103 = atomics_a_mask_eq_95 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_103 = atomics_a_mask_acc_95 | atomics_a_mask_size_14 & atomics_a_mask_eq_103;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_acc_120 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         atomics_a_mask_acc_121 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         atomics_a_mask_size_17 = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:519:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_eq_122 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_122 = atomics_a_mask_acc_120 | atomics_a_mask_size_17 & atomics_a_mask_eq_122;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_123 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_123 = atomics_a_mask_acc_120 | atomics_a_mask_size_17 & atomics_a_mask_eq_123;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_124 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_124 = atomics_a_mask_acc_121 | atomics_a_mask_size_17 & atomics_a_mask_eq_124;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_125 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_125 = atomics_a_mask_acc_121 | atomics_a_mask_size_17 & atomics_a_mask_eq_125;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_size_18 = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :456:32, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_eq_126 = atomics_a_mask_eq_122 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_126 = atomics_a_mask_acc_122 | atomics_a_mask_size_18 & atomics_a_mask_eq_126;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_127 = atomics_a_mask_eq_122 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_127 = atomics_a_mask_acc_122 | atomics_a_mask_size_18 & atomics_a_mask_eq_127;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_128 = atomics_a_mask_eq_123 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_128 = atomics_a_mask_acc_123 | atomics_a_mask_size_18 & atomics_a_mask_eq_128;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_129 = atomics_a_mask_eq_123 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_129 = atomics_a_mask_acc_123 | atomics_a_mask_size_18 & atomics_a_mask_eq_129;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_130 = atomics_a_mask_eq_124 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_130 = atomics_a_mask_acc_124 | atomics_a_mask_size_18 & atomics_a_mask_eq_130;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_131 = atomics_a_mask_eq_124 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_131 = atomics_a_mask_acc_124 | atomics_a_mask_size_18 & atomics_a_mask_eq_131;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_132 = atomics_a_mask_eq_125 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_132 = atomics_a_mask_acc_125 | atomics_a_mask_size_18 & atomics_a_mask_eq_132;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_133 = atomics_a_mask_eq_125 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_133 = atomics_a_mask_acc_125 | atomics_a_mask_size_18 & atomics_a_mask_eq_133;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_acc_150 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         atomics_a_mask_acc_151 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         atomics_a_mask_size_21 = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:519:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_eq_152 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_152 = atomics_a_mask_acc_150 | atomics_a_mask_size_21 & atomics_a_mask_eq_152;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_153 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_153 = atomics_a_mask_acc_150 | atomics_a_mask_size_21 & atomics_a_mask_eq_153;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_154 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_154 = atomics_a_mask_acc_151 | atomics_a_mask_size_21 & atomics_a_mask_eq_154;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_155 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_155 = atomics_a_mask_acc_151 | atomics_a_mask_size_21 & atomics_a_mask_eq_155;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_size_22 = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :456:32, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_eq_156 = atomics_a_mask_eq_152 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_156 = atomics_a_mask_acc_152 | atomics_a_mask_size_22 & atomics_a_mask_eq_156;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_157 = atomics_a_mask_eq_152 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_157 = atomics_a_mask_acc_152 | atomics_a_mask_size_22 & atomics_a_mask_eq_157;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_158 = atomics_a_mask_eq_153 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_158 = atomics_a_mask_acc_153 | atomics_a_mask_size_22 & atomics_a_mask_eq_158;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_159 = atomics_a_mask_eq_153 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_159 = atomics_a_mask_acc_153 | atomics_a_mask_size_22 & atomics_a_mask_eq_159;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_160 = atomics_a_mask_eq_154 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_160 = atomics_a_mask_acc_154 | atomics_a_mask_size_22 & atomics_a_mask_eq_160;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_161 = atomics_a_mask_eq_154 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_161 = atomics_a_mask_acc_154 | atomics_a_mask_size_22 & atomics_a_mask_eq_161;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_162 = atomics_a_mask_eq_155 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_162 = atomics_a_mask_acc_155 | atomics_a_mask_size_22 & atomics_a_mask_eq_162;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_163 = atomics_a_mask_eq_155 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_163 = atomics_a_mask_acc_155 | atomics_a_mask_size_22 & atomics_a_mask_eq_163;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_acc_180 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         atomics_a_mask_acc_181 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         atomics_a_mask_size_25 = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:519:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_eq_182 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_182 = atomics_a_mask_acc_180 | atomics_a_mask_size_25 & atomics_a_mask_eq_182;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_183 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_183 = atomics_a_mask_acc_180 | atomics_a_mask_size_25 & atomics_a_mask_eq_183;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_184 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_184 = atomics_a_mask_acc_181 | atomics_a_mask_size_25 & atomics_a_mask_eq_184;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_185 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_185 = atomics_a_mask_acc_181 | atomics_a_mask_size_25 & atomics_a_mask_eq_185;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_size_26 = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :456:32, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_eq_186 = atomics_a_mask_eq_182 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_186 = atomics_a_mask_acc_182 | atomics_a_mask_size_26 & atomics_a_mask_eq_186;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_187 = atomics_a_mask_eq_182 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_187 = atomics_a_mask_acc_182 | atomics_a_mask_size_26 & atomics_a_mask_eq_187;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_188 = atomics_a_mask_eq_183 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_188 = atomics_a_mask_acc_183 | atomics_a_mask_size_26 & atomics_a_mask_eq_188;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_189 = atomics_a_mask_eq_183 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_189 = atomics_a_mask_acc_183 | atomics_a_mask_size_26 & atomics_a_mask_eq_189;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_190 = atomics_a_mask_eq_184 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_190 = atomics_a_mask_acc_184 | atomics_a_mask_size_26 & atomics_a_mask_eq_190;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_191 = atomics_a_mask_eq_184 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_191 = atomics_a_mask_acc_184 | atomics_a_mask_size_26 & atomics_a_mask_eq_191;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_192 = atomics_a_mask_eq_185 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_192 = atomics_a_mask_acc_185 | atomics_a_mask_size_26 & atomics_a_mask_eq_192;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_193 = atomics_a_mask_eq_185 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_193 = atomics_a_mask_acc_185 | atomics_a_mask_size_26 & atomics_a_mask_eq_193;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_acc_210 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         atomics_a_mask_acc_211 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         atomics_a_mask_size_29 = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:519:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_eq_212 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_212 = atomics_a_mask_acc_210 | atomics_a_mask_size_29 & atomics_a_mask_eq_212;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_213 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_213 = atomics_a_mask_acc_210 | atomics_a_mask_size_29 & atomics_a_mask_eq_213;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_214 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_214 = atomics_a_mask_acc_211 | atomics_a_mask_size_29 & atomics_a_mask_eq_214;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_215 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_215 = atomics_a_mask_acc_211 | atomics_a_mask_size_29 & atomics_a_mask_eq_215;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_size_30 = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :456:32, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_eq_216 = atomics_a_mask_eq_212 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_216 = atomics_a_mask_acc_212 | atomics_a_mask_size_30 & atomics_a_mask_eq_216;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_217 = atomics_a_mask_eq_212 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_217 = atomics_a_mask_acc_212 | atomics_a_mask_size_30 & atomics_a_mask_eq_217;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_218 = atomics_a_mask_eq_213 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_218 = atomics_a_mask_acc_213 | atomics_a_mask_size_30 & atomics_a_mask_eq_218;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_219 = atomics_a_mask_eq_213 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_219 = atomics_a_mask_acc_213 | atomics_a_mask_size_30 & atomics_a_mask_eq_219;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_220 = atomics_a_mask_eq_214 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_220 = atomics_a_mask_acc_214 | atomics_a_mask_size_30 & atomics_a_mask_eq_220;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_221 = atomics_a_mask_eq_214 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_221 = atomics_a_mask_acc_214 | atomics_a_mask_size_30 & atomics_a_mask_eq_221;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_222 = atomics_a_mask_eq_215 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_222 = atomics_a_mask_acc_215 | atomics_a_mask_size_30 & atomics_a_mask_eq_222;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_223 = atomics_a_mask_eq_215 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_223 = atomics_a_mask_acc_215 | atomics_a_mask_size_30 & atomics_a_mask_eq_223;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_acc_240 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :211:20, :215:38]
  wire         atomics_a_mask_acc_241 = (&req_uop_mem_size) & req_addr[3];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :210:26, :215:38]
  wire         atomics_a_mask_size_33 = req_uop_mem_size == 2'h2;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:519:15, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_eq_242 = ~(req_addr[3]) & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_242 = atomics_a_mask_acc_240 | atomics_a_mask_size_33 & atomics_a_mask_eq_242;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_243 = ~(req_addr[3]) & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_243 = atomics_a_mask_acc_240 | atomics_a_mask_size_33 & atomics_a_mask_eq_243;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_244 = req_addr[3] & ~(req_addr[2]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_244 = atomics_a_mask_acc_241 | atomics_a_mask_size_33 & atomics_a_mask_eq_244;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_245 = req_addr[3] & req_addr[2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_245 = atomics_a_mask_acc_241 | atomics_a_mask_size_33 & atomics_a_mask_eq_245;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_size_34 = req_uop_mem_size == 2'h1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :456:32, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire         atomics_a_mask_eq_246 = atomics_a_mask_eq_242 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_246 = atomics_a_mask_acc_242 | atomics_a_mask_size_34 & atomics_a_mask_eq_246;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_247 = atomics_a_mask_eq_242 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_247 = atomics_a_mask_acc_242 | atomics_a_mask_size_34 & atomics_a_mask_eq_247;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_248 = atomics_a_mask_eq_243 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_248 = atomics_a_mask_acc_243 | atomics_a_mask_size_34 & atomics_a_mask_eq_248;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_249 = atomics_a_mask_eq_243 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_249 = atomics_a_mask_acc_243 | atomics_a_mask_size_34 & atomics_a_mask_eq_249;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_250 = atomics_a_mask_eq_244 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_250 = atomics_a_mask_acc_244 | atomics_a_mask_size_34 & atomics_a_mask_eq_250;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_251 = atomics_a_mask_eq_244 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_251 = atomics_a_mask_acc_244 | atomics_a_mask_size_34 & atomics_a_mask_eq_251;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_252 = atomics_a_mask_eq_245 & ~(req_addr[1]);	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire         atomics_a_mask_acc_252 = atomics_a_mask_acc_245 | atomics_a_mask_size_34 & atomics_a_mask_eq_252;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         atomics_a_mask_eq_253 = atomics_a_mask_eq_245 & req_addr[1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire         atomics_a_mask_acc_253 = atomics_a_mask_acc_245 | atomics_a_mask_size_34 & atomics_a_mask_eq_253;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire         _atomics_T = req_uop_mem_cmd == 5'h4;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, src/main/scala/chisel3/util/Mux.scala:77:13]
  wire         _atomics_T_2 = req_uop_mem_cmd == 5'h9;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, src/main/scala/chisel3/util/Mux.scala:77:13]
  wire         _atomics_T_4 = req_uop_mem_cmd == 5'hA;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, src/main/scala/chisel3/util/Mux.scala:77:13]
  wire         _atomics_T_6 = req_uop_mem_cmd == 5'hB;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, src/main/scala/chisel3/util/Mux.scala:77:13]
  wire         _GEN = _atomics_T_6 | _atomics_T_4 | _atomics_T_2 | _atomics_T;	// @[src/main/scala/chisel3/util/Mux.scala:77:13]
  wire         _atomics_T_8 = req_uop_mem_cmd == 5'h8;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, src/main/scala/chisel3/util/Mux.scala:77:13]
  wire [15:0]  _atomics_T_9_mask =
    _atomics_T_8
      ? {atomics_a_mask_acc_133 | atomics_a_mask_eq_133 & req_addr[0], atomics_a_mask_acc_133 | atomics_a_mask_eq_133 & ~(req_addr[0]), atomics_a_mask_acc_132 | atomics_a_mask_eq_132 & req_addr[0], atomics_a_mask_acc_132 | atomics_a_mask_eq_132 & ~(req_addr[0]), atomics_a_mask_acc_131 | atomics_a_mask_eq_131 & req_addr[0], atomics_a_mask_acc_131 | atomics_a_mask_eq_131 & ~(req_addr[0]), atomics_a_mask_acc_130 | atomics_a_mask_eq_130 & req_addr[0], atomics_a_mask_acc_130 | atomics_a_mask_eq_130 & ~(req_addr[0]), atomics_a_mask_acc_129 | atomics_a_mask_eq_129 & req_addr[0], atomics_a_mask_acc_129 | atomics_a_mask_eq_129 & ~(req_addr[0]), atomics_a_mask_acc_128 | atomics_a_mask_eq_128 & req_addr[0], atomics_a_mask_acc_128 | atomics_a_mask_eq_128 & ~(req_addr[0]), atomics_a_mask_acc_127 | atomics_a_mask_eq_127 & req_addr[0], atomics_a_mask_acc_127 | atomics_a_mask_eq_127 & ~(req_addr[0]), atomics_a_mask_acc_126 | atomics_a_mask_eq_126 & req_addr[0], atomics_a_mask_acc_126 | atomics_a_mask_eq_126 & ~(req_addr[0])}
      : _atomics_T_6
          ? {atomics_a_mask_acc_103 | atomics_a_mask_eq_103 & req_addr[0], atomics_a_mask_acc_103 | atomics_a_mask_eq_103 & ~(req_addr[0]), atomics_a_mask_acc_102 | atomics_a_mask_eq_102 & req_addr[0], atomics_a_mask_acc_102 | atomics_a_mask_eq_102 & ~(req_addr[0]), atomics_a_mask_acc_101 | atomics_a_mask_eq_101 & req_addr[0], atomics_a_mask_acc_101 | atomics_a_mask_eq_101 & ~(req_addr[0]), atomics_a_mask_acc_100 | atomics_a_mask_eq_100 & req_addr[0], atomics_a_mask_acc_100 | atomics_a_mask_eq_100 & ~(req_addr[0]), atomics_a_mask_acc_99 | atomics_a_mask_eq_99 & req_addr[0], atomics_a_mask_acc_99 | atomics_a_mask_eq_99 & ~(req_addr[0]), atomics_a_mask_acc_98 | atomics_a_mask_eq_98 & req_addr[0], atomics_a_mask_acc_98 | atomics_a_mask_eq_98 & ~(req_addr[0]), atomics_a_mask_acc_97 | atomics_a_mask_eq_97 & req_addr[0], atomics_a_mask_acc_97 | atomics_a_mask_eq_97 & ~(req_addr[0]), atomics_a_mask_acc_96 | atomics_a_mask_eq_96 & req_addr[0], atomics_a_mask_acc_96 | atomics_a_mask_eq_96 & ~(req_addr[0])}
          : _atomics_T_4
              ? {atomics_a_mask_acc_73 | atomics_a_mask_eq_73 & req_addr[0], atomics_a_mask_acc_73 | atomics_a_mask_eq_73 & ~(req_addr[0]), atomics_a_mask_acc_72 | atomics_a_mask_eq_72 & req_addr[0], atomics_a_mask_acc_72 | atomics_a_mask_eq_72 & ~(req_addr[0]), atomics_a_mask_acc_71 | atomics_a_mask_eq_71 & req_addr[0], atomics_a_mask_acc_71 | atomics_a_mask_eq_71 & ~(req_addr[0]), atomics_a_mask_acc_70 | atomics_a_mask_eq_70 & req_addr[0], atomics_a_mask_acc_70 | atomics_a_mask_eq_70 & ~(req_addr[0]), atomics_a_mask_acc_69 | atomics_a_mask_eq_69 & req_addr[0], atomics_a_mask_acc_69 | atomics_a_mask_eq_69 & ~(req_addr[0]), atomics_a_mask_acc_68 | atomics_a_mask_eq_68 & req_addr[0], atomics_a_mask_acc_68 | atomics_a_mask_eq_68 & ~(req_addr[0]), atomics_a_mask_acc_67 | atomics_a_mask_eq_67 & req_addr[0], atomics_a_mask_acc_67 | atomics_a_mask_eq_67 & ~(req_addr[0]), atomics_a_mask_acc_66 | atomics_a_mask_eq_66 & req_addr[0], atomics_a_mask_acc_66 | atomics_a_mask_eq_66 & ~(req_addr[0])}
              : _atomics_T_2 ? {atomics_a_mask_acc_43 | atomics_a_mask_eq_43 & req_addr[0], atomics_a_mask_acc_43 | atomics_a_mask_eq_43 & ~(req_addr[0]), atomics_a_mask_acc_42 | atomics_a_mask_eq_42 & req_addr[0], atomics_a_mask_acc_42 | atomics_a_mask_eq_42 & ~(req_addr[0]), atomics_a_mask_acc_41 | atomics_a_mask_eq_41 & req_addr[0], atomics_a_mask_acc_41 | atomics_a_mask_eq_41 & ~(req_addr[0]), atomics_a_mask_acc_40 | atomics_a_mask_eq_40 & req_addr[0], atomics_a_mask_acc_40 | atomics_a_mask_eq_40 & ~(req_addr[0]), atomics_a_mask_acc_39 | atomics_a_mask_eq_39 & req_addr[0], atomics_a_mask_acc_39 | atomics_a_mask_eq_39 & ~(req_addr[0]), atomics_a_mask_acc_38 | atomics_a_mask_eq_38 & req_addr[0], atomics_a_mask_acc_38 | atomics_a_mask_eq_38 & ~(req_addr[0]), atomics_a_mask_acc_37 | atomics_a_mask_eq_37 & req_addr[0], atomics_a_mask_acc_37 | atomics_a_mask_eq_37 & ~(req_addr[0]), atomics_a_mask_acc_36 | atomics_a_mask_eq_36 & req_addr[0], atomics_a_mask_acc_36 | atomics_a_mask_eq_36 & ~(req_addr[0])} : _atomics_T ? {atomics_a_mask_acc_13 | atomics_a_mask_eq_13 & req_addr[0], atomics_a_mask_acc_13 | atomics_a_mask_eq_13 & ~(req_addr[0]), atomics_a_mask_acc_12 | atomics_a_mask_eq_12 & req_addr[0], atomics_a_mask_acc_12 | atomics_a_mask_eq_12 & ~(req_addr[0]), atomics_a_mask_acc_11 | atomics_a_mask_eq_11 & req_addr[0], atomics_a_mask_acc_11 | atomics_a_mask_eq_11 & ~(req_addr[0]), atomics_a_mask_acc_10 | atomics_a_mask_eq_10 & req_addr[0], atomics_a_mask_acc_10 | atomics_a_mask_eq_10 & ~(req_addr[0]), atomics_a_mask_acc_9 | atomics_a_mask_eq_9 & req_addr[0], atomics_a_mask_acc_9 | atomics_a_mask_eq_9 & ~(req_addr[0]), atomics_a_mask_acc_8 | atomics_a_mask_eq_8 & req_addr[0], atomics_a_mask_acc_8 | atomics_a_mask_eq_8 & ~(req_addr[0]), atomics_a_mask_acc_7 | atomics_a_mask_eq_7 & req_addr[0], atomics_a_mask_acc_7 | atomics_a_mask_eq_7 & ~(req_addr[0]), atomics_a_mask_acc_6 | atomics_a_mask_eq_6 & req_addr[0], atomics_a_mask_acc_6 | atomics_a_mask_eq_6 & ~(req_addr[0])} : 16'h0;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :439:46, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, :215:29, :222:10, src/main/scala/chisel3/util/Mux.scala:77:13]
  wire         _atomics_T_10 = req_uop_mem_cmd == 5'hC;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, src/main/scala/chisel3/util/Mux.scala:77:13]
  wire         _atomics_T_12 = req_uop_mem_cmd == 5'hD;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, src/main/scala/chisel3/util/Mux.scala:77:13]
  wire         _atomics_T_14 = req_uop_mem_cmd == 5'hE;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, src/main/scala/chisel3/util/Mux.scala:77:13]
  wire         _atomics_T_16 = req_uop_mem_cmd == 5'hF;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, src/main/scala/chisel3/util/Mux.scala:77:13]
  `ifndef SYNTHESIS	// @[generators/boom/src/main/scala/lsu/mshrs.scala:454:9]
    always @(posedge clock) begin	// @[generators/boom/src/main/scala/lsu/mshrs.scala:454:9]
      if (~reset & ~(_io_req_ready_output | req_uop_mem_cmd != 5'h7)) begin	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :427:25, :454:{9,27,46}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/mshrs.scala:454:9]
          $error("Assertion failed\n    at mshrs.scala:454 assert(state === s_idle || req.uop.mem_cmd =/= M_XSC)\n");	// @[generators/boom/src/main/scala/lsu/mshrs.scala:454:9]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/mshrs.scala:454:9]
          $fatal;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:454:9]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire         _io_mem_access_valid_output = state == 2'h1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:426:22, :456:32]
  wire         _send_resp_T_7 = req_uop_mem_cmd == 5'h4;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _send_resp_T_8 = req_uop_mem_cmd == 5'h9;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _send_resp_T_9 = req_uop_mem_cmd == 5'hA;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _send_resp_T_10 = req_uop_mem_cmd == 5'hB;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _send_resp_T_14 = req_uop_mem_cmd == 5'h8;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _send_resp_T_15 = req_uop_mem_cmd == 5'hC;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _send_resp_T_16 = req_uop_mem_cmd == 5'hD;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _send_resp_T_17 = req_uop_mem_cmd == 5'hE;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _send_resp_T_18 = req_uop_mem_cmd == 5'hF;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _io_mem_access_bits_T_16 = _send_resp_T_7 | _send_resp_T_8 | _send_resp_T_9 | _send_resp_T_10 | _send_resp_T_14 | _send_resp_T_15 | _send_resp_T_16 | _send_resp_T_17 | _send_resp_T_18;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:83:44, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _send_resp_T = req_uop_mem_cmd == 5'h0;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _send_resp_T_1 = req_uop_mem_cmd == 5'h10;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _send_resp_T_2 = req_uop_mem_cmd == 5'h6;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _send_resp_T_3 = req_uop_mem_cmd == 5'h7;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _io_mem_access_bits_T_41 = _send_resp_T | _send_resp_T_1 | _send_resp_T_2 | _send_resp_T_3 | _send_resp_T_7 | _send_resp_T_8 | _send_resp_T_9 | _send_resp_T_10 | _send_resp_T_14 | _send_resp_T_15 | _send_resp_T_16 | _send_resp_T_17 | _send_resp_T_18;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:85:68, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _GEN_0 = ~_io_mem_access_bits_T_16 | _atomics_T_16 | _atomics_T_14 | _atomics_T_12 | _atomics_T_10 | _atomics_T_8 | _atomics_T_6 | _atomics_T_4 | _atomics_T_2 | _atomics_T;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:457:29, generators/rocket-chip/src/main/scala/rocket/Consts.scala:83:44, src/main/scala/chisel3/util/Mux.scala:77:13]
  wire         send_resp = _send_resp_T | _send_resp_T_1 | _send_resp_T_2 | _send_resp_T_3 | _send_resp_T_7 | _send_resp_T_8 | _send_resp_T_9 | _send_resp_T_10 | _send_resp_T_14 | _send_resp_T_15 | _send_resp_T_16 | _send_resp_T_17 | _send_resp_T_18;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:85:68, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire         _io_resp_valid_output = (&state) & send_resp;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:426:22, :461:{31,43}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:85:68]
  wire [31:0]  io_resp_bits_data_zeroed = req_addr[2] ? grant_word[63:32] : grant_word[31:0];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :422:23, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:41:{24,37,55}, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26]
  wire [15:0]  io_resp_bits_data_zeroed_1 = req_addr[1] ? io_resp_bits_data_zeroed[31:16] : io_resp_bits_data_zeroed[15:0];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:41:{24,37,55}, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26]
  wire [7:0]   io_resp_bits_data_zeroed_2 = req_addr[0] ? io_resp_bits_data_zeroed_1[15:8] : io_resp_bits_data_zeroed_1[7:0];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:41:{24,37,55}, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26]
  wire [127:0] _grant_word_T = io_mem_ack_bits_data >> {121'h0, req_addr[3], 6'h0};	// @[generators/boom/src/main/scala/lsu/mshrs.scala:417:20, :418:10, :421:16, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26]
  wire         _GEN_1 = _io_req_ready_output & io_req_valid;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:427:25, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire         _GEN_2 = state == 2'h2 & io_mem_ack_valid;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:426:22, :473:{15,29}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:519:15]
  always @(posedge clock) begin
    if (_GEN_1) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
      req_uop_uopc <= io_req_bits_uop_uopc;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_inst <= io_req_bits_uop_inst;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_debug_inst <= io_req_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_is_rvc <= io_req_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_debug_pc <= io_req_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_iq_type <= io_req_bits_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_fu_code <= io_req_bits_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_ctrl_br_type <= io_req_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_ctrl_op1_sel <= io_req_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_ctrl_op2_sel <= io_req_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_ctrl_imm_sel <= io_req_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_ctrl_op_fcn <= io_req_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_ctrl_fcn_dw <= io_req_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_ctrl_csr_cmd <= io_req_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_ctrl_is_load <= io_req_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_ctrl_is_sta <= io_req_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_ctrl_is_std <= io_req_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_iw_state <= io_req_bits_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_iw_p1_poisoned <= io_req_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_iw_p2_poisoned <= io_req_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_is_br <= io_req_bits_uop_is_br;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_is_jalr <= io_req_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_is_jal <= io_req_bits_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_is_sfb <= io_req_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_br_mask <= io_req_bits_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_br_tag <= io_req_bits_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_ftq_idx <= io_req_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_edge_inst <= io_req_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_pc_lob <= io_req_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_taken <= io_req_bits_uop_taken;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_imm_packed <= io_req_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_csr_addr <= io_req_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_rob_idx <= io_req_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_ldq_idx <= io_req_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_stq_idx <= io_req_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_rxq_idx <= io_req_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_pdst <= io_req_bits_uop_pdst;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_prs1 <= io_req_bits_uop_prs1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_prs2 <= io_req_bits_uop_prs2;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_prs3 <= io_req_bits_uop_prs3;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_ppred <= io_req_bits_uop_ppred;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_prs1_busy <= io_req_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_prs2_busy <= io_req_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_prs3_busy <= io_req_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_ppred_busy <= io_req_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_stale_pdst <= io_req_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_exception <= io_req_bits_uop_exception;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_exc_cause <= io_req_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_bypassable <= io_req_bits_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_mem_cmd <= io_req_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_mem_size <= io_req_bits_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_mem_signed <= io_req_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_is_fence <= io_req_bits_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_is_fencei <= io_req_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_is_amo <= io_req_bits_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_uses_ldq <= io_req_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_uses_stq <= io_req_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_is_sys_pc2epc <= io_req_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_is_unique <= io_req_bits_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_flush_on_commit <= io_req_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_ldst_is_rs1 <= io_req_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_ldst <= io_req_bits_uop_ldst;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_lrs1 <= io_req_bits_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_lrs2 <= io_req_bits_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_lrs3 <= io_req_bits_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_ldst_val <= io_req_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_dst_rtype <= io_req_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_lrs1_rtype <= io_req_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_lrs2_rtype <= io_req_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_frs3_en <= io_req_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_fp_val <= io_req_bits_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_fp_single <= io_req_bits_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_xcpt_pf_if <= io_req_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_xcpt_ae_if <= io_req_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_xcpt_ma_if <= io_req_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_bp_debug_if <= io_req_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_bp_xcpt_if <= io_req_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_debug_fsrc <= io_req_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_uop_debug_tsrc <= io_req_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_addr <= io_req_bits_addr;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_data <= io_req_bits_data;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
      req_is_hella <= io_req_bits_is_hella;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
    end
    if (_GEN_2 & (_send_resp_T | _send_resp_T_1 | _send_resp_T_2 | _send_resp_T_3 | _send_resp_T_7 | _send_resp_T_8 | _send_resp_T_9 | _send_resp_T_10 | _send_resp_T_14 | _send_resp_T_15 | _send_resp_T_16 | _send_resp_T_17 | _send_resp_T_18))	// @[generators/boom/src/main/scala/lsu/mshrs.scala:422:23, :473:{29,50}, :475:36, :476:18, generators/rocket-chip/src/main/scala/rocket/Consts.scala:85:68, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
      grant_word <= _grant_word_T[63:0];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:418:{10,19}, :422:23]
    if (reset)
      state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:426:22]
    else if ((&state) & (~send_resp | io_resp_ready & _io_resp_valid_output))	// @[generators/boom/src/main/scala/lsu/mshrs.scala:426:22, :461:{31,43}, :473:50, :479:27, :480:{11,22,39}, :481:13, generators/rocket-chip/src/main/scala/rocket/Consts.scala:85:68, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:426:22]
    else if (_GEN_2)	// @[generators/boom/src/main/scala/lsu/mshrs.scala:473:29]
      state <= 2'h3;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:426:22, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:92:38]
    else if (io_mem_access_ready & _io_mem_access_valid_output)	// @[generators/boom/src/main/scala/lsu/mshrs.scala:456:32, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      state <= 2'h2;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:426:22, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:519:15]
    else if (_GEN_1)	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
      state <= 2'h1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:426:22, :456:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:18];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h13; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        req_uop_uopc = _RANDOM[5'h0][6:0];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_inst = {_RANDOM[5'h0][31:7], _RANDOM[5'h1][6:0]};	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_debug_inst = {_RANDOM[5'h1][31:7], _RANDOM[5'h2][6:0]};	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_is_rvc = _RANDOM[5'h2][7];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_debug_pc = {_RANDOM[5'h2][31:8], _RANDOM[5'h3][15:0]};	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_iq_type = _RANDOM[5'h3][18:16];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_fu_code = _RANDOM[5'h3][28:19];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_ctrl_br_type = {_RANDOM[5'h3][31:29], _RANDOM[5'h4][0]};	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_ctrl_op1_sel = _RANDOM[5'h4][2:1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_ctrl_op2_sel = _RANDOM[5'h4][5:3];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_ctrl_imm_sel = _RANDOM[5'h4][8:6];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_ctrl_op_fcn = _RANDOM[5'h4][12:9];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_ctrl_fcn_dw = _RANDOM[5'h4][13];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_ctrl_csr_cmd = _RANDOM[5'h4][16:14];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_ctrl_is_load = _RANDOM[5'h4][17];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_ctrl_is_sta = _RANDOM[5'h4][18];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_ctrl_is_std = _RANDOM[5'h4][19];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_iw_state = _RANDOM[5'h4][21:20];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_iw_p1_poisoned = _RANDOM[5'h4][22];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_iw_p2_poisoned = _RANDOM[5'h4][23];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_is_br = _RANDOM[5'h4][24];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_is_jalr = _RANDOM[5'h4][25];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_is_jal = _RANDOM[5'h4][26];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_is_sfb = _RANDOM[5'h4][27];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_br_mask = {_RANDOM[5'h4][31:28], _RANDOM[5'h5][11:0]};	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_br_tag = _RANDOM[5'h5][15:12];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_ftq_idx = _RANDOM[5'h5][20:16];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_edge_inst = _RANDOM[5'h5][21];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_pc_lob = _RANDOM[5'h5][27:22];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_taken = _RANDOM[5'h5][28];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_imm_packed = {_RANDOM[5'h5][31:29], _RANDOM[5'h6][16:0]};	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_csr_addr = _RANDOM[5'h6][28:17];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_rob_idx = {_RANDOM[5'h6][31:29], _RANDOM[5'h7][3:0]};	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_ldq_idx = _RANDOM[5'h7][8:4];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_stq_idx = _RANDOM[5'h7][13:9];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_rxq_idx = _RANDOM[5'h7][15:14];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_pdst = _RANDOM[5'h7][22:16];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_prs1 = _RANDOM[5'h7][29:23];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_prs2 = {_RANDOM[5'h7][31:30], _RANDOM[5'h8][4:0]};	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_prs3 = _RANDOM[5'h8][11:5];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_ppred = _RANDOM[5'h8][16:12];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_prs1_busy = _RANDOM[5'h8][17];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_prs2_busy = _RANDOM[5'h8][18];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_prs3_busy = _RANDOM[5'h8][19];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_ppred_busy = _RANDOM[5'h8][20];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_stale_pdst = _RANDOM[5'h8][27:21];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_exception = _RANDOM[5'h8][28];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_exc_cause = {_RANDOM[5'h8][31:29], _RANDOM[5'h9], _RANDOM[5'hA][28:0]};	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_bypassable = _RANDOM[5'hA][29];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_mem_cmd = {_RANDOM[5'hA][31:30], _RANDOM[5'hB][2:0]};	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_mem_size = _RANDOM[5'hB][4:3];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_mem_signed = _RANDOM[5'hB][5];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_is_fence = _RANDOM[5'hB][6];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_is_fencei = _RANDOM[5'hB][7];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_is_amo = _RANDOM[5'hB][8];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_uses_ldq = _RANDOM[5'hB][9];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_uses_stq = _RANDOM[5'hB][10];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_is_sys_pc2epc = _RANDOM[5'hB][11];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_is_unique = _RANDOM[5'hB][12];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_flush_on_commit = _RANDOM[5'hB][13];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_ldst_is_rs1 = _RANDOM[5'hB][14];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_ldst = _RANDOM[5'hB][20:15];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_lrs1 = _RANDOM[5'hB][26:21];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_lrs2 = {_RANDOM[5'hB][31:27], _RANDOM[5'hC][0]};	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_lrs3 = _RANDOM[5'hC][6:1];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_ldst_val = _RANDOM[5'hC][7];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_dst_rtype = _RANDOM[5'hC][9:8];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_lrs1_rtype = _RANDOM[5'hC][11:10];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_lrs2_rtype = _RANDOM[5'hC][13:12];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_frs3_en = _RANDOM[5'hC][14];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_fp_val = _RANDOM[5'hC][15];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_fp_single = _RANDOM[5'hC][16];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_xcpt_pf_if = _RANDOM[5'hC][17];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_xcpt_ae_if = _RANDOM[5'hC][18];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_xcpt_ma_if = _RANDOM[5'hC][19];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_bp_debug_if = _RANDOM[5'hC][20];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_bp_xcpt_if = _RANDOM[5'hC][21];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_debug_fsrc = _RANDOM[5'hC][23:22];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_uop_debug_tsrc = _RANDOM[5'hC][25:24];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_addr = {_RANDOM[5'hC][31:26], _RANDOM[5'hD], _RANDOM[5'hE][1:0]};	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_data = {_RANDOM[5'hE][31:2], _RANDOM[5'hF], _RANDOM[5'h10][1:0]};	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        req_is_hella = _RANDOM[5'h10][2];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
        grant_word = {_RANDOM[5'h10][31:3], _RANDOM[5'h11], _RANDOM[5'h12][2:0]};	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :422:23]
        state = _RANDOM[5'h12][4:3];	// @[generators/boom/src/main/scala/lsu/mshrs.scala:422:23, :426:22]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_req_ready = _io_req_ready_output;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:427:25]
  assign io_resp_valid = _io_resp_valid_output;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:461:43]
  assign io_resp_bits_uop_uopc = req_uop_uopc;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_inst = req_uop_inst;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_debug_inst = req_uop_debug_inst;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_is_rvc = req_uop_is_rvc;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_debug_pc = req_uop_debug_pc;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_iq_type = req_uop_iq_type;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_fu_code = req_uop_fu_code;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_ctrl_br_type = req_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_ctrl_op1_sel = req_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_ctrl_op2_sel = req_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_ctrl_imm_sel = req_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_ctrl_op_fcn = req_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_ctrl_fcn_dw = req_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_ctrl_csr_cmd = req_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_ctrl_is_load = req_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_ctrl_is_sta = req_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_ctrl_is_std = req_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_iw_state = req_uop_iw_state;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_iw_p1_poisoned = req_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_iw_p2_poisoned = req_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_is_br = req_uop_is_br;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_is_jalr = req_uop_is_jalr;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_is_jal = req_uop_is_jal;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_is_sfb = req_uop_is_sfb;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_br_mask = req_uop_br_mask;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_br_tag = req_uop_br_tag;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_ftq_idx = req_uop_ftq_idx;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_edge_inst = req_uop_edge_inst;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_pc_lob = req_uop_pc_lob;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_taken = req_uop_taken;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_imm_packed = req_uop_imm_packed;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_csr_addr = req_uop_csr_addr;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_rob_idx = req_uop_rob_idx;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_ldq_idx = req_uop_ldq_idx;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_stq_idx = req_uop_stq_idx;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_rxq_idx = req_uop_rxq_idx;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_pdst = req_uop_pdst;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_prs1 = req_uop_prs1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_prs2 = req_uop_prs2;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_prs3 = req_uop_prs3;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_ppred = req_uop_ppred;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_prs1_busy = req_uop_prs1_busy;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_prs2_busy = req_uop_prs2_busy;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_prs3_busy = req_uop_prs3_busy;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_ppred_busy = req_uop_ppred_busy;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_stale_pdst = req_uop_stale_pdst;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_exception = req_uop_exception;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_exc_cause = req_uop_exc_cause;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_bypassable = req_uop_bypassable;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_mem_cmd = req_uop_mem_cmd;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_mem_size = req_uop_mem_size;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_mem_signed = req_uop_mem_signed;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_is_fence = req_uop_is_fence;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_is_fencei = req_uop_is_fencei;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_is_amo = req_uop_is_amo;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_uses_ldq = req_uop_uses_ldq;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_uses_stq = req_uop_uses_stq;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_is_sys_pc2epc = req_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_is_unique = req_uop_is_unique;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_flush_on_commit = req_uop_flush_on_commit;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_ldst_is_rs1 = req_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_ldst = req_uop_ldst;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_lrs1 = req_uop_lrs1;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_lrs2 = req_uop_lrs2;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_lrs3 = req_uop_lrs3;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_ldst_val = req_uop_ldst_val;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_dst_rtype = req_uop_dst_rtype;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_lrs1_rtype = req_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_lrs2_rtype = req_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_frs3_en = req_uop_frs3_en;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_fp_val = req_uop_fp_val;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_fp_single = req_uop_fp_single;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_xcpt_pf_if = req_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_xcpt_ae_if = req_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_xcpt_ma_if = req_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_bp_debug_if = req_uop_bp_debug_if;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_bp_xcpt_if = req_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_debug_fsrc = req_uop_debug_fsrc;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_uop_debug_tsrc = req_uop_debug_tsrc;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_resp_bits_data = {req_uop_mem_size == 2'h0 ? {56{req_uop_mem_signed & io_resp_bits_data_zeroed_2[7]}} : {req_uop_mem_size == 2'h1 ? {48{req_uop_mem_signed & io_resp_bits_data_zeroed_1[15]}} : {req_uop_mem_size == 2'h2 ? {32{req_uop_mem_signed & io_resp_bits_data_zeroed[31]}} : grant_word[63:32], io_resp_bits_data_zeroed[31:16]}, io_resp_bits_data_zeroed_1[15:8]}, io_resp_bits_data_zeroed_2};	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :422:23, :426:22, :456:32, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:41:{24,37}, :44:{16,20,26,49,72,81,94}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:519:15]
  assign io_resp_bits_is_hella = req_is_hella;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16]
  assign io_mem_access_valid = _io_mem_access_valid_output;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:456:32]
  assign io_mem_access_bits_opcode = _io_mem_access_bits_T_16 ? (_atomics_T_16 | _atomics_T_14 | _atomics_T_12 | _atomics_T_10 | _atomics_T_8 ? 3'h2 : _GEN ? 3'h3 : 3'h0) : {_io_mem_access_bits_T_41, 2'h0};	// @[generators/boom/src/main/scala/lsu/mshrs.scala:426:22, :439:46, :457:{29,66}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:83:44, :85:68, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:537:15, src/main/scala/chisel3/util/Mux.scala:77:13]
  assign io_mem_access_bits_param = _io_mem_access_bits_T_16 ? (_atomics_T_16 ? 3'h3 : _atomics_T_14 ? 3'h2 : _atomics_T_12 ? 3'h1 : _atomics_T_10 ? 3'h0 : _atomics_T_8 ? 3'h4 : _atomics_T_6 ? 3'h2 : _atomics_T_4 ? 3'h1 : _atomics_T_2 | ~_atomics_T ? 3'h0 : 3'h3) : 3'h0;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:439:46, :457:29, generators/rocket-chip/src/main/scala/rocket/Consts.scala:83:44, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:462:15, :537:15, src/main/scala/chisel3/util/Mux.scala:77:13]
  assign io_mem_access_bits_size = _GEN_0 ? {2'h0, req_uop_mem_size} : 4'h0;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :426:22, :457:29, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:464:15, generators/rocket-chip/src/main/scala/util/Misc.scala:202:34]
  assign io_mem_access_bits_source = ~_io_mem_access_bits_T_16 | _atomics_T_16 | _atomics_T_14 | _atomics_T_12 | _atomics_T_10 | _atomics_T_8 | _GEN ? 3'h5 : 3'h0;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:439:46, :457:29, generators/rocket-chip/src/main/scala/rocket/Consts.scala:83:44, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:465:15, src/main/scala/chisel3/util/Mux.scala:77:13]
  assign io_mem_access_bits_address = _GEN_0 ? req_addr[31:0] : 32'h0;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :439:46, :457:29, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:466:15]
  assign io_mem_access_bits_mask =
    _io_mem_access_bits_T_16
      ? (_atomics_T_16
           ? {atomics_a_mask_acc_253 | atomics_a_mask_eq_253 & req_addr[0], atomics_a_mask_acc_253 | atomics_a_mask_eq_253 & ~(req_addr[0]), atomics_a_mask_acc_252 | atomics_a_mask_eq_252 & req_addr[0], atomics_a_mask_acc_252 | atomics_a_mask_eq_252 & ~(req_addr[0]), atomics_a_mask_acc_251 | atomics_a_mask_eq_251 & req_addr[0], atomics_a_mask_acc_251 | atomics_a_mask_eq_251 & ~(req_addr[0]), atomics_a_mask_acc_250 | atomics_a_mask_eq_250 & req_addr[0], atomics_a_mask_acc_250 | atomics_a_mask_eq_250 & ~(req_addr[0]), atomics_a_mask_acc_249 | atomics_a_mask_eq_249 & req_addr[0], atomics_a_mask_acc_249 | atomics_a_mask_eq_249 & ~(req_addr[0]), atomics_a_mask_acc_248 | atomics_a_mask_eq_248 & req_addr[0], atomics_a_mask_acc_248 | atomics_a_mask_eq_248 & ~(req_addr[0]), atomics_a_mask_acc_247 | atomics_a_mask_eq_247 & req_addr[0], atomics_a_mask_acc_247 | atomics_a_mask_eq_247 & ~(req_addr[0]), atomics_a_mask_acc_246 | atomics_a_mask_eq_246 & req_addr[0], atomics_a_mask_acc_246 | atomics_a_mask_eq_246 & ~(req_addr[0])}
           : _atomics_T_14
               ? {atomics_a_mask_acc_223 | atomics_a_mask_eq_223 & req_addr[0], atomics_a_mask_acc_223 | atomics_a_mask_eq_223 & ~(req_addr[0]), atomics_a_mask_acc_222 | atomics_a_mask_eq_222 & req_addr[0], atomics_a_mask_acc_222 | atomics_a_mask_eq_222 & ~(req_addr[0]), atomics_a_mask_acc_221 | atomics_a_mask_eq_221 & req_addr[0], atomics_a_mask_acc_221 | atomics_a_mask_eq_221 & ~(req_addr[0]), atomics_a_mask_acc_220 | atomics_a_mask_eq_220 & req_addr[0], atomics_a_mask_acc_220 | atomics_a_mask_eq_220 & ~(req_addr[0]), atomics_a_mask_acc_219 | atomics_a_mask_eq_219 & req_addr[0], atomics_a_mask_acc_219 | atomics_a_mask_eq_219 & ~(req_addr[0]), atomics_a_mask_acc_218 | atomics_a_mask_eq_218 & req_addr[0], atomics_a_mask_acc_218 | atomics_a_mask_eq_218 & ~(req_addr[0]), atomics_a_mask_acc_217 | atomics_a_mask_eq_217 & req_addr[0], atomics_a_mask_acc_217 | atomics_a_mask_eq_217 & ~(req_addr[0]), atomics_a_mask_acc_216 | atomics_a_mask_eq_216 & req_addr[0], atomics_a_mask_acc_216 | atomics_a_mask_eq_216 & ~(req_addr[0])}
               : _atomics_T_12
                   ? {atomics_a_mask_acc_193 | atomics_a_mask_eq_193 & req_addr[0], atomics_a_mask_acc_193 | atomics_a_mask_eq_193 & ~(req_addr[0]), atomics_a_mask_acc_192 | atomics_a_mask_eq_192 & req_addr[0], atomics_a_mask_acc_192 | atomics_a_mask_eq_192 & ~(req_addr[0]), atomics_a_mask_acc_191 | atomics_a_mask_eq_191 & req_addr[0], atomics_a_mask_acc_191 | atomics_a_mask_eq_191 & ~(req_addr[0]), atomics_a_mask_acc_190 | atomics_a_mask_eq_190 & req_addr[0], atomics_a_mask_acc_190 | atomics_a_mask_eq_190 & ~(req_addr[0]), atomics_a_mask_acc_189 | atomics_a_mask_eq_189 & req_addr[0], atomics_a_mask_acc_189 | atomics_a_mask_eq_189 & ~(req_addr[0]), atomics_a_mask_acc_188 | atomics_a_mask_eq_188 & req_addr[0], atomics_a_mask_acc_188 | atomics_a_mask_eq_188 & ~(req_addr[0]), atomics_a_mask_acc_187 | atomics_a_mask_eq_187 & req_addr[0], atomics_a_mask_acc_187 | atomics_a_mask_eq_187 & ~(req_addr[0]), atomics_a_mask_acc_186 | atomics_a_mask_eq_186 & req_addr[0], atomics_a_mask_acc_186 | atomics_a_mask_eq_186 & ~(req_addr[0])}
                   : _atomics_T_10 ? {atomics_a_mask_acc_163 | atomics_a_mask_eq_163 & req_addr[0], atomics_a_mask_acc_163 | atomics_a_mask_eq_163 & ~(req_addr[0]), atomics_a_mask_acc_162 | atomics_a_mask_eq_162 & req_addr[0], atomics_a_mask_acc_162 | atomics_a_mask_eq_162 & ~(req_addr[0]), atomics_a_mask_acc_161 | atomics_a_mask_eq_161 & req_addr[0], atomics_a_mask_acc_161 | atomics_a_mask_eq_161 & ~(req_addr[0]), atomics_a_mask_acc_160 | atomics_a_mask_eq_160 & req_addr[0], atomics_a_mask_acc_160 | atomics_a_mask_eq_160 & ~(req_addr[0]), atomics_a_mask_acc_159 | atomics_a_mask_eq_159 & req_addr[0], atomics_a_mask_acc_159 | atomics_a_mask_eq_159 & ~(req_addr[0]), atomics_a_mask_acc_158 | atomics_a_mask_eq_158 & req_addr[0], atomics_a_mask_acc_158 | atomics_a_mask_eq_158 & ~(req_addr[0]), atomics_a_mask_acc_157 | atomics_a_mask_eq_157 & req_addr[0], atomics_a_mask_acc_157 | atomics_a_mask_eq_157 & ~(req_addr[0]), atomics_a_mask_acc_156 | atomics_a_mask_eq_156 & req_addr[0], atomics_a_mask_acc_156 | atomics_a_mask_eq_156 & ~(req_addr[0])} : _atomics_T_9_mask)
      : _io_mem_access_bits_T_41 ? {get_a_mask_acc_13 | get_a_mask_eq_13 & req_addr[0], get_a_mask_acc_13 | get_a_mask_eq_13 & ~(req_addr[0]), get_a_mask_acc_12 | get_a_mask_eq_12 & req_addr[0], get_a_mask_acc_12 | get_a_mask_eq_12 & ~(req_addr[0]), get_a_mask_acc_11 | get_a_mask_eq_11 & req_addr[0], get_a_mask_acc_11 | get_a_mask_eq_11 & ~(req_addr[0]), get_a_mask_acc_10 | get_a_mask_eq_10 & req_addr[0], get_a_mask_acc_10 | get_a_mask_eq_10 & ~(req_addr[0]), get_a_mask_acc_9 | get_a_mask_eq_9 & req_addr[0], get_a_mask_acc_9 | get_a_mask_eq_9 & ~(req_addr[0]), get_a_mask_acc_8 | get_a_mask_eq_8 & req_addr[0], get_a_mask_acc_8 | get_a_mask_eq_8 & ~(req_addr[0]), get_a_mask_acc_7 | get_a_mask_eq_7 & req_addr[0], get_a_mask_acc_7 | get_a_mask_eq_7 & ~(req_addr[0]), get_a_mask_acc_6 | get_a_mask_eq_6 & req_addr[0], get_a_mask_acc_6 | get_a_mask_eq_6 & ~(req_addr[0])} : {put_a_mask_acc_13 | put_a_mask_eq_13 & req_addr[0], put_a_mask_acc_13 | put_a_mask_eq_13 & ~(req_addr[0]), put_a_mask_acc_12 | put_a_mask_eq_12 & req_addr[0], put_a_mask_acc_12 | put_a_mask_eq_12 & ~(req_addr[0]), put_a_mask_acc_11 | put_a_mask_eq_11 & req_addr[0], put_a_mask_acc_11 | put_a_mask_eq_11 & ~(req_addr[0]), put_a_mask_acc_10 | put_a_mask_eq_10 & req_addr[0], put_a_mask_acc_10 | put_a_mask_eq_10 & ~(req_addr[0]), put_a_mask_acc_9 | put_a_mask_eq_9 & req_addr[0], put_a_mask_acc_9 | put_a_mask_eq_9 & ~(req_addr[0]), put_a_mask_acc_8 | put_a_mask_eq_8 & req_addr[0], put_a_mask_acc_8 | put_a_mask_eq_8 & ~(req_addr[0]), put_a_mask_acc_7 | put_a_mask_eq_7 & req_addr[0], put_a_mask_acc_7 | put_a_mask_eq_7 & ~(req_addr[0]), put_a_mask_acc_6 | put_a_mask_eq_6 & req_addr[0], put_a_mask_acc_6 | put_a_mask_eq_6 & ~(req_addr[0])};	// @[generators/boom/src/main/scala/lsu/mshrs.scala:421:16, :457:{29,66}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:83:44, :85:68, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, :215:29, :222:10, src/main/scala/chisel3/util/Mux.scala:77:13]
  assign io_mem_access_bits_data = _io_mem_access_bits_T_16 ? (_atomics_T_16 | _atomics_T_14 | _atomics_T_12 | _atomics_T_10 | _atomics_T_8 | _atomics_T_6 | _atomics_T_4 | _atomics_T_2 | _atomics_T ? atomics_a_8_data : 128'h0) : _io_mem_access_bits_T_41 ? 128'h0 : atomics_a_8_data;	// @[generators/boom/src/main/scala/lsu/mshrs.scala:434:23, :457:{29,66}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:83:44, :85:68, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:470:15, src/main/scala/chisel3/util/Mux.scala:77:13]
endmodule

