INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/digitalI/labs/lab02-bcs2sseg-grupo-03/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/BCDtoSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDtoSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/digitalI/labs/lab02-bcs2sseg-grupo-03/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/freDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfreDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/digitalI/labs/lab02-bcs2sseg-grupo-03/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/selAn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selAn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/digitalI/labs/lab02-bcs2sseg-grupo-03/BCDto4SSeg/BCDto4SSeg.srcs/sources_1/new/selDat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selDat
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/digitalI/labs/lab02-bcs2sseg-grupo-03/BCDto4SSeg/BCDto4SSeg.srcs/sim_1/new/s1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/digitalI/labs/lab02-bcs2sseg-grupo-03/BCDto4SSeg/BCDto4SSeg.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
