

================================================================
== Vitis HLS Report for 'bcd_4_digit_adder'
================================================================
* Date:           Mon Apr  1 07:33:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        bcd_4-digit_adder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.526 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                      |                                            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                       |                   Module                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1_fu_96  |bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      174|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      136|     2332|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       20|    -|
|Register             |        -|     -|      133|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      269|     2526|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                       |                   Module                   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+
    |grp_bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1_fu_96  |bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1  |        0|   0|  136|  2332|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+
    |Total                                                 |                                            |        0|   0|  136|  2332|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_139_p2    |         +|   0|  0|  39|          32|           5|
    |add_ln5_fu_120_p2     |         +|   0|  0|  32|          32|          32|
    |temp_sum_fu_126_p2    |         +|   0|  0|  32|          32|          32|
    |icmp_ln8_fu_132_p2    |      icmp|   0|  0|  39|          32|           4|
    |temp_sum_2_fu_145_p3  |    select|   0|  0|  32|           1|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 174|         129|         105|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+-----+----+-----+-----------+
    |                                Name                               |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                          |    3|   0|    3|          0|
    |grp_bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1_fu_96_ap_start_reg  |    1|   0|    1|          0|
    |icmp_ln8_reg_202                                                   |    1|   0|    1|          0|
    |or_ln_reg_207                                                      |  128|   0|  128|          0|
    +-------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                              |  133|   0|  133|          0|
    +-------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------+-----+-----+------------+-------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  bcd_4_digit_adder|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  bcd_4_digit_adder|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  bcd_4_digit_adder|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  bcd_4_digit_adder|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  bcd_4_digit_adder|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  bcd_4_digit_adder|  return value|
|a             |   in|  128|     ap_none|                  a|       pointer|
|b             |   in|  128|     ap_none|                  b|       pointer|
|cin           |   in|    1|     ap_none|                cin|        scalar|
|cout          |  out|    1|      ap_vld|               cout|       pointer|
|cout_ap_vld   |  out|    1|      ap_vld|               cout|       pointer|
|sum_i         |   in|  128|     ap_ovld|                sum|       pointer|
|sum_o         |  out|  128|     ap_ovld|                sum|       pointer|
|sum_o_ap_vld  |  out|    1|     ap_ovld|                sum|       pointer|
+--------------+-----+-----+------------+-------------------+--------------+

