<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_demosaic_root_0_0_synth_1" LaunchDir="/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/design_1_demosaic_root_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_0_0_synth_1" LaunchDir="/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/design_1_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_vdma_0_0_synth_1" LaunchDir="/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/design_1_axi_vdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mipi_csi2_rx_subsyst_0_0_synth_1" LaunchDir="/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="bd_d10d_vfb_0_0_synth_1"/>
		<Parent Id="bd_d10d_phy_0_synth_1"/>
		<Parent Id="bd_d10d_r_sync_0_synth_1"/>
		<Parent Id="bd_d10d_rx_0_synth_1"/>
	</Run>
	<Run Id="design_1_rst_ps8_0_99M_0_synth_1" LaunchDir="/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/design_1_rst_ps8_0_99M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_zynq_ultra_ps_e_0_0_synth_1" LaunchDir="/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/design_1_zynq_ultra_ps_e_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_0_synth_1" LaunchDir="/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/design_1_auto_ds_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_d10d_vfb_0_0_synth_1" LaunchDir="/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/bd_d10d_vfb_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_d10d_phy_0_synth_1" LaunchDir="/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/bd_d10d_phy_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_d10d_r_sync_0_synth_1" LaunchDir="/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/bd_d10d_r_sync_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_d10d_rx_0_synth_1" LaunchDir="/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/bd_d10d_rx_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_demosaic_root_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_1_axi_vdma_0_0_synth_1"/>
		<Parent Id="design_1_mipi_csi2_rx_subsyst_0_0_synth_1"/>
		<Parent Id="design_1_rst_ps8_0_99M_0_synth_1"/>
		<Parent Id="design_1_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_auto_ds_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_demosaic_root_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_1_axi_vdma_0_0_synth_1"/>
		<Parent Id="design_1_mipi_csi2_rx_subsyst_0_0_synth_1"/>
		<Parent Id="design_1_rst_ps8_0_99M_0_synth_1"/>
		<Parent Id="design_1_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_auto_ds_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="bd_d10d_vfb_0_0_synth_1"/>
		<Parent Id="bd_d10d_phy_0_synth_1"/>
		<Parent Id="bd_d10d_r_sync_0_synth_1"/>
		<Parent Id="bd_d10d_rx_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

