<!DOCTYPE html>
<html>
<body>
  <h1>AND</h1>
  <p>Bit-wise AND Instruction</p>
  <h2>Assembler Formats</h2>
  <p>AND DR, SR1, SR2</p>
  <p>AND DR, SR1, imm5</p>
  <h2>Encodings</h2>
<a href="http://res.cloudinary.com/de9kbeo0h/image/upload/v1434221449/AND_encoding_mfkxkj.png" "Here">Check Here</a>
  <h2>Operation</h2>
  <pre>
    <code>
      if (bit[5] == 0)
          DR = SR1 & SR2
      else 
          DR = SR1 & SEXT(imm5)
      setcc()
    </code>
  </pre>

  <h2>Description</h2>
  <p>
If bit [5] is 0, the second source operand is obtained from SR2. If bit [5] is 1, the second source operand is obtained by sign-extending the imm5 field to 16 bits. In either case, the second source operand and the contents of SR1 are bit-wise ANDed, and the result stored in DR. The condition codes are set, based on whether the binary value produced, taken as a twos complement integer, is negative, zero, or positive.
  </p>
  <h2>Examples</h2>
  <pre>
    <code>
      AND R2, R3, R4    ; R2 = R3 & R4
      AND R2, R3, #7    ; R2 = R3 & 7
      AND R2, R3, xA    ; R2 = R3 & 0xA
    </code>
  </pre>
</body>
</html>
