#ifndef __ASM_ARCH_IM9868_IOMAP_H
#define __ASM_ARCH_IM9868_IOMAP_H

#include <asm/sizes.h>
#define IO_ADDRESS(x)	IOMEM(((x) - 0X07E00000))


//#define IM98XX_CORESIGHT_PHYS	0xFFE00000
//#define IM98XX_CORESIGHT_BASE	IM98XX_ADDR(IM98XX_CORESIGHT_PHYS)
//#define IM98XX_CORESIGHT_SIZE	SZ_1M

#define IM9868_ROM_TABLE_PHYS			0xFFE00000
#define INFOMAX_ROM_TABLE_BASE			IO_ADDRESS(IM9868_ROM_TABLE_PHYS)
#define IM9868_ROM_TABLE_SIZE			SZ_4K

/*
32KHz
INFOMAX_32KHz_PHYS	0xFFE4_0000


26MHz
Clock manger	0xFFE5_0000
Power manger	0xFFE5_0100
sleep Manger	0xFFE5_0200
GPIO		0xFFE5_0300
eFuse		0xFFE5_0400
TRG manger	0xFFE5_1000
ABB device	0xFFE5_2000
*/
#define IM9868_GP_TIMER_PHYS				0xFFE56000
#define INFOMAX_GP_TIMER_BASE			IO_ADDRESS(IM9868_GP_TIMER_PHYS)
#define IM9868_GP_TIMER_SIZE				SZ_16

/*	
MMB
MMB_ARB	0xFFE6_0000
PNG/GIF	0xFFE6_1000
CGPU	0xFFE6_2000
2D	0xFFE6_3000
IVPP	0xFFE6_4000
Display	0xFFE6_5000
ISP	0xFFE6_6000
Sensor	0xFFE6_7000
MIPI DPHY	0xFFE6_8000
JPEG	0xFFE6_9000
Coda	0xFFE6_C000
Mali
Mali T621	0xFFE7_0000
DDR, CCI
DDR	0xFFE8_5000
CCI CFG
SPI NOR	0xFFE8_6000
CCI internal	0xFFE9_0000
SSB_ARB	0xFFEA_0000
USB1	0xFFEA_1000
USB2	0xFFEA_2000
SD3	0xFFEA_3000
NAND & DMA	0xFFEA_6000
Audio SYS	0xFFEA_7000
Audio DSP	0xFFFA_7800
UARTs & DMA	0xFFEA_8000
*/
//#define IM9868_UART_PHYS				0xFFEA8100
//#define INFOMAX_UART_BASE			IO_ADDRESS(IM9868_GP_TIMER_PHYS)
//#define IM9868_UART_SIZE				SZ_256

/*
SD1	0xFFEA_9000
SD2	0xFFEA_A000
eMMC	0xFFEA_B000
M1DMA	0xFFEA_C000
M2DMA	0xFFEA_D000
SPI 1& DMA	0xFFEA_E000
SPI 2& DMA	0xFFEA_F000
CA7 GIC	0xFFEF_0000
*/
#define IM9868_CA7_GIC_PHYS				0xFFEF0000
#define INFOMAX_CA7_GIC_BASE			IO_ADDRESS(IM9868_CA7_GIC_PHYS)
#define IM9868_CA7_GIC_SIZE				SZ_32K

#endif

