## =============================================================================
## DDR2 SDRAM Pin Constraints — Nexys A7-100T
## Source: Digilent vivado-boards mig.prj (board version D.0/1.3)
## Device: Micron MT47H64M16HR-25E (16-bit, 128 MB)
## FPGA: XC7A100T-CSG324 — Banks 34/35 (1.8 V SSTL18)
## =============================================================================
## Load this file via MIG wizard → Pin Selection → "Read XDC/UCF"

## --- Data bus — Byte lane 0 (Bank 35) ---
set_property PACKAGE_PIN R7  [get_ports {ddr2_dq[0]}]
set_property PACKAGE_PIN V6  [get_ports {ddr2_dq[1]}]
set_property PACKAGE_PIN R8  [get_ports {ddr2_dq[2]}]
set_property PACKAGE_PIN U7  [get_ports {ddr2_dq[3]}]
set_property PACKAGE_PIN V7  [get_ports {ddr2_dq[4]}]
set_property PACKAGE_PIN R6  [get_ports {ddr2_dq[5]}]
set_property PACKAGE_PIN U6  [get_ports {ddr2_dq[6]}]
set_property PACKAGE_PIN R5  [get_ports {ddr2_dq[7]}]

## --- Data bus — Byte lane 1 (Bank 34) ---
set_property PACKAGE_PIN T5  [get_ports {ddr2_dq[8]}]
set_property PACKAGE_PIN U3  [get_ports {ddr2_dq[9]}]
set_property PACKAGE_PIN V5  [get_ports {ddr2_dq[10]}]
set_property PACKAGE_PIN U4  [get_ports {ddr2_dq[11]}]
set_property PACKAGE_PIN V4  [get_ports {ddr2_dq[12]}]
set_property PACKAGE_PIN T4  [get_ports {ddr2_dq[13]}]
set_property PACKAGE_PIN V1  [get_ports {ddr2_dq[14]}]
set_property PACKAGE_PIN T3  [get_ports {ddr2_dq[15]}]

## --- Data strobes (differential) ---
set_property PACKAGE_PIN U9  [get_ports {ddr2_dqs_p[0]}]
set_property PACKAGE_PIN V9  [get_ports {ddr2_dqs_n[0]}]
set_property PACKAGE_PIN U2  [get_ports {ddr2_dqs_p[1]}]
set_property PACKAGE_PIN V2  [get_ports {ddr2_dqs_n[1]}]

## --- Data masks ---
set_property PACKAGE_PIN T6  [get_ports {ddr2_dm[0]}]
set_property PACKAGE_PIN U1  [get_ports {ddr2_dm[1]}]

## --- Address bus ---
set_property PACKAGE_PIN M4  [get_ports {ddr2_addr[0]}]
set_property PACKAGE_PIN P4  [get_ports {ddr2_addr[1]}]
set_property PACKAGE_PIN M6  [get_ports {ddr2_addr[2]}]
set_property PACKAGE_PIN T1  [get_ports {ddr2_addr[3]}]
set_property PACKAGE_PIN L3  [get_ports {ddr2_addr[4]}]
set_property PACKAGE_PIN P5  [get_ports {ddr2_addr[5]}]
set_property PACKAGE_PIN M2  [get_ports {ddr2_addr[6]}]
set_property PACKAGE_PIN N1  [get_ports {ddr2_addr[7]}]
set_property PACKAGE_PIN L4  [get_ports {ddr2_addr[8]}]
set_property PACKAGE_PIN N5  [get_ports {ddr2_addr[9]}]
set_property PACKAGE_PIN R2  [get_ports {ddr2_addr[10]}]
set_property PACKAGE_PIN K5  [get_ports {ddr2_addr[11]}]
set_property PACKAGE_PIN N6  [get_ports {ddr2_addr[12]}]

## --- Bank address ---
set_property PACKAGE_PIN P2  [get_ports {ddr2_ba[0]}]
set_property PACKAGE_PIN P3  [get_ports {ddr2_ba[1]}]
set_property PACKAGE_PIN R1  [get_ports {ddr2_ba[2]}]

## --- Memory clock (differential) ---
set_property PACKAGE_PIN L6  [get_ports {ddr2_ck_p[0]}]
set_property PACKAGE_PIN L5  [get_ports {ddr2_ck_n[0]}]

## --- Control signals ---
set_property PACKAGE_PIN N4  [get_ports {ddr2_ras_n}]
set_property PACKAGE_PIN L1  [get_ports {ddr2_cas_n}]
set_property PACKAGE_PIN N2  [get_ports {ddr2_we_n}]
set_property PACKAGE_PIN M1  [get_ports {ddr2_cke[0]}]
set_property PACKAGE_PIN K6  [get_ports {ddr2_cs_n[0]}]
set_property PACKAGE_PIN M3  [get_ports {ddr2_odt[0]}]
