INFO: [VRFC 10-163] Analyzing VHDL file "D:/digitalElctronics/Digital-Electronics1/LABS/08-trafficLight/project_1/project_1.srcs/sim_1/new/tb_tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlc'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/digitalElctronics/Digital-Electronics1/LABS/08-trafficLight/project_1/project_1.srcs/sources_1/new/smart_tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_tlc'
ERROR: [VRFC 10-3353] formal port 'south_sensor' has no actual or default value [D:/digitalElctronics/Digital-Electronics1/LABS/08-trafficLight/project_1/project_1.srcs/sources_1/new/smart_tlc.vhd:38]
ERROR: [VRFC 10-3782] unit 'testbench' ignored due to previous errors [D:/digitalElctronics/Digital-Electronics1/LABS/08-trafficLight/project_1/project_1.srcs/sources_1/new/smart_tlc.vhd:25]
INFO: [VRFC 10-3070] VHDL file 'D:/digitalElctronics/Digital-Electronics1/LABS/08-trafficLight/project_1/project_1.srcs/sources_1/new/smart_tlc.vhd' ignored due to errors
