Assembler report for de1-picorv32-wb-soc_0
Tue Aug 26 14:34:49 2025
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: de1-picorv32-wb-soc_0.sof
  6. Assembler Device Options: de1-picorv32-wb-soc_0.pof
  7. Assembler Device Options: de1-picorv32-wb-soc_0.rbf
  8. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Tue Aug 26 14:34:49 2025 ;
; Revision Name         ; de1-picorv32-wb-soc_0                 ;
; Top-level Entity Name ; de1_picorv32_wb_soc                   ;
; Family                ; Cyclone II                            ;
; Device                ; EP2C20F484C7                          ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                     ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option                                                                      ; Setting  ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Generate Raw Binary File (.rbf) For Target Device                           ; On       ; Off           ;
; Use smart compilation                                                       ; Off      ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On       ; On            ;
; Enable compact report table                                                 ; Off      ; Off           ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; On       ; Off           ;
; Generate compressed bitstreams                                              ; On       ; On            ;
; Compression mode                                                            ; Off      ; Off           ;
; Clock source for configuration device                                       ; Internal ; Internal      ;
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
; Divide clock frequency by                                                   ; 1        ; 1             ;
; Auto user code                                                              ; On       ; On            ;
; Use configuration device                                                    ; On       ; On            ;
; Configuration device                                                        ; Auto     ; Auto          ;
; Configuration device auto user code                                         ; Off      ; Off           ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
; Release clears before tri-states                                            ; Off      ; Off           ;
; Auto-restart configuration after error                                      ; On       ; On            ;
; Maintain Compatibility with All Cyclone II M4K Versions                     ; On       ; On            ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
+-----------------------------------------------------------------------------+----------+---------------+


+---------------------------+
; Assembler Generated Files ;
+---------------------------+
; File Name                 ;
+---------------------------+
; de1-picorv32-wb-soc_0.sof ;
; de1-picorv32-wb-soc_0.svf ;
; de1-picorv32-wb-soc_0.pof ;
; de1-picorv32-wb-soc_0.rbf ;
+---------------------------+


+-----------------------------------------------------+
; Assembler Device Options: de1-picorv32-wb-soc_0.sof ;
+----------------+------------------------------------+
; Option         ; Setting                            ;
+----------------+------------------------------------+
; Device         ; EP2C20F484C7                       ;
; JTAG usercode  ; 0x0061AF1E                         ;
; Checksum       ; 0x0061AF1E                         ;
+----------------+------------------------------------+


+-----------------------------------------------------+
; Assembler Device Options: de1-picorv32-wb-soc_0.pof ;
+--------------------+--------------------------------+
; Option             ; Setting                        ;
+--------------------+--------------------------------+
; Device             ; EPCS16                         ;
; JTAG usercode      ; 0x00000000                     ;
; Checksum           ; 0x1D6ED70D                     ;
; Compression Ratio  ; 2                              ;
+--------------------+--------------------------------+


+-----------------------------------------------------+
; Assembler Device Options: de1-picorv32-wb-soc_0.rbf ;
+---------------------+-------------------------------+
; Option              ; Setting                       ;
+---------------------+-------------------------------+
; Raw Binary File     ;                               ;
;  Compression Ratio  ; 2                             ;
+---------------------+-------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Assembler
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Aug 26 14:34:47 2025
Info: Command: quartus_asm de1-picorv32-wb-soc_0
Critical Warning (15685): M4K memory block WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = "VERIFIED_SAFE". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature.
Critical Warning (15685): M4K memory block WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = "VERIFIED_SAFE". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature.
Critical Warning (15685): M4K memory block WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = "VERIFIED_SAFE". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature.
Critical Warning (15685): M4K memory block WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = "VERIFIED_SAFE". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Warning (210056): Device EPCS16 does not support svf file type
Info: Quartus II 32-bit Assembler was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 2047 megabytes
    Info: Processing ended: Tue Aug 26 14:34:49 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


