/* generated configuration header file - do not edit */
#ifndef BSP_PIN_CFG_H_
#define BSP_PIN_CFG_H_
#include "r_ioport.h"
#define ETH2_RXD3 (IOPORT_PORT_00_PIN_0)
#define ETH2_RXDV (IOPORT_PORT_00_PIN_1)
#define ETH2_TXEN (IOPORT_PORT_00_PIN_2)
#define ETH2_REFCLK (IOPORT_PORT_00_PIN_3)
#define ETH2_RXER (IOPORT_PORT_00_PIN_4)
#define ETH2_LINK (IOPORT_PORT_00_PIN_5)
#define ETH2_TXCLK (IOPORT_PORT_00_PIN_6)
#define GPT2_GTIOC2A (IOPORT_PORT_00_PIN_7)
#define ETHSW_MDIO (IOPORT_PORT_01_PIN_0)
#define ETHSW_MDC (IOPORT_PORT_01_PIN_1)
#define ETH2_TXD3 (IOPORT_PORT_01_PIN_2)
#define ETH2_TXD2 (IOPORT_PORT_01_PIN_3)
#define ETH2_TXD1 (IOPORT_PORT_01_PIN_4)
#define ETH2_TXD0 (IOPORT_PORT_01_PIN_5)
#define ENCIF_ENCIF0 (IOPORT_PORT_01_PIN_6)
#define ENCIF_ENCIF1 (IOPORT_PORT_01_PIN_7)
#define CANFD1_CANTX1 (IOPORT_PORT_02_PIN_0)
#define GPIO_0 (IOPORT_PORT_02_PIN_1)
#define SPI3_SPI_MOSI3 (IOPORT_PORT_02_PIN_2)
#define CANFD1_CANRX1 (IOPORT_PORT_02_PIN_3)
#define GPIO_1 (IOPORT_PORT_02_PIN_4)
#define GPIO_2 (IOPORT_PORT_02_PIN_5)
#define SWD_TMS_SWDIO (IOPORT_PORT_02_PIN_6)
#define SWD_TCK_SWCLK (IOPORT_PORT_02_PIN_7)
#define ENCIF_ENCIF8 (IOPORT_PORT_03_PIN_0)
#define GPIO_3 (IOPORT_PORT_03_PIN_2)
#define ENCIF_ENCIF9 (IOPORT_PORT_03_PIN_3)
#define IRQ_IRQ7 (IOPORT_PORT_03_PIN_4)
#define MTU33_MTIOC3A (IOPORT_PORT_03_PIN_5)
#define IRQ_IRQ8 (IOPORT_PORT_03_PIN_6)
#define MTU33_MTIOC3C (IOPORT_PORT_03_PIN_7)
#define M2_OT_LED (IOPORT_PORT_04_PIN_0)
#define M2_OC_LED (IOPORT_PORT_04_PIN_1)
#define M2_OV_LED (IOPORT_PORT_04_PIN_2)
#define SPI0_SPI_RSPCK0 (IOPORT_PORT_04_PIN_3)
#define MTU_POE3_POE10 (IOPORT_PORT_04_PIN_4)
#define GPIO_7 (IOPORT_PORT_04_PIN_5)
#define ETH1_TXER (IOPORT_PORT_04_PIN_6)
#define ETH0_TXER (IOPORT_PORT_04_PIN_7)
#define IRQ_IRQ12 (IOPORT_PORT_05_PIN_0)
#define ETH1_COL (IOPORT_PORT_05_PIN_1)
#define CANFD0_CANRX0 (IOPORT_PORT_05_PIN_2)
#define CANFD0_CANTX0 (IOPORT_PORT_05_PIN_3)
#define GPT14_GTIOC14A (IOPORT_PORT_05_PIN_4)
#define ETHSW_PHYLINK1 (IOPORT_PORT_05_PIN_5)
#define ETH1_RXER (IOPORT_PORT_05_PIN_6)
#define ETH1_TXD2 (IOPORT_PORT_05_PIN_7)
#define ETH1_TXD3 (IOPORT_PORT_06_PIN_0)
#define ETH1_REFCLK (IOPORT_PORT_06_PIN_1)
#define ETH1_TXD1 (IOPORT_PORT_06_PIN_2)
#define ETH1_TXD0 (IOPORT_PORT_06_PIN_3)
#define ETH1_TXCLK (IOPORT_PORT_06_PIN_4)
#define ETH1_TXEN (IOPORT_PORT_06_PIN_5)
#define ETH1_RXD0 (IOPORT_PORT_06_PIN_6)
#define ETH1_RXD1 (IOPORT_PORT_06_PIN_7)
#define ETH1_RXD2 (IOPORT_PORT_07_PIN_0)
#define ETH1_RXD3 (IOPORT_PORT_07_PIN_1)
#define ETH1_RXDV (IOPORT_PORT_07_PIN_2)
#define ETH1_RXCLK (IOPORT_PORT_07_PIN_3)
#define USB_VBUSIN (IOPORT_PORT_07_PIN_4)
#define GPIO_8 (IOPORT_PORT_07_PIN_5)
#define GPIO_9 (IOPORT_PORT_07_PIN_6)
#define GPIO_10 (IOPORT_PORT_07_PIN_7)
#define GPIO_11 (IOPORT_PORT_08_PIN_0)
#define USB_VBUSEN (IOPORT_PORT_08_PIN_1)
#define TJA_INH (IOPORT_PORT_08_PIN_2)
#define TJA_WAKE (IOPORT_PORT_08_PIN_3)
#define ETH0_RXD3 (IOPORT_PORT_08_PIN_4)
#define ETH0_RXDV (IOPORT_PORT_08_PIN_5)
#define ETH0_RXCLK (IOPORT_PORT_08_PIN_6)
#define ETH_MDC (IOPORT_PORT_08_PIN_7)
#define ETH_MDIO (IOPORT_PORT_09_PIN_0)
#define ETH0_REFCLK (IOPORT_PORT_09_PIN_1)
#define ETH0_RXER (IOPORT_PORT_09_PIN_2)
#define ETH0_TXD3 (IOPORT_PORT_09_PIN_3)
#define ETH0_TXD2 (IOPORT_PORT_09_PIN_4)
#define ETH0_TXD1 (IOPORT_PORT_09_PIN_5)
#define ETH0_TXD0 (IOPORT_PORT_09_PIN_6)
#define ETH0_TXCLK (IOPORT_PORT_09_PIN_7)
#define ETH0_TXEN (IOPORT_PORT_10_PIN_0)
#define ETH0_RXD0 (IOPORT_PORT_10_PIN_1)
#define ETH0_RXD1 (IOPORT_PORT_10_PIN_2)
#define ETH0_RXD2 (IOPORT_PORT_10_PIN_3)
#define ETHSW_PHYLINK0 (IOPORT_PORT_10_PIN_4)
#define ETH2_CRS (IOPORT_PORT_10_PIN_5)
#define ETH2_COL (IOPORT_PORT_10_PIN_6)
#define ETH2_TXER (IOPORT_PORT_10_PIN_7)
#define ETH1_CRS (IOPORT_PORT_11_PIN_0)
#define MTU31_MTIOC1A (IOPORT_PORT_11_PIN_1)
#define MTU31_MTIOC1B (IOPORT_PORT_11_PIN_2)
#define MTU32_MTIOC2A (IOPORT_PORT_11_PIN_3)
#define MTU32_MTIOC2B (IOPORT_PORT_11_PIN_4)
#define MTU30_MTIOC0B (IOPORT_PORT_11_PIN_5)
#define ETHER_ETH0_COL (IOPORT_PORT_11_PIN_6)
#define GPIO_14 (IOPORT_PORT_11_PIN_7)
#define ENCIF_ENCIF3 (IOPORT_PORT_12_PIN_0)
#define ENCIF_ENCIF4 (IOPORT_PORT_12_PIN_1)
#define ENCIF_ENCIF5 (IOPORT_PORT_12_PIN_2)
#define ENCIF_ENCIF6 (IOPORT_PORT_12_PIN_3)
#define ENCIF_ENCIF7 (IOPORT_PORT_12_PIN_4)
#define GPT8_GTIOC8A (IOPORT_PORT_12_PIN_5)
#define IRQ_IRQ3 (IOPORT_PORT_12_PIN_6)
#define ENCIF_ENCIF2 (IOPORT_PORT_12_PIN_7)
#define SPI0_SPI_SSL00 (IOPORT_PORT_13_PIN_0)
#define SPI0_SPI_MOSI0 (IOPORT_PORT_13_PIN_1)
#define SPI0_SPI_MISO0 (IOPORT_PORT_13_PIN_2)
#define MTU30_MTIOC0C (IOPORT_PORT_13_PIN_3)
#define MTU30_MTIOC0D (IOPORT_PORT_13_PIN_4)
#define GPIO_15 (IOPORT_PORT_13_PIN_5)
#define GPIO_16 (IOPORT_PORT_13_PIN_6)
#define GPIO_17 (IOPORT_PORT_13_PIN_7)
#define GPIO_18 (IOPORT_PORT_14_PIN_0)
#define GPIO_19 (IOPORT_PORT_14_PIN_1)
#define ETH0_CRS (IOPORT_PORT_14_PIN_2)
#define MTU30_MTIOC0A (IOPORT_PORT_14_PIN_3)
#define XSPI0_DS (IOPORT_PORT_14_PIN_4)
#define MTU_POE3_POE8_N (IOPORT_PORT_14_PIN_5)
#define XSPI0_CKP (IOPORT_PORT_14_PIN_6)
#define XSPI0_IO0 (IOPORT_PORT_14_PIN_7)
#define XSPI0_IO1 (IOPORT_PORT_15_PIN_0)
#define XSPI0_IO2 (IOPORT_PORT_15_PIN_1)
#define XSPI0_IO3 (IOPORT_PORT_15_PIN_2)
#define MTU38_MTIOC8C (IOPORT_PORT_15_PIN_3)
#define MTU38_MTIOC8D (IOPORT_PORT_15_PIN_4)
#define DSMIF2_MCLK2 (IOPORT_PORT_15_PIN_5)
#define DSMIF2_MDAT2 (IOPORT_PORT_15_PIN_6)
#define XSPI0_CS0 (IOPORT_PORT_15_PIN_7)
#define SCI0_TXD_MOSI0 (IOPORT_PORT_16_PIN_0)
#define SPI3_SPI_MISO3 (IOPORT_PORT_16_PIN_1)
#define SPI3_SPI_RSPCK3 (IOPORT_PORT_16_PIN_2)
#define SPI3_SPI_SSL30 (IOPORT_PORT_16_PIN_3)
#define GPIO_20 (IOPORT_PORT_16_PIN_4)
#define MTU35_MTIC5U (IOPORT_PORT_16_PIN_5)
#define SCI0_RXD_MISO0 (IOPORT_PORT_16_PIN_6)
#define MTU35_MTIC5W (IOPORT_PORT_16_PIN_7)
#define GPIO_21 (IOPORT_PORT_17_PIN_0)
#define GPIO_22 (IOPORT_PORT_17_PIN_1)
#define IRQ_IRQ9 (IOPORT_PORT_17_PIN_2)
#define MTU_POE3_POE0 (IOPORT_PORT_17_PIN_3)
#define GPT0_GTIOC0A (IOPORT_PORT_17_PIN_4)
#define USB_OVRCUR (IOPORT_PORT_17_PIN_5)
#define MTU33_MTIOC3B (IOPORT_PORT_17_PIN_6)
#define MTU34_MTIOC4A (IOPORT_PORT_17_PIN_7)
#define MTU34_MTIOC4C (IOPORT_PORT_18_PIN_0)
#define MTU33_MTIOC3D (IOPORT_PORT_18_PIN_1)
#define MTU34_MTIOC4B (IOPORT_PORT_18_PIN_2)
#define MTU34_MTIOC4D (IOPORT_PORT_18_PIN_3)
#define SPI2_SPI_RSPCK2 (IOPORT_PORT_18_PIN_4)
#define MTU35_MTIC5V (IOPORT_PORT_18_PIN_5)
#define SPI2_SPI_MISO2 (IOPORT_PORT_18_PIN_6)
#define SPI2_SPI_SSL20 (IOPORT_PORT_18_PIN_7)
#define GPIO_23 (IOPORT_PORT_19_PIN_0)
#define MTU36_MTIOC6A (IOPORT_PORT_19_PIN_1)
#define MTU36_MTIOC6C (IOPORT_PORT_19_PIN_2)
#define MTU36_MTIOC6B (IOPORT_PORT_19_PIN_3)
#define MTU37_MTIOC7A (IOPORT_PORT_19_PIN_4)
#define MTU37_MTIOC7C (IOPORT_PORT_19_PIN_5)
#define MTU36_MTIOC6D (IOPORT_PORT_19_PIN_6)
#define MTU37_MTIOC7B (IOPORT_PORT_19_PIN_7)
#define MTU37_MTIOC7D (IOPORT_PORT_20_PIN_0)
#define ETH0_LINK_LED (IOPORT_PORT_20_PIN_1)
#define ETH1_LINK_LED (IOPORT_PORT_20_PIN_2)
#define ETH2_LINK_LED (IOPORT_PORT_20_PIN_3)
#define GPIO_27 (IOPORT_PORT_20_PIN_4)
#define DSMIF4_MCLK4 (IOPORT_PORT_20_PIN_5)
#define DSMIF4_MDAT4 (IOPORT_PORT_20_PIN_6)
#define DSMIF5_MCLK5 (IOPORT_PORT_20_PIN_7)
#define DSMIF5_MDAT5 (IOPORT_PORT_21_PIN_0)
#define DSMIF0_MCLK0 (IOPORT_PORT_21_PIN_1)
#define DSMIF0_MDAT0 (IOPORT_PORT_21_PIN_2)
#define DSMIF1_MCLK1 (IOPORT_PORT_21_PIN_3)
#define DSMIF1_MDAT1 (IOPORT_PORT_21_PIN_4)
#define GPT16_GTIOC16A (IOPORT_PORT_21_PIN_5)
#define GPIO_28 (IOPORT_PORT_21_PIN_6)
#define DSMIF3_MCLK3 (IOPORT_PORT_21_PIN_7)
#define DSMIF3_MDAT3 (IOPORT_PORT_22_PIN_0)
#define MTU_POE3_POE4 (IOPORT_PORT_22_PIN_1)
#define IRQ_IRQ4 (IOPORT_PORT_22_PIN_2)
#define M1_OT_LED (IOPORT_PORT_22_PIN_3)
#define M1_OC_LED (IOPORT_PORT_22_PIN_4)
#define M1_OV_LED (IOPORT_PORT_22_PIN_5)
#define EEPROM_SCL (IOPORT_PORT_22_PIN_6)
#define EEPROM_SDA (IOPORT_PORT_22_PIN_7)
#define SPI2_SPI_MOSI2 (IOPORT_PORT_23_PIN_0)
#define MTU3_MTCLKA (IOPORT_PORT_23_PIN_1)
#define MTU3_MTCLKB (IOPORT_PORT_23_PIN_2)
#define MTU3_MTCLKC (IOPORT_PORT_23_PIN_3)
#define MTU3_MTCLKD (IOPORT_PORT_23_PIN_4)
#define MTU38_MTIOC8A (IOPORT_PORT_23_PIN_5)
#define MTU38_MTIOC8B (IOPORT_PORT_23_PIN_6)
#define ETH2_RXD0 (IOPORT_PORT_23_PIN_7)
#define ETH2_RXD1 (IOPORT_PORT_24_PIN_0)
#define ETH2_RXCLK (IOPORT_PORT_24_PIN_1)
#define ETH2_RXD2 (IOPORT_PORT_24_PIN_2)
extern const ioport_cfg_t g_bsp_pin_cfg; /* mesc */
#endif /* BSP_PIN_CFG_H_ */
