<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Limbo: /home/polaris/yibolin/Documents/Projects/tmp/Limbo/limbo/parsers/verilog/bison/VerilogDataBase.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Limbo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ab93540c88b3cefc24d9ae74ee2b9081.html">polaris</a></li><li class="navelem"><a class="el" href="dir_004ef89182c292f7d0797818b5a530f0.html">yibolin</a></li><li class="navelem"><a class="el" href="dir_24d71819885f3fb7dd3581ee9c6fe8fa.html">Documents</a></li><li class="navelem"><a class="el" href="dir_9597ed060cd5df9b8e27942d706024b4.html">Projects</a></li><li class="navelem"><a class="el" href="dir_b8f54db572d32807fa9bbf1d120a0157.html">tmp</a></li><li class="navelem"><a class="el" href="dir_d5809369273cb0e076dd313df113910f.html">Limbo</a></li><li class="navelem"><a class="el" href="dir_b06e8626b02b66234b02e08c1dd934e2.html">limbo</a></li><li class="navelem"><a class="el" href="dir_6bef0a8751436bd325c866e5cc17485d.html">parsers</a></li><li class="navelem"><a class="el" href="dir_3ecdb6bc02536129d5ced3ff2a136e1b.html">verilog</a></li><li class="navelem"><a class="el" href="dir_a30dce685b1c55ca7b2f13aba3a1eae8.html">bison</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">VerilogDataBase.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="VerilogDataBase_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef VERILOGPARSER_DATABASE_H</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define VERILOGPARSER_DATABASE_H</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &lt;iostream&gt;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &lt;fstream&gt;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &lt;sstream&gt;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &lt;limits&gt;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="namespaceVerilogParser.html">   20</a></span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceVerilogParser.html">VerilogParser</a> {</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="namespaceVerilogParser.html#a98b5f8be4ea6190a3cfe6a36d979b16f">   23</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespaceVerilogParser.html#a98b5f8be4ea6190a3cfe6a36d979b16f">PinType</a></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;{</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;    kINPUT = 0x1, </div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;    kOUTPUT = 0x2,</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    kREG = 0x4</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;};</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1Range.html">   31</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structVerilogParser_1_1Range.html">Range</a> </div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;{</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1Range.html#a0d9ed13a0904c51e66958804e7916fed">   33</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structVerilogParser_1_1Range.html#a0d9ed13a0904c51e66958804e7916fed">low</a>; </div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1Range.html#a44af3cc8da2d7743823171a24cd070e1">   34</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structVerilogParser_1_1Range.html#a44af3cc8da2d7743823171a24cd070e1">high</a>; </div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <a class="code" href="structVerilogParser_1_1Range.html#a3ca31f0fe872da9206deb9b5b5a0ba65">Range</a>() {low = high = <a class="code" href="namespacelimbo.html#adbae349757a070ef1af46523c1708891">std::numeric_limits&lt;int&gt;::min</a>();}</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1Range.html#a113db46c458375fb7687f464f5eec916">   40</a></span>&#160;    <a class="code" href="structVerilogParser_1_1Range.html#a113db46c458375fb7687f464f5eec916">Range</a>(<span class="keywordtype">int</span> l, <span class="keywordtype">int</span> h) : low(l), high(h) {}</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;};</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1GeneralName.html">   45</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structVerilogParser_1_1GeneralName.html">GeneralName</a></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;{</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1GeneralName.html#a97603e7eb369993b4987b95c23659119">   47</a></span>&#160;    std::string <a class="code" href="structVerilogParser_1_1GeneralName.html#a97603e7eb369993b4987b95c23659119">name</a>; </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1GeneralName.html#ac27d46f13210f6e4013d179050386e61">   48</a></span>&#160;    <a class="code" href="structVerilogParser_1_1Range.html">Range</a> <a class="code" href="structVerilogParser_1_1GeneralName.html#ac27d46f13210f6e4013d179050386e61">range</a>; </div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1GeneralName.html#abc93b432a1875b0224e4335faee2e037">   52</a></span>&#160;    <a class="code" href="structVerilogParser_1_1GeneralName.html#abc93b432a1875b0224e4335faee2e037">GeneralName</a>(std::string <span class="keyword">const</span>&amp; n = <span class="stringliteral">&quot;&quot;</span>) {name = n; range.<a class="code" href="structVerilogParser_1_1Range.html#a0d9ed13a0904c51e66958804e7916fed">low</a> = range.<a class="code" href="structVerilogParser_1_1Range.html#a44af3cc8da2d7743823171a24cd070e1">high</a> = <a class="code" href="namespacelimbo.html#adbae349757a070ef1af46523c1708891">std::numeric_limits&lt;int&gt;::min</a>();}</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1GeneralName.html#aa7e0df99c28b6df30ea1e04bb7eda522">   57</a></span>&#160;    <a class="code" href="structVerilogParser_1_1GeneralName.html#aa7e0df99c28b6df30ea1e04bb7eda522">GeneralName</a>(std::string <span class="keyword">const</span>&amp; n, <span class="keywordtype">int</span> <a class="code" href="structVerilogParser_1_1Range.html#a0d9ed13a0904c51e66958804e7916fed">low</a>, <span class="keywordtype">int</span> <a class="code" href="structVerilogParser_1_1Range.html#a44af3cc8da2d7743823171a24cd070e1">high</a>) {name = n; range.<a class="code" href="structVerilogParser_1_1Range.html#a0d9ed13a0904c51e66958804e7916fed">low</a> = <a class="code" href="structVerilogParser_1_1Range.html#a0d9ed13a0904c51e66958804e7916fed">low</a>; range.<a class="code" href="structVerilogParser_1_1Range.html#a44af3cc8da2d7743823171a24cd070e1">high</a> = <a class="code" href="structVerilogParser_1_1Range.html#a44af3cc8da2d7743823171a24cd070e1">high</a>;}</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;};</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1NetPin.html">   67</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structVerilogParser_1_1NetPin.html">NetPin</a></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;{</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1NetPin.html#a5021371956ae17d9625496581e73c97a">   69</a></span>&#160;    std::string <a class="code" href="structVerilogParser_1_1NetPin.html#a5021371956ae17d9625496581e73c97a">net</a>; </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1NetPin.html#a426e86c183a1549736ee42354e19bb04">   70</a></span>&#160;    std::string <a class="code" href="structVerilogParser_1_1NetPin.html#a426e86c183a1549736ee42354e19bb04">pin</a>; </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1NetPin.html#a109ad9ccf7c7d1ff6c53105cde277a66">   71</a></span>&#160;    <a class="code" href="structVerilogParser_1_1Range.html">Range</a> <a class="code" href="structVerilogParser_1_1NetPin.html#a109ad9ccf7c7d1ff6c53105cde277a66">range</a>; </div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="unionVerilogParser_1_1NetPin_1_1Extension.html">   74</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionVerilogParser_1_1NetPin_1_1Extension.html">Extension</a> {</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="unionVerilogParser_1_1NetPin_1_1Extension.html#a0eb8c5eb5a61dcc973720b564ff467b3">   75</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="unionVerilogParser_1_1NetPin_1_1Extension.html#a0eb8c5eb5a61dcc973720b564ff467b3">constant</a>; </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="unionVerilogParser_1_1NetPin_1_1Extension.html#a0432d47f3a72965dfa8da27b60512e0f">   76</a></span>&#160;        std::vector&lt;GeneralName&gt;* <a class="code" href="unionVerilogParser_1_1NetPin_1_1Extension.html#a0432d47f3a72965dfa8da27b60512e0f">vNetName</a>; </div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    } extension; </div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1NetPin.html#a9ad74ddefea7cf04cbbbaf319c9985b8">   83</a></span>&#160;    <a class="code" href="structVerilogParser_1_1NetPin.html#a9ad74ddefea7cf04cbbbaf319c9985b8">NetPin</a>(std::string&amp; n, std::string&amp; p, <a class="code" href="structVerilogParser_1_1Range.html">Range</a> <span class="keyword">const</span>&amp; r = <a class="code" href="structVerilogParser_1_1Range.html#a3ca31f0fe872da9206deb9b5b5a0ba65">Range</a>())</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        net.swap(n);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        pin.swap(p);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        range = r;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    }</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1NetPin.html#a93ad11f44bb8aa59e38e12f653f81720">   94</a></span>&#160;    <a class="code" href="structVerilogParser_1_1NetPin.html#a93ad11f44bb8aa59e38e12f653f81720">NetPin</a>(std::string&amp; n, std::string&amp; p, <a class="code" href="structVerilogParser_1_1Range.html">Range</a> <span class="keyword">const</span>&amp; r, <span class="keywordtype">int</span> c)</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    {</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        net.swap(n);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        pin.swap(p);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        range = r;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        extension.constant = c; </div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    }</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1NetPin.html#a6bb309bdeb8bd0296f7b511c2591ac4c">  105</a></span>&#160;    <a class="code" href="structVerilogParser_1_1NetPin.html#a6bb309bdeb8bd0296f7b511c2591ac4c">NetPin</a>(std::string&amp; n, std::string&amp; p, std::vector&lt;GeneralName&gt;&amp; vNetName)</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    {</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        net.swap(n);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        pin.swap(p);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        range = <a class="code" href="structVerilogParser_1_1Range.html#a3ca31f0fe872da9206deb9b5b5a0ba65">Range</a>();</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        extension.vNetName = <span class="keyword">new</span> std::vector&lt;GeneralName&gt;();</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        extension.vNetName-&gt;swap(vNetName); </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    }</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1NetPin.html#a19e685ad34e6dc700c132fa841c44655">  115</a></span>&#160;    <a class="code" href="structVerilogParser_1_1NetPin.html#a19e685ad34e6dc700c132fa841c44655">NetPin</a>(<a class="code" href="structVerilogParser_1_1NetPin.html">NetPin</a> <span class="keyword">const</span>&amp; rhs)</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        copy(rhs);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    }</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1NetPin.html#a65971da379210b4a79528a073663e2ca">  121</a></span>&#160;    <a class="code" href="structVerilogParser_1_1NetPin.html">NetPin</a>&amp; <a class="code" href="structVerilogParser_1_1NetPin.html#a65971da379210b4a79528a073663e2ca">operator=</a>(<a class="code" href="structVerilogParser_1_1NetPin.html">NetPin</a> <span class="keyword">const</span>&amp; rhs)</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    {</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        <span class="keywordflow">if</span> (<span class="keyword">this</span> != &amp;rhs)</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;            copy(rhs);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    }</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1NetPin.html#ab45d887c6eb2680c20df5be1e500efb0">  128</a></span>&#160;    <a class="code" href="structVerilogParser_1_1NetPin.html#ab45d887c6eb2680c20df5be1e500efb0">~NetPin</a>()</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <span class="keywordflow">if</span> (net == <span class="stringliteral">&quot;VerilogParser::GROUP_NETS&quot;</span>)</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        {</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;            <span class="keyword">delete</span> extension.vNetName; </div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        }</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    }</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="structVerilogParser_1_1NetPin.html#a18bdf7ad03ae57607e7621f0c1e6869b">  138</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structVerilogParser_1_1NetPin.html#a18bdf7ad03ae57607e7621f0c1e6869b">copy</a>(<a class="code" href="structVerilogParser_1_1NetPin.html">NetPin</a> <span class="keyword">const</span>&amp; rhs)</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    {</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <span class="keywordflow">if</span> (net == <span class="stringliteral">&quot;VerilogParser::GROUP_NETS&quot;</span>)</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;            <span class="keyword">delete</span> extension.vNetName; </div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        }</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        net = rhs.<a class="code" href="structVerilogParser_1_1NetPin.html#a5021371956ae17d9625496581e73c97a">net</a>; </div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        pin = rhs.<a class="code" href="structVerilogParser_1_1NetPin.html#a426e86c183a1549736ee42354e19bb04">pin</a>; </div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        range = rhs.<a class="code" href="structVerilogParser_1_1NetPin.html#a109ad9ccf7c7d1ff6c53105cde277a66">range</a>; </div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        <span class="keywordflow">if</span> (net == <span class="stringliteral">&quot;VerilogParser::CONSTANT_NET&quot;</span>)</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        {</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;            extension.constant = rhs.<a class="code" href="structVerilogParser_1_1NetPin.html#a06f89e0427bf7048d247d4133cf321b0">extension</a>.<a class="code" href="unionVerilogParser_1_1NetPin_1_1Extension.html#a0eb8c5eb5a61dcc973720b564ff467b3">constant</a>; </div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        }</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (net == <span class="stringliteral">&quot;VerilogParser::GROUP_NETS&quot;</span>)</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        {</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            extension.vNetName = <span class="keyword">new</span> std::vector&lt;GeneralName&gt; (*rhs.<a class="code" href="structVerilogParser_1_1NetPin.html#a06f89e0427bf7048d247d4133cf321b0">extension</a>.<a class="code" href="unionVerilogParser_1_1NetPin_1_1Extension.html#a0432d47f3a72965dfa8da27b60512e0f">vNetName</a>);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        }</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    }</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;};</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="classVerilogParser_1_1StringArray.html">  160</a></span>&#160;<span class="keyword">class </span><a class="code" href="classVerilogParser_1_1StringArray.html">StringArray</a> : <span class="keyword">public</span> std::vector&lt;std::string&gt;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;{</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keyword">public</span>: </div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        <span class="keyword">typedef</span> std::vector&lt;std::string&gt; base_type;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        <span class="keyword">using</span> base_type::size_type;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        <span class="keyword">using</span> base_type::value_type;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <span class="keyword">using</span> base_type::allocator_type;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="classVerilogParser_1_1StringArray.html#a76ea46946f9a3c0994e78e4423e061b0">  172</a></span>&#160;        <a class="code" href="classVerilogParser_1_1StringArray.html#a76ea46946f9a3c0994e78e4423e061b0">StringArray</a>(<span class="keyword">const</span> allocator_type&amp; alloc = allocator_type())</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            : base_type(alloc) {}</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="classVerilogParser_1_1StringArray.html#a76125ce32f8971d9c954e984ed3e7a55">  178</a></span>&#160;        <a class="code" href="classVerilogParser_1_1StringArray.html#a76125ce32f8971d9c954e984ed3e7a55">StringArray</a>(size_type n, <span class="keyword">const</span> value_type&amp; val, <span class="keyword">const</span> allocator_type&amp; alloc = allocator_type())</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;            : base_type(n, val, alloc) {}</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;};</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="classVerilogParser_1_1GeneralNameArray.html">  184</a></span>&#160;<span class="keyword">class </span><a class="code" href="classVerilogParser_1_1GeneralNameArray.html">GeneralNameArray</a> : <span class="keyword">public</span> std::vector&lt;GeneralName&gt;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;{</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keyword">public</span>: </div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <span class="keyword">typedef</span> std::vector&lt;GeneralName&gt; base_type;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <span class="keyword">using</span> base_type::size_type;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <span class="keyword">using</span> base_type::value_type;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        <span class="keyword">using</span> base_type::allocator_type;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="classVerilogParser_1_1GeneralNameArray.html#a26609645e08ad5d0d1eb01b176767c67">  196</a></span>&#160;        <a class="code" href="classVerilogParser_1_1GeneralNameArray.html#a26609645e08ad5d0d1eb01b176767c67">GeneralNameArray</a>(<span class="keyword">const</span> allocator_type&amp; alloc = allocator_type())</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;            : base_type(alloc) {}</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classVerilogParser_1_1GeneralNameArray.html#af7b6268a662e9039a7169ab5c3eb8d3f">  202</a></span>&#160;        <a class="code" href="classVerilogParser_1_1GeneralNameArray.html#af7b6268a662e9039a7169ab5c3eb8d3f">GeneralNameArray</a>(size_type n, <span class="keyword">const</span> value_type&amp; val, <span class="keyword">const</span> allocator_type&amp; alloc = allocator_type())</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            : base_type(n, val, alloc) {}</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;};</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">// forward declaration</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="classVerilogParser_1_1VerilogDataBase.html">  211</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classVerilogParser_1_1VerilogDataBase.html">VerilogDataBase</a></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;{</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keyword">public</span>:</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> verilog_module_declaration_cbk(std::string <span class="keyword">const</span>&amp; module_name, std::vector&lt;GeneralName&gt; <span class="keyword">const</span>&amp; vPinName); </div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> verilog_instance_cbk(std::string <span class="keyword">const</span>&amp; macro_name, std::string <span class="keyword">const</span>&amp; inst_name, std::vector&lt;NetPin&gt; <span class="keyword">const</span>&amp; vNetPin) = 0;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> verilog_net_declare_cbk(std::string <span class="keyword">const</span>&amp; net_name, <a class="code" href="structVerilogParser_1_1Range.html">Range</a> <span class="keyword">const</span>&amp; range) = 0;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> verilog_pin_declare_cbk(std::string <span class="keyword">const</span>&amp; pin_name, <span class="keywordtype">unsigned</span> type, <a class="code" href="structVerilogParser_1_1Range.html">Range</a> <span class="keyword">const</span>&amp; range) = 0;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> verilog_assignment_cbk(std::string <span class="keyword">const</span>&amp; target_name, <a class="code" href="structVerilogParser_1_1Range.html">Range</a> <span class="keyword">const</span>&amp; target_range, std::string <span class="keyword">const</span>&amp; source_name, <a class="code" href="structVerilogParser_1_1Range.html">Range</a> <span class="keyword">const</span>&amp; source_range); </div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keyword">protected</span>:</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <span class="keywordtype">void</span> verilog_user_cbk_reminder(<span class="keyword">const</span> <span class="keywordtype">char</span>* str) <span class="keyword">const</span>; </div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;};</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;} <span class="comment">// namespace VerilogParser</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classVerilogParser_1_1StringArray_html_a76ea46946f9a3c0994e78e4423e061b0"><div class="ttname"><a href="classVerilogParser_1_1StringArray.html#a76ea46946f9a3c0994e78e4423e061b0">VerilogParser::StringArray::StringArray</a></div><div class="ttdeci">StringArray(const allocator_type &amp;alloc=allocator_type())</div><div class="ttdoc">constructor </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:172</div></div>
<div class="ttc" id="classVerilogParser_1_1StringArray_html"><div class="ttname"><a href="classVerilogParser_1_1StringArray.html">VerilogParser::StringArray</a></div><div class="ttdoc">bison does not support vector very well, so here create a dummy class for string array. </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:160</div></div>
<div class="ttc" id="structVerilogParser_1_1NetPin_html_a18bdf7ad03ae57607e7621f0c1e6869b"><div class="ttname"><a href="structVerilogParser_1_1NetPin.html#a18bdf7ad03ae57607e7621f0c1e6869b">VerilogParser::NetPin::copy</a></div><div class="ttdeci">void copy(NetPin const &amp;rhs)</div><div class="ttdoc">copy function </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:138</div></div>
<div class="ttc" id="classVerilogParser_1_1GeneralNameArray_html"><div class="ttname"><a href="classVerilogParser_1_1GeneralNameArray.html">VerilogParser::GeneralNameArray</a></div><div class="ttdoc">bison does not support vector very well, so here create a dummy class for VerilogParser::GeneralName ...</div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:184</div></div>
<div class="ttc" id="classVerilogParser_1_1GeneralNameArray_html_a26609645e08ad5d0d1eb01b176767c67"><div class="ttname"><a href="classVerilogParser_1_1GeneralNameArray.html#a26609645e08ad5d0d1eb01b176767c67">VerilogParser::GeneralNameArray::GeneralNameArray</a></div><div class="ttdeci">GeneralNameArray(const allocator_type &amp;alloc=allocator_type())</div><div class="ttdoc">constructor </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:196</div></div>
<div class="ttc" id="namespaceVerilogParser_html"><div class="ttname"><a href="namespaceVerilogParser.html">VerilogParser</a></div><div class="ttdoc">namespace for VerilogParser </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:20</div></div>
<div class="ttc" id="structVerilogParser_1_1NetPin_html_a426e86c183a1549736ee42354e19bb04"><div class="ttname"><a href="structVerilogParser_1_1NetPin.html#a426e86c183a1549736ee42354e19bb04">VerilogParser::NetPin::pin</a></div><div class="ttdeci">std::string pin</div><div class="ttdoc">pin name </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:70</div></div>
<div class="ttc" id="structVerilogParser_1_1NetPin_html_a109ad9ccf7c7d1ff6c53105cde277a66"><div class="ttname"><a href="structVerilogParser_1_1NetPin.html#a109ad9ccf7c7d1ff6c53105cde277a66">VerilogParser::NetPin::range</a></div><div class="ttdeci">Range range</div><div class="ttdoc">range of net </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:71</div></div>
<div class="ttc" id="unionVerilogParser_1_1NetPin_1_1Extension_html"><div class="ttname"><a href="unionVerilogParser_1_1NetPin_1_1Extension.html">VerilogParser::NetPin::Extension</a></div><div class="ttdoc">Extension to handle a net with constant values or a regular net. </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:74</div></div>
<div class="ttc" id="structVerilogParser_1_1NetPin_html_a65971da379210b4a79528a073663e2ca"><div class="ttname"><a href="structVerilogParser_1_1NetPin.html#a65971da379210b4a79528a073663e2ca">VerilogParser::NetPin::operator=</a></div><div class="ttdeci">NetPin &amp; operator=(NetPin const &amp;rhs)</div><div class="ttdoc">assignment </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:121</div></div>
<div class="ttc" id="classVerilogParser_1_1GeneralNameArray_html_af7b6268a662e9039a7169ab5c3eb8d3f"><div class="ttname"><a href="classVerilogParser_1_1GeneralNameArray.html#af7b6268a662e9039a7169ab5c3eb8d3f">VerilogParser::GeneralNameArray::GeneralNameArray</a></div><div class="ttdeci">GeneralNameArray(size_type n, const value_type &amp;val, const allocator_type &amp;alloc=allocator_type())</div><div class="ttdoc">constructor </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:202</div></div>
<div class="ttc" id="structVerilogParser_1_1NetPin_html_a19e685ad34e6dc700c132fa841c44655"><div class="ttname"><a href="structVerilogParser_1_1NetPin.html#a19e685ad34e6dc700c132fa841c44655">VerilogParser::NetPin::NetPin</a></div><div class="ttdeci">NetPin(NetPin const &amp;rhs)</div><div class="ttdoc">copy constructor </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:115</div></div>
<div class="ttc" id="classVerilogParser_1_1StringArray_html_a76125ce32f8971d9c954e984ed3e7a55"><div class="ttname"><a href="classVerilogParser_1_1StringArray.html#a76125ce32f8971d9c954e984ed3e7a55">VerilogParser::StringArray::StringArray</a></div><div class="ttdeci">StringArray(size_type n, const value_type &amp;val, const allocator_type &amp;alloc=allocator_type())</div><div class="ttdoc">constructor </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:178</div></div>
<div class="ttc" id="structVerilogParser_1_1Range_html_a44af3cc8da2d7743823171a24cd070e1"><div class="ttname"><a href="structVerilogParser_1_1Range.html#a44af3cc8da2d7743823171a24cd070e1">VerilogParser::Range::high</a></div><div class="ttdeci">int high</div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:34</div></div>
<div class="ttc" id="structVerilogParser_1_1GeneralName_html"><div class="ttname"><a href="structVerilogParser_1_1GeneralName.html">VerilogParser::GeneralName</a></div><div class="ttdoc">name with a range </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:45</div></div>
<div class="ttc" id="namespaceVerilogParser_html_a98b5f8be4ea6190a3cfe6a36d979b16f"><div class="ttname"><a href="namespaceVerilogParser.html#a98b5f8be4ea6190a3cfe6a36d979b16f">VerilogParser::PinType</a></div><div class="ttdeci">PinType</div><div class="ttdoc">pin type </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:23</div></div>
<div class="ttc" id="structVerilogParser_1_1GeneralName_html_ac27d46f13210f6e4013d179050386e61"><div class="ttname"><a href="structVerilogParser_1_1GeneralName.html#ac27d46f13210f6e4013d179050386e61">VerilogParser::GeneralName::range</a></div><div class="ttdeci">Range range</div><div class="ttdoc">min infinity if not specified </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:48</div></div>
<div class="ttc" id="structVerilogParser_1_1NetPin_html"><div class="ttname"><a href="structVerilogParser_1_1NetPin.html">VerilogParser::NetPin</a></div><div class="ttdoc">Describe the connection of pins to nets. </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:67</div></div>
<div class="ttc" id="structVerilogParser_1_1GeneralName_html_a97603e7eb369993b4987b95c23659119"><div class="ttname"><a href="structVerilogParser_1_1GeneralName.html#a97603e7eb369993b4987b95c23659119">VerilogParser::GeneralName::name</a></div><div class="ttdeci">std::string name</div><div class="ttdoc">name string, empty if not specified </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:47</div></div>
<div class="ttc" id="structVerilogParser_1_1NetPin_html_a5021371956ae17d9625496581e73c97a"><div class="ttname"><a href="structVerilogParser_1_1NetPin.html#a5021371956ae17d9625496581e73c97a">VerilogParser::NetPin::net</a></div><div class="ttdeci">std::string net</div><div class="ttdoc">net name, reserved names VerilogParser::CONSTANT_NET, VerilogParser::GROUP_NETS </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:69</div></div>
<div class="ttc" id="structVerilogParser_1_1NetPin_html_a06f89e0427bf7048d247d4133cf321b0"><div class="ttname"><a href="structVerilogParser_1_1NetPin.html#a06f89e0427bf7048d247d4133cf321b0">VerilogParser::NetPin::extension</a></div><div class="ttdeci">union VerilogParser::NetPin::Extension extension</div><div class="ttdoc">extension to handle a net with constant values or a regular net </div></div>
<div class="ttc" id="structVerilogParser_1_1NetPin_html_a93ad11f44bb8aa59e38e12f653f81720"><div class="ttname"><a href="structVerilogParser_1_1NetPin.html#a93ad11f44bb8aa59e38e12f653f81720">VerilogParser::NetPin::NetPin</a></div><div class="ttdeci">NetPin(std::string &amp;n, std::string &amp;p, Range const &amp;r, int c)</div><div class="ttdoc">constructor </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:94</div></div>
<div class="ttc" id="structVerilogParser_1_1Range_html"><div class="ttname"><a href="structVerilogParser_1_1Range.html">VerilogParser::Range</a></div><div class="ttdoc">range with pair of low and high values </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:31</div></div>
<div class="ttc" id="classVerilogParser_1_1VerilogDataBase_html"><div class="ttname"><a href="classVerilogParser_1_1VerilogDataBase.html">VerilogParser::VerilogDataBase</a></div><div class="ttdoc">Base class for verilog database. Only pure virtual functions are defined. User needs to inheritate th...</div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:211</div></div>
<div class="ttc" id="structVerilogParser_1_1GeneralName_html_aa7e0df99c28b6df30ea1e04bb7eda522"><div class="ttname"><a href="structVerilogParser_1_1GeneralName.html#aa7e0df99c28b6df30ea1e04bb7eda522">VerilogParser::GeneralName::GeneralName</a></div><div class="ttdeci">GeneralName(std::string const &amp;n, int low, int high)</div><div class="ttdoc">constructor </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:57</div></div>
<div class="ttc" id="structVerilogParser_1_1Range_html_a0d9ed13a0904c51e66958804e7916fed"><div class="ttname"><a href="structVerilogParser_1_1Range.html#a0d9ed13a0904c51e66958804e7916fed">VerilogParser::Range::low</a></div><div class="ttdeci">int low</div><div class="ttdoc">low value, min infinity if not specified </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:33</div></div>
<div class="ttc" id="structVerilogParser_1_1NetPin_html_a6bb309bdeb8bd0296f7b511c2591ac4c"><div class="ttname"><a href="structVerilogParser_1_1NetPin.html#a6bb309bdeb8bd0296f7b511c2591ac4c">VerilogParser::NetPin::NetPin</a></div><div class="ttdeci">NetPin(std::string &amp;n, std::string &amp;p, std::vector&lt; GeneralName &gt; &amp;vNetName)</div><div class="ttdoc">constructor </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:105</div></div>
<div class="ttc" id="structVerilogParser_1_1NetPin_html_a9ad74ddefea7cf04cbbbaf319c9985b8"><div class="ttname"><a href="structVerilogParser_1_1NetPin.html#a9ad74ddefea7cf04cbbbaf319c9985b8">VerilogParser::NetPin::NetPin</a></div><div class="ttdeci">NetPin(std::string &amp;n, std::string &amp;p, Range const &amp;r=Range())</div><div class="ttdoc">constructor </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:83</div></div>
<div class="ttc" id="structVerilogParser_1_1Range_html_a113db46c458375fb7687f464f5eec916"><div class="ttname"><a href="structVerilogParser_1_1Range.html#a113db46c458375fb7687f464f5eec916">VerilogParser::Range::Range</a></div><div class="ttdeci">Range(int l, int h)</div><div class="ttdoc">constructor </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:40</div></div>
<div class="ttc" id="structVerilogParser_1_1Range_html_a3ca31f0fe872da9206deb9b5b5a0ba65"><div class="ttname"><a href="structVerilogParser_1_1Range.html#a3ca31f0fe872da9206deb9b5b5a0ba65">VerilogParser::Range::Range</a></div><div class="ttdeci">Range()</div><div class="ttdoc">constructor </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:36</div></div>
<div class="ttc" id="namespacelimbo_html_adbae349757a070ef1af46523c1708891"><div class="ttname"><a href="namespacelimbo.html#adbae349757a070ef1af46523c1708891">limbo::min</a></div><div class="ttdeci">std::iterator_traits&lt; Iterator &gt;::value_type min(Iterator first, Iterator last)</div><div class="ttdoc">get min of an array </div><div class="ttdef"><b>Definition:</b> Math.h:77</div></div>
<div class="ttc" id="structVerilogParser_1_1GeneralName_html_abc93b432a1875b0224e4335faee2e037"><div class="ttname"><a href="structVerilogParser_1_1GeneralName.html#abc93b432a1875b0224e4335faee2e037">VerilogParser::GeneralName::GeneralName</a></div><div class="ttdeci">GeneralName(std::string const &amp;n=&quot;&quot;)</div><div class="ttdoc">constructor </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:52</div></div>
<div class="ttc" id="unionVerilogParser_1_1NetPin_1_1Extension_html_a0eb8c5eb5a61dcc973720b564ff467b3"><div class="ttname"><a href="unionVerilogParser_1_1NetPin_1_1Extension.html#a0eb8c5eb5a61dcc973720b564ff467b3">VerilogParser::NetPin::Extension::constant</a></div><div class="ttdeci">int constant</div><div class="ttdoc">constant value if the net is a constant </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:75</div></div>
<div class="ttc" id="structVerilogParser_1_1NetPin_html_ab45d887c6eb2680c20df5be1e500efb0"><div class="ttname"><a href="structVerilogParser_1_1NetPin.html#ab45d887c6eb2680c20df5be1e500efb0">VerilogParser::NetPin::~NetPin</a></div><div class="ttdeci">~NetPin()</div><div class="ttdoc">destructor </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:128</div></div>
<div class="ttc" id="unionVerilogParser_1_1NetPin_1_1Extension_html_a0432d47f3a72965dfa8da27b60512e0f"><div class="ttname"><a href="unionVerilogParser_1_1NetPin_1_1Extension.html#a0432d47f3a72965dfa8da27b60512e0f">VerilogParser::NetPin::Extension::vNetName</a></div><div class="ttdeci">std::vector&lt; GeneralName &gt; * vNetName</div><div class="ttdoc">a group of net names if the net is a group of nets </div><div class="ttdef"><b>Definition:</b> VerilogDataBase.h:76</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
