Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr 13 13:44:21 2020
| Host         : DESKTOP-2U1OOMJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ProcessorToDisplay_timing_summary_routed.rpt -pb ProcessorToDisplay_timing_summary_routed.pb -rpx ProcessorToDisplay_timing_summary_routed.rpx -warn_on_violation
| Design       : ProcessorToDisplay
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: clkdiv_reg[10]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.400    -1028.682                    826                 1576        0.134        0.000                      0                 1576        3.750        0.000                       0                   755  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.400    -1028.682                    826                 1576        0.134        0.000                      0                 1576        3.750        0.000                       0                   755  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          826  Failing Endpoints,  Worst Slack       -5.400ns,  Total Violation    -1028.682ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.400ns  (required time - arrival time)
  Source:                 Proc/Control/PC/AddOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/RegFile/registers_reg_r2_0_7_0_5/RAMB/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.063ns  (logic 2.203ns (21.892%)  route 7.860ns (78.108%))
  Logic Levels:           13  (LUT3=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 9.940 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.718     5.321    Proc/Control/PC/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Proc/Control/PC/AddOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.419     5.740 r  Proc/Control/PC/AddOut_reg[7]/Q
                         net (fo=26, routed)          1.038     6.778    Proc/Control/PC/AddOut[7]
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.296     7.074 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44/O
                         net (fo=15, routed)          0.727     7.801    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     7.925 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_40/O
                         net (fo=3, routed)           0.967     8.892    Proc/Control/PC/AddOut_reg[2]_1
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.124     9.016 f  Proc/Control/PC/registers[0][3]_i_5/O
                         net (fo=4, routed)           0.186     9.202    Proc/Control/PC/registers[0][3]_i_5_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     9.326 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36/O
                         net (fo=4, routed)           0.329     9.656    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I3_O)        0.124     9.780 f  Proc/Control/PC/registers[0][7]_i_6/O
                         net (fo=4, routed)           0.454    10.233    Proc/Control/PC/registers[0][7]_i_6_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.124    10.357 f  Proc/Control/PC/registers[0][10]_i_9/O
                         net (fo=4, routed)           0.314    10.671    Proc/Control/PC/registers[0][10]_i_9_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.795 f  Proc/Control/PC/registers[0][10]_i_4/O
                         net (fo=4, routed)           0.429    11.224    Proc/Control/PC/registers[0][10]_i_4_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I3_O)        0.124    11.348 f  Proc/Control/PC/registers[0][12]_i_7/O
                         net (fo=4, routed)           0.322    11.670    Proc/Control/PC/registers[0][12]_i_7_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.794 f  Proc/Control/PC/registers[0][0]_i_5/O
                         net (fo=4, routed)           0.415    12.209    Proc/Control/PC/registers[0][0]_i_5_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.333 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_33/O
                         net (fo=3, routed)           0.176    12.509    Proc/Control/PC/registers_reg[0][14]
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.124    12.633 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_17/O
                         net (fo=32, routed)          1.427    14.060    Proc/Control/PC/registers_reg[0][5]
    SLICE_X8Y80          LUT5 (Prop_lut5_I0_O)        0.124    14.184 r  Proc/Control/PC/registers[0][2]_i_1/O
                         net (fo=3, routed)           0.591    14.775    Proc/Control/PC/registers_reg_r1_0_7_12_15_i_11_0[0]
    SLICE_X11Y82         LUT3 (Prop_lut3_I2_O)        0.124    14.899 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_6/O
                         net (fo=2, routed)           0.485    15.384    Proc/RegFile/registers_reg_r2_0_7_0_5/DIB0
    SLICE_X10Y81         RAMD32                                       r  Proc/RegFile/registers_reg_r2_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.517     9.940    Proc/RegFile/registers_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y81         RAMD32                                       r  Proc/RegFile/registers_reg_r2_0_7_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.199    
                         clock uncertainty           -0.035    10.163    
    SLICE_X10Y81         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.180     9.983    Proc/RegFile/registers_reg_r2_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          9.983    
                         arrival time                         -15.384    
  -------------------------------------------------------------------
                         slack                                 -5.400    

Slack (VIOLATED) :        -5.360ns  (required time - arrival time)
  Source:                 Proc/Control/PC/AddOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/RegFile/registers_reg_r2_0_7_6_11/RAMC_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.957ns  (logic 2.327ns (23.370%)  route 7.630ns (76.630%))
  Logic Levels:           14  (LUT5=3 LUT6=11)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 9.939 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.718     5.321    Proc/Control/PC/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Proc/Control/PC/AddOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.419     5.740 r  Proc/Control/PC/AddOut_reg[7]/Q
                         net (fo=26, routed)          1.038     6.778    Proc/Control/PC/AddOut[7]
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.296     7.074 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44/O
                         net (fo=15, routed)          0.727     7.801    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     7.925 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_40/O
                         net (fo=3, routed)           0.967     8.892    Proc/Control/PC/AddOut_reg[2]_1
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.124     9.016 f  Proc/Control/PC/registers[0][3]_i_5/O
                         net (fo=4, routed)           0.186     9.202    Proc/Control/PC/registers[0][3]_i_5_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     9.326 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36/O
                         net (fo=4, routed)           0.329     9.656    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I3_O)        0.124     9.780 f  Proc/Control/PC/registers[0][7]_i_6/O
                         net (fo=4, routed)           0.454    10.233    Proc/Control/PC/registers[0][7]_i_6_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.124    10.357 f  Proc/Control/PC/registers[0][10]_i_9/O
                         net (fo=4, routed)           0.314    10.671    Proc/Control/PC/registers[0][10]_i_9_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.795 f  Proc/Control/PC/registers[0][10]_i_4/O
                         net (fo=4, routed)           0.429    11.224    Proc/Control/PC/registers[0][10]_i_4_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I3_O)        0.124    11.348 f  Proc/Control/PC/registers[0][12]_i_7/O
                         net (fo=4, routed)           0.322    11.670    Proc/Control/PC/registers[0][12]_i_7_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.794 f  Proc/Control/PC/registers[0][0]_i_5/O
                         net (fo=4, routed)           0.415    12.209    Proc/Control/PC/registers[0][0]_i_5_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.333 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_33/O
                         net (fo=3, routed)           0.176    12.509    Proc/Control/PC/registers_reg[0][14]
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.124    12.633 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_17/O
                         net (fo=32, routed)          0.698    13.331    Proc/Control/PC/registers_reg[0][5]
    SLICE_X9Y82          LUT5 (Prop_lut5_I3_O)        0.124    13.455 f  Proc/Control/PC/registers[0][9]_i_3/O
                         net (fo=5, routed)           0.601    14.055    Proc/Control/PC/registers[0][9]_i_3_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.179 r  Proc/Control/PC/registers_reg_r1_0_7_6_11_i_8/O
                         net (fo=6, routed)           0.352    14.532    Proc/Control/PC/registers_reg_r1_0_7_6_11_i_8_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I3_O)        0.124    14.656 r  Proc/Control/PC/registers_reg_r1_0_7_6_11_i_5/O
                         net (fo=2, routed)           0.622    15.278    Proc/RegFile/registers_reg_r2_0_7_6_11/DIC1
    SLICE_X8Y82          RAMD32                                       r  Proc/RegFile/registers_reg_r2_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.516     9.939    Proc/RegFile/registers_reg_r2_0_7_6_11/WCLK
    SLICE_X8Y82          RAMD32                                       r  Proc/RegFile/registers_reg_r2_0_7_6_11/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.198    
                         clock uncertainty           -0.035    10.162    
    SLICE_X8Y82          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.244     9.918    Proc/RegFile/registers_reg_r2_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                         -15.278    
  -------------------------------------------------------------------
                         slack                                 -5.360    

Slack (VIOLATED) :        -5.320ns  (required time - arrival time)
  Source:                 Proc/Control/PC/AddOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/RegFile/registers_reg_r1_0_7_6_11/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.004ns  (logic 2.327ns (23.261%)  route 7.677ns (76.739%))
  Logic Levels:           14  (LUT3=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 9.937 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.718     5.321    Proc/Control/PC/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Proc/Control/PC/AddOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.419     5.740 r  Proc/Control/PC/AddOut_reg[7]/Q
                         net (fo=26, routed)          1.038     6.778    Proc/Control/PC/AddOut[7]
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.296     7.074 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44/O
                         net (fo=15, routed)          0.727     7.801    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     7.925 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_40/O
                         net (fo=3, routed)           0.967     8.892    Proc/Control/PC/AddOut_reg[2]_1
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.124     9.016 f  Proc/Control/PC/registers[0][3]_i_5/O
                         net (fo=4, routed)           0.186     9.202    Proc/Control/PC/registers[0][3]_i_5_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     9.326 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36/O
                         net (fo=4, routed)           0.329     9.656    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I3_O)        0.124     9.780 f  Proc/Control/PC/registers[0][7]_i_6/O
                         net (fo=4, routed)           0.454    10.233    Proc/Control/PC/registers[0][7]_i_6_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.124    10.357 f  Proc/Control/PC/registers[0][10]_i_9/O
                         net (fo=4, routed)           0.314    10.671    Proc/Control/PC/registers[0][10]_i_9_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.795 f  Proc/Control/PC/registers[0][10]_i_4/O
                         net (fo=4, routed)           0.429    11.224    Proc/Control/PC/registers[0][10]_i_4_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I3_O)        0.124    11.348 f  Proc/Control/PC/registers[0][12]_i_7/O
                         net (fo=4, routed)           0.322    11.670    Proc/Control/PC/registers[0][12]_i_7_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.794 f  Proc/Control/PC/registers[0][0]_i_5/O
                         net (fo=4, routed)           0.415    12.209    Proc/Control/PC/registers[0][0]_i_5_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.333 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_33/O
                         net (fo=3, routed)           0.176    12.509    Proc/Control/PC/registers_reg[0][14]
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.124    12.633 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_17/O
                         net (fo=32, routed)          0.643    13.276    Proc/Control/PC/registers_reg[0][5]
    SLICE_X8Y83          LUT5 (Prop_lut5_I3_O)        0.124    13.400 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_19/O
                         net (fo=10, routed)          0.877    14.277    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_19_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.124    14.401 r  Proc/Control/PC/registers[0][6]_i_1/O
                         net (fo=3, routed)           0.316    14.717    Proc/Control/PC/registers_reg_r1_0_7_12_15_i_11_0[4]
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.124    14.841 r  Proc/Control/PC/registers_reg_r1_0_7_6_11_i_2/O
                         net (fo=2, routed)           0.484    15.325    Proc/RegFile/registers_reg_r1_0_7_6_11/DIA0
    SLICE_X8Y81          RAMD32                                       r  Proc/RegFile/registers_reg_r1_0_7_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.514     9.937    Proc/RegFile/registers_reg_r1_0_7_6_11/WCLK
    SLICE_X8Y81          RAMD32                                       r  Proc/RegFile/registers_reg_r1_0_7_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.196    
                         clock uncertainty           -0.035    10.160    
    SLICE_X8Y81          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.156    10.004    Proc/RegFile/registers_reg_r1_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         10.004    
                         arrival time                         -15.325    
  -------------------------------------------------------------------
                         slack                                 -5.320    

Slack (VIOLATED) :        -5.318ns  (required time - arrival time)
  Source:                 Proc/Control/PC/AddOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/RegFile/registers_reg_r2_0_7_6_11/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.004ns  (logic 2.327ns (23.261%)  route 7.677ns (76.739%))
  Logic Levels:           14  (LUT3=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 9.939 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.718     5.321    Proc/Control/PC/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Proc/Control/PC/AddOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.419     5.740 r  Proc/Control/PC/AddOut_reg[7]/Q
                         net (fo=26, routed)          1.038     6.778    Proc/Control/PC/AddOut[7]
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.296     7.074 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44/O
                         net (fo=15, routed)          0.727     7.801    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     7.925 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_40/O
                         net (fo=3, routed)           0.967     8.892    Proc/Control/PC/AddOut_reg[2]_1
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.124     9.016 f  Proc/Control/PC/registers[0][3]_i_5/O
                         net (fo=4, routed)           0.186     9.202    Proc/Control/PC/registers[0][3]_i_5_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     9.326 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36/O
                         net (fo=4, routed)           0.329     9.656    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I3_O)        0.124     9.780 f  Proc/Control/PC/registers[0][7]_i_6/O
                         net (fo=4, routed)           0.454    10.233    Proc/Control/PC/registers[0][7]_i_6_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.124    10.357 f  Proc/Control/PC/registers[0][10]_i_9/O
                         net (fo=4, routed)           0.314    10.671    Proc/Control/PC/registers[0][10]_i_9_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.795 f  Proc/Control/PC/registers[0][10]_i_4/O
                         net (fo=4, routed)           0.429    11.224    Proc/Control/PC/registers[0][10]_i_4_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I3_O)        0.124    11.348 f  Proc/Control/PC/registers[0][12]_i_7/O
                         net (fo=4, routed)           0.322    11.670    Proc/Control/PC/registers[0][12]_i_7_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.794 f  Proc/Control/PC/registers[0][0]_i_5/O
                         net (fo=4, routed)           0.415    12.209    Proc/Control/PC/registers[0][0]_i_5_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.333 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_33/O
                         net (fo=3, routed)           0.176    12.509    Proc/Control/PC/registers_reg[0][14]
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.124    12.633 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_17/O
                         net (fo=32, routed)          0.643    13.276    Proc/Control/PC/registers_reg[0][5]
    SLICE_X8Y83          LUT5 (Prop_lut5_I3_O)        0.124    13.400 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_19/O
                         net (fo=10, routed)          0.877    14.277    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_19_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.124    14.401 r  Proc/Control/PC/registers[0][6]_i_1/O
                         net (fo=3, routed)           0.316    14.717    Proc/Control/PC/registers_reg_r1_0_7_12_15_i_11_0[4]
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.124    14.841 r  Proc/Control/PC/registers_reg_r1_0_7_6_11_i_2/O
                         net (fo=2, routed)           0.484    15.325    Proc/RegFile/registers_reg_r2_0_7_6_11/DIA0
    SLICE_X8Y82          RAMD32                                       r  Proc/RegFile/registers_reg_r2_0_7_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.516     9.939    Proc/RegFile/registers_reg_r2_0_7_6_11/WCLK
    SLICE_X8Y82          RAMD32                                       r  Proc/RegFile/registers_reg_r2_0_7_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.198    
                         clock uncertainty           -0.035    10.162    
    SLICE_X8Y82          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.156    10.006    Proc/RegFile/registers_reg_r2_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         10.006    
                         arrival time                         -15.325    
  -------------------------------------------------------------------
                         slack                                 -5.318    

Slack (VIOLATED) :        -5.304ns  (required time - arrival time)
  Source:                 Proc/Control/PC/AddOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/RegFile/registers_reg_r1_0_7_0_5/RAMC_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.905ns  (logic 2.327ns (23.494%)  route 7.578ns (76.506%))
  Logic Levels:           14  (LUT3=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 9.942 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.718     5.321    Proc/Control/PC/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Proc/Control/PC/AddOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.419     5.740 r  Proc/Control/PC/AddOut_reg[7]/Q
                         net (fo=26, routed)          1.038     6.778    Proc/Control/PC/AddOut[7]
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.296     7.074 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44/O
                         net (fo=15, routed)          0.727     7.801    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     7.925 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_40/O
                         net (fo=3, routed)           0.967     8.892    Proc/Control/PC/AddOut_reg[2]_1
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.124     9.016 f  Proc/Control/PC/registers[0][3]_i_5/O
                         net (fo=4, routed)           0.186     9.202    Proc/Control/PC/registers[0][3]_i_5_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     9.326 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36/O
                         net (fo=4, routed)           0.329     9.656    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I3_O)        0.124     9.780 f  Proc/Control/PC/registers[0][7]_i_6/O
                         net (fo=4, routed)           0.454    10.233    Proc/Control/PC/registers[0][7]_i_6_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.124    10.357 f  Proc/Control/PC/registers[0][10]_i_9/O
                         net (fo=4, routed)           0.314    10.671    Proc/Control/PC/registers[0][10]_i_9_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.795 f  Proc/Control/PC/registers[0][10]_i_4/O
                         net (fo=4, routed)           0.429    11.224    Proc/Control/PC/registers[0][10]_i_4_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I3_O)        0.124    11.348 f  Proc/Control/PC/registers[0][12]_i_7/O
                         net (fo=4, routed)           0.322    11.670    Proc/Control/PC/registers[0][12]_i_7_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.794 f  Proc/Control/PC/registers[0][0]_i_5/O
                         net (fo=4, routed)           0.415    12.209    Proc/Control/PC/registers[0][0]_i_5_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.333 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_33/O
                         net (fo=3, routed)           0.176    12.509    Proc/Control/PC/registers_reg[0][14]
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.124    12.633 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_17/O
                         net (fo=32, routed)          0.643    13.276    Proc/Control/PC/registers_reg[0][5]
    SLICE_X8Y83          LUT5 (Prop_lut5_I3_O)        0.124    13.400 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_19/O
                         net (fo=10, routed)          0.628    14.029    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_19_n_0
    SLICE_X9Y82          LUT5 (Prop_lut5_I3_O)        0.124    14.153 r  Proc/Control/PC/registers[0][5]_i_1/O
                         net (fo=3, routed)           0.320    14.473    Proc/Control/PC/registers_reg_r1_0_7_12_15_i_11_0[3]
    SLICE_X11Y82         LUT3 (Prop_lut3_I2_O)        0.124    14.597 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_7/O
                         net (fo=2, routed)           0.629    15.225    Proc/RegFile/registers_reg_r1_0_7_0_5/DIC1
    SLICE_X10Y82         RAMD32                                       r  Proc/RegFile/registers_reg_r1_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.519     9.942    Proc/RegFile/registers_reg_r1_0_7_0_5/WCLK
    SLICE_X10Y82         RAMD32                                       r  Proc/RegFile/registers_reg_r1_0_7_0_5/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.201    
                         clock uncertainty           -0.035    10.165    
    SLICE_X10Y82         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.244     9.921    Proc/RegFile/registers_reg_r1_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                         -15.225    
  -------------------------------------------------------------------
                         slack                                 -5.304    

Slack (VIOLATED) :        -5.303ns  (required time - arrival time)
  Source:                 Proc/Control/PC/AddOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/RegFile/registers_reg_r2_0_7_12_15/RAMB/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.968ns  (logic 2.327ns (23.344%)  route 7.641ns (76.656%))
  Logic Levels:           14  (LUT5=2 LUT6=12)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 9.943 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.718     5.321    Proc/Control/PC/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Proc/Control/PC/AddOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.419     5.740 r  Proc/Control/PC/AddOut_reg[7]/Q
                         net (fo=26, routed)          1.038     6.778    Proc/Control/PC/AddOut[7]
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.296     7.074 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44/O
                         net (fo=15, routed)          0.727     7.801    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     7.925 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_40/O
                         net (fo=3, routed)           0.967     8.892    Proc/Control/PC/AddOut_reg[2]_1
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.124     9.016 f  Proc/Control/PC/registers[0][3]_i_5/O
                         net (fo=4, routed)           0.186     9.202    Proc/Control/PC/registers[0][3]_i_5_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     9.326 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36/O
                         net (fo=4, routed)           0.329     9.656    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I3_O)        0.124     9.780 f  Proc/Control/PC/registers[0][7]_i_6/O
                         net (fo=4, routed)           0.454    10.233    Proc/Control/PC/registers[0][7]_i_6_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.124    10.357 f  Proc/Control/PC/registers[0][10]_i_9/O
                         net (fo=4, routed)           0.314    10.671    Proc/Control/PC/registers[0][10]_i_9_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.795 f  Proc/Control/PC/registers[0][10]_i_4/O
                         net (fo=4, routed)           0.429    11.224    Proc/Control/PC/registers[0][10]_i_4_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I3_O)        0.124    11.348 f  Proc/Control/PC/registers[0][12]_i_7/O
                         net (fo=4, routed)           0.322    11.670    Proc/Control/PC/registers[0][12]_i_7_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.794 f  Proc/Control/PC/registers[0][0]_i_5/O
                         net (fo=4, routed)           0.415    12.209    Proc/Control/PC/registers[0][0]_i_5_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.333 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_33/O
                         net (fo=3, routed)           0.176    12.509    Proc/Control/PC/registers_reg[0][14]
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.124    12.633 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_17/O
                         net (fo=32, routed)          0.404    13.037    Proc/Control/PC/registers_reg[0][5]
    SLICE_X11Y84         LUT6 (Prop_lut6_I5_O)        0.124    13.161 r  Proc/Control/PC/registers_reg_r1_0_7_6_11_i_13/O
                         net (fo=3, routed)           1.064    14.226    Proc/Control/PC/registers_reg_r1_0_7_6_11_i_13_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.350 r  Proc/Control/PC/registers_reg_r1_0_7_12_15_i_10/O
                         net (fo=4, routed)           0.474    14.823    Proc/Control/PC/registers_reg_r1_0_7_12_15_i_10_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.947 r  Proc/Control/PC/registers_reg_r1_0_7_12_15_i_4/O
                         net (fo=2, routed)           0.342    15.289    Proc/RegFile/registers_reg_r2_0_7_12_15/DIB0
    SLICE_X10Y83         RAMD32                                       r  Proc/RegFile/registers_reg_r2_0_7_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.520     9.943    Proc/RegFile/registers_reg_r2_0_7_12_15/WCLK
    SLICE_X10Y83         RAMD32                                       r  Proc/RegFile/registers_reg_r2_0_7_12_15/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.202    
                         clock uncertainty           -0.035    10.166    
    SLICE_X10Y83         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.180     9.986    Proc/RegFile/registers_reg_r2_0_7_12_15/RAMB
  -------------------------------------------------------------------
                         required time                          9.986    
                         arrival time                         -15.289    
  -------------------------------------------------------------------
                         slack                                 -5.303    

Slack (VIOLATED) :        -5.257ns  (required time - arrival time)
  Source:                 Proc/Control/PC/AddOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/RegFile/registers_reg_r1_0_7_0_5/RAMB/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.922ns  (logic 2.203ns (22.203%)  route 7.719ns (77.797%))
  Logic Levels:           13  (LUT3=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 9.942 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.718     5.321    Proc/Control/PC/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Proc/Control/PC/AddOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.419     5.740 r  Proc/Control/PC/AddOut_reg[7]/Q
                         net (fo=26, routed)          1.038     6.778    Proc/Control/PC/AddOut[7]
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.296     7.074 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44/O
                         net (fo=15, routed)          0.727     7.801    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     7.925 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_40/O
                         net (fo=3, routed)           0.967     8.892    Proc/Control/PC/AddOut_reg[2]_1
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.124     9.016 f  Proc/Control/PC/registers[0][3]_i_5/O
                         net (fo=4, routed)           0.186     9.202    Proc/Control/PC/registers[0][3]_i_5_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     9.326 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36/O
                         net (fo=4, routed)           0.329     9.656    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I3_O)        0.124     9.780 f  Proc/Control/PC/registers[0][7]_i_6/O
                         net (fo=4, routed)           0.454    10.233    Proc/Control/PC/registers[0][7]_i_6_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.124    10.357 f  Proc/Control/PC/registers[0][10]_i_9/O
                         net (fo=4, routed)           0.314    10.671    Proc/Control/PC/registers[0][10]_i_9_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.795 f  Proc/Control/PC/registers[0][10]_i_4/O
                         net (fo=4, routed)           0.429    11.224    Proc/Control/PC/registers[0][10]_i_4_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I3_O)        0.124    11.348 f  Proc/Control/PC/registers[0][12]_i_7/O
                         net (fo=4, routed)           0.322    11.670    Proc/Control/PC/registers[0][12]_i_7_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.794 f  Proc/Control/PC/registers[0][0]_i_5/O
                         net (fo=4, routed)           0.415    12.209    Proc/Control/PC/registers[0][0]_i_5_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.333 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_33/O
                         net (fo=3, routed)           0.176    12.509    Proc/Control/PC/registers_reg[0][14]
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.124    12.633 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_17/O
                         net (fo=32, routed)          1.427    14.060    Proc/Control/PC/registers_reg[0][5]
    SLICE_X8Y80          LUT5 (Prop_lut5_I0_O)        0.124    14.184 r  Proc/Control/PC/registers[0][2]_i_1/O
                         net (fo=3, routed)           0.591    14.775    Proc/Control/PC/registers_reg_r1_0_7_12_15_i_11_0[0]
    SLICE_X11Y82         LUT3 (Prop_lut3_I2_O)        0.124    14.899 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_6/O
                         net (fo=2, routed)           0.344    15.243    Proc/RegFile/registers_reg_r1_0_7_0_5/DIB0
    SLICE_X10Y82         RAMD32                                       r  Proc/RegFile/registers_reg_r1_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.519     9.942    Proc/RegFile/registers_reg_r1_0_7_0_5/WCLK
    SLICE_X10Y82         RAMD32                                       r  Proc/RegFile/registers_reg_r1_0_7_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.201    
                         clock uncertainty           -0.035    10.165    
    SLICE_X10Y82         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.180     9.985    Proc/RegFile/registers_reg_r1_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          9.985    
                         arrival time                         -15.243    
  -------------------------------------------------------------------
                         slack                                 -5.257    

Slack (VIOLATED) :        -5.237ns  (required time - arrival time)
  Source:                 Proc/Control/PC/AddOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/RegFile/registers_reg_r2_0_7_12_15/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.927ns  (logic 2.327ns (23.441%)  route 7.600ns (76.559%))
  Logic Levels:           14  (LUT5=4 LUT6=10)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 9.943 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.718     5.321    Proc/Control/PC/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Proc/Control/PC/AddOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.419     5.740 r  Proc/Control/PC/AddOut_reg[7]/Q
                         net (fo=26, routed)          1.038     6.778    Proc/Control/PC/AddOut[7]
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.296     7.074 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44/O
                         net (fo=15, routed)          0.727     7.801    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     7.925 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_40/O
                         net (fo=3, routed)           0.967     8.892    Proc/Control/PC/AddOut_reg[2]_1
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.124     9.016 f  Proc/Control/PC/registers[0][3]_i_5/O
                         net (fo=4, routed)           0.186     9.202    Proc/Control/PC/registers[0][3]_i_5_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     9.326 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36/O
                         net (fo=4, routed)           0.329     9.656    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I3_O)        0.124     9.780 f  Proc/Control/PC/registers[0][7]_i_6/O
                         net (fo=4, routed)           0.454    10.233    Proc/Control/PC/registers[0][7]_i_6_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.124    10.357 f  Proc/Control/PC/registers[0][10]_i_9/O
                         net (fo=4, routed)           0.314    10.671    Proc/Control/PC/registers[0][10]_i_9_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.795 f  Proc/Control/PC/registers[0][10]_i_4/O
                         net (fo=4, routed)           0.429    11.224    Proc/Control/PC/registers[0][10]_i_4_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I3_O)        0.124    11.348 f  Proc/Control/PC/registers[0][12]_i_7/O
                         net (fo=4, routed)           0.322    11.670    Proc/Control/PC/registers[0][12]_i_7_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.794 f  Proc/Control/PC/registers[0][0]_i_5/O
                         net (fo=4, routed)           0.415    12.209    Proc/Control/PC/registers[0][0]_i_5_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.333 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_33/O
                         net (fo=3, routed)           0.176    12.509    Proc/Control/PC/registers_reg[0][14]
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.124    12.633 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_17/O
                         net (fo=32, routed)          0.698    13.331    Proc/Control/PC/registers_reg[0][5]
    SLICE_X9Y82          LUT5 (Prop_lut5_I3_O)        0.124    13.455 f  Proc/Control/PC/registers[0][9]_i_3/O
                         net (fo=5, routed)           0.723    14.177    Proc/Control/PC/registers[0][9]_i_3_n_0
    SLICE_X11Y83         LUT5 (Prop_lut5_I3_O)        0.124    14.301 r  Proc/Control/PC/registers_reg_r1_0_7_12_15_i_6/O
                         net (fo=8, routed)           0.200    14.501    Proc/Control/PC/registers_reg_r1_0_7_12_15_i_6_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124    14.625 r  Proc/Control/PC/registers_reg_r1_0_7_12_15_i_2/O
                         net (fo=2, routed)           0.623    15.248    Proc/RegFile/registers_reg_r2_0_7_12_15/DIA0
    SLICE_X10Y83         RAMD32                                       r  Proc/RegFile/registers_reg_r2_0_7_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.520     9.943    Proc/RegFile/registers_reg_r2_0_7_12_15/WCLK
    SLICE_X10Y83         RAMD32                                       r  Proc/RegFile/registers_reg_r2_0_7_12_15/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.202    
                         clock uncertainty           -0.035    10.166    
    SLICE_X10Y83         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.156    10.010    Proc/RegFile/registers_reg_r2_0_7_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                         -15.248    
  -------------------------------------------------------------------
                         slack                                 -5.237    

Slack (VIOLATED) :        -5.202ns  (required time - arrival time)
  Source:                 Proc/Control/PC/AddOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/RegFile/registers_reg_r1_0_7_12_15/RAMB_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.825ns  (logic 2.327ns (23.684%)  route 7.498ns (76.316%))
  Logic Levels:           14  (LUT5=2 LUT6=12)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.718     5.321    Proc/Control/PC/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Proc/Control/PC/AddOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.419     5.740 r  Proc/Control/PC/AddOut_reg[7]/Q
                         net (fo=26, routed)          1.038     6.778    Proc/Control/PC/AddOut[7]
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.296     7.074 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44/O
                         net (fo=15, routed)          0.727     7.801    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     7.925 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_40/O
                         net (fo=3, routed)           0.967     8.892    Proc/Control/PC/AddOut_reg[2]_1
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.124     9.016 f  Proc/Control/PC/registers[0][3]_i_5/O
                         net (fo=4, routed)           0.186     9.202    Proc/Control/PC/registers[0][3]_i_5_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     9.326 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36/O
                         net (fo=4, routed)           0.329     9.656    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I3_O)        0.124     9.780 f  Proc/Control/PC/registers[0][7]_i_6/O
                         net (fo=4, routed)           0.454    10.233    Proc/Control/PC/registers[0][7]_i_6_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.124    10.357 f  Proc/Control/PC/registers[0][10]_i_9/O
                         net (fo=4, routed)           0.314    10.671    Proc/Control/PC/registers[0][10]_i_9_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.795 f  Proc/Control/PC/registers[0][10]_i_4/O
                         net (fo=4, routed)           0.429    11.224    Proc/Control/PC/registers[0][10]_i_4_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I3_O)        0.124    11.348 f  Proc/Control/PC/registers[0][12]_i_7/O
                         net (fo=4, routed)           0.322    11.670    Proc/Control/PC/registers[0][12]_i_7_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.794 f  Proc/Control/PC/registers[0][0]_i_5/O
                         net (fo=4, routed)           0.415    12.209    Proc/Control/PC/registers[0][0]_i_5_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.333 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_33/O
                         net (fo=3, routed)           0.176    12.509    Proc/Control/PC/registers_reg[0][14]
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.124    12.633 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_17/O
                         net (fo=32, routed)          0.404    13.037    Proc/Control/PC/registers_reg[0][5]
    SLICE_X11Y84         LUT6 (Prop_lut6_I5_O)        0.124    13.161 r  Proc/Control/PC/registers_reg_r1_0_7_6_11_i_13/O
                         net (fo=3, routed)           1.064    14.226    Proc/Control/PC/registers_reg_r1_0_7_6_11_i_13_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124    14.350 r  Proc/Control/PC/registers_reg_r1_0_7_12_15_i_10/O
                         net (fo=4, routed)           0.185    14.535    Proc/Control/PC/registers_reg_r1_0_7_12_15_i_10_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I4_O)        0.124    14.659 r  Proc/Control/PC/registers_reg_r1_0_7_12_15_i_3/O
                         net (fo=2, routed)           0.488    15.146    Proc/RegFile/registers_reg_r1_0_7_12_15/DIB1
    SLICE_X10Y84         RAMD32                                       r  Proc/RegFile/registers_reg_r1_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.521     9.944    Proc/RegFile/registers_reg_r1_0_7_12_15/WCLK
    SLICE_X10Y84         RAMD32                                       r  Proc/RegFile/registers_reg_r1_0_7_12_15/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.203    
                         clock uncertainty           -0.035    10.167    
    SLICE_X10Y84         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.223     9.944    Proc/RegFile/registers_reg_r1_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                         -15.146    
  -------------------------------------------------------------------
                         slack                                 -5.202    

Slack (VIOLATED) :        -5.197ns  (required time - arrival time)
  Source:                 Proc/Control/PC/AddOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/RegFile/registers_reg_r1_0_7_12_15/RAMA_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.791ns  (logic 2.327ns (23.768%)  route 7.464ns (76.232%))
  Logic Levels:           14  (LUT5=4 LUT6=10)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.718     5.321    Proc/Control/PC/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Proc/Control/PC/AddOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.419     5.740 r  Proc/Control/PC/AddOut_reg[7]/Q
                         net (fo=26, routed)          1.038     6.778    Proc/Control/PC/AddOut[7]
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.296     7.074 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44/O
                         net (fo=15, routed)          0.727     7.801    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_44_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     7.925 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_40/O
                         net (fo=3, routed)           0.967     8.892    Proc/Control/PC/AddOut_reg[2]_1
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.124     9.016 f  Proc/Control/PC/registers[0][3]_i_5/O
                         net (fo=4, routed)           0.186     9.202    Proc/Control/PC/registers[0][3]_i_5_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     9.326 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36/O
                         net (fo=4, routed)           0.329     9.656    Proc/Control/PC/registers_reg_r1_0_7_0_5_i_36_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I3_O)        0.124     9.780 f  Proc/Control/PC/registers[0][7]_i_6/O
                         net (fo=4, routed)           0.454    10.233    Proc/Control/PC/registers[0][7]_i_6_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.124    10.357 f  Proc/Control/PC/registers[0][10]_i_9/O
                         net (fo=4, routed)           0.314    10.671    Proc/Control/PC/registers[0][10]_i_9_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.795 f  Proc/Control/PC/registers[0][10]_i_4/O
                         net (fo=4, routed)           0.429    11.224    Proc/Control/PC/registers[0][10]_i_4_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I3_O)        0.124    11.348 f  Proc/Control/PC/registers[0][12]_i_7/O
                         net (fo=4, routed)           0.322    11.670    Proc/Control/PC/registers[0][12]_i_7_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.794 f  Proc/Control/PC/registers[0][0]_i_5/O
                         net (fo=4, routed)           0.415    12.209    Proc/Control/PC/registers[0][0]_i_5_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.333 f  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_33/O
                         net (fo=3, routed)           0.176    12.509    Proc/Control/PC/registers_reg[0][14]
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.124    12.633 r  Proc/Control/PC/registers_reg_r1_0_7_0_5_i_17/O
                         net (fo=32, routed)          0.698    13.331    Proc/Control/PC/registers_reg[0][5]
    SLICE_X9Y82          LUT5 (Prop_lut5_I3_O)        0.124    13.455 f  Proc/Control/PC/registers[0][9]_i_3/O
                         net (fo=5, routed)           0.723    14.177    Proc/Control/PC/registers[0][9]_i_3_n_0
    SLICE_X11Y83         LUT5 (Prop_lut5_I3_O)        0.124    14.301 r  Proc/Control/PC/registers_reg_r1_0_7_12_15_i_6/O
                         net (fo=8, routed)           0.203    14.504    Proc/Control/PC/registers_reg_r1_0_7_12_15_i_6_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I3_O)        0.124    14.628 r  Proc/Control/PC/registers_reg_r1_0_7_12_15_i_1/O
                         net (fo=2, routed)           0.483    15.111    Proc/RegFile/registers_reg_r1_0_7_12_15/DIA1
    SLICE_X10Y84         RAMD32                                       r  Proc/RegFile/registers_reg_r1_0_7_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.521     9.944    Proc/RegFile/registers_reg_r1_0_7_12_15/WCLK
    SLICE_X10Y84         RAMD32                                       r  Proc/RegFile/registers_reg_r1_0_7_12_15/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.203    
                         clock uncertainty           -0.035    10.167    
    SLICE_X10Y84         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.253     9.914    Proc/RegFile/registers_reg_r1_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.914    
                         arrival time                         -15.111    
  -------------------------------------------------------------------
                         slack                                 -5.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Proc/Mem/DataOut_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/InstrMod/registers_reg[0][11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.216ns  (logic 0.146ns (67.510%)  route 0.070ns (32.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 7.006 - 5.000 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 6.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.571     6.490    Proc/Mem/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  Proc/Mem/DataOut_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.146     6.636 r  Proc/Mem/DataOut_reg[11]/Q
                         net (fo=2, routed)           0.070     6.707    Proc/InstrMod/registers_reg[0][15]_7[11]
    SLICE_X9Y86          FDRE                                         r  Proc/InstrMod/registers_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.841     7.006    Proc/InstrMod/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  Proc/InstrMod/registers_reg[0][11]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.490    
    SLICE_X9Y86          FDRE (Hold_fdre_C_D)         0.082     6.572    Proc/InstrMod/registers_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -6.572    
                         arrival time                           6.707    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Proc/Mem/DataOut_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/MemDataReg/registers_reg[0][9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.261ns  (logic 0.146ns (55.946%)  route 0.115ns (44.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 7.027 - 5.000 ) 
    Source Clock Delay      (SCD):    1.512ns = ( 6.512 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.593     6.512    Proc/Mem/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  Proc/Mem/DataOut_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.146     6.658 r  Proc/Mem/DataOut_reg[9]/Q
                         net (fo=2, routed)           0.115     6.773    Proc/MemDataReg/D[9]
    SLICE_X7Y78          FDRE                                         r  Proc/MemDataReg/registers_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.862     7.027    Proc/MemDataReg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  Proc/MemDataReg/registers_reg[0][9]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.526    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.082     6.608    Proc/MemDataReg/registers_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -6.608    
                         arrival time                           6.773    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Proc/Mem/memory_reg[32][10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/Mem/DataOut_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.277ns  (logic 0.191ns (69.033%)  route 0.086ns (30.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 7.028 - 5.000 ) 
    Source Clock Delay      (SCD):    1.513ns = ( 6.513 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.594     6.513    Proc/Mem/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  Proc/Mem/memory_reg[32][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.146     6.659 r  Proc/Mem/memory_reg[32][10]/Q
                         net (fo=1, routed)           0.086     6.745    Proc/PC/DataOut_reg[15][9]
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.045     6.790 r  Proc/PC/DataOut[10]_i_1/O
                         net (fo=1, routed)           0.000     6.790    Proc/Mem/D[9]
    SLICE_X5Y79          FDRE                                         r  Proc/Mem/DataOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.863     7.028    Proc/Mem/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  Proc/Mem/DataOut_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.526    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.098     6.624    Proc/Mem/DataOut_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.624    
                         arrival time                           6.790    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Proc/MemDataReg/registers_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/MemDataReg/DataOut_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.256ns  (logic 0.146ns (57.030%)  route 0.110ns (42.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 7.026 - 5.000 ) 
    Source Clock Delay      (SCD):    1.512ns = ( 6.512 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.593     6.512    Proc/MemDataReg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  Proc/MemDataReg/registers_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.146     6.658 r  Proc/MemDataReg/registers_reg[0][1]/Q
                         net (fo=1, routed)           0.110     6.768    Proc/MemDataReg/registers_reg_n_0_[0][1]
    SLICE_X7Y77          FDRE                                         r  Proc/MemDataReg/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.861     7.026    Proc/MemDataReg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  Proc/MemDataReg/DataOut_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.525    
    SLICE_X7Y77          FDRE (Hold_fdre_C_D)         0.077     6.602    Proc/MemDataReg/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.602    
                         arrival time                           6.768    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Proc/MemDataReg/registers_reg[0][10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/MemDataReg/DataOut_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.551%)  route 0.112ns (43.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 7.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 6.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.567     6.486    Proc/MemDataReg/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y80         FDRE                                         r  Proc/MemDataReg/registers_reg[0][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.146     6.632 r  Proc/MemDataReg/registers_reg[0][10]/Q
                         net (fo=1, routed)           0.112     6.745    Proc/MemDataReg/registers_reg_n_0_[0][10]
    SLICE_X12Y79         FDRE                                         r  Proc/MemDataReg/DataOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.835     7.000    Proc/MemDataReg/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y79         FDRE                                         r  Proc/MemDataReg/DataOut_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.499    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.079     6.578    Proc/MemDataReg/DataOut_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.578    
                         arrival time                           6.745    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Proc/MemDataReg/registers_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/MemDataReg/DataOut_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.256ns  (logic 0.146ns (57.030%)  route 0.110ns (42.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 7.026 - 5.000 ) 
    Source Clock Delay      (SCD):    1.512ns = ( 6.512 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.593     6.512    Proc/MemDataReg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  Proc/MemDataReg/registers_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.146     6.658 r  Proc/MemDataReg/registers_reg[0][2]/Q
                         net (fo=1, routed)           0.110     6.768    Proc/MemDataReg/registers_reg_n_0_[0][2]
    SLICE_X7Y77          FDRE                                         r  Proc/MemDataReg/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.861     7.026    Proc/MemDataReg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  Proc/MemDataReg/DataOut_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.525    
    SLICE_X7Y77          FDRE (Hold_fdre_C_D)         0.073     6.598    Proc/MemDataReg/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.598    
                         arrival time                           6.768    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Proc/MemDataReg/registers_reg[0][15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/MemDataReg/DataOut_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.256ns  (logic 0.146ns (57.030%)  route 0.110ns (42.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 7.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 6.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.567     6.486    Proc/MemDataReg/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y80         FDRE                                         r  Proc/MemDataReg/registers_reg[0][15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.146     6.632 r  Proc/MemDataReg/registers_reg[0][15]/Q
                         net (fo=1, routed)           0.110     6.742    Proc/MemDataReg/registers_reg_n_0_[0][15]
    SLICE_X12Y79         FDRE                                         r  Proc/MemDataReg/DataOut_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.835     7.000    Proc/MemDataReg/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y79         FDRE                                         r  Proc/MemDataReg/DataOut_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.499    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.067     6.566    Proc/MemDataReg/DataOut_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.566    
                         arrival time                           6.742    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Proc/Mem/memory_reg[32][0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/Mem/DataOut_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.288ns  (logic 0.191ns (66.350%)  route 0.097ns (33.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 7.034 - 5.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 6.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.599     6.518    Proc/Mem/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  Proc/Mem/memory_reg[32][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.146     6.664 r  Proc/Mem/memory_reg[32][0]/Q
                         net (fo=1, routed)           0.097     6.761    Proc/Mem/memory_reg[32]_64[0]
    SLICE_X4Y86          LUT5 (Prop_lut5_I0_O)        0.045     6.806 r  Proc/Mem/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     6.806    Proc/Mem/memory[0]_32[0]
    SLICE_X4Y86          FDRE                                         r  Proc/Mem/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.869     7.034    Proc/Mem/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  Proc/Mem/DataOut_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.531    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.098     6.629    Proc/Mem/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.629    
                         arrival time                           6.806    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Proc/RegFile/DataO2_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/BRegister/registers_reg[0][12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.278ns  (logic 0.146ns (52.530%)  route 0.132ns (47.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 7.006 - 5.000 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 6.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.571     6.490    Proc/RegFile/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y86         FDRE                                         r  Proc/RegFile/DataO2_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.146     6.636 r  Proc/RegFile/DataO2_reg[12]/Q
                         net (fo=1, routed)           0.132     6.768    Proc/BRegister/registers_reg[0][15]_0[12]
    SLICE_X12Y86         FDRE                                         r  Proc/BRegister/registers_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.841     7.006    Proc/BRegister/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y86         FDRE                                         r  Proc/BRegister/registers_reg[0][12]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.526    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.063     6.589    Proc/BRegister/registers_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -6.589    
                         arrival time                           6.768    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Proc/Mem/DataOut_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Proc/InstrMod/registers_reg[0][9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.272ns  (logic 0.146ns (53.683%)  route 0.126ns (46.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 7.028 - 5.000 ) 
    Source Clock Delay      (SCD):    1.512ns = ( 6.512 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.593     6.512    Proc/Mem/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  Proc/Mem/DataOut_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.146     6.658 r  Proc/Mem/DataOut_reg[9]/Q
                         net (fo=2, routed)           0.126     6.784    Proc/InstrMod/registers_reg[0][15]_7[9]
    SLICE_X5Y79          FDRE                                         r  Proc/InstrMod/registers_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.863     7.028    Proc/InstrMod/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  Proc/InstrMod/registers_reg[0][9]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.527    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.078     6.605    Proc/InstrMod/registers_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -6.605    
                         arrival time                           6.784    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y91     Proc/Mem/memory_reg[0][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y87     Proc/Mem/memory_reg[0][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y90     Proc/Mem/memory_reg[0][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y87     Proc/Mem/memory_reg[0][4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y90     Proc/Mem/memory_reg[0][5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y90     Proc/Mem/memory_reg[0][6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y90     Proc/Mem/memory_reg[0][7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y87     Proc/Mem/memory_reg[0][8]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y89     Proc/Mem/memory_reg[0][9]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y82    Proc/RegFile/registers_reg_r1_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y82    Proc/RegFile/registers_reg_r1_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y82    Proc/RegFile/registers_reg_r1_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y82     Proc/RegFile/registers_reg_r2_0_7_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y82     Proc/RegFile/registers_reg_r2_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y82     Proc/RegFile/registers_reg_r2_0_7_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y82     Proc/RegFile/registers_reg_r2_0_7_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y82     Proc/RegFile/registers_reg_r2_0_7_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y82     Proc/RegFile/registers_reg_r2_0_7_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y82     Proc/RegFile/registers_reg_r2_0_7_6_11/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y81     Proc/RegFile/registers_reg_r1_0_7_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y81     Proc/RegFile/registers_reg_r1_0_7_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y81     Proc/RegFile/registers_reg_r1_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y81     Proc/RegFile/registers_reg_r1_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y81     Proc/RegFile/registers_reg_r1_0_7_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y81     Proc/RegFile/registers_reg_r1_0_7_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y81     Proc/RegFile/registers_reg_r1_0_7_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y81     Proc/RegFile/registers_reg_r1_0_7_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y81     Proc/RegFile/registers_reg_r1_0_7_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y81     Proc/RegFile/registers_reg_r1_0_7_6_11/RAMC/CLK



