Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Sun Dec  3 14:20:04 2023
| Host         : Mikkel-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file TEST_HARNESS_control_sets_placed.rpt
| Design       : TEST_HARNESS
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    35 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              84 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1244 |          398 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+----------------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal  |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+----------------------------------------+------------------+------------------+----------------+--------------+
|  MCLK_IBUF_BUFG | PID_BLOCK/yawEn_reg_n_0                |                  |                2 |              5 |         2.50 |
|  MCLK_IBUF_BUFG | PID_BLOCK/rollEn_reg_n_0               |                  |                2 |              5 |         2.50 |
|  MCLK_IBUF_BUFG | PID_BLOCK/pitchEn_reg_n_0              |                  |                2 |              5 |         2.50 |
|  MCLK_IBUF_BUFG | PID_BLOCK/altitudeEn_reg_n_0           |                  |                2 |              5 |         2.50 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_ROLL/error0              |                  |               10 |             32 |         3.20 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_ROLL/rd0                 |                  |               10 |             32 |         3.20 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_ROLL/prevError0          |                  |               10 |             32 |         3.20 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_ROLL/ri0                 |                  |               10 |             32 |         3.20 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_ROLL/rp0                 |                  |               10 |             32 |         3.20 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_ROLL/temp0               |                  |               11 |             32 |         2.91 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_PITCH/rp0                |                  |               10 |             32 |         3.20 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_PITCH/temp0              |                  |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_YAW/error0               |                  |                8 |             32 |         4.00 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_YAW/errorAccum0          |                  |                5 |             32 |         6.40 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_PITCH/ri0                |                  |                7 |             32 |         4.57 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_YAW/prevError0           |                  |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_YAW/rp0                  |                  |                8 |             32 |         4.00 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_YAW/rd0                  |                  |                8 |             32 |         4.00 |
| ~MCLK_IBUF_BUFG | PID_BLOCK/SHARED_FPU/output[8]_i_1_n_0 |                  |               17 |             32 |         1.88 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_YAW/temp0                |                  |                8 |             32 |         4.00 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_ROLL/errorAccum0         |                  |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_ALTITUDE/errorAccum0     |                  |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_ALTITUDE/prevError0      |                  |                6 |             32 |         5.33 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_ALTITUDE/ri0             |                  |                7 |             32 |         4.57 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_ALTITUDE/rp0             |                  |               11 |             32 |         2.91 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_ALTITUDE/temp0           |                  |                8 |             32 |         4.00 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_PITCH/error0             |                  |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_PITCH/errorAccum0        |                  |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_PITCH/prevError0         |                  |                7 |             32 |         4.57 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_PITCH/rd0                |                  |                8 |             32 |         4.00 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_ALTITUDE/Result0         |                  |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_ALTITUDE/error0          |                  |                8 |             32 |         4.00 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_ALTITUDE/rd0             |                  |                6 |             32 |         5.33 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_YAW/ri0                  |                  |               10 |             32 |         3.20 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_ALTITUDE/fpuVal0_reg0    |                  |               31 |             66 |         2.13 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_ROLL/fpuVal0_reg0        |                  |               31 |             66 |         2.13 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_PITCH/fpuVal0_reg0       |                  |               30 |             66 |         2.20 |
|  MCLK_IBUF_BUFG | PID_BLOCK/PID_YAW/fpuVal0_reg0         |                  |               32 |             66 |         2.06 |
|  MCLK_IBUF_BUFG |                                        |                  |               23 |             84 |         3.65 |
+-----------------+----------------------------------------+------------------+------------------+----------------+--------------+


