# Supported I/O Standards

GPIO and HSIO have configurable high-performance I/O drivers and receivers, supporting a wide variety of I/O standards.

The following table lists the I/O standards supported in the receiver and transmitter modes, respectively.

|I/O Standards|Receiver/Transmitter Modes|VDDI\(Nominal\)<br /> Required|Bank Types|Applications|
|-------------|--------------------------|--------------------------------------------|----------|------------|
|**Single-Ended Standards**|
|PCI|Receiver, Transmitter|3.3V|GPIO|PC and embedded systems|
|LVTTL[1](#GUID-7AC87A35-0440-4A4A-83F3-5AFAB084DE44)|Receiver|3.3V, 2.5V, 1.8V,  1.5V, 1.2V|GPIO|General purpose|
|Transmitter|3.3V| | |
|LVCMOS33[1](#GUID-7AC87A35-0440-4A4A-83F3-5AFAB084DE44)|Receiver|3.3V, 2.5V, 1.8V,  1.5V, 1.2V|GPIO|General purpose|
|Transmitter|3.3V| | |
|LVCMOS25[1](#GUID-7AC87A35-0440-4A4A-83F3-5AFAB084DE44)|Receiver|3.3V, 2.5V, 1.8V,  1.5V, 1.2V|GPIO|General purpose|
|Transmitter|2.5V| | |
|LVCMOS18[1](#GUID-7AC87A35-0440-4A4A-83F3-5AFAB084DE44)|Receiver|3.3V, 2.5V, 1.8V,  1.5V, 1.2V|GPIO, HSIO|General purpose|
|Transmitter|1.8V| | |
|LVCMOS15[1](#GUID-7AC87A35-0440-4A4A-83F3-5AFAB084DE44)|Receiver|3.3V, 2.5V, 1.8V,  1.5V, 1.2V|GPIO, HSIO|General purpose|
|Transmitter|1.5V| | |
|LVCMOS12[1](#GUID-7AC87A35-0440-4A4A-83F3-5AFAB084DE44)|Receiver|3.3V, 2.5V, 1.8V,  1.5V, 1.2V|GPIO, HSIO|General purpose|
|Transmitter|1.2V| | |
|SSTL25I,  SSTL25II|Receiver|2.5V|GPIO|DDR1[2](#GUID-43659AEC-2934-4D49-932B-D2E3AEBAA31D)|
|Transmitter|2.5V|GPIO|DDR1[2](#GUID-43659AEC-2934-4D49-932B-D2E3AEBAA31D)|
|SSTL18I,SSTL18II|Receiver, Transmitter|1.8V|GPIO, HSIO|DDR2[2](#GUID-43659AEC-2934-4D49-932B-D2E3AEBAA31D)/RLDRAM2[2](#GUID-43659AEC-2934-4D49-932B-D2E3AEBAA31D)|
|SSTL15I,SSTL15II|Receiver, Transmitter|1.5V|GPIO, HSIO|DDR3|
|SSTL135I,SSTL135II|Receiver, Transmitter|1.35V|HSIO|DDR3L|
|HSTL15I,HSTL15II|Receiver, Transmitter|1.5V|GPIO, HSIO|QDRII+|
|HSTL135I,HSTL135II|Receiver, Transmitter|1.35V|HSIO|RLDRAM3[2](#GUID-43659AEC-2934-4D49-932B-D2E3AEBAA31D)|
|HSTL12I|Receiver, Transmitter|1.2V|HSIO|QDRII+|
|HSUL18I,HSUL18II|Receiver, Transmitter|1.8V|GPIO, HSIO|LPDDR[2](#GUID-43659AEC-2934-4D49-932B-D2E3AEBAA31D)|
|HSUL12I,HSUL12II|Receiver, Transmitter|1.2V|HSIO|LPDDR2[2](#GUID-43659AEC-2934-4D49-932B-D2E3AEBAA31D), LPDDR3|
|POD12I,POD12II|Receiver, Transmitter|1.2V|HSIO|DDR4|
|LVSTLILVSTLII|Receiver, Transmitter|1.1V|HSIO|LPDDR4|
|**Differential Standards**|
|LVDS18G|Receiver|1.8V|GPIO|General purpose|
|Transmitter[3](#GUID-623F5B47-B37C-4613-9F42-CF2BD1BB17C6)|1.8V|GPIO|General purpose|
|LVDS33|Receiver|3.3V|GPIO|General purpose|
|Transmitter[3](#GUID-623F5B47-B37C-4613-9F42-CF2BD1BB17C6)|3.3V|GPIO|General purpose|
|LVDS25|Receiver|2.5V|GPIO|General purpose|
|Transmitter[3](#GUID-623F5B47-B37C-4613-9F42-CF2BD1BB17C6)|2.5V|GPIO|General purpose|
|LVDS18[4](#GUID-A5AFC802-838F-486B-A151-A01089653B2C),[5](#GUID-1105100E-17EC-43A8-AB35-4DFB8B646A8E)|Receiver|1.8V|HSIO|General purpose|
|RSDS33|Receiver|3.3V|GPIO|General purpose|
|Transmitter[3](#GUID-623F5B47-B37C-4613-9F42-CF2BD1BB17C6)|3.3V|GPIO|General purpose|
|RSDS25|Receiver|2.5V|GPIO|General purpose|
|Transmitter[3](#GUID-623F5B47-B37C-4613-9F42-CF2BD1BB17C6)|2.5V|GPIO|General purpose|
|RSDS18[5](#GUID-1105100E-17EC-43A8-AB35-4DFB8B646A8E)|Receiver|1.8V|HSIO|General purpose|
|MINILVDS33|Receiver|3.3V|GPIO|General purpose|
|Transmitter[3](#GUID-623F5B47-B37C-4613-9F42-CF2BD1BB17C6)|3.3V|GPIO|General purpose|
|MINILVDS25|Receiver|2.5V|GPIO|General purpose|
|Transmitter[3](#GUID-623F5B47-B37C-4613-9F42-CF2BD1BB17C6)|2.5V|GPIO|General purpose|
|MINILVDS18[5](#GUID-1105100E-17EC-43A8-AB35-4DFB8B646A8E)|Receiver|1.8V|HSIO|General purpose|
|SUBLVDS33|Receiver|3.3V|GPIO|General purpose|
|Transmitter[3](#GUID-623F5B47-B37C-4613-9F42-CF2BD1BB17C6)|3.3V|GPIO|General purpose|
|SUBLVDS25|Receiver|2.5V|GPIO|General purpose|
|Transmitter[3](#GUID-623F5B47-B37C-4613-9F42-CF2BD1BB17C6)|2.5V|GPIO|General purpose|
|SUBLVDS18[5](#GUID-1105100E-17EC-43A8-AB35-4DFB8B646A8E)|Receiver|1.8V|HSIO|General purpose|
|PPDS33|Receiver|3.3V|GPIO|General purpose|
|Transmitter[3](#GUID-623F5B47-B37C-4613-9F42-CF2BD1BB17C6)|3.3V|GPIO|General purpose|
|PPDS25|Receiver|2.5V|GPIO|General purpose|
|Transmitter[3](#GUID-623F5B47-B37C-4613-9F42-CF2BD1BB17C6)|2.5V|GPIO|General purpose|
|PPDS18[5](#GUID-1105100E-17EC-43A8-AB35-4DFB8B646A8E)|Receiver|1.8V|HSIO|General purpose|
|SLVS33|Receiver|3.3V|GPIO|General purpose|
|SLVS25|Receiver|2.5V|GPIO|General purpose|
|SLVS18|Receiver|1.8V|HSIO|General purpose|
|SLVSE15[6](#GUID-F3EC2943-6D7D-4261-B2FF-B4F52EAD7AD8)|Transmitter|1.5V|GPIO, HSIO|General purpose|
|HCSL33|Receiver|3.3V|GPIO|General purpose|
|HCSL25|Receiver|2.5V|GPIO|General purpose|
|HCSL18|Receiver|1.8V|HSIO|General purpose|
|BUSLVDSE25[6](#GUID-F3EC2943-6D7D-4261-B2FF-B4F52EAD7AD8)|Transmitter|2.5V|GPIO|Multipoint backplane<br /> applications|
|MLVDSE25[6](#GUID-F3EC2943-6D7D-4261-B2FF-B4F52EAD7AD8)|Transmitter|2.5V|GPIO|Multipoint backplane<br /> applications|
|LVPECL33|Receiver|3.3V|GPIO|Video graphics and clock<br /> distribution|
|LVPECLE33[6](#GUID-F3EC2943-6D7D-4261-B2FF-B4F52EAD7AD8)|Transmitter|3.3V|GPIO|Video graphics and clock<br /> distribution|
|MIPI25|Receiver|2.5V|GPIO|Consumer mobile applications|
|MIPIE25[6](#GUID-F3EC2943-6D7D-4261-B2FF-B4F52EAD7AD8)|Transmitter|2.5V|GPIO|Consumer mobile applications,<br /> High–speed Mode|

**Note:**

1.  Certain I/O standards are designed to support flexible VDDI assignment. See [Mixed I/O in VDDI Banks](GUID-01F144EE-7AFE-41F1-9D0E-E716716169E6.md).
2.  This application is supported by the I/O Standard, however, PolarFire family offering does not include the specific memory controller solution.
3.  Buffers configured for these standards are true-differential transmitters that do not support bidirectional operations.
4.  For HSIO, native LVDS inputs are supported with a single external-differential termination 100Ω resistor, and LVDS transmit outputs are not supported in HSIO banks.
5.  These standards require an external voltage reference \(VREF\) and two single-ended drivers with biasing through external resistors.
6.  Buffers are configured as emulated-differential transmitters and also support bidirectional operations. However, they require an external board termination.

-   **[I/O Standard Descriptions](GUID-07F30430-9CF8-4A1E-8C90-A8B9D9B8986F.md)**  


