// Seed: 3180353340
module module_0 (
    input  tri   id_0,
    output uwire id_1,
    input  uwire id_2,
    input  wand  id_3,
    output wire  id_4,
    output wor   id_5
);
endmodule : id_7
module module_1 (
    output tri id_0,
    input wand id_1,
    input wand id_2,
    output tri0 id_3,
    input wire id_4,
    input wor id_5,
    input wor id_6,
    output tri1 id_7,
    input uwire id_8,
    output tri0 id_9,
    input supply1 id_10,
    output wand id_11,
    output wand id_12,
    output supply0 id_13,
    output tri1 id_14,
    input wire id_15,
    input wor id_16,
    output wire id_17,
    output tri0 id_18
);
  assign id_14 = 1;
  wire id_20;
  nor (id_17, id_15, id_10, id_5, id_4, id_16, id_1, id_8);
  module_0(
      id_15, id_11, id_6, id_4, id_18, id_17
  );
endmodule
