Vivado Simulator v2024.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_VPU_behav xil_defaultlib.tb_VPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ICM
Compiling module xil_defaultlib.Dispatch
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ScalarRF(REG_NUMBER=32)
Compiling module xil_defaultlib.ScalarDCM
Compiling module xil_defaultlib.VectorRF(VREG_NUMBER=32)
Compiling module xil_defaultlib.VectorDCM
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.VPU(ICM_ADDR_WIDTH=10,ICM_NUMBER...
Compiling module xil_defaultlib.tb_VPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_VPU_behav
