
Lab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b024  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e4  0800b1e8  0800b1e8  0000c1e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b6cc  0800b6cc  0000d1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b6cc  0800b6cc  0000c6cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b6d4  0800b6d4  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b6d4  0800b6d4  0000c6d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b6d8  0800b6d8  0000c6d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800b6dc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000270  200001d4  0800b8b0  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000444  0800b8b0  0000d444  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012127  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002581  00000000  00000000  0001f32b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e88  00000000  00000000  000218b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b1b  00000000  00000000  00022738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c56b  00000000  00000000  00023253  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010d83  00000000  00000000  0004f7be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00112268  00000000  00000000  00060541  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001727a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005188  00000000  00000000  001727ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00177974  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001d4 	.word	0x200001d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800b1cc 	.word	0x0800b1cc

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	0800b1cc 	.word	0x0800b1cc

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000ccc:	f000 b9a0 	b.w	8001010 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	@ (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	460c      	mov	r4, r1
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d14e      	bne.n	8000dfe <__udivmoddi4+0xaa>
 8000d60:	4694      	mov	ip, r2
 8000d62:	458c      	cmp	ip, r1
 8000d64:	4686      	mov	lr, r0
 8000d66:	fab2 f282 	clz	r2, r2
 8000d6a:	d962      	bls.n	8000e32 <__udivmoddi4+0xde>
 8000d6c:	b14a      	cbz	r2, 8000d82 <__udivmoddi4+0x2e>
 8000d6e:	f1c2 0320 	rsb	r3, r2, #32
 8000d72:	4091      	lsls	r1, r2
 8000d74:	fa20 f303 	lsr.w	r3, r0, r3
 8000d78:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d7c:	4319      	orrs	r1, r3
 8000d7e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f f68c 	uxth.w	r6, ip
 8000d8a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d8e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d92:	fb07 1114 	mls	r1, r7, r4, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb04 f106 	mul.w	r1, r4, r6
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x64>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000daa:	f080 8112 	bcs.w	8000fd2 <__udivmoddi4+0x27e>
 8000dae:	4299      	cmp	r1, r3
 8000db0:	f240 810f 	bls.w	8000fd2 <__udivmoddi4+0x27e>
 8000db4:	3c02      	subs	r4, #2
 8000db6:	4463      	add	r3, ip
 8000db8:	1a59      	subs	r1, r3, r1
 8000dba:	fa1f f38e 	uxth.w	r3, lr
 8000dbe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dc2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dca:	fb00 f606 	mul.w	r6, r0, r6
 8000dce:	429e      	cmp	r6, r3
 8000dd0:	d90a      	bls.n	8000de8 <__udivmoddi4+0x94>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000dda:	f080 80fc 	bcs.w	8000fd6 <__udivmoddi4+0x282>
 8000dde:	429e      	cmp	r6, r3
 8000de0:	f240 80f9 	bls.w	8000fd6 <__udivmoddi4+0x282>
 8000de4:	4463      	add	r3, ip
 8000de6:	3802      	subs	r0, #2
 8000de8:	1b9b      	subs	r3, r3, r6
 8000dea:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dee:	2100      	movs	r1, #0
 8000df0:	b11d      	cbz	r5, 8000dfa <__udivmoddi4+0xa6>
 8000df2:	40d3      	lsrs	r3, r2
 8000df4:	2200      	movs	r2, #0
 8000df6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d905      	bls.n	8000e0e <__udivmoddi4+0xba>
 8000e02:	b10d      	cbz	r5, 8000e08 <__udivmoddi4+0xb4>
 8000e04:	e9c5 0100 	strd	r0, r1, [r5]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e7f5      	b.n	8000dfa <__udivmoddi4+0xa6>
 8000e0e:	fab3 f183 	clz	r1, r3
 8000e12:	2900      	cmp	r1, #0
 8000e14:	d146      	bne.n	8000ea4 <__udivmoddi4+0x150>
 8000e16:	42a3      	cmp	r3, r4
 8000e18:	d302      	bcc.n	8000e20 <__udivmoddi4+0xcc>
 8000e1a:	4290      	cmp	r0, r2
 8000e1c:	f0c0 80f0 	bcc.w	8001000 <__udivmoddi4+0x2ac>
 8000e20:	1a86      	subs	r6, r0, r2
 8000e22:	eb64 0303 	sbc.w	r3, r4, r3
 8000e26:	2001      	movs	r0, #1
 8000e28:	2d00      	cmp	r5, #0
 8000e2a:	d0e6      	beq.n	8000dfa <__udivmoddi4+0xa6>
 8000e2c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e30:	e7e3      	b.n	8000dfa <__udivmoddi4+0xa6>
 8000e32:	2a00      	cmp	r2, #0
 8000e34:	f040 8090 	bne.w	8000f58 <__udivmoddi4+0x204>
 8000e38:	eba1 040c 	sub.w	r4, r1, ip
 8000e3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e40:	fa1f f78c 	uxth.w	r7, ip
 8000e44:	2101      	movs	r1, #1
 8000e46:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e4a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e4e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e56:	fb07 f006 	mul.w	r0, r7, r6
 8000e5a:	4298      	cmp	r0, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x11c>
 8000e5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e62:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x11a>
 8000e68:	4298      	cmp	r0, r3
 8000e6a:	f200 80cd 	bhi.w	8001008 <__udivmoddi4+0x2b4>
 8000e6e:	4626      	mov	r6, r4
 8000e70:	1a1c      	subs	r4, r3, r0
 8000e72:	fa1f f38e 	uxth.w	r3, lr
 8000e76:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e7a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e7e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e82:	fb00 f707 	mul.w	r7, r0, r7
 8000e86:	429f      	cmp	r7, r3
 8000e88:	d908      	bls.n	8000e9c <__udivmoddi4+0x148>
 8000e8a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e8e:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000e92:	d202      	bcs.n	8000e9a <__udivmoddi4+0x146>
 8000e94:	429f      	cmp	r7, r3
 8000e96:	f200 80b0 	bhi.w	8000ffa <__udivmoddi4+0x2a6>
 8000e9a:	4620      	mov	r0, r4
 8000e9c:	1bdb      	subs	r3, r3, r7
 8000e9e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ea2:	e7a5      	b.n	8000df0 <__udivmoddi4+0x9c>
 8000ea4:	f1c1 0620 	rsb	r6, r1, #32
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	fa22 f706 	lsr.w	r7, r2, r6
 8000eae:	431f      	orrs	r7, r3
 8000eb0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000eb4:	fa04 f301 	lsl.w	r3, r4, r1
 8000eb8:	ea43 030c 	orr.w	r3, r3, ip
 8000ebc:	40f4      	lsrs	r4, r6
 8000ebe:	fa00 f801 	lsl.w	r8, r0, r1
 8000ec2:	0c38      	lsrs	r0, r7, #16
 8000ec4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ec8:	fbb4 fef0 	udiv	lr, r4, r0
 8000ecc:	fa1f fc87 	uxth.w	ip, r7
 8000ed0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ed4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ed8:	fb0e f90c 	mul.w	r9, lr, ip
 8000edc:	45a1      	cmp	r9, r4
 8000ede:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee2:	d90a      	bls.n	8000efa <__udivmoddi4+0x1a6>
 8000ee4:	193c      	adds	r4, r7, r4
 8000ee6:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000eea:	f080 8084 	bcs.w	8000ff6 <__udivmoddi4+0x2a2>
 8000eee:	45a1      	cmp	r9, r4
 8000ef0:	f240 8081 	bls.w	8000ff6 <__udivmoddi4+0x2a2>
 8000ef4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ef8:	443c      	add	r4, r7
 8000efa:	eba4 0409 	sub.w	r4, r4, r9
 8000efe:	fa1f f983 	uxth.w	r9, r3
 8000f02:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f06:	fb00 4413 	mls	r4, r0, r3, r4
 8000f0a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f0e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f12:	45a4      	cmp	ip, r4
 8000f14:	d907      	bls.n	8000f26 <__udivmoddi4+0x1d2>
 8000f16:	193c      	adds	r4, r7, r4
 8000f18:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000f1c:	d267      	bcs.n	8000fee <__udivmoddi4+0x29a>
 8000f1e:	45a4      	cmp	ip, r4
 8000f20:	d965      	bls.n	8000fee <__udivmoddi4+0x29a>
 8000f22:	3b02      	subs	r3, #2
 8000f24:	443c      	add	r4, r7
 8000f26:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f2a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f2e:	eba4 040c 	sub.w	r4, r4, ip
 8000f32:	429c      	cmp	r4, r3
 8000f34:	46ce      	mov	lr, r9
 8000f36:	469c      	mov	ip, r3
 8000f38:	d351      	bcc.n	8000fde <__udivmoddi4+0x28a>
 8000f3a:	d04e      	beq.n	8000fda <__udivmoddi4+0x286>
 8000f3c:	b155      	cbz	r5, 8000f54 <__udivmoddi4+0x200>
 8000f3e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f42:	eb64 040c 	sbc.w	r4, r4, ip
 8000f46:	fa04 f606 	lsl.w	r6, r4, r6
 8000f4a:	40cb      	lsrs	r3, r1
 8000f4c:	431e      	orrs	r6, r3
 8000f4e:	40cc      	lsrs	r4, r1
 8000f50:	e9c5 6400 	strd	r6, r4, [r5]
 8000f54:	2100      	movs	r1, #0
 8000f56:	e750      	b.n	8000dfa <__udivmoddi4+0xa6>
 8000f58:	f1c2 0320 	rsb	r3, r2, #32
 8000f5c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f60:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f64:	fa24 f303 	lsr.w	r3, r4, r3
 8000f68:	4094      	lsls	r4, r2
 8000f6a:	430c      	orrs	r4, r1
 8000f6c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f70:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f74:	fa1f f78c 	uxth.w	r7, ip
 8000f78:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f7c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f80:	0c23      	lsrs	r3, r4, #16
 8000f82:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f86:	fb00 f107 	mul.w	r1, r0, r7
 8000f8a:	4299      	cmp	r1, r3
 8000f8c:	d908      	bls.n	8000fa0 <__udivmoddi4+0x24c>
 8000f8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f92:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000f96:	d22c      	bcs.n	8000ff2 <__udivmoddi4+0x29e>
 8000f98:	4299      	cmp	r1, r3
 8000f9a:	d92a      	bls.n	8000ff2 <__udivmoddi4+0x29e>
 8000f9c:	3802      	subs	r0, #2
 8000f9e:	4463      	add	r3, ip
 8000fa0:	1a5b      	subs	r3, r3, r1
 8000fa2:	b2a4      	uxth	r4, r4
 8000fa4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fa8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fb0:	fb01 f307 	mul.w	r3, r1, r7
 8000fb4:	42a3      	cmp	r3, r4
 8000fb6:	d908      	bls.n	8000fca <__udivmoddi4+0x276>
 8000fb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fbc:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000fc0:	d213      	bcs.n	8000fea <__udivmoddi4+0x296>
 8000fc2:	42a3      	cmp	r3, r4
 8000fc4:	d911      	bls.n	8000fea <__udivmoddi4+0x296>
 8000fc6:	3902      	subs	r1, #2
 8000fc8:	4464      	add	r4, ip
 8000fca:	1ae4      	subs	r4, r4, r3
 8000fcc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fd0:	e739      	b.n	8000e46 <__udivmoddi4+0xf2>
 8000fd2:	4604      	mov	r4, r0
 8000fd4:	e6f0      	b.n	8000db8 <__udivmoddi4+0x64>
 8000fd6:	4608      	mov	r0, r1
 8000fd8:	e706      	b.n	8000de8 <__udivmoddi4+0x94>
 8000fda:	45c8      	cmp	r8, r9
 8000fdc:	d2ae      	bcs.n	8000f3c <__udivmoddi4+0x1e8>
 8000fde:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fe2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fe6:	3801      	subs	r0, #1
 8000fe8:	e7a8      	b.n	8000f3c <__udivmoddi4+0x1e8>
 8000fea:	4631      	mov	r1, r6
 8000fec:	e7ed      	b.n	8000fca <__udivmoddi4+0x276>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	e799      	b.n	8000f26 <__udivmoddi4+0x1d2>
 8000ff2:	4630      	mov	r0, r6
 8000ff4:	e7d4      	b.n	8000fa0 <__udivmoddi4+0x24c>
 8000ff6:	46d6      	mov	lr, sl
 8000ff8:	e77f      	b.n	8000efa <__udivmoddi4+0x1a6>
 8000ffa:	4463      	add	r3, ip
 8000ffc:	3802      	subs	r0, #2
 8000ffe:	e74d      	b.n	8000e9c <__udivmoddi4+0x148>
 8001000:	4606      	mov	r6, r0
 8001002:	4623      	mov	r3, r4
 8001004:	4608      	mov	r0, r1
 8001006:	e70f      	b.n	8000e28 <__udivmoddi4+0xd4>
 8001008:	3e02      	subs	r6, #2
 800100a:	4463      	add	r3, ip
 800100c:	e730      	b.n	8000e70 <__udivmoddi4+0x11c>
 800100e:	bf00      	nop

08001010 <__aeabi_idiv0>:
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop

08001014 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800101c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001020:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001024:	f003 0301 	and.w	r3, r3, #1
 8001028:	2b00      	cmp	r3, #0
 800102a:	d013      	beq.n	8001054 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800102c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001030:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001034:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001038:	2b00      	cmp	r3, #0
 800103a:	d00b      	beq.n	8001054 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800103c:	e000      	b.n	8001040 <ITM_SendChar+0x2c>
    {
      __NOP();
 800103e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001040:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d0f9      	beq.n	800103e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800104a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	b2d2      	uxtb	r2, r2
 8001052:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001054:	687b      	ldr	r3, [r7, #4]
}
 8001056:	4618      	mov	r0, r3
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
	...

08001064 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b0a2      	sub	sp, #136	@ 0x88
 8001068:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800106a:	f000 fd00 	bl	8001a6e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800106e:	f000 f887 	bl	8001180 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001072:	f000 f9bb 	bl	80013ec <MX_GPIO_Init>
  MX_ADC1_Init();
 8001076:	f000 f8d5 	bl	8001224 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800107a:	f000 f96b 	bl	8001354 <MX_USART1_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
  	  switch (state){
 800107e:	4b3b      	ldr	r3, [pc, #236]	@ (800116c <main+0x108>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	b2db      	uxtb	r3, r3
 8001084:	2b00      	cmp	r3, #0
 8001086:	d002      	beq.n	800108e <main+0x2a>
 8001088:	2b01      	cmp	r3, #1
 800108a:	d025      	beq.n	80010d8 <main+0x74>
 800108c:	e04b      	b.n	8001126 <main+0xc2>
  		  case 0:
  			  voltage = getVoltage(&hadc1);
 800108e:	4838      	ldr	r0, [pc, #224]	@ (8001170 <main+0x10c>)
 8001090:	f000 fa36 	bl	8001500 <getVoltage>
 8001094:	ed87 0a1a 	vstr	s0, [r7, #104]	@ 0x68
  			  uartLen = sprintf(data, "The voltage is: %.2fV\n", voltage);
 8001098:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800109a:	f7ff fa6d 	bl	8000578 <__aeabi_f2d>
 800109e:	4602      	mov	r2, r0
 80010a0:	460b      	mov	r3, r1
 80010a2:	1d38      	adds	r0, r7, #4
 80010a4:	4933      	ldr	r1, [pc, #204]	@ (8001174 <main+0x110>)
 80010a6:	f006 fb95 	bl	80077d4 <siprintf>
 80010aa:	4603      	mov	r3, r0
 80010ac:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
//  			  HAL_UART_Transmit(&huart1, data, uartLen, 1000);

  			  for (int i = 0; i < uartLen; i++){
 80010b0:	2300      	movs	r3, #0
 80010b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80010b4:	e00a      	b.n	80010cc <main+0x68>
  				ITM_SendChar(data[i]);
 80010b6:	1d3a      	adds	r2, r7, #4
 80010b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80010ba:	4413      	add	r3, r2
 80010bc:	f993 3000 	ldrsb.w	r3, [r3]
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff ffa7 	bl	8001014 <ITM_SendChar>
  			  for (int i = 0; i < uartLen; i++){
 80010c6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80010c8:	3301      	adds	r3, #1
 80010ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80010cc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80010d0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80010d2:	429a      	cmp	r2, r3
 80010d4:	dbef      	blt.n	80010b6 <main+0x52>
  			  }
  			  break;
 80010d6:	e043      	b.n	8001160 <main+0xfc>

  		  case 1:
  			  temperature = getTemperature(&hadc1);
 80010d8:	4825      	ldr	r0, [pc, #148]	@ (8001170 <main+0x10c>)
 80010da:	f000 fa4f 	bl	800157c <getTemperature>
 80010de:	ed87 0a1c 	vstr	s0, [r7, #112]	@ 0x70
  			  uartLen = sprintf(data, "The temperature is: %.2f%cC\n", temperature, 176);
 80010e2:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80010e4:	f7ff fa48 	bl	8000578 <__aeabi_f2d>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	1d38      	adds	r0, r7, #4
 80010ee:	21b0      	movs	r1, #176	@ 0xb0
 80010f0:	9100      	str	r1, [sp, #0]
 80010f2:	4921      	ldr	r1, [pc, #132]	@ (8001178 <main+0x114>)
 80010f4:	f006 fb6e 	bl	80077d4 <siprintf>
 80010f8:	4603      	mov	r3, r0
 80010fa:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
//  			  HAL_UART_Transmit(&huart1, data, uartLen, 1000);

  			  for (int i = 0; i < uartLen; i++){
 80010fe:	2300      	movs	r3, #0
 8001100:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001102:	e00a      	b.n	800111a <main+0xb6>
  				ITM_SendChar(data[i]);
 8001104:	1d3a      	adds	r2, r7, #4
 8001106:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001108:	4413      	add	r3, r2
 800110a:	f993 3000 	ldrsb.w	r3, [r3]
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff ff80 	bl	8001014 <ITM_SendChar>
  			  for (int i = 0; i < uartLen; i++){
 8001114:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001116:	3301      	adds	r3, #1
 8001118:	67bb      	str	r3, [r7, #120]	@ 0x78
 800111a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800111e:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001120:	429a      	cmp	r2, r3
 8001122:	dbef      	blt.n	8001104 <main+0xa0>
  			  }
  			  break;
 8001124:	e01c      	b.n	8001160 <main+0xfc>
  		  default:
  			  uartLen = sprintf("The state is: %d\n", state);
 8001126:	4b11      	ldr	r3, [pc, #68]	@ (800116c <main+0x108>)
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	b2db      	uxtb	r3, r3
 800112c:	4619      	mov	r1, r3
 800112e:	4813      	ldr	r0, [pc, #76]	@ (800117c <main+0x118>)
 8001130:	f006 fb50 	bl	80077d4 <siprintf>
 8001134:	4603      	mov	r3, r0
 8001136:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  			  for (int i = 0; i < uartLen; i++){
 800113a:	2300      	movs	r3, #0
 800113c:	677b      	str	r3, [r7, #116]	@ 0x74
 800113e:	e00a      	b.n	8001156 <main+0xf2>
  				ITM_SendChar(data[i]);
 8001140:	1d3a      	adds	r2, r7, #4
 8001142:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001144:	4413      	add	r3, r2
 8001146:	f993 3000 	ldrsb.w	r3, [r3]
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff ff62 	bl	8001014 <ITM_SendChar>
  			  for (int i = 0; i < uartLen; i++){
 8001150:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001152:	3301      	adds	r3, #1
 8001154:	677b      	str	r3, [r7, #116]	@ 0x74
 8001156:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800115a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800115c:	429a      	cmp	r2, r3
 800115e:	dbef      	blt.n	8001140 <main+0xdc>
  			  }

  	  }
  	  HAL_Delay(1000);
 8001160:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001164:	f000 fcf8 	bl	8001b58 <HAL_Delay>
  	  switch (state){
 8001168:	e789      	b.n	800107e <main+0x1a>
 800116a:	bf00      	nop
 800116c:	200002ec 	.word	0x200002ec
 8001170:	200001f0 	.word	0x200001f0
 8001174:	0800b1e8 	.word	0x0800b1e8
 8001178:	0800b200 	.word	0x0800b200
 800117c:	0800b220 	.word	0x0800b220

08001180 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b096      	sub	sp, #88	@ 0x58
 8001184:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001186:	f107 0314 	add.w	r3, r7, #20
 800118a:	2244      	movs	r2, #68	@ 0x44
 800118c:	2100      	movs	r1, #0
 800118e:	4618      	mov	r0, r3
 8001190:	f007 fa98 	bl	80086c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001194:	463b      	mov	r3, r7
 8001196:	2200      	movs	r2, #0
 8001198:	601a      	str	r2, [r3, #0]
 800119a:	605a      	str	r2, [r3, #4]
 800119c:	609a      	str	r2, [r3, #8]
 800119e:	60da      	str	r2, [r3, #12]
 80011a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80011a2:	2000      	movs	r0, #0
 80011a4:	f003 f9a8 	bl	80044f8 <HAL_PWREx_ControlVoltageScaling>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80011ae:	f000 f9a1 	bl	80014f4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80011b2:	2310      	movs	r3, #16
 80011b4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80011b6:	2301      	movs	r3, #1
 80011b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80011be:	2360      	movs	r3, #96	@ 0x60
 80011c0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011c2:	2302      	movs	r3, #2
 80011c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80011c6:	2301      	movs	r3, #1
 80011c8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80011ca:	2301      	movs	r3, #1
 80011cc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80011ce:	233c      	movs	r3, #60	@ 0x3c
 80011d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011d2:	2302      	movs	r3, #2
 80011d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011d6:	2302      	movs	r3, #2
 80011d8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011da:	2302      	movs	r3, #2
 80011dc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011de:	f107 0314 	add.w	r3, r7, #20
 80011e2:	4618      	mov	r0, r3
 80011e4:	f003 fa2c 	bl	8004640 <HAL_RCC_OscConfig>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80011ee:	f000 f981 	bl	80014f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011f2:	230f      	movs	r3, #15
 80011f4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011f6:	2303      	movs	r3, #3
 80011f8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011fa:	2300      	movs	r3, #0
 80011fc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011fe:	2300      	movs	r3, #0
 8001200:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001202:	2300      	movs	r3, #0
 8001204:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001206:	463b      	mov	r3, r7
 8001208:	2105      	movs	r1, #5
 800120a:	4618      	mov	r0, r3
 800120c:	f003 fe32 	bl	8004e74 <HAL_RCC_ClockConfig>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001216:	f000 f96d 	bl	80014f4 <Error_Handler>
  }
}
 800121a:	bf00      	nop
 800121c:	3758      	adds	r7, #88	@ 0x58
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
	...

08001224 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b094      	sub	sp, #80	@ 0x50
 8001228:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800122a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	605a      	str	r2, [r3, #4]
 8001234:	609a      	str	r2, [r3, #8]
 8001236:	60da      	str	r2, [r3, #12]
 8001238:	611a      	str	r2, [r3, #16]
 800123a:	615a      	str	r2, [r3, #20]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800123c:	1d3b      	adds	r3, r7, #4
 800123e:	2234      	movs	r2, #52	@ 0x34
 8001240:	2100      	movs	r1, #0
 8001242:	4618      	mov	r0, r3
 8001244:	f007 fa3e 	bl	80086c4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001248:	4b3e      	ldr	r3, [pc, #248]	@ (8001344 <MX_ADC1_Init+0x120>)
 800124a:	4a3f      	ldr	r2, [pc, #252]	@ (8001348 <MX_ADC1_Init+0x124>)
 800124c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800124e:	4b3d      	ldr	r3, [pc, #244]	@ (8001344 <MX_ADC1_Init+0x120>)
 8001250:	2200      	movs	r2, #0
 8001252:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001254:	4b3b      	ldr	r3, [pc, #236]	@ (8001344 <MX_ADC1_Init+0x120>)
 8001256:	2200      	movs	r2, #0
 8001258:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800125a:	4b3a      	ldr	r3, [pc, #232]	@ (8001344 <MX_ADC1_Init+0x120>)
 800125c:	2200      	movs	r2, #0
 800125e:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001260:	4b38      	ldr	r3, [pc, #224]	@ (8001344 <MX_ADC1_Init+0x120>)
 8001262:	2200      	movs	r2, #0
 8001264:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001266:	4b37      	ldr	r3, [pc, #220]	@ (8001344 <MX_ADC1_Init+0x120>)
 8001268:	2204      	movs	r2, #4
 800126a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800126c:	4b35      	ldr	r3, [pc, #212]	@ (8001344 <MX_ADC1_Init+0x120>)
 800126e:	2200      	movs	r2, #0
 8001270:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001272:	4b34      	ldr	r3, [pc, #208]	@ (8001344 <MX_ADC1_Init+0x120>)
 8001274:	2200      	movs	r2, #0
 8001276:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001278:	4b32      	ldr	r3, [pc, #200]	@ (8001344 <MX_ADC1_Init+0x120>)
 800127a:	2201      	movs	r2, #1
 800127c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800127e:	4b31      	ldr	r3, [pc, #196]	@ (8001344 <MX_ADC1_Init+0x120>)
 8001280:	2200      	movs	r2, #0
 8001282:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001286:	4b2f      	ldr	r3, [pc, #188]	@ (8001344 <MX_ADC1_Init+0x120>)
 8001288:	2200      	movs	r2, #0
 800128a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800128c:	4b2d      	ldr	r3, [pc, #180]	@ (8001344 <MX_ADC1_Init+0x120>)
 800128e:	2200      	movs	r2, #0
 8001290:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001292:	4b2c      	ldr	r3, [pc, #176]	@ (8001344 <MX_ADC1_Init+0x120>)
 8001294:	2200      	movs	r2, #0
 8001296:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800129a:	4b2a      	ldr	r3, [pc, #168]	@ (8001344 <MX_ADC1_Init+0x120>)
 800129c:	2200      	movs	r2, #0
 800129e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80012a0:	4b28      	ldr	r3, [pc, #160]	@ (8001344 <MX_ADC1_Init+0x120>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012a8:	4826      	ldr	r0, [pc, #152]	@ (8001344 <MX_ADC1_Init+0x120>)
 80012aa:	f000 fea1 	bl	8001ff0 <HAL_ADC_Init>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80012b4:	f000 f91e 	bl	80014f4 <Error_Handler>
  }

  /** Disable Injected Queue
  */
  HAL_ADCEx_DisableInjectedQueue(&hadc1);
 80012b8:	4822      	ldr	r0, [pc, #136]	@ (8001344 <MX_ADC1_Init+0x120>)
 80012ba:	f002 fde7 	bl	8003e8c <HAL_ADCEx_DisableInjectedQueue>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80012be:	4b23      	ldr	r3, [pc, #140]	@ (800134c <MX_ADC1_Init+0x128>)
 80012c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012c2:	2306      	movs	r3, #6
 80012c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 80012c6:	2306      	movs	r3, #6
 80012c8:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012ca:	237f      	movs	r3, #127	@ 0x7f
 80012cc:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012ce:	2304      	movs	r3, #4
 80012d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.Offset = 0;
 80012d2:	2300      	movs	r3, #0
 80012d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012d6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80012da:	4619      	mov	r1, r3
 80012dc:	4819      	ldr	r0, [pc, #100]	@ (8001344 <MX_ADC1_Init+0x120>)
 80012de:	f001 f8ff 	bl	80024e0 <HAL_ADC_ConfigChannel>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80012e8:	f000 f904 	bl	80014f4 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_TEMPSENSOR;
 80012ec:	4b18      	ldr	r3, [pc, #96]	@ (8001350 <MX_ADC1_Init+0x12c>)
 80012ee:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80012f0:	2308      	movs	r3, #8
 80012f2:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 80012f4:	2306      	movs	r3, #6
 80012f6:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 80012f8:	237f      	movs	r3, #127	@ 0x7f
 80012fa:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 80012fc:	2304      	movs	r3, #4
 80012fe:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8001300:	2300      	movs	r3, #0
 8001302:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedNbrOfConversion = 1;
 8001304:	2301      	movs	r3, #1
 8001306:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001308:	2300      	movs	r3, #0
 800130a:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.AutoInjectedConv = DISABLE;
 800130e:	2300      	movs	r3, #0
 8001310:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001314:	2300      	movs	r3, #0
 8001316:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 800131a:	2300      	movs	r3, #0
 800131c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_NONE;
 800131e:	2300      	movs	r3, #0
 8001320:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001322:	2300      	movs	r3, #0
 8001324:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001328:	1d3b      	adds	r3, r7, #4
 800132a:	4619      	mov	r1, r3
 800132c:	4805      	ldr	r0, [pc, #20]	@ (8001344 <MX_ADC1_Init+0x120>)
 800132e:	f002 f8f3 	bl	8003518 <HAL_ADCEx_InjectedConfigChannel>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8001338:	f000 f8dc 	bl	80014f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800133c:	bf00      	nop
 800133e:	3750      	adds	r7, #80	@ 0x50
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	200001f0 	.word	0x200001f0
 8001348:	50040000 	.word	0x50040000
 800134c:	80000001 	.word	0x80000001
 8001350:	c7520000 	.word	0xc7520000

08001354 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001358:	4b22      	ldr	r3, [pc, #136]	@ (80013e4 <MX_USART1_UART_Init+0x90>)
 800135a:	4a23      	ldr	r2, [pc, #140]	@ (80013e8 <MX_USART1_UART_Init+0x94>)
 800135c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800135e:	4b21      	ldr	r3, [pc, #132]	@ (80013e4 <MX_USART1_UART_Init+0x90>)
 8001360:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001364:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001366:	4b1f      	ldr	r3, [pc, #124]	@ (80013e4 <MX_USART1_UART_Init+0x90>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800136c:	4b1d      	ldr	r3, [pc, #116]	@ (80013e4 <MX_USART1_UART_Init+0x90>)
 800136e:	2200      	movs	r2, #0
 8001370:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001372:	4b1c      	ldr	r3, [pc, #112]	@ (80013e4 <MX_USART1_UART_Init+0x90>)
 8001374:	2200      	movs	r2, #0
 8001376:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001378:	4b1a      	ldr	r3, [pc, #104]	@ (80013e4 <MX_USART1_UART_Init+0x90>)
 800137a:	220c      	movs	r2, #12
 800137c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137e:	4b19      	ldr	r3, [pc, #100]	@ (80013e4 <MX_USART1_UART_Init+0x90>)
 8001380:	2200      	movs	r2, #0
 8001382:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001384:	4b17      	ldr	r3, [pc, #92]	@ (80013e4 <MX_USART1_UART_Init+0x90>)
 8001386:	2200      	movs	r2, #0
 8001388:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800138a:	4b16      	ldr	r3, [pc, #88]	@ (80013e4 <MX_USART1_UART_Init+0x90>)
 800138c:	2200      	movs	r2, #0
 800138e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001390:	4b14      	ldr	r3, [pc, #80]	@ (80013e4 <MX_USART1_UART_Init+0x90>)
 8001392:	2200      	movs	r2, #0
 8001394:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001396:	4b13      	ldr	r3, [pc, #76]	@ (80013e4 <MX_USART1_UART_Init+0x90>)
 8001398:	2200      	movs	r2, #0
 800139a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800139c:	4811      	ldr	r0, [pc, #68]	@ (80013e4 <MX_USART1_UART_Init+0x90>)
 800139e:	f004 fd3f 	bl	8005e20 <HAL_UART_Init>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80013a8:	f000 f8a4 	bl	80014f4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013ac:	2100      	movs	r1, #0
 80013ae:	480d      	ldr	r0, [pc, #52]	@ (80013e4 <MX_USART1_UART_Init+0x90>)
 80013b0:	f005 fada 	bl	8006968 <HAL_UARTEx_SetTxFifoThreshold>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80013ba:	f000 f89b 	bl	80014f4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013be:	2100      	movs	r1, #0
 80013c0:	4808      	ldr	r0, [pc, #32]	@ (80013e4 <MX_USART1_UART_Init+0x90>)
 80013c2:	f005 fb0f 	bl	80069e4 <HAL_UARTEx_SetRxFifoThreshold>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80013cc:	f000 f892 	bl	80014f4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80013d0:	4804      	ldr	r0, [pc, #16]	@ (80013e4 <MX_USART1_UART_Init+0x90>)
 80013d2:	f005 fa90 	bl	80068f6 <HAL_UARTEx_DisableFifoMode>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80013dc:	f000 f88a 	bl	80014f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80013e0:	bf00      	nop
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	20000258 	.word	0x20000258
 80013e8:	40013800 	.word	0x40013800

080013ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b088      	sub	sp, #32
 80013f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f2:	f107 030c 	add.w	r3, r7, #12
 80013f6:	2200      	movs	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	605a      	str	r2, [r3, #4]
 80013fc:	609a      	str	r2, [r3, #8]
 80013fe:	60da      	str	r2, [r3, #12]
 8001400:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001402:	4b29      	ldr	r3, [pc, #164]	@ (80014a8 <MX_GPIO_Init+0xbc>)
 8001404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001406:	4a28      	ldr	r2, [pc, #160]	@ (80014a8 <MX_GPIO_Init+0xbc>)
 8001408:	f043 0304 	orr.w	r3, r3, #4
 800140c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800140e:	4b26      	ldr	r3, [pc, #152]	@ (80014a8 <MX_GPIO_Init+0xbc>)
 8001410:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001412:	f003 0304 	and.w	r3, r3, #4
 8001416:	60bb      	str	r3, [r7, #8]
 8001418:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800141a:	4b23      	ldr	r3, [pc, #140]	@ (80014a8 <MX_GPIO_Init+0xbc>)
 800141c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800141e:	4a22      	ldr	r2, [pc, #136]	@ (80014a8 <MX_GPIO_Init+0xbc>)
 8001420:	f043 0302 	orr.w	r3, r3, #2
 8001424:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001426:	4b20      	ldr	r3, [pc, #128]	@ (80014a8 <MX_GPIO_Init+0xbc>)
 8001428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800142a:	f003 0302 	and.w	r3, r3, #2
 800142e:	607b      	str	r3, [r7, #4]
 8001430:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001432:	4b1d      	ldr	r3, [pc, #116]	@ (80014a8 <MX_GPIO_Init+0xbc>)
 8001434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001436:	4a1c      	ldr	r2, [pc, #112]	@ (80014a8 <MX_GPIO_Init+0xbc>)
 8001438:	f043 0301 	orr.w	r3, r3, #1
 800143c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800143e:	4b1a      	ldr	r3, [pc, #104]	@ (80014a8 <MX_GPIO_Init+0xbc>)
 8001440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	603b      	str	r3, [r7, #0]
 8001448:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 800144a:	2200      	movs	r2, #0
 800144c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001450:	4816      	ldr	r0, [pc, #88]	@ (80014ac <MX_GPIO_Init+0xc0>)
 8001452:	f002 ffe7 	bl	8004424 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : User_Button_Pin */
  GPIO_InitStruct.Pin = User_Button_Pin;
 8001456:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800145a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800145c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001460:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8001466:	f107 030c 	add.w	r3, r7, #12
 800146a:	4619      	mov	r1, r3
 800146c:	4810      	ldr	r0, [pc, #64]	@ (80014b0 <MX_GPIO_Init+0xc4>)
 800146e:	f002 fe47 	bl	8004100 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001472:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001476:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001478:	2301      	movs	r3, #1
 800147a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001480:	2300      	movs	r3, #0
 8001482:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001484:	f107 030c 	add.w	r3, r7, #12
 8001488:	4619      	mov	r1, r3
 800148a:	4808      	ldr	r0, [pc, #32]	@ (80014ac <MX_GPIO_Init+0xc0>)
 800148c:	f002 fe38 	bl	8004100 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001490:	2200      	movs	r2, #0
 8001492:	2100      	movs	r1, #0
 8001494:	2028      	movs	r0, #40	@ 0x28
 8001496:	f002 fdfc 	bl	8004092 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800149a:	2028      	movs	r0, #40	@ 0x28
 800149c:	f002 fe15 	bl	80040ca <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80014a0:	bf00      	nop
 80014a2:	3720      	adds	r7, #32
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40021000 	.word	0x40021000
 80014ac:	48000400 	.word	0x48000400
 80014b0:	48000800 	.word	0x48000800

080014b4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == User_Button_Pin) {
 80014be:	88fb      	ldrh	r3, [r7, #6]
 80014c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80014c4:	d10d      	bne.n	80014e2 <HAL_GPIO_EXTI_Callback+0x2e>
	state ^= 1;
 80014c6:	4b09      	ldr	r3, [pc, #36]	@ (80014ec <HAL_GPIO_EXTI_Callback+0x38>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	f083 0301 	eor.w	r3, r3, #1
 80014d0:	b2da      	uxtb	r2, r3
 80014d2:	4b06      	ldr	r3, [pc, #24]	@ (80014ec <HAL_GPIO_EXTI_Callback+0x38>)
 80014d4:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 80014d6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014da:	4805      	ldr	r0, [pc, #20]	@ (80014f0 <HAL_GPIO_EXTI_Callback+0x3c>)
 80014dc:	f002 ffba 	bl	8004454 <HAL_GPIO_TogglePin>
//    HAL_Delay(1000);
  } else {
      __NOP();
  }
}
 80014e0:	e000      	b.n	80014e4 <HAL_GPIO_EXTI_Callback+0x30>
      __NOP();
 80014e2:	bf00      	nop
}
 80014e4:	bf00      	nop
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	200002ec 	.word	0x200002ec
 80014f0:	48000400 	.word	0x48000400

080014f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014f8:	b672      	cpsid	i
}
 80014fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014fc:	bf00      	nop
 80014fe:	e7fd      	b.n	80014fc <Error_Handler+0x8>

08001500 <getVoltage>:
#include "main.h"
#include "measurement.h"
#include <stdint.h>


float getVoltage(ADC_HandleTypeDef *hadc) {
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
    uint32_t adc_value;
    uint16_t vrefint_cal = *VREFINT_ADDR;
 8001508:	4b1b      	ldr	r3, [pc, #108]	@ (8001578 <getVoltage+0x78>)
 800150a:	881b      	ldrh	r3, [r3, #0]
 800150c:	82fb      	strh	r3, [r7, #22]

    if (HAL_ADCEx_Calibration_Start(hadc, ADC_SINGLE_ENDED) != HAL_OK) {
 800150e:	217f      	movs	r1, #127	@ 0x7f
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	f001 fef7 	bl	8003304 <HAL_ADCEx_Calibration_Start>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <getVoltage+0x20>
      Error_Handler();
 800151c:	f7ff ffea 	bl	80014f4 <Error_Handler>
    }

    HAL_ADC_Start(hadc);
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f000 feab 	bl	800227c <HAL_ADC_Start>
    HAL_Delay(1);
 8001526:	2001      	movs	r0, #1
 8001528:	f000 fb16 	bl	8001b58 <HAL_Delay>
    HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 800152c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001530:	6878      	ldr	r0, [r7, #4]
 8001532:	f000 ff39 	bl	80023a8 <HAL_ADC_PollForConversion>
    adc_value = HAL_ADC_GetValue(hadc);
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f000 ffc5 	bl	80024c6 <HAL_ADC_GetValue>
 800153c:	6138      	str	r0, [r7, #16]
    HAL_ADC_Stop(hadc);
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f000 feff 	bl	8002342 <HAL_ADC_Stop>

    float vRefPlus = (3.0f * vrefint_cal) / adc_value;
 8001544:	8afb      	ldrh	r3, [r7, #22]
 8001546:	ee07 3a90 	vmov	s15, r3
 800154a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800154e:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001552:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	ee07 3a90 	vmov	s15, r3
 800155c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001560:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001564:	edc7 7a03 	vstr	s15, [r7, #12]

    return vRefPlus;
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	ee07 3a90 	vmov	s15, r3
}
 800156e:	eeb0 0a67 	vmov.f32	s0, s15
 8001572:	3718      	adds	r7, #24
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	1fff75aa 	.word	0x1fff75aa

0800157c <getTemperature>:

float getTemperature(ADC_HandleTypeDef *hadc) {
 800157c:	b580      	push	{r7, lr}
 800157e:	b088      	sub	sp, #32
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
    uint32_t adc_value;
    uint16_t ts_cal1 = *TS_CAL1_ADDR;  // 30°C
 8001584:	4b24      	ldr	r3, [pc, #144]	@ (8001618 <getTemperature+0x9c>)
 8001586:	881b      	ldrh	r3, [r3, #0]
 8001588:	83fb      	strh	r3, [r7, #30]
    uint16_t ts_cal2 = *TS_CAL2_ADDR;  // 130°C
 800158a:	4b24      	ldr	r3, [pc, #144]	@ (800161c <getTemperature+0xa0>)
 800158c:	881b      	ldrh	r3, [r3, #0]
 800158e:	83bb      	strh	r3, [r7, #28]

    // Read value from injected channel (which is responsible for TEMP)
    HAL_ADCEx_InjectedStart(hadc);
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f001 ff17 	bl	80033c4 <HAL_ADCEx_InjectedStart>
    HAL_Delay(1);
 8001596:	2001      	movs	r0, #1
 8001598:	f000 fade 	bl	8001b58 <HAL_Delay>
    adc_value = HAL_ADCEx_InjectedGetValue(hadc, ADC_INJECTED_RANK_1);
 800159c:	2108      	movs	r1, #8
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f001 ff82 	bl	80034a8 <HAL_ADCEx_InjectedGetValue>
 80015a4:	61b8      	str	r0, [r7, #24]

    float vRef = getVoltage(hadc);  // Read actual VREF+
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f7ff ffaa 	bl	8001500 <getVoltage>
 80015ac:	ed87 0a05 	vstr	s0, [r7, #20]
    float adj_adc_value = adc_value * (vRef / 3.0f);
 80015b0:	69bb      	ldr	r3, [r7, #24]
 80015b2:	ee07 3a90 	vmov	s15, r3
 80015b6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015ba:	edd7 6a05 	vldr	s13, [r7, #20]
 80015be:	eeb0 6a08 	vmov.f32	s12, #8	@ 0x40400000  3.0
 80015c2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80015c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ca:	edc7 7a04 	vstr	s15, [r7, #16]
    float temperature = ((100.0f / (float)(ts_cal2 - ts_cal1)) *
 80015ce:	8bba      	ldrh	r2, [r7, #28]
 80015d0:	8bfb      	ldrh	r3, [r7, #30]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	ee07 3a90 	vmov	s15, r3
 80015d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015dc:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001620 <getTemperature+0xa4>
 80015e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                         (adj_adc_value - ts_cal1)) + 30.0f;
 80015e4:	8bfb      	ldrh	r3, [r7, #30]
 80015e6:	ee07 3a90 	vmov	s15, r3
 80015ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015ee:	edd7 6a04 	vldr	s13, [r7, #16]
 80015f2:	ee76 7ae7 	vsub.f32	s15, s13, s15
    float temperature = ((100.0f / (float)(ts_cal2 - ts_cal1)) *
 80015f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015fa:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80015fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001602:	edc7 7a03 	vstr	s15, [r7, #12]
    return temperature;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	ee07 3a90 	vmov	s15, r3
}
 800160c:	eeb0 0a67 	vmov.f32	s0, s15
 8001610:	3720      	adds	r7, #32
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	1fff75a8 	.word	0x1fff75a8
 800161c:	1fff75ca 	.word	0x1fff75ca
 8001620:	42c80000 	.word	0x42c80000

08001624 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800162a:	4b0f      	ldr	r3, [pc, #60]	@ (8001668 <HAL_MspInit+0x44>)
 800162c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800162e:	4a0e      	ldr	r2, [pc, #56]	@ (8001668 <HAL_MspInit+0x44>)
 8001630:	f043 0301 	orr.w	r3, r3, #1
 8001634:	6613      	str	r3, [r2, #96]	@ 0x60
 8001636:	4b0c      	ldr	r3, [pc, #48]	@ (8001668 <HAL_MspInit+0x44>)
 8001638:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	607b      	str	r3, [r7, #4]
 8001640:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001642:	4b09      	ldr	r3, [pc, #36]	@ (8001668 <HAL_MspInit+0x44>)
 8001644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001646:	4a08      	ldr	r2, [pc, #32]	@ (8001668 <HAL_MspInit+0x44>)
 8001648:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800164c:	6593      	str	r3, [r2, #88]	@ 0x58
 800164e:	4b06      	ldr	r3, [pc, #24]	@ (8001668 <HAL_MspInit+0x44>)
 8001650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001652:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001656:	603b      	str	r3, [r7, #0]
 8001658:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800165a:	bf00      	nop
 800165c:	370c      	adds	r7, #12
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	40021000 	.word	0x40021000

0800166c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b0ae      	sub	sp, #184	@ 0xb8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001674:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
 8001682:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001684:	f107 0310 	add.w	r3, r7, #16
 8001688:	2294      	movs	r2, #148	@ 0x94
 800168a:	2100      	movs	r1, #0
 800168c:	4618      	mov	r0, r3
 800168e:	f007 f819 	bl	80086c4 <memset>
  if(hadc->Instance==ADC1)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a27      	ldr	r2, [pc, #156]	@ (8001734 <HAL_ADC_MspInit+0xc8>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d146      	bne.n	800172a <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800169c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80016a0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80016a2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80016a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80016aa:	2301      	movs	r3, #1
 80016ac:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80016ae:	2301      	movs	r3, #1
 80016b0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80016b2:	2318      	movs	r3, #24
 80016b4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80016b6:	2302      	movs	r3, #2
 80016b8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80016ba:	2302      	movs	r3, #2
 80016bc:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80016be:	2302      	movs	r3, #2
 80016c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80016c2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80016c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016c8:	f107 0310 	add.w	r3, r7, #16
 80016cc:	4618      	mov	r0, r3
 80016ce:	f003 fe8f 	bl	80053f0 <HAL_RCCEx_PeriphCLKConfig>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80016d8:	f7ff ff0c 	bl	80014f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80016dc:	4b16      	ldr	r3, [pc, #88]	@ (8001738 <HAL_ADC_MspInit+0xcc>)
 80016de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e0:	4a15      	ldr	r2, [pc, #84]	@ (8001738 <HAL_ADC_MspInit+0xcc>)
 80016e2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80016e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016e8:	4b13      	ldr	r3, [pc, #76]	@ (8001738 <HAL_ADC_MspInit+0xcc>)
 80016ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016f0:	60fb      	str	r3, [r7, #12]
 80016f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f4:	4b10      	ldr	r3, [pc, #64]	@ (8001738 <HAL_ADC_MspInit+0xcc>)
 80016f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016f8:	4a0f      	ldr	r2, [pc, #60]	@ (8001738 <HAL_ADC_MspInit+0xcc>)
 80016fa:	f043 0304 	orr.w	r3, r3, #4
 80016fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001700:	4b0d      	ldr	r3, [pc, #52]	@ (8001738 <HAL_ADC_MspInit+0xcc>)
 8001702:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001704:	f003 0304 	and.w	r3, r3, #4
 8001708:	60bb      	str	r3, [r7, #8]
 800170a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800170c:	2301      	movs	r3, #1
 800170e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001712:	230b      	movs	r3, #11
 8001714:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001718:	2300      	movs	r3, #0
 800171a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800171e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001722:	4619      	mov	r1, r3
 8001724:	4805      	ldr	r0, [pc, #20]	@ (800173c <HAL_ADC_MspInit+0xd0>)
 8001726:	f002 fceb 	bl	8004100 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800172a:	bf00      	nop
 800172c:	37b8      	adds	r7, #184	@ 0xb8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	50040000 	.word	0x50040000
 8001738:	40021000 	.word	0x40021000
 800173c:	48000800 	.word	0x48000800

08001740 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b0ae      	sub	sp, #184	@ 0xb8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001748:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800174c:	2200      	movs	r2, #0
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	605a      	str	r2, [r3, #4]
 8001752:	609a      	str	r2, [r3, #8]
 8001754:	60da      	str	r2, [r3, #12]
 8001756:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001758:	f107 0310 	add.w	r3, r7, #16
 800175c:	2294      	movs	r2, #148	@ 0x94
 800175e:	2100      	movs	r1, #0
 8001760:	4618      	mov	r0, r3
 8001762:	f006 ffaf 	bl	80086c4 <memset>
  if(huart->Instance==USART1)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4a22      	ldr	r2, [pc, #136]	@ (80017f4 <HAL_UART_MspInit+0xb4>)
 800176c:	4293      	cmp	r3, r2
 800176e:	d13c      	bne.n	80017ea <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001770:	2301      	movs	r3, #1
 8001772:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001774:	2300      	movs	r3, #0
 8001776:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001778:	f107 0310 	add.w	r3, r7, #16
 800177c:	4618      	mov	r0, r3
 800177e:	f003 fe37 	bl	80053f0 <HAL_RCCEx_PeriphCLKConfig>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001788:	f7ff feb4 	bl	80014f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800178c:	4b1a      	ldr	r3, [pc, #104]	@ (80017f8 <HAL_UART_MspInit+0xb8>)
 800178e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001790:	4a19      	ldr	r2, [pc, #100]	@ (80017f8 <HAL_UART_MspInit+0xb8>)
 8001792:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001796:	6613      	str	r3, [r2, #96]	@ 0x60
 8001798:	4b17      	ldr	r3, [pc, #92]	@ (80017f8 <HAL_UART_MspInit+0xb8>)
 800179a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800179c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017a0:	60fb      	str	r3, [r7, #12]
 80017a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a4:	4b14      	ldr	r3, [pc, #80]	@ (80017f8 <HAL_UART_MspInit+0xb8>)
 80017a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017a8:	4a13      	ldr	r2, [pc, #76]	@ (80017f8 <HAL_UART_MspInit+0xb8>)
 80017aa:	f043 0301 	orr.w	r3, r3, #1
 80017ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017b0:	4b11      	ldr	r3, [pc, #68]	@ (80017f8 <HAL_UART_MspInit+0xb8>)
 80017b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b4:	f003 0301 	and.w	r3, r3, #1
 80017b8:	60bb      	str	r3, [r7, #8]
 80017ba:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80017bc:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80017c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c4:	2302      	movs	r3, #2
 80017c6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ca:	2300      	movs	r3, #0
 80017cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017d0:	2303      	movs	r3, #3
 80017d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80017d6:	2307      	movs	r3, #7
 80017d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017dc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80017e0:	4619      	mov	r1, r3
 80017e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017e6:	f002 fc8b 	bl	8004100 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80017ea:	bf00      	nop
 80017ec:	37b8      	adds	r7, #184	@ 0xb8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40013800 	.word	0x40013800
 80017f8:	40021000 	.word	0x40021000

080017fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001800:	bf00      	nop
 8001802:	e7fd      	b.n	8001800 <NMI_Handler+0x4>

08001804 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001808:	bf00      	nop
 800180a:	e7fd      	b.n	8001808 <HardFault_Handler+0x4>

0800180c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <MemManage_Handler+0x4>

08001814 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <BusFault_Handler+0x4>

0800181c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001820:	bf00      	nop
 8001822:	e7fd      	b.n	8001820 <UsageFault_Handler+0x4>

08001824 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr

08001832 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001832:	b480      	push	{r7}
 8001834:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001836:	bf00      	nop
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001844:	bf00      	nop
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr

0800184e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001852:	f000 f961 	bl	8001b18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}

0800185a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800185a:	b580      	push	{r7, lr}
 800185c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(User_Button_Pin);
 800185e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001862:	f002 fe11 	bl	8004488 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001866:	bf00      	nop
 8001868:	bd80      	pop	{r7, pc}

0800186a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800186a:	b480      	push	{r7}
 800186c:	af00      	add	r7, sp, #0
  return 1;
 800186e:	2301      	movs	r3, #1
}
 8001870:	4618      	mov	r0, r3
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr

0800187a <_kill>:

int _kill(int pid, int sig)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	b082      	sub	sp, #8
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
 8001882:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001884:	f006 ff2a 	bl	80086dc <__errno>
 8001888:	4603      	mov	r3, r0
 800188a:	2216      	movs	r2, #22
 800188c:	601a      	str	r2, [r3, #0]
  return -1;
 800188e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001892:	4618      	mov	r0, r3
 8001894:	3708      	adds	r7, #8
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}

0800189a <_exit>:

void _exit (int status)
{
 800189a:	b580      	push	{r7, lr}
 800189c:	b082      	sub	sp, #8
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018a2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80018a6:	6878      	ldr	r0, [r7, #4]
 80018a8:	f7ff ffe7 	bl	800187a <_kill>
  while (1) {}    /* Make sure we hang here */
 80018ac:	bf00      	nop
 80018ae:	e7fd      	b.n	80018ac <_exit+0x12>

080018b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	60f8      	str	r0, [r7, #12]
 80018b8:	60b9      	str	r1, [r7, #8]
 80018ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018bc:	2300      	movs	r3, #0
 80018be:	617b      	str	r3, [r7, #20]
 80018c0:	e00a      	b.n	80018d8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018c2:	f3af 8000 	nop.w
 80018c6:	4601      	mov	r1, r0
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	1c5a      	adds	r2, r3, #1
 80018cc:	60ba      	str	r2, [r7, #8]
 80018ce:	b2ca      	uxtb	r2, r1
 80018d0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	3301      	adds	r3, #1
 80018d6:	617b      	str	r3, [r7, #20]
 80018d8:	697a      	ldr	r2, [r7, #20]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	429a      	cmp	r2, r3
 80018de:	dbf0      	blt.n	80018c2 <_read+0x12>
  }

  return len;
 80018e0:	687b      	ldr	r3, [r7, #4]
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3718      	adds	r7, #24
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018ea:	b580      	push	{r7, lr}
 80018ec:	b086      	sub	sp, #24
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	60f8      	str	r0, [r7, #12]
 80018f2:	60b9      	str	r1, [r7, #8]
 80018f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018f6:	2300      	movs	r3, #0
 80018f8:	617b      	str	r3, [r7, #20]
 80018fa:	e009      	b.n	8001910 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	1c5a      	adds	r2, r3, #1
 8001900:	60ba      	str	r2, [r7, #8]
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	4618      	mov	r0, r3
 8001906:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	3301      	adds	r3, #1
 800190e:	617b      	str	r3, [r7, #20]
 8001910:	697a      	ldr	r2, [r7, #20]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	429a      	cmp	r2, r3
 8001916:	dbf1      	blt.n	80018fc <_write+0x12>
  }
  return len;
 8001918:	687b      	ldr	r3, [r7, #4]
}
 800191a:	4618      	mov	r0, r3
 800191c:	3718      	adds	r7, #24
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}

08001922 <_close>:

int _close(int file)
{
 8001922:	b480      	push	{r7}
 8001924:	b083      	sub	sp, #12
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800192a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800192e:	4618      	mov	r0, r3
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr

0800193a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800193a:	b480      	push	{r7}
 800193c:	b083      	sub	sp, #12
 800193e:	af00      	add	r7, sp, #0
 8001940:	6078      	str	r0, [r7, #4]
 8001942:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800194a:	605a      	str	r2, [r3, #4]
  return 0;
 800194c:	2300      	movs	r3, #0
}
 800194e:	4618      	mov	r0, r3
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr

0800195a <_isatty>:

int _isatty(int file)
{
 800195a:	b480      	push	{r7}
 800195c:	b083      	sub	sp, #12
 800195e:	af00      	add	r7, sp, #0
 8001960:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001962:	2301      	movs	r3, #1
}
 8001964:	4618      	mov	r0, r3
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr

08001970 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001970:	b480      	push	{r7}
 8001972:	b085      	sub	sp, #20
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800197c:	2300      	movs	r3, #0
}
 800197e:	4618      	mov	r0, r3
 8001980:	3714      	adds	r7, #20
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
	...

0800198c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b086      	sub	sp, #24
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001994:	4a14      	ldr	r2, [pc, #80]	@ (80019e8 <_sbrk+0x5c>)
 8001996:	4b15      	ldr	r3, [pc, #84]	@ (80019ec <_sbrk+0x60>)
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019a0:	4b13      	ldr	r3, [pc, #76]	@ (80019f0 <_sbrk+0x64>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d102      	bne.n	80019ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019a8:	4b11      	ldr	r3, [pc, #68]	@ (80019f0 <_sbrk+0x64>)
 80019aa:	4a12      	ldr	r2, [pc, #72]	@ (80019f4 <_sbrk+0x68>)
 80019ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019ae:	4b10      	ldr	r3, [pc, #64]	@ (80019f0 <_sbrk+0x64>)
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4413      	add	r3, r2
 80019b6:	693a      	ldr	r2, [r7, #16]
 80019b8:	429a      	cmp	r2, r3
 80019ba:	d207      	bcs.n	80019cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019bc:	f006 fe8e 	bl	80086dc <__errno>
 80019c0:	4603      	mov	r3, r0
 80019c2:	220c      	movs	r2, #12
 80019c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80019ca:	e009      	b.n	80019e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019cc:	4b08      	ldr	r3, [pc, #32]	@ (80019f0 <_sbrk+0x64>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019d2:	4b07      	ldr	r3, [pc, #28]	@ (80019f0 <_sbrk+0x64>)
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4413      	add	r3, r2
 80019da:	4a05      	ldr	r2, [pc, #20]	@ (80019f0 <_sbrk+0x64>)
 80019dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019de:	68fb      	ldr	r3, [r7, #12]
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3718      	adds	r7, #24
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	200a0000 	.word	0x200a0000
 80019ec:	00000400 	.word	0x00000400
 80019f0:	200002f0 	.word	0x200002f0
 80019f4:	20000448 	.word	0x20000448

080019f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80019fc:	4b06      	ldr	r3, [pc, #24]	@ (8001a18 <SystemInit+0x20>)
 80019fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a02:	4a05      	ldr	r2, [pc, #20]	@ (8001a18 <SystemInit+0x20>)
 8001a04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001a0c:	bf00      	nop
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	e000ed00 	.word	0xe000ed00

08001a1c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a1c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a54 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a20:	f7ff ffea 	bl	80019f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a24:	480c      	ldr	r0, [pc, #48]	@ (8001a58 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a26:	490d      	ldr	r1, [pc, #52]	@ (8001a5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a28:	4a0d      	ldr	r2, [pc, #52]	@ (8001a60 <LoopForever+0xe>)
  movs r3, #0
 8001a2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a2c:	e002      	b.n	8001a34 <LoopCopyDataInit>

08001a2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a32:	3304      	adds	r3, #4

08001a34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a38:	d3f9      	bcc.n	8001a2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a3c:	4c0a      	ldr	r4, [pc, #40]	@ (8001a68 <LoopForever+0x16>)
  movs r3, #0
 8001a3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a40:	e001      	b.n	8001a46 <LoopFillZerobss>

08001a42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a44:	3204      	adds	r2, #4

08001a46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a48:	d3fb      	bcc.n	8001a42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a4a:	f006 fe4d 	bl	80086e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a4e:	f7ff fb09 	bl	8001064 <main>

08001a52 <LoopForever>:

LoopForever:
    b LoopForever
 8001a52:	e7fe      	b.n	8001a52 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001a54:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001a58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a5c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001a60:	0800b6dc 	.word	0x0800b6dc
  ldr r2, =_sbss
 8001a64:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001a68:	20000444 	.word	0x20000444

08001a6c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a6c:	e7fe      	b.n	8001a6c <ADC1_IRQHandler>

08001a6e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a6e:	b580      	push	{r7, lr}
 8001a70:	b082      	sub	sp, #8
 8001a72:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a74:	2300      	movs	r3, #0
 8001a76:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a78:	2003      	movs	r0, #3
 8001a7a:	f002 faff 	bl	800407c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a7e:	2000      	movs	r0, #0
 8001a80:	f000 f80e 	bl	8001aa0 <HAL_InitTick>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d002      	beq.n	8001a90 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	71fb      	strb	r3, [r7, #7]
 8001a8e:	e001      	b.n	8001a94 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a90:	f7ff fdc8 	bl	8001624 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a94:	79fb      	ldrb	r3, [r7, #7]
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
	...

08001aa0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001aac:	4b17      	ldr	r3, [pc, #92]	@ (8001b0c <HAL_InitTick+0x6c>)
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d023      	beq.n	8001afc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001ab4:	4b16      	ldr	r3, [pc, #88]	@ (8001b10 <HAL_InitTick+0x70>)
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	4b14      	ldr	r3, [pc, #80]	@ (8001b0c <HAL_InitTick+0x6c>)
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	4619      	mov	r1, r3
 8001abe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ac2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aca:	4618      	mov	r0, r3
 8001acc:	f002 fb0b 	bl	80040e6 <HAL_SYSTICK_Config>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d10f      	bne.n	8001af6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2b0f      	cmp	r3, #15
 8001ada:	d809      	bhi.n	8001af0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001adc:	2200      	movs	r2, #0
 8001ade:	6879      	ldr	r1, [r7, #4]
 8001ae0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ae4:	f002 fad5 	bl	8004092 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ae8:	4a0a      	ldr	r2, [pc, #40]	@ (8001b14 <HAL_InitTick+0x74>)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6013      	str	r3, [r2, #0]
 8001aee:	e007      	b.n	8001b00 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	73fb      	strb	r3, [r7, #15]
 8001af4:	e004      	b.n	8001b00 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	73fb      	strb	r3, [r7, #15]
 8001afa:	e001      	b.n	8001b00 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3710      	adds	r7, #16
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000008 	.word	0x20000008
 8001b10:	20000000 	.word	0x20000000
 8001b14:	20000004 	.word	0x20000004

08001b18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b1c:	4b06      	ldr	r3, [pc, #24]	@ (8001b38 <HAL_IncTick+0x20>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	461a      	mov	r2, r3
 8001b22:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <HAL_IncTick+0x24>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4413      	add	r3, r2
 8001b28:	4a04      	ldr	r2, [pc, #16]	@ (8001b3c <HAL_IncTick+0x24>)
 8001b2a:	6013      	str	r3, [r2, #0]
}
 8001b2c:	bf00      	nop
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	20000008 	.word	0x20000008
 8001b3c:	200002f4 	.word	0x200002f4

08001b40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  return uwTick;
 8001b44:	4b03      	ldr	r3, [pc, #12]	@ (8001b54 <HAL_GetTick+0x14>)
 8001b46:	681b      	ldr	r3, [r3, #0]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	200002f4 	.word	0x200002f4

08001b58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b60:	f7ff ffee 	bl	8001b40 <HAL_GetTick>
 8001b64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001b70:	d005      	beq.n	8001b7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001b72:	4b0a      	ldr	r3, [pc, #40]	@ (8001b9c <HAL_Delay+0x44>)
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	461a      	mov	r2, r3
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b7e:	bf00      	nop
 8001b80:	f7ff ffde 	bl	8001b40 <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	68fa      	ldr	r2, [r7, #12]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d8f7      	bhi.n	8001b80 <HAL_Delay+0x28>
  {
  }
}
 8001b90:	bf00      	nop
 8001b92:	bf00      	nop
 8001b94:	3710      	adds	r7, #16
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	20000008 	.word	0x20000008

08001ba0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	431a      	orrs	r2, r3
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	609a      	str	r2, [r3, #8]
}
 8001bba:	bf00      	nop
 8001bbc:	370c      	adds	r7, #12
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr

08001bc6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	b083      	sub	sp, #12
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
 8001bce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	431a      	orrs	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	609a      	str	r2, [r3, #8]
}
 8001be0:	bf00      	nop
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	370c      	adds	r7, #12
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr

08001c08 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b087      	sub	sp, #28
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	60f8      	str	r0, [r7, #12]
 8001c10:	60b9      	str	r1, [r7, #8]
 8001c12:	607a      	str	r2, [r7, #4]
 8001c14:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	3360      	adds	r3, #96	@ 0x60
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	4413      	add	r3, r2
 8001c22:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	4b08      	ldr	r3, [pc, #32]	@ (8001c4c <LL_ADC_SetOffset+0x44>)
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001c32:	683a      	ldr	r2, [r7, #0]
 8001c34:	430a      	orrs	r2, r1
 8001c36:	4313      	orrs	r3, r2
 8001c38:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001c40:	bf00      	nop
 8001c42:	371c      	adds	r7, #28
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr
 8001c4c:	03fff000 	.word	0x03fff000

08001c50 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b085      	sub	sp, #20
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	3360      	adds	r3, #96	@ 0x60
 8001c5e:	461a      	mov	r2, r3
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	4413      	add	r3, r2
 8001c66:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3714      	adds	r7, #20
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr

08001c7c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b087      	sub	sp, #28
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	60f8      	str	r0, [r7, #12]
 8001c84:	60b9      	str	r1, [r7, #8]
 8001c86:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	3360      	adds	r3, #96	@ 0x60
 8001c8c:	461a      	mov	r2, r3
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	4413      	add	r3, r2
 8001c94:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	431a      	orrs	r2, r3
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001ca6:	bf00      	nop
 8001ca8:	371c      	adds	r7, #28
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr

08001cb2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	b083      	sub	sp, #12
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
 8001cba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	695b      	ldr	r3, [r3, #20]
 8001cc0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	431a      	orrs	r2, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	615a      	str	r2, [r3, #20]
}
 8001ccc:	bf00      	nop
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d101      	bne.n	8001cf0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001cec:	2301      	movs	r3, #1
 8001cee:	e000      	b.n	8001cf2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001cf0:	2300      	movs	r3, #0
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	370c      	adds	r7, #12
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr

08001cfe <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001cfe:	b480      	push	{r7}
 8001d00:	b087      	sub	sp, #28
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	60f8      	str	r0, [r7, #12]
 8001d06:	60b9      	str	r1, [r7, #8]
 8001d08:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	3330      	adds	r3, #48	@ 0x30
 8001d0e:	461a      	mov	r2, r3
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	0a1b      	lsrs	r3, r3, #8
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	f003 030c 	and.w	r3, r3, #12
 8001d1a:	4413      	add	r3, r2
 8001d1c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	f003 031f 	and.w	r3, r3, #31
 8001d28:	211f      	movs	r1, #31
 8001d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d2e:	43db      	mvns	r3, r3
 8001d30:	401a      	ands	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	0e9b      	lsrs	r3, r3, #26
 8001d36:	f003 011f 	and.w	r1, r3, #31
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	f003 031f 	and.w	r3, r3, #31
 8001d40:	fa01 f303 	lsl.w	r3, r1, r3
 8001d44:	431a      	orrs	r2, r3
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001d4a:	bf00      	nop
 8001d4c:	371c      	adds	r7, #28
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr

08001d56 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001d56:	b480      	push	{r7}
 8001d58:	b087      	sub	sp, #28
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	60f8      	str	r0, [r7, #12]
 8001d5e:	60b9      	str	r1, [r7, #8]
 8001d60:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	3314      	adds	r3, #20
 8001d66:	461a      	mov	r2, r3
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	0e5b      	lsrs	r3, r3, #25
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	f003 0304 	and.w	r3, r3, #4
 8001d72:	4413      	add	r3, r2
 8001d74:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	0d1b      	lsrs	r3, r3, #20
 8001d7e:	f003 031f 	and.w	r3, r3, #31
 8001d82:	2107      	movs	r1, #7
 8001d84:	fa01 f303 	lsl.w	r3, r1, r3
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	401a      	ands	r2, r3
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	0d1b      	lsrs	r3, r3, #20
 8001d90:	f003 031f 	and.w	r3, r3, #31
 8001d94:	6879      	ldr	r1, [r7, #4]
 8001d96:	fa01 f303 	lsl.w	r3, r1, r3
 8001d9a:	431a      	orrs	r2, r3
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001da0:	bf00      	nop
 8001da2:	371c      	adds	r7, #28
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b085      	sub	sp, #20
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	60f8      	str	r0, [r7, #12]
 8001db4:	60b9      	str	r1, [r7, #8]
 8001db6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dc4:	43db      	mvns	r3, r3
 8001dc6:	401a      	ands	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f003 0318 	and.w	r3, r3, #24
 8001dce:	4908      	ldr	r1, [pc, #32]	@ (8001df0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001dd0:	40d9      	lsrs	r1, r3
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	400b      	ands	r3, r1
 8001dd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dda:	431a      	orrs	r2, r3
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001de2:	bf00      	nop
 8001de4:	3714      	adds	r7, #20
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	0007ffff 	.word	0x0007ffff

08001df4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001e04:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e08:	687a      	ldr	r2, [r7, #4]
 8001e0a:	6093      	str	r3, [r2, #8]
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001e28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001e2c:	d101      	bne.n	8001e32 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e000      	b.n	8001e34 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001e32:	2300      	movs	r3, #0
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001e50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e54:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001e5c:	bf00      	nop
 8001e5e:	370c      	adds	r7, #12
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001e7c:	d101      	bne.n	8001e82 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e000      	b.n	8001e84 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001e82:	2300      	movs	r3, #0
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001ea0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ea4:	f043 0201 	orr.w	r2, r3, #1
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001eac:	bf00      	nop
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001ec8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ecc:	f043 0202 	orr.w	r2, r3, #2
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001ed4:	bf00      	nop
 8001ed6:	370c      	adds	r7, #12
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr

08001ee0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	f003 0301 	and.w	r3, r3, #1
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d101      	bne.n	8001ef8 <LL_ADC_IsEnabled+0x18>
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e000      	b.n	8001efa <LL_ADC_IsEnabled+0x1a>
 8001ef8:	2300      	movs	r3, #0
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr

08001f06 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001f06:	b480      	push	{r7}
 8001f08:	b083      	sub	sp, #12
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	f003 0302 	and.w	r3, r3, #2
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d101      	bne.n	8001f1e <LL_ADC_IsDisableOngoing+0x18>
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e000      	b.n	8001f20 <LL_ADC_IsDisableOngoing+0x1a>
 8001f1e:	2300      	movs	r3, #0
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr

08001f2c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001f3c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001f40:	f043 0204 	orr.w	r2, r3, #4
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001f64:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001f68:	f043 0210 	orr.w	r2, r3, #16
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001f70:	bf00      	nop
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	f003 0304 	and.w	r3, r3, #4
 8001f8c:	2b04      	cmp	r3, #4
 8001f8e:	d101      	bne.n	8001f94 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001f90:	2301      	movs	r3, #1
 8001f92:	e000      	b.n	8001f96 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr

08001fa2 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b083      	sub	sp, #12
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001fb2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001fb6:	f043 0220 	orr.w	r2, r3, #32
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001fbe:	bf00      	nop
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr

08001fca <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	b083      	sub	sp, #12
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	f003 0308 	and.w	r3, r3, #8
 8001fda:	2b08      	cmp	r3, #8
 8001fdc:	d101      	bne.n	8001fe2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e000      	b.n	8001fe4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001fe2:	2300      	movs	r3, #0
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b088      	sub	sp, #32
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d101      	bne.n	800200a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e129      	b.n	800225e <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	691b      	ldr	r3, [r3, #16]
 800200e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002014:	2b00      	cmp	r3, #0
 8002016:	d109      	bne.n	800202c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f7ff fb27 	bl	800166c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2200      	movs	r2, #0
 8002028:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4618      	mov	r0, r3
 8002032:	f7ff fef1 	bl	8001e18 <LL_ADC_IsDeepPowerDownEnabled>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d004      	beq.n	8002046 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4618      	mov	r0, r3
 8002042:	f7ff fed7 	bl	8001df4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4618      	mov	r0, r3
 800204c:	f7ff ff0c 	bl	8001e68 <LL_ADC_IsInternalRegulatorEnabled>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d115      	bne.n	8002082 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4618      	mov	r0, r3
 800205c:	f7ff fef0 	bl	8001e40 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002060:	4b81      	ldr	r3, [pc, #516]	@ (8002268 <HAL_ADC_Init+0x278>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	099b      	lsrs	r3, r3, #6
 8002066:	4a81      	ldr	r2, [pc, #516]	@ (800226c <HAL_ADC_Init+0x27c>)
 8002068:	fba2 2303 	umull	r2, r3, r2, r3
 800206c:	099b      	lsrs	r3, r3, #6
 800206e:	3301      	adds	r3, #1
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002074:	e002      	b.n	800207c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	3b01      	subs	r3, #1
 800207a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d1f9      	bne.n	8002076 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4618      	mov	r0, r3
 8002088:	f7ff feee 	bl	8001e68 <LL_ADC_IsInternalRegulatorEnabled>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d10d      	bne.n	80020ae <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002096:	f043 0210 	orr.w	r2, r3, #16
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020a2:	f043 0201 	orr.w	r2, r3, #1
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7ff ff62 	bl	8001f7c <LL_ADC_REG_IsConversionOngoing>
 80020b8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020be:	f003 0310 	and.w	r3, r3, #16
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	f040 80c2 	bne.w	800224c <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	f040 80be 	bne.w	800224c <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80020d8:	f043 0202 	orr.w	r2, r3, #2
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7ff fefb 	bl	8001ee0 <LL_ADC_IsEnabled>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d10b      	bne.n	8002108 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80020f0:	485f      	ldr	r0, [pc, #380]	@ (8002270 <HAL_ADC_Init+0x280>)
 80020f2:	f7ff fef5 	bl	8001ee0 <LL_ADC_IsEnabled>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d105      	bne.n	8002108 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	4619      	mov	r1, r3
 8002102:	485c      	ldr	r0, [pc, #368]	@ (8002274 <HAL_ADC_Init+0x284>)
 8002104:	f7ff fd4c 	bl	8001ba0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	7e5b      	ldrb	r3, [r3, #25]
 800210c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002112:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002118:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800211e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002126:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002128:	4313      	orrs	r3, r2
 800212a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002132:	2b01      	cmp	r3, #1
 8002134:	d106      	bne.n	8002144 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800213a:	3b01      	subs	r3, #1
 800213c:	045b      	lsls	r3, r3, #17
 800213e:	69ba      	ldr	r2, [r7, #24]
 8002140:	4313      	orrs	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002148:	2b00      	cmp	r3, #0
 800214a:	d009      	beq.n	8002160 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002150:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002158:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800215a:	69ba      	ldr	r2, [r7, #24]
 800215c:	4313      	orrs	r3, r2
 800215e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	68da      	ldr	r2, [r3, #12]
 8002166:	4b44      	ldr	r3, [pc, #272]	@ (8002278 <HAL_ADC_Init+0x288>)
 8002168:	4013      	ands	r3, r2
 800216a:	687a      	ldr	r2, [r7, #4]
 800216c:	6812      	ldr	r2, [r2, #0]
 800216e:	69b9      	ldr	r1, [r7, #24]
 8002170:	430b      	orrs	r3, r1
 8002172:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4618      	mov	r0, r3
 800217a:	f7ff ff26 	bl	8001fca <LL_ADC_INJ_IsConversionOngoing>
 800217e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d140      	bne.n	8002208 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d13d      	bne.n	8002208 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	7e1b      	ldrb	r3, [r3, #24]
 8002194:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002196:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800219e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80021a0:	4313      	orrs	r3, r2
 80021a2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	68db      	ldr	r3, [r3, #12]
 80021aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80021ae:	f023 0306 	bic.w	r3, r3, #6
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	6812      	ldr	r2, [r2, #0]
 80021b6:	69b9      	ldr	r1, [r7, #24]
 80021b8:	430b      	orrs	r3, r1
 80021ba:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d118      	bne.n	80021f8 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	691b      	ldr	r3, [r3, #16]
 80021cc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80021d0:	f023 0304 	bic.w	r3, r3, #4
 80021d4:	687a      	ldr	r2, [r7, #4]
 80021d6:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80021dc:	4311      	orrs	r1, r2
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80021e2:	4311      	orrs	r1, r2
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80021e8:	430a      	orrs	r2, r1
 80021ea:	431a      	orrs	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f042 0201 	orr.w	r2, r2, #1
 80021f4:	611a      	str	r2, [r3, #16]
 80021f6:	e007      	b.n	8002208 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	691a      	ldr	r2, [r3, #16]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f022 0201 	bic.w	r2, r2, #1
 8002206:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	691b      	ldr	r3, [r3, #16]
 800220c:	2b01      	cmp	r3, #1
 800220e:	d10c      	bne.n	800222a <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002216:	f023 010f 	bic.w	r1, r3, #15
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	69db      	ldr	r3, [r3, #28]
 800221e:	1e5a      	subs	r2, r3, #1
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	430a      	orrs	r2, r1
 8002226:	631a      	str	r2, [r3, #48]	@ 0x30
 8002228:	e007      	b.n	800223a <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f022 020f 	bic.w	r2, r2, #15
 8002238:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800223e:	f023 0303 	bic.w	r3, r3, #3
 8002242:	f043 0201 	orr.w	r2, r3, #1
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	659a      	str	r2, [r3, #88]	@ 0x58
 800224a:	e007      	b.n	800225c <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002250:	f043 0210 	orr.w	r2, r3, #16
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800225c:	7ffb      	ldrb	r3, [r7, #31]
}
 800225e:	4618      	mov	r0, r3
 8002260:	3720      	adds	r7, #32
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000000 	.word	0x20000000
 800226c:	053e2d63 	.word	0x053e2d63
 8002270:	50040000 	.word	0x50040000
 8002274:	50040300 	.word	0x50040300
 8002278:	fff0c007 	.word	0xfff0c007

0800227c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4618      	mov	r0, r3
 800228a:	f7ff fe77 	bl	8001f7c <LL_ADC_REG_IsConversionOngoing>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d14f      	bne.n	8002334 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800229a:	2b01      	cmp	r3, #1
 800229c:	d101      	bne.n	80022a2 <HAL_ADC_Start+0x26>
 800229e:	2302      	movs	r3, #2
 80022a0:	e04b      	b.n	800233a <HAL_ADC_Start+0xbe>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2201      	movs	r2, #1
 80022a6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f000 fdd0 	bl	8002e50 <ADC_Enable>
 80022b0:	4603      	mov	r3, r0
 80022b2:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80022b4:	7bfb      	ldrb	r3, [r7, #15]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d137      	bne.n	800232a <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022be:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80022c2:	f023 0301 	bic.w	r3, r3, #1
 80022c6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022da:	d106      	bne.n	80022ea <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022e0:	f023 0206 	bic.w	r2, r3, #6
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80022e8:	e002      	b.n	80022f0 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2200      	movs	r2, #0
 80022ee:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	221c      	movs	r2, #28
 80022f6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2200      	movs	r2, #0
 80022fc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d007      	beq.n	800231e <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002312:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002316:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4618      	mov	r0, r3
 8002324:	f7ff fe02 	bl	8001f2c <LL_ADC_REG_StartConversion>
 8002328:	e006      	b.n	8002338 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8002332:	e001      	b.n	8002338 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002334:	2302      	movs	r3, #2
 8002336:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8002338:	7bfb      	ldrb	r3, [r7, #15]
}
 800233a:	4618      	mov	r0, r3
 800233c:	3710      	adds	r7, #16
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}

08002342 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002342:	b580      	push	{r7, lr}
 8002344:	b084      	sub	sp, #16
 8002346:	af00      	add	r7, sp, #0
 8002348:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002350:	2b01      	cmp	r3, #1
 8002352:	d101      	bne.n	8002358 <HAL_ADC_Stop+0x16>
 8002354:	2302      	movs	r3, #2
 8002356:	e023      	b.n	80023a0 <HAL_ADC_Stop+0x5e>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002360:	2103      	movs	r1, #3
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f000 fcb8 	bl	8002cd8 <ADC_ConversionStop>
 8002368:	4603      	mov	r3, r0
 800236a:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800236c:	7bfb      	ldrb	r3, [r7, #15]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d111      	bne.n	8002396 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f000 fdf2 	bl	8002f5c <ADC_Disable>
 8002378:	4603      	mov	r3, r0
 800237a:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800237c:	7bfb      	ldrb	r3, [r7, #15]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d109      	bne.n	8002396 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002386:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800238a:	f023 0301 	bic.w	r3, r3, #1
 800238e:	f043 0201 	orr.w	r2, r3, #1
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800239e:	7bfb      	ldrb	r3, [r7, #15]
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3710      	adds	r7, #16
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b086      	sub	sp, #24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	695b      	ldr	r3, [r3, #20]
 80023b6:	2b08      	cmp	r3, #8
 80023b8:	d102      	bne.n	80023c0 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80023ba:	2308      	movs	r3, #8
 80023bc:	617b      	str	r3, [r7, #20]
 80023be:	e010      	b.n	80023e2 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d007      	beq.n	80023de <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d2:	f043 0220 	orr.w	r2, r3, #32
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e06f      	b.n	80024be <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 80023de:	2304      	movs	r3, #4
 80023e0:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80023e2:	f7ff fbad 	bl	8001b40 <HAL_GetTick>
 80023e6:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80023e8:	e021      	b.n	800242e <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80023f0:	d01d      	beq.n	800242e <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80023f2:	f7ff fba5 	bl	8001b40 <HAL_GetTick>
 80023f6:	4602      	mov	r2, r0
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	683a      	ldr	r2, [r7, #0]
 80023fe:	429a      	cmp	r2, r3
 8002400:	d302      	bcc.n	8002408 <HAL_ADC_PollForConversion+0x60>
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d112      	bne.n	800242e <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	4013      	ands	r3, r2
 8002412:	2b00      	cmp	r3, #0
 8002414:	d10b      	bne.n	800242e <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800241a:	f043 0204 	orr.w	r2, r3, #4
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 800242a:	2303      	movs	r3, #3
 800242c:	e047      	b.n	80024be <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	4013      	ands	r3, r2
 8002438:	2b00      	cmp	r3, #0
 800243a:	d0d6      	beq.n	80023ea <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002440:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4618      	mov	r0, r3
 800244e:	f7ff fc43 	bl	8001cd8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d01c      	beq.n	8002492 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	7e5b      	ldrb	r3, [r3, #25]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d118      	bne.n	8002492 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0308 	and.w	r3, r3, #8
 800246a:	2b08      	cmp	r3, #8
 800246c:	d111      	bne.n	8002492 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002472:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800247e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d105      	bne.n	8002492 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800248a:	f043 0201 	orr.w	r2, r3, #1
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	659a      	str	r2, [r3, #88]	@ 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	2b08      	cmp	r3, #8
 800249e:	d104      	bne.n	80024aa <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2208      	movs	r2, #8
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	e008      	b.n	80024bc <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d103      	bne.n	80024bc <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	220c      	movs	r2, #12
 80024ba:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80024bc:	2300      	movs	r3, #0
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3718      	adds	r7, #24
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80024c6:	b480      	push	{r7}
 80024c8:	b083      	sub	sp, #12
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	370c      	adds	r7, #12
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr

080024e0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b0b6      	sub	sp, #216	@ 0xd8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024ea:	2300      	movs	r3, #0
 80024ec:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80024f0:	2300      	movs	r3, #0
 80024f2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d101      	bne.n	8002502 <HAL_ADC_ConfigChannel+0x22>
 80024fe:	2302      	movs	r3, #2
 8002500:	e3d5      	b.n	8002cae <HAL_ADC_ConfigChannel+0x7ce>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2201      	movs	r2, #1
 8002506:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4618      	mov	r0, r3
 8002510:	f7ff fd34 	bl	8001f7c <LL_ADC_REG_IsConversionOngoing>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	f040 83ba 	bne.w	8002c90 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	2b05      	cmp	r3, #5
 800252a:	d824      	bhi.n	8002576 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	3b02      	subs	r3, #2
 8002532:	2b03      	cmp	r3, #3
 8002534:	d81b      	bhi.n	800256e <HAL_ADC_ConfigChannel+0x8e>
 8002536:	a201      	add	r2, pc, #4	@ (adr r2, 800253c <HAL_ADC_ConfigChannel+0x5c>)
 8002538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800253c:	0800254d 	.word	0x0800254d
 8002540:	08002555 	.word	0x08002555
 8002544:	0800255d 	.word	0x0800255d
 8002548:	08002565 	.word	0x08002565
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800254c:	230c      	movs	r3, #12
 800254e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002552:	e010      	b.n	8002576 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002554:	2312      	movs	r3, #18
 8002556:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800255a:	e00c      	b.n	8002576 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800255c:	2318      	movs	r3, #24
 800255e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002562:	e008      	b.n	8002576 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002564:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002568:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800256c:	e003      	b.n	8002576 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800256e:	2306      	movs	r3, #6
 8002570:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002574:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6818      	ldr	r0, [r3, #0]
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	461a      	mov	r2, r3
 8002580:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002584:	f7ff fbbb 	bl	8001cfe <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff fcf5 	bl	8001f7c <LL_ADC_REG_IsConversionOngoing>
 8002592:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4618      	mov	r0, r3
 800259c:	f7ff fd15 	bl	8001fca <LL_ADC_INJ_IsConversionOngoing>
 80025a0:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80025a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	f040 81bf 	bne.w	800292c <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80025ae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	f040 81ba 	bne.w	800292c <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80025c0:	d10f      	bne.n	80025e2 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6818      	ldr	r0, [r3, #0]
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2200      	movs	r2, #0
 80025cc:	4619      	mov	r1, r3
 80025ce:	f7ff fbc2 	bl	8001d56 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80025da:	4618      	mov	r0, r3
 80025dc:	f7ff fb69 	bl	8001cb2 <LL_ADC_SetSamplingTimeCommonConfig>
 80025e0:	e00e      	b.n	8002600 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6818      	ldr	r0, [r3, #0]
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	6819      	ldr	r1, [r3, #0]
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	461a      	mov	r2, r3
 80025f0:	f7ff fbb1 	bl	8001d56 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2100      	movs	r1, #0
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7ff fb59 	bl	8001cb2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	695a      	ldr	r2, [r3, #20]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	68db      	ldr	r3, [r3, #12]
 800260a:	08db      	lsrs	r3, r3, #3
 800260c:	f003 0303 	and.w	r3, r3, #3
 8002610:	005b      	lsls	r3, r3, #1
 8002612:	fa02 f303 	lsl.w	r3, r2, r3
 8002616:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	691b      	ldr	r3, [r3, #16]
 800261e:	2b04      	cmp	r3, #4
 8002620:	d00a      	beq.n	8002638 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6818      	ldr	r0, [r3, #0]
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	6919      	ldr	r1, [r3, #16]
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002632:	f7ff fae9 	bl	8001c08 <LL_ADC_SetOffset>
 8002636:	e179      	b.n	800292c <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2100      	movs	r1, #0
 800263e:	4618      	mov	r0, r3
 8002640:	f7ff fb06 	bl	8001c50 <LL_ADC_GetOffsetChannel>
 8002644:	4603      	mov	r3, r0
 8002646:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800264a:	2b00      	cmp	r3, #0
 800264c:	d10a      	bne.n	8002664 <HAL_ADC_ConfigChannel+0x184>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2100      	movs	r1, #0
 8002654:	4618      	mov	r0, r3
 8002656:	f7ff fafb 	bl	8001c50 <LL_ADC_GetOffsetChannel>
 800265a:	4603      	mov	r3, r0
 800265c:	0e9b      	lsrs	r3, r3, #26
 800265e:	f003 021f 	and.w	r2, r3, #31
 8002662:	e01e      	b.n	80026a2 <HAL_ADC_ConfigChannel+0x1c2>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2100      	movs	r1, #0
 800266a:	4618      	mov	r0, r3
 800266c:	f7ff faf0 	bl	8001c50 <LL_ADC_GetOffsetChannel>
 8002670:	4603      	mov	r3, r0
 8002672:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002676:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800267a:	fa93 f3a3 	rbit	r3, r3
 800267e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002682:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002686:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800268a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800268e:	2b00      	cmp	r3, #0
 8002690:	d101      	bne.n	8002696 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8002692:	2320      	movs	r3, #32
 8002694:	e004      	b.n	80026a0 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8002696:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800269a:	fab3 f383 	clz	r3, r3
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d105      	bne.n	80026ba <HAL_ADC_ConfigChannel+0x1da>
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	0e9b      	lsrs	r3, r3, #26
 80026b4:	f003 031f 	and.w	r3, r3, #31
 80026b8:	e018      	b.n	80026ec <HAL_ADC_ConfigChannel+0x20c>
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80026c6:	fa93 f3a3 	rbit	r3, r3
 80026ca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80026ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80026d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80026d6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d101      	bne.n	80026e2 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80026de:	2320      	movs	r3, #32
 80026e0:	e004      	b.n	80026ec <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80026e2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80026e6:	fab3 f383 	clz	r3, r3
 80026ea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d106      	bne.n	80026fe <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2200      	movs	r2, #0
 80026f6:	2100      	movs	r1, #0
 80026f8:	4618      	mov	r0, r3
 80026fa:	f7ff fabf 	bl	8001c7c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2101      	movs	r1, #1
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff faa3 	bl	8001c50 <LL_ADC_GetOffsetChannel>
 800270a:	4603      	mov	r3, r0
 800270c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002710:	2b00      	cmp	r3, #0
 8002712:	d10a      	bne.n	800272a <HAL_ADC_ConfigChannel+0x24a>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2101      	movs	r1, #1
 800271a:	4618      	mov	r0, r3
 800271c:	f7ff fa98 	bl	8001c50 <LL_ADC_GetOffsetChannel>
 8002720:	4603      	mov	r3, r0
 8002722:	0e9b      	lsrs	r3, r3, #26
 8002724:	f003 021f 	and.w	r2, r3, #31
 8002728:	e01e      	b.n	8002768 <HAL_ADC_ConfigChannel+0x288>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	2101      	movs	r1, #1
 8002730:	4618      	mov	r0, r3
 8002732:	f7ff fa8d 	bl	8001c50 <LL_ADC_GetOffsetChannel>
 8002736:	4603      	mov	r3, r0
 8002738:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800273c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002740:	fa93 f3a3 	rbit	r3, r3
 8002744:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002748:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800274c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002750:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002754:	2b00      	cmp	r3, #0
 8002756:	d101      	bne.n	800275c <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8002758:	2320      	movs	r3, #32
 800275a:	e004      	b.n	8002766 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 800275c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002760:	fab3 f383 	clz	r3, r3
 8002764:	b2db      	uxtb	r3, r3
 8002766:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002770:	2b00      	cmp	r3, #0
 8002772:	d105      	bne.n	8002780 <HAL_ADC_ConfigChannel+0x2a0>
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	0e9b      	lsrs	r3, r3, #26
 800277a:	f003 031f 	and.w	r3, r3, #31
 800277e:	e018      	b.n	80027b2 <HAL_ADC_ConfigChannel+0x2d2>
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002788:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800278c:	fa93 f3a3 	rbit	r3, r3
 8002790:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002794:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002798:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800279c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d101      	bne.n	80027a8 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 80027a4:	2320      	movs	r3, #32
 80027a6:	e004      	b.n	80027b2 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 80027a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80027ac:	fab3 f383 	clz	r3, r3
 80027b0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d106      	bne.n	80027c4 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2200      	movs	r2, #0
 80027bc:	2101      	movs	r1, #1
 80027be:	4618      	mov	r0, r3
 80027c0:	f7ff fa5c 	bl	8001c7c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	2102      	movs	r1, #2
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7ff fa40 	bl	8001c50 <LL_ADC_GetOffsetChannel>
 80027d0:	4603      	mov	r3, r0
 80027d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d10a      	bne.n	80027f0 <HAL_ADC_ConfigChannel+0x310>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2102      	movs	r1, #2
 80027e0:	4618      	mov	r0, r3
 80027e2:	f7ff fa35 	bl	8001c50 <LL_ADC_GetOffsetChannel>
 80027e6:	4603      	mov	r3, r0
 80027e8:	0e9b      	lsrs	r3, r3, #26
 80027ea:	f003 021f 	and.w	r2, r3, #31
 80027ee:	e01e      	b.n	800282e <HAL_ADC_ConfigChannel+0x34e>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2102      	movs	r1, #2
 80027f6:	4618      	mov	r0, r3
 80027f8:	f7ff fa2a 	bl	8001c50 <LL_ADC_GetOffsetChannel>
 80027fc:	4603      	mov	r3, r0
 80027fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002802:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002806:	fa93 f3a3 	rbit	r3, r3
 800280a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800280e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002812:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002816:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 800281e:	2320      	movs	r3, #32
 8002820:	e004      	b.n	800282c <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002822:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002826:	fab3 f383 	clz	r3, r3
 800282a:	b2db      	uxtb	r3, r3
 800282c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002836:	2b00      	cmp	r3, #0
 8002838:	d105      	bne.n	8002846 <HAL_ADC_ConfigChannel+0x366>
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	0e9b      	lsrs	r3, r3, #26
 8002840:	f003 031f 	and.w	r3, r3, #31
 8002844:	e014      	b.n	8002870 <HAL_ADC_ConfigChannel+0x390>
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800284c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800284e:	fa93 f3a3 	rbit	r3, r3
 8002852:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002854:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002856:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800285a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800285e:	2b00      	cmp	r3, #0
 8002860:	d101      	bne.n	8002866 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002862:	2320      	movs	r3, #32
 8002864:	e004      	b.n	8002870 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8002866:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800286a:	fab3 f383 	clz	r3, r3
 800286e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002870:	429a      	cmp	r2, r3
 8002872:	d106      	bne.n	8002882 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2200      	movs	r2, #0
 800287a:	2102      	movs	r1, #2
 800287c:	4618      	mov	r0, r3
 800287e:	f7ff f9fd 	bl	8001c7c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2103      	movs	r1, #3
 8002888:	4618      	mov	r0, r3
 800288a:	f7ff f9e1 	bl	8001c50 <LL_ADC_GetOffsetChannel>
 800288e:	4603      	mov	r3, r0
 8002890:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002894:	2b00      	cmp	r3, #0
 8002896:	d10a      	bne.n	80028ae <HAL_ADC_ConfigChannel+0x3ce>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2103      	movs	r1, #3
 800289e:	4618      	mov	r0, r3
 80028a0:	f7ff f9d6 	bl	8001c50 <LL_ADC_GetOffsetChannel>
 80028a4:	4603      	mov	r3, r0
 80028a6:	0e9b      	lsrs	r3, r3, #26
 80028a8:	f003 021f 	and.w	r2, r3, #31
 80028ac:	e017      	b.n	80028de <HAL_ADC_ConfigChannel+0x3fe>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	2103      	movs	r1, #3
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff f9cb 	bl	8001c50 <LL_ADC_GetOffsetChannel>
 80028ba:	4603      	mov	r3, r0
 80028bc:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80028c0:	fa93 f3a3 	rbit	r3, r3
 80028c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80028c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80028c8:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80028ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d101      	bne.n	80028d4 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80028d0:	2320      	movs	r3, #32
 80028d2:	e003      	b.n	80028dc <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80028d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80028d6:	fab3 f383 	clz	r3, r3
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d105      	bne.n	80028f6 <HAL_ADC_ConfigChannel+0x416>
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	0e9b      	lsrs	r3, r3, #26
 80028f0:	f003 031f 	and.w	r3, r3, #31
 80028f4:	e011      	b.n	800291a <HAL_ADC_ConfigChannel+0x43a>
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80028fe:	fa93 f3a3 	rbit	r3, r3
 8002902:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002904:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002906:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002908:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800290a:	2b00      	cmp	r3, #0
 800290c:	d101      	bne.n	8002912 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 800290e:	2320      	movs	r3, #32
 8002910:	e003      	b.n	800291a <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002912:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002914:	fab3 f383 	clz	r3, r3
 8002918:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800291a:	429a      	cmp	r2, r3
 800291c:	d106      	bne.n	800292c <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2200      	movs	r2, #0
 8002924:	2103      	movs	r1, #3
 8002926:	4618      	mov	r0, r3
 8002928:	f7ff f9a8 	bl	8001c7c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4618      	mov	r0, r3
 8002932:	f7ff fad5 	bl	8001ee0 <LL_ADC_IsEnabled>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	f040 813f 	bne.w	8002bbc <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6818      	ldr	r0, [r3, #0]
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	6819      	ldr	r1, [r3, #0]
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	461a      	mov	r2, r3
 800294c:	f7ff fa2e 	bl	8001dac <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	4a8e      	ldr	r2, [pc, #568]	@ (8002b90 <HAL_ADC_ConfigChannel+0x6b0>)
 8002956:	4293      	cmp	r3, r2
 8002958:	f040 8130 	bne.w	8002bbc <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002968:	2b00      	cmp	r3, #0
 800296a:	d10b      	bne.n	8002984 <HAL_ADC_ConfigChannel+0x4a4>
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	0e9b      	lsrs	r3, r3, #26
 8002972:	3301      	adds	r3, #1
 8002974:	f003 031f 	and.w	r3, r3, #31
 8002978:	2b09      	cmp	r3, #9
 800297a:	bf94      	ite	ls
 800297c:	2301      	movls	r3, #1
 800297e:	2300      	movhi	r3, #0
 8002980:	b2db      	uxtb	r3, r3
 8002982:	e019      	b.n	80029b8 <HAL_ADC_ConfigChannel+0x4d8>
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800298a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800298c:	fa93 f3a3 	rbit	r3, r3
 8002990:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002992:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002994:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002996:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002998:	2b00      	cmp	r3, #0
 800299a:	d101      	bne.n	80029a0 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 800299c:	2320      	movs	r3, #32
 800299e:	e003      	b.n	80029a8 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80029a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80029a2:	fab3 f383 	clz	r3, r3
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	3301      	adds	r3, #1
 80029aa:	f003 031f 	and.w	r3, r3, #31
 80029ae:	2b09      	cmp	r3, #9
 80029b0:	bf94      	ite	ls
 80029b2:	2301      	movls	r3, #1
 80029b4:	2300      	movhi	r3, #0
 80029b6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d079      	beq.n	8002ab0 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d107      	bne.n	80029d8 <HAL_ADC_ConfigChannel+0x4f8>
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	0e9b      	lsrs	r3, r3, #26
 80029ce:	3301      	adds	r3, #1
 80029d0:	069b      	lsls	r3, r3, #26
 80029d2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80029d6:	e015      	b.n	8002a04 <HAL_ADC_ConfigChannel+0x524>
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80029e0:	fa93 f3a3 	rbit	r3, r3
 80029e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80029e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029e8:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80029ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d101      	bne.n	80029f4 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80029f0:	2320      	movs	r3, #32
 80029f2:	e003      	b.n	80029fc <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80029f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029f6:	fab3 f383 	clz	r3, r3
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	3301      	adds	r3, #1
 80029fe:	069b      	lsls	r3, r3, #26
 8002a00:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d109      	bne.n	8002a24 <HAL_ADC_ConfigChannel+0x544>
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	0e9b      	lsrs	r3, r3, #26
 8002a16:	3301      	adds	r3, #1
 8002a18:	f003 031f 	and.w	r3, r3, #31
 8002a1c:	2101      	movs	r1, #1
 8002a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a22:	e017      	b.n	8002a54 <HAL_ADC_ConfigChannel+0x574>
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a2c:	fa93 f3a3 	rbit	r3, r3
 8002a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002a32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a34:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002a36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d101      	bne.n	8002a40 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002a3c:	2320      	movs	r3, #32
 8002a3e:	e003      	b.n	8002a48 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002a40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a42:	fab3 f383 	clz	r3, r3
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	3301      	adds	r3, #1
 8002a4a:	f003 031f 	and.w	r3, r3, #31
 8002a4e:	2101      	movs	r1, #1
 8002a50:	fa01 f303 	lsl.w	r3, r1, r3
 8002a54:	ea42 0103 	orr.w	r1, r2, r3
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d10a      	bne.n	8002a7a <HAL_ADC_ConfigChannel+0x59a>
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	0e9b      	lsrs	r3, r3, #26
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	f003 021f 	and.w	r2, r3, #31
 8002a70:	4613      	mov	r3, r2
 8002a72:	005b      	lsls	r3, r3, #1
 8002a74:	4413      	add	r3, r2
 8002a76:	051b      	lsls	r3, r3, #20
 8002a78:	e018      	b.n	8002aac <HAL_ADC_ConfigChannel+0x5cc>
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a82:	fa93 f3a3 	rbit	r3, r3
 8002a86:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a8a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d101      	bne.n	8002a96 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002a92:	2320      	movs	r3, #32
 8002a94:	e003      	b.n	8002a9e <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8002a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a98:	fab3 f383 	clz	r3, r3
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	f003 021f 	and.w	r2, r3, #31
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	005b      	lsls	r3, r3, #1
 8002aa8:	4413      	add	r3, r2
 8002aaa:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002aac:	430b      	orrs	r3, r1
 8002aae:	e080      	b.n	8002bb2 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d107      	bne.n	8002acc <HAL_ADC_ConfigChannel+0x5ec>
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	0e9b      	lsrs	r3, r3, #26
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	069b      	lsls	r3, r3, #26
 8002ac6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002aca:	e015      	b.n	8002af8 <HAL_ADC_ConfigChannel+0x618>
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ad4:	fa93 f3a3 	rbit	r3, r3
 8002ad8:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002ade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d101      	bne.n	8002ae8 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002ae4:	2320      	movs	r3, #32
 8002ae6:	e003      	b.n	8002af0 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8002ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aea:	fab3 f383 	clz	r3, r3
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	3301      	adds	r3, #1
 8002af2:	069b      	lsls	r3, r3, #26
 8002af4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d109      	bne.n	8002b18 <HAL_ADC_ConfigChannel+0x638>
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	0e9b      	lsrs	r3, r3, #26
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	f003 031f 	and.w	r3, r3, #31
 8002b10:	2101      	movs	r1, #1
 8002b12:	fa01 f303 	lsl.w	r3, r1, r3
 8002b16:	e017      	b.n	8002b48 <HAL_ADC_ConfigChannel+0x668>
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	fa93 f3a3 	rbit	r3, r3
 8002b24:	61bb      	str	r3, [r7, #24]
  return result;
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002b2a:	6a3b      	ldr	r3, [r7, #32]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d101      	bne.n	8002b34 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002b30:	2320      	movs	r3, #32
 8002b32:	e003      	b.n	8002b3c <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002b34:	6a3b      	ldr	r3, [r7, #32]
 8002b36:	fab3 f383 	clz	r3, r3
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	f003 031f 	and.w	r3, r3, #31
 8002b42:	2101      	movs	r1, #1
 8002b44:	fa01 f303 	lsl.w	r3, r1, r3
 8002b48:	ea42 0103 	orr.w	r1, r2, r3
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d10d      	bne.n	8002b74 <HAL_ADC_ConfigChannel+0x694>
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	0e9b      	lsrs	r3, r3, #26
 8002b5e:	3301      	adds	r3, #1
 8002b60:	f003 021f 	and.w	r2, r3, #31
 8002b64:	4613      	mov	r3, r2
 8002b66:	005b      	lsls	r3, r3, #1
 8002b68:	4413      	add	r3, r2
 8002b6a:	3b1e      	subs	r3, #30
 8002b6c:	051b      	lsls	r3, r3, #20
 8002b6e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b72:	e01d      	b.n	8002bb0 <HAL_ADC_ConfigChannel+0x6d0>
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	fa93 f3a3 	rbit	r3, r3
 8002b80:	60fb      	str	r3, [r7, #12]
  return result;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d103      	bne.n	8002b94 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002b8c:	2320      	movs	r3, #32
 8002b8e:	e005      	b.n	8002b9c <HAL_ADC_ConfigChannel+0x6bc>
 8002b90:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	fab3 f383 	clz	r3, r3
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	3301      	adds	r3, #1
 8002b9e:	f003 021f 	and.w	r2, r3, #31
 8002ba2:	4613      	mov	r3, r2
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	4413      	add	r3, r2
 8002ba8:	3b1e      	subs	r3, #30
 8002baa:	051b      	lsls	r3, r3, #20
 8002bac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002bb0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002bb2:	683a      	ldr	r2, [r7, #0]
 8002bb4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	f7ff f8cd 	bl	8001d56 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	4b3d      	ldr	r3, [pc, #244]	@ (8002cb8 <HAL_ADC_ConfigChannel+0x7d8>)
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d06c      	beq.n	8002ca2 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002bc8:	483c      	ldr	r0, [pc, #240]	@ (8002cbc <HAL_ADC_ConfigChannel+0x7dc>)
 8002bca:	f7ff f80f 	bl	8001bec <LL_ADC_GetCommonPathInternalCh>
 8002bce:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a3a      	ldr	r2, [pc, #232]	@ (8002cc0 <HAL_ADC_ConfigChannel+0x7e0>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d127      	bne.n	8002c2c <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002bdc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002be0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d121      	bne.n	8002c2c <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a35      	ldr	r2, [pc, #212]	@ (8002cc4 <HAL_ADC_ConfigChannel+0x7e4>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d157      	bne.n	8002ca2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002bf2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002bf6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	482f      	ldr	r0, [pc, #188]	@ (8002cbc <HAL_ADC_ConfigChannel+0x7dc>)
 8002bfe:	f7fe ffe2 	bl	8001bc6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c02:	4b31      	ldr	r3, [pc, #196]	@ (8002cc8 <HAL_ADC_ConfigChannel+0x7e8>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	099b      	lsrs	r3, r3, #6
 8002c08:	4a30      	ldr	r2, [pc, #192]	@ (8002ccc <HAL_ADC_ConfigChannel+0x7ec>)
 8002c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c0e:	099b      	lsrs	r3, r3, #6
 8002c10:	1c5a      	adds	r2, r3, #1
 8002c12:	4613      	mov	r3, r2
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	4413      	add	r3, r2
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002c1c:	e002      	b.n	8002c24 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	3b01      	subs	r3, #1
 8002c22:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1f9      	bne.n	8002c1e <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c2a:	e03a      	b.n	8002ca2 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a27      	ldr	r2, [pc, #156]	@ (8002cd0 <HAL_ADC_ConfigChannel+0x7f0>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d113      	bne.n	8002c5e <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002c36:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002c3a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d10d      	bne.n	8002c5e <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a1f      	ldr	r2, [pc, #124]	@ (8002cc4 <HAL_ADC_ConfigChannel+0x7e4>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d12a      	bne.n	8002ca2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c4c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002c50:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c54:	4619      	mov	r1, r3
 8002c56:	4819      	ldr	r0, [pc, #100]	@ (8002cbc <HAL_ADC_ConfigChannel+0x7dc>)
 8002c58:	f7fe ffb5 	bl	8001bc6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c5c:	e021      	b.n	8002ca2 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a1c      	ldr	r2, [pc, #112]	@ (8002cd4 <HAL_ADC_ConfigChannel+0x7f4>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d11c      	bne.n	8002ca2 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002c68:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002c6c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d116      	bne.n	8002ca2 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a12      	ldr	r2, [pc, #72]	@ (8002cc4 <HAL_ADC_ConfigChannel+0x7e4>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d111      	bne.n	8002ca2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c7e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002c82:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002c86:	4619      	mov	r1, r3
 8002c88:	480c      	ldr	r0, [pc, #48]	@ (8002cbc <HAL_ADC_ConfigChannel+0x7dc>)
 8002c8a:	f7fe ff9c 	bl	8001bc6 <LL_ADC_SetCommonPathInternalCh>
 8002c8e:	e008      	b.n	8002ca2 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c94:	f043 0220 	orr.w	r2, r3, #32
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002caa:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	37d8      	adds	r7, #216	@ 0xd8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	80080000 	.word	0x80080000
 8002cbc:	50040300 	.word	0x50040300
 8002cc0:	c7520000 	.word	0xc7520000
 8002cc4:	50040000 	.word	0x50040000
 8002cc8:	20000000 	.word	0x20000000
 8002ccc:	053e2d63 	.word	0x053e2d63
 8002cd0:	cb840000 	.word	0xcb840000
 8002cd4:	80000001 	.word	0x80000001

08002cd8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b088      	sub	sp, #32
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f7ff f944 	bl	8001f7c <LL_ADC_REG_IsConversionOngoing>
 8002cf4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7ff f965 	bl	8001fca <LL_ADC_INJ_IsConversionOngoing>
 8002d00:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d103      	bne.n	8002d10 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	f000 8098 	beq.w	8002e40 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d02a      	beq.n	8002d74 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	7e5b      	ldrb	r3, [r3, #25]
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d126      	bne.n	8002d74 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	7e1b      	ldrb	r3, [r3, #24]
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d122      	bne.n	8002d74 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002d32:	e014      	b.n	8002d5e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	4a45      	ldr	r2, [pc, #276]	@ (8002e4c <ADC_ConversionStop+0x174>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d90d      	bls.n	8002d58 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d40:	f043 0210 	orr.w	r2, r3, #16
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d4c:	f043 0201 	orr.w	r2, r3, #1
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e074      	b.n	8002e42 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d68:	2b40      	cmp	r3, #64	@ 0x40
 8002d6a:	d1e3      	bne.n	8002d34 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2240      	movs	r2, #64	@ 0x40
 8002d72:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d014      	beq.n	8002da4 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7ff f8fc 	bl	8001f7c <LL_ADC_REG_IsConversionOngoing>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d00c      	beq.n	8002da4 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7ff f8b9 	bl	8001f06 <LL_ADC_IsDisableOngoing>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d104      	bne.n	8002da4 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7ff f8d8 	bl	8001f54 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d014      	beq.n	8002dd4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4618      	mov	r0, r3
 8002db0:	f7ff f90b 	bl	8001fca <LL_ADC_INJ_IsConversionOngoing>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d00c      	beq.n	8002dd4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7ff f8a1 	bl	8001f06 <LL_ADC_IsDisableOngoing>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d104      	bne.n	8002dd4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7ff f8e7 	bl	8001fa2 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002dd4:	69bb      	ldr	r3, [r7, #24]
 8002dd6:	2b02      	cmp	r3, #2
 8002dd8:	d005      	beq.n	8002de6 <ADC_ConversionStop+0x10e>
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	2b03      	cmp	r3, #3
 8002dde:	d105      	bne.n	8002dec <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002de0:	230c      	movs	r3, #12
 8002de2:	617b      	str	r3, [r7, #20]
        break;
 8002de4:	e005      	b.n	8002df2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002de6:	2308      	movs	r3, #8
 8002de8:	617b      	str	r3, [r7, #20]
        break;
 8002dea:	e002      	b.n	8002df2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002dec:	2304      	movs	r3, #4
 8002dee:	617b      	str	r3, [r7, #20]
        break;
 8002df0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002df2:	f7fe fea5 	bl	8001b40 <HAL_GetTick>
 8002df6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002df8:	e01b      	b.n	8002e32 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002dfa:	f7fe fea1 	bl	8001b40 <HAL_GetTick>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	2b05      	cmp	r3, #5
 8002e06:	d914      	bls.n	8002e32 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	689a      	ldr	r2, [r3, #8]
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	4013      	ands	r3, r2
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d00d      	beq.n	8002e32 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e1a:	f043 0210 	orr.w	r2, r3, #16
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e26:	f043 0201 	orr.w	r2, r3, #1
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e007      	b.n	8002e42 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	689a      	ldr	r2, [r3, #8]
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d1dc      	bne.n	8002dfa <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3720      	adds	r7, #32
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	a33fffff 	.word	0xa33fffff

08002e50 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b084      	sub	sp, #16
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7ff f83d 	bl	8001ee0 <LL_ADC_IsEnabled>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d169      	bne.n	8002f40 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	689a      	ldr	r2, [r3, #8]
 8002e72:	4b36      	ldr	r3, [pc, #216]	@ (8002f4c <ADC_Enable+0xfc>)
 8002e74:	4013      	ands	r3, r2
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d00d      	beq.n	8002e96 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e7e:	f043 0210 	orr.w	r2, r3, #16
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e8a:	f043 0201 	orr.w	r2, r3, #1
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e055      	b.n	8002f42 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f7fe fff8 	bl	8001e90 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002ea0:	482b      	ldr	r0, [pc, #172]	@ (8002f50 <ADC_Enable+0x100>)
 8002ea2:	f7fe fea3 	bl	8001bec <LL_ADC_GetCommonPathInternalCh>
 8002ea6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002ea8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d013      	beq.n	8002ed8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002eb0:	4b28      	ldr	r3, [pc, #160]	@ (8002f54 <ADC_Enable+0x104>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	099b      	lsrs	r3, r3, #6
 8002eb6:	4a28      	ldr	r2, [pc, #160]	@ (8002f58 <ADC_Enable+0x108>)
 8002eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8002ebc:	099b      	lsrs	r3, r3, #6
 8002ebe:	1c5a      	adds	r2, r3, #1
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	005b      	lsls	r3, r3, #1
 8002ec4:	4413      	add	r3, r2
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002eca:	e002      	b.n	8002ed2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	3b01      	subs	r3, #1
 8002ed0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d1f9      	bne.n	8002ecc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002ed8:	f7fe fe32 	bl	8001b40 <HAL_GetTick>
 8002edc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ede:	e028      	b.n	8002f32 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7fe fffb 	bl	8001ee0 <LL_ADC_IsEnabled>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d104      	bne.n	8002efa <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7fe ffcb 	bl	8001e90 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002efa:	f7fe fe21 	bl	8001b40 <HAL_GetTick>
 8002efe:	4602      	mov	r2, r0
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d914      	bls.n	8002f32 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0301 	and.w	r3, r3, #1
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d00d      	beq.n	8002f32 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f1a:	f043 0210 	orr.w	r2, r3, #16
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f26:	f043 0201 	orr.w	r2, r3, #1
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e007      	b.n	8002f42 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0301 	and.w	r3, r3, #1
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d1cf      	bne.n	8002ee0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002f40:	2300      	movs	r3, #0
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3710      	adds	r7, #16
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	8000003f 	.word	0x8000003f
 8002f50:	50040300 	.word	0x50040300
 8002f54:	20000000 	.word	0x20000000
 8002f58:	053e2d63 	.word	0x053e2d63

08002f5c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f7fe ffcc 	bl	8001f06 <LL_ADC_IsDisableOngoing>
 8002f6e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7fe ffb3 	bl	8001ee0 <LL_ADC_IsEnabled>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d047      	beq.n	8003010 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d144      	bne.n	8003010 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	f003 030d 	and.w	r3, r3, #13
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d10c      	bne.n	8002fae <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7fe ff8d 	bl	8001eb8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2203      	movs	r2, #3
 8002fa4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002fa6:	f7fe fdcb 	bl	8001b40 <HAL_GetTick>
 8002faa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002fac:	e029      	b.n	8003002 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fb2:	f043 0210 	orr.w	r2, r3, #16
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fbe:	f043 0201 	orr.w	r2, r3, #1
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e023      	b.n	8003012 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002fca:	f7fe fdb9 	bl	8001b40 <HAL_GetTick>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	1ad3      	subs	r3, r2, r3
 8002fd4:	2b02      	cmp	r3, #2
 8002fd6:	d914      	bls.n	8003002 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f003 0301 	and.w	r3, r3, #1
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d00d      	beq.n	8003002 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fea:	f043 0210 	orr.w	r2, r3, #16
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff6:	f043 0201 	orr.w	r2, r3, #1
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e007      	b.n	8003012 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	f003 0301 	and.w	r3, r3, #1
 800300c:	2b00      	cmp	r3, #0
 800300e:	d1dc      	bne.n	8002fca <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	3710      	adds	r7, #16
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}

0800301a <LL_ADC_SetCommonPathInternalCh>:
{
 800301a:	b480      	push	{r7}
 800301c:	b083      	sub	sp, #12
 800301e:	af00      	add	r7, sp, #0
 8003020:	6078      	str	r0, [r7, #4]
 8003022:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	431a      	orrs	r2, r3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	609a      	str	r2, [r3, #8]
}
 8003034:	bf00      	nop
 8003036:	370c      	adds	r7, #12
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr

08003040 <LL_ADC_GetCommonPathInternalCh>:
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003050:	4618      	mov	r0, r3
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr

0800305c <LL_ADC_SetOffset>:
{
 800305c:	b480      	push	{r7}
 800305e:	b087      	sub	sp, #28
 8003060:	af00      	add	r7, sp, #0
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	60b9      	str	r1, [r7, #8]
 8003066:	607a      	str	r2, [r7, #4]
 8003068:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	3360      	adds	r3, #96	@ 0x60
 800306e:	461a      	mov	r2, r3
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	4413      	add	r3, r2
 8003076:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	4b08      	ldr	r3, [pc, #32]	@ (80030a0 <LL_ADC_SetOffset+0x44>)
 800307e:	4013      	ands	r3, r2
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003086:	683a      	ldr	r2, [r7, #0]
 8003088:	430a      	orrs	r2, r1
 800308a:	4313      	orrs	r3, r2
 800308c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	601a      	str	r2, [r3, #0]
}
 8003094:	bf00      	nop
 8003096:	371c      	adds	r7, #28
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr
 80030a0:	03fff000 	.word	0x03fff000

080030a4 <LL_ADC_GetOffsetChannel>:
{
 80030a4:	b480      	push	{r7}
 80030a6:	b085      	sub	sp, #20
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	3360      	adds	r3, #96	@ 0x60
 80030b2:	461a      	mov	r2, r3
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	4413      	add	r3, r2
 80030ba:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3714      	adds	r7, #20
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr

080030d0 <LL_ADC_SetOffsetState>:
{
 80030d0:	b480      	push	{r7}
 80030d2:	b087      	sub	sp, #28
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	3360      	adds	r3, #96	@ 0x60
 80030e0:	461a      	mov	r2, r3
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	4413      	add	r3, r2
 80030e8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	431a      	orrs	r2, r3
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	601a      	str	r2, [r3, #0]
}
 80030fa:	bf00      	nop
 80030fc:	371c      	adds	r7, #28
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr

08003106 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8003106:	b480      	push	{r7}
 8003108:	b083      	sub	sp, #12
 800310a:	af00      	add	r7, sp, #0
 800310c:	6078      	str	r0, [r7, #4]
 800310e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	695b      	ldr	r3, [r3, #20]
 8003114:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	431a      	orrs	r2, r3
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	615a      	str	r2, [r3, #20]
}
 8003120:	bf00      	nop
 8003122:	370c      	adds	r7, #12
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr

0800312c <LL_ADC_INJ_GetTrigAuto>:
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 800313c:	4618      	mov	r0, r3
 800313e:	370c      	adds	r7, #12
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <LL_ADC_INJ_SetQueueMode>:
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	68db      	ldr	r3, [r3, #12]
 8003156:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800315a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800315e:	683a      	ldr	r2, [r7, #0]
 8003160:	431a      	orrs	r2, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	60da      	str	r2, [r3, #12]
}
 8003166:	bf00      	nop
 8003168:	370c      	adds	r7, #12
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr

08003172 <LL_ADC_SetChannelSamplingTime>:
{
 8003172:	b480      	push	{r7}
 8003174:	b087      	sub	sp, #28
 8003176:	af00      	add	r7, sp, #0
 8003178:	60f8      	str	r0, [r7, #12]
 800317a:	60b9      	str	r1, [r7, #8]
 800317c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	3314      	adds	r3, #20
 8003182:	461a      	mov	r2, r3
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	0e5b      	lsrs	r3, r3, #25
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	f003 0304 	and.w	r3, r3, #4
 800318e:	4413      	add	r3, r2
 8003190:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	0d1b      	lsrs	r3, r3, #20
 800319a:	f003 031f 	and.w	r3, r3, #31
 800319e:	2107      	movs	r1, #7
 80031a0:	fa01 f303 	lsl.w	r3, r1, r3
 80031a4:	43db      	mvns	r3, r3
 80031a6:	401a      	ands	r2, r3
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	0d1b      	lsrs	r3, r3, #20
 80031ac:	f003 031f 	and.w	r3, r3, #31
 80031b0:	6879      	ldr	r1, [r7, #4]
 80031b2:	fa01 f303 	lsl.w	r3, r1, r3
 80031b6:	431a      	orrs	r2, r3
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	601a      	str	r2, [r3, #0]
}
 80031bc:	bf00      	nop
 80031be:	371c      	adds	r7, #28
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <LL_ADC_SetChannelSingleDiff>:
{
 80031c8:	b480      	push	{r7}
 80031ca:	b085      	sub	sp, #20
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	60f8      	str	r0, [r7, #12]
 80031d0:	60b9      	str	r1, [r7, #8]
 80031d2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031e0:	43db      	mvns	r3, r3
 80031e2:	401a      	ands	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	f003 0318 	and.w	r3, r3, #24
 80031ea:	4908      	ldr	r1, [pc, #32]	@ (800320c <LL_ADC_SetChannelSingleDiff+0x44>)
 80031ec:	40d9      	lsrs	r1, r3
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	400b      	ands	r3, r1
 80031f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031f6:	431a      	orrs	r2, r3
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 80031fe:	bf00      	nop
 8003200:	3714      	adds	r7, #20
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop
 800320c:	0007ffff 	.word	0x0007ffff

08003210 <LL_ADC_IsEnabled>:
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	f003 0301 	and.w	r3, r3, #1
 8003220:	2b01      	cmp	r3, #1
 8003222:	d101      	bne.n	8003228 <LL_ADC_IsEnabled+0x18>
 8003224:	2301      	movs	r3, #1
 8003226:	e000      	b.n	800322a <LL_ADC_IsEnabled+0x1a>
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	370c      	adds	r7, #12
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr

08003236 <LL_ADC_StartCalibration>:
{
 8003236:	b480      	push	{r7}
 8003238:	b083      	sub	sp, #12
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
 800323e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003248:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800324c:	683a      	ldr	r2, [r7, #0]
 800324e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003252:	4313      	orrs	r3, r2
 8003254:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	609a      	str	r2, [r3, #8]
}
 800325c:	bf00      	nop
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <LL_ADC_IsCalibrationOnGoing>:
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003278:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800327c:	d101      	bne.n	8003282 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800327e:	2301      	movs	r3, #1
 8003280:	e000      	b.n	8003284 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr

08003290 <LL_ADC_REG_IsConversionOngoing>:
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	f003 0304 	and.w	r3, r3, #4
 80032a0:	2b04      	cmp	r3, #4
 80032a2:	d101      	bne.n	80032a8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80032a4:	2301      	movs	r3, #1
 80032a6:	e000      	b.n	80032aa <LL_ADC_REG_IsConversionOngoing+0x1a>
 80032a8:	2300      	movs	r3, #0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	370c      	adds	r7, #12
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr

080032b6 <LL_ADC_INJ_StartConversion>:
{
 80032b6:	b480      	push	{r7}
 80032b8:	b083      	sub	sp, #12
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80032c6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80032ca:	f043 0208 	orr.w	r2, r3, #8
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	609a      	str	r2, [r3, #8]
}
 80032d2:	bf00      	nop
 80032d4:	370c      	adds	r7, #12
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr

080032de <LL_ADC_INJ_IsConversionOngoing>:
{
 80032de:	b480      	push	{r7}
 80032e0:	b083      	sub	sp, #12
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	f003 0308 	and.w	r3, r3, #8
 80032ee:	2b08      	cmp	r3, #8
 80032f0:	d101      	bne.n	80032f6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80032f2:	2301      	movs	r3, #1
 80032f4:	e000      	b.n	80032f8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80032f6:	2300      	movs	r3, #0
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800330e:	2300      	movs	r3, #0
 8003310:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003318:	2b01      	cmp	r3, #1
 800331a:	d101      	bne.n	8003320 <HAL_ADCEx_Calibration_Start+0x1c>
 800331c:	2302      	movs	r3, #2
 800331e:	e04d      	b.n	80033bc <HAL_ADCEx_Calibration_Start+0xb8>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	f7ff fe17 	bl	8002f5c <ADC_Disable>
 800332e:	4603      	mov	r3, r0
 8003330:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003332:	7bfb      	ldrb	r3, [r7, #15]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d136      	bne.n	80033a6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800333c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003340:	f023 0302 	bic.w	r3, r3, #2
 8003344:	f043 0202 	orr.w	r2, r3, #2
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	6839      	ldr	r1, [r7, #0]
 8003352:	4618      	mov	r0, r3
 8003354:	f7ff ff6f 	bl	8003236 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003358:	e014      	b.n	8003384 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	3301      	adds	r3, #1
 800335e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8003366:	d30d      	bcc.n	8003384 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800336c:	f023 0312 	bic.w	r3, r3, #18
 8003370:	f043 0210 	orr.w	r2, r3, #16
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e01b      	b.n	80033bc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4618      	mov	r0, r3
 800338a:	f7ff ff6d 	bl	8003268 <LL_ADC_IsCalibrationOnGoing>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d1e2      	bne.n	800335a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003398:	f023 0303 	bic.w	r3, r3, #3
 800339c:	f043 0201 	orr.w	r2, r3, #1
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	659a      	str	r2, [r3, #88]	@ 0x58
 80033a4:	e005      	b.n	80033b2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033aa:	f043 0210 	orr.w	r2, r3, #16
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80033ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3710      	adds	r7, #16
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <HAL_ADCEx_InjectedStart>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4618      	mov	r0, r3
 80033d2:	f7ff ff84 	bl	80032de <LL_ADC_INJ_IsConversionOngoing>
 80033d6:	4603      	mov	r3, r0
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d001      	beq.n	80033e0 <HAL_ADCEx_InjectedStart+0x1c>
  {
    return HAL_BUSY;
 80033dc:	2302      	movs	r3, #2
 80033de:	e05f      	b.n	80034a0 <HAL_ADCEx_InjectedStart+0xdc>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68db      	ldr	r3, [r3, #12]
 80033e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80033ea:	60fb      	str	r3, [r7, #12]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033f2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d10a      	bne.n	8003410 <HAL_ADCEx_InjectedStart+0x4c>
        && (tmp_config_injected_queue == 0UL)
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d107      	bne.n	8003410 <HAL_ADCEx_InjectedStart+0x4c>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003404:	f043 0220 	orr.w	r2, r3, #32
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e047      	b.n	80034a0 <HAL_ADCEx_InjectedStart+0xdc>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003416:	2b01      	cmp	r3, #1
 8003418:	d101      	bne.n	800341e <HAL_ADCEx_InjectedStart+0x5a>
 800341a:	2302      	movs	r3, #2
 800341c:	e040      	b.n	80034a0 <HAL_ADCEx_InjectedStart+0xdc>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2201      	movs	r2, #1
 8003422:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f7ff fd12 	bl	8002e50 <ADC_Enable>
 800342c:	4603      	mov	r3, r0
 800342e:	72fb      	strb	r3, [r7, #11]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003430:	7afb      	ldrb	r3, [r7, #11]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d12f      	bne.n	8003496 <HAL_ADCEx_InjectedStart+0xd2>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800343a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800343e:	2b00      	cmp	r3, #0
 8003440:	d006      	beq.n	8003450 <HAL_ADCEx_InjectedStart+0x8c>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003446:	f023 0208 	bic.w	r2, r3, #8
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800344e:	e002      	b.n	8003456 <HAL_ADCEx_InjectedStart+0x92>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800345a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800345e:	f023 0301 	bic.w	r3, r3, #1
 8003462:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2260      	movs	r2, #96	@ 0x60
 8003470:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
      }
#else
      if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4618      	mov	r0, r3
 8003480:	f7ff fe54 	bl	800312c <LL_ADC_INJ_GetTrigAuto>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d109      	bne.n	800349e <HAL_ADCEx_InjectedStart+0xda>
      {
        /* Start ADC group injected conversion */
        LL_ADC_INJ_StartConversion(hadc->Instance);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4618      	mov	r0, r3
 8003490:	f7ff ff11 	bl	80032b6 <LL_ADC_INJ_StartConversion>
 8003494:	e003      	b.n	800349e <HAL_ADCEx_InjectedStart+0xda>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
    }

    /* Return function status */
    return tmp_hal_status;
 800349e:	7afb      	ldrb	r3, [r7, #11]
  }
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	3710      	adds	r7, #16
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}

080034a8 <HAL_ADCEx_InjectedGetValue>:
  *            @arg @ref ADC_INJECTED_RANK_3 ADC group injected rank 3
  *            @arg @ref ADC_INJECTED_RANK_4 ADC group injected rank 4
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(const ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b085      	sub	sp, #20
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
 80034b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Get ADC converted value */
  switch (InjectedRank)
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	f240 321a 	movw	r2, #794	@ 0x31a
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d00d      	beq.n	80034d8 <HAL_ADCEx_InjectedGetValue+0x30>
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	f240 321a 	movw	r2, #794	@ 0x31a
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d81a      	bhi.n	80034fc <HAL_ADCEx_InjectedGetValue+0x54>
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 80034cc:	d010      	beq.n	80034f0 <HAL_ADCEx_InjectedGetValue+0x48>
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	f5b3 7f05 	cmp.w	r3, #532	@ 0x214
 80034d4:	d006      	beq.n	80034e4 <HAL_ADCEx_InjectedGetValue+0x3c>
 80034d6:	e011      	b.n	80034fc <HAL_ADCEx_InjectedGetValue+0x54>
  {
    case ADC_INJECTED_RANK_4:
      tmp_jdr = hadc->Instance->JDR4;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80034e0:	60fb      	str	r3, [r7, #12]
      break;
 80034e2:	e011      	b.n	8003508 <HAL_ADCEx_InjectedGetValue+0x60>
    case ADC_INJECTED_RANK_3:
      tmp_jdr = hadc->Instance->JDR3;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ec:	60fb      	str	r3, [r7, #12]
      break;
 80034ee:	e00b      	b.n	8003508 <HAL_ADCEx_InjectedGetValue+0x60>
    case ADC_INJECTED_RANK_2:
      tmp_jdr = hadc->Instance->JDR2;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034f8:	60fb      	str	r3, [r7, #12]
      break;
 80034fa:	e005      	b.n	8003508 <HAL_ADCEx_InjectedGetValue+0x60>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003504:	60fb      	str	r3, [r7, #12]
      break;
 8003506:	bf00      	nop
  }

  /* Return ADC converted value */
  return tmp_jdr;
 8003508:	68fb      	ldr	r3, [r7, #12]
}
 800350a:	4618      	mov	r0, r3
 800350c:	3714      	adds	r7, #20
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr
	...

08003518 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b0b6      	sub	sp, #216	@ 0xd8
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003522:	2300      	movs	r3, #0
 8003524:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8003528:	2300      	movs	r3, #0
 800352a:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 800352c:	2300      	movs	r3, #0
 800352e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003538:	2b01      	cmp	r3, #1
 800353a:	d102      	bne.n	8003542 <HAL_ADCEx_InjectedConfigChannel+0x2a>
 800353c:	2302      	movs	r3, #2
 800353e:	f000 bc90 	b.w	8003e62 <HAL_ADCEx_InjectedConfigChannel+0x94a>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2201      	movs	r2, #1
 8003546:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	691b      	ldr	r3, [r3, #16]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d003      	beq.n	800355a <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8003556:	2b01      	cmp	r3, #1
 8003558:	d130      	bne.n	80035bc <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	2b08      	cmp	r3, #8
 8003560:	d179      	bne.n	8003656 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	6a1b      	ldr	r3, [r3, #32]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d010      	beq.n	800358c <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	0e9b      	lsrs	r3, r3, #26
 8003570:	021b      	lsls	r3, r3, #8
 8003572:	f403 52f8 	and.w	r2, r3, #7936	@ 0x1f00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	6a1b      	ldr	r3, [r3, #32]
 800357a:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800357e:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8003584:	4313      	orrs	r3, r2
 8003586:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800358a:	e007      	b.n	800359c <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	0e9b      	lsrs	r3, r3, #26
 8003592:	021b      	lsls	r3, r3, #8
 8003594:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
 8003598:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80035a2:	4b96      	ldr	r3, [pc, #600]	@ (80037fc <HAL_ADCEx_InjectedConfigChannel+0x2e4>)
 80035a4:	4013      	ands	r3, r2
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	6812      	ldr	r2, [r2, #0]
 80035aa:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80035ae:	430b      	orrs	r3, r1
 80035b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80035b8:	661a      	str	r2, [r3, #96]	@ 0x60
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80035ba:	e04c      	b.n	8003656 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d11d      	bne.n	8003600 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	699a      	ldr	r2, [r3, #24]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	661a      	str	r2, [r3, #96]	@ 0x60
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	6a1b      	ldr	r3, [r3, #32]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d00d      	beq.n	80035f6 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	699b      	ldr	r3, [r3, #24]
 80035de:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	6a1b      	ldr	r3, [r3, #32]
 80035e4:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 80035e8:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80035f4:	e004      	b.n	8003600 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	699b      	ldr	r3, [r3, #24]
 80035fa:	3b01      	subs	r3, #1
 80035fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	0e9b      	lsrs	r3, r3, #26
 8003606:	f003 021f 	and.w	r2, r3, #31
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f003 031f 	and.w	r3, r3, #31
 8003612:	fa02 f303 	lsl.w	r3, r2, r3
 8003616:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800361a:	4313      	orrs	r3, r2
 800361c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003624:	1e5a      	subs	r2, r3, #1
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800362e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003632:	431a      	orrs	r2, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	661a      	str	r2, [r3, #96]	@ 0x60

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800363c:	2b00      	cmp	r3, #0
 800363e:	d10a      	bne.n	8003656 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003646:	4b6d      	ldr	r3, [pc, #436]	@ (80037fc <HAL_ADCEx_InjectedConfigChannel+0x2e4>)
 8003648:	4013      	ands	r3, r2
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	6e11      	ldr	r1, [r2, #96]	@ 0x60
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	6812      	ldr	r2, [r2, #0]
 8003652:	430b      	orrs	r3, r1
 8003654:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4618      	mov	r0, r3
 800365c:	f7ff fe3f 	bl	80032de <LL_ADC_INJ_IsConversionOngoing>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d120      	bne.n	80036a8 <HAL_ADCEx_InjectedConfigChannel+0x190>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	7f5b      	ldrb	r3, [r3, #29]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d110      	bne.n	8003690 <HAL_ADCEx_InjectedConfigChannel+0x178>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	7f9b      	ldrb	r3, [r3, #30]
 800367c:	055a      	lsls	r2, r3, #21
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	7f1b      	ldrb	r3, [r3, #28]
 8003682:	051b      	lsls	r3, r3, #20
 8003684:	431a      	orrs	r2, r3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	430a      	orrs	r2, r1
 800368c:	60da      	str	r2, [r3, #12]
 800368e:	e00b      	b.n	80036a8 <HAL_ADCEx_InjectedConfigChannel+0x190>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	7f9b      	ldrb	r3, [r3, #30]
 800369e:	055a      	lsls	r2, r3, #21
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	430a      	orrs	r2, r1
 80036a6:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4618      	mov	r0, r3
 80036ae:	f7ff fdef 	bl	8003290 <LL_ADC_REG_IsConversionOngoing>
 80036b2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7ff fe0f 	bl	80032de <LL_ADC_INJ_IsConversionOngoing>
 80036c0:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80036c4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	f040 8213 	bne.w	8003af4 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80036ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	f040 820e 	bne.w	8003af4 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	6a1b      	ldr	r3, [r3, #32]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d003      	beq.n	80036e8 <HAL_ADCEx_InjectedConfigChannel+0x1d0>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d115      	bne.n	8003714 <HAL_ADCEx_InjectedConfigChannel+0x1fc>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	7f5b      	ldrb	r3, [r3, #29]
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d108      	bne.n	8003702 <HAL_ADCEx_InjectedConfigChannel+0x1ea>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	68da      	ldr	r2, [r3, #12]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 80036fe:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8003700:	e01e      	b.n	8003740 <HAL_ADCEx_InjectedConfigChannel+0x228>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	68da      	ldr	r2, [r3, #12]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8003710:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8003712:	e015      	b.n	8003740 <HAL_ADCEx_InjectedConfigChannel+0x228>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	7f5b      	ldrb	r3, [r3, #29]
 8003718:	2b01      	cmp	r3, #1
 800371a:	d109      	bne.n	8003730 <HAL_ADCEx_InjectedConfigChannel+0x218>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003720:	f043 0220 	orr.w	r2, r3, #32
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	659a      	str	r2, [r3, #88]	@ 0x58

        tmp_hal_status = HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800372e:	e007      	b.n	8003740 <HAL_ADCEx_InjectedConfigChannel+0x228>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	68da      	ldr	r2, [r3, #12]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 800373e:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003746:	2b01      	cmp	r3, #1
 8003748:	d110      	bne.n	800376c <HAL_ADCEx_InjectedConfigChannel+0x254>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	691b      	ldr	r3, [r3, #16]
 8003750:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375c:	430b      	orrs	r3, r1
 800375e:	431a      	orrs	r2, r3
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f042 0202 	orr.w	r2, r2, #2
 8003768:	611a      	str	r2, [r3, #16]
 800376a:	e007      	b.n	800377c <HAL_ADCEx_InjectedConfigChannel+0x264>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	691a      	ldr	r2, [r3, #16]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f022 0202 	bic.w	r2, r2, #2
 800377a:	611a      	str	r2, [r3, #16]
    }

#if defined(ADC_SMPR1_SMPPLUS)
    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003784:	d10f      	bne.n	80037a6 <HAL_ADCEx_InjectedConfigChannel+0x28e>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6818      	ldr	r0, [r3, #0]
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	2200      	movs	r2, #0
 8003790:	4619      	mov	r1, r3
 8003792:	f7ff fcee 	bl	8003172 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800379e:	4618      	mov	r0, r3
 80037a0:	f7ff fcb1 	bl	8003106 <LL_ADC_SetSamplingTimeCommonConfig>
 80037a4:	e00e      	b.n	80037c4 <HAL_ADCEx_InjectedConfigChannel+0x2ac>
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6818      	ldr	r0, [r3, #0]
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 80037b2:	461a      	mov	r2, r3
 80037b4:	f7ff fcdd 	bl	8003172 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2100      	movs	r1, #0
 80037be:	4618      	mov	r0, r3
 80037c0:	f7ff fca1 	bl	8003106 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	695a      	ldr	r2, [r3, #20]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	08db      	lsrs	r3, r3, #3
 80037d0:	f003 0303 	and.w	r3, r3, #3
 80037d4:	005b      	lsls	r3, r3, #1
 80037d6:	fa02 f303 	lsl.w	r3, r2, r3
 80037da:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	691b      	ldr	r3, [r3, #16]
 80037e2:	2b04      	cmp	r3, #4
 80037e4:	d00c      	beq.n	8003800 <HAL_ADCEx_InjectedConfigChannel+0x2e8>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6818      	ldr	r0, [r3, #0]
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	6919      	ldr	r1, [r3, #16]
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037f6:	f7ff fc31 	bl	800305c <LL_ADC_SetOffset>
 80037fa:	e17b      	b.n	8003af4 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
 80037fc:	82082000 	.word	0x82082000
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2100      	movs	r1, #0
 8003806:	4618      	mov	r0, r3
 8003808:	f7ff fc4c 	bl	80030a4 <LL_ADC_GetOffsetChannel>
 800380c:	4603      	mov	r3, r0
 800380e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003812:	2b00      	cmp	r3, #0
 8003814:	d10a      	bne.n	800382c <HAL_ADCEx_InjectedConfigChannel+0x314>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	2100      	movs	r1, #0
 800381c:	4618      	mov	r0, r3
 800381e:	f7ff fc41 	bl	80030a4 <LL_ADC_GetOffsetChannel>
 8003822:	4603      	mov	r3, r0
 8003824:	0e9b      	lsrs	r3, r3, #26
 8003826:	f003 021f 	and.w	r2, r3, #31
 800382a:	e01e      	b.n	800386a <HAL_ADCEx_InjectedConfigChannel+0x352>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2100      	movs	r1, #0
 8003832:	4618      	mov	r0, r3
 8003834:	f7ff fc36 	bl	80030a4 <LL_ADC_GetOffsetChannel>
 8003838:	4603      	mov	r3, r0
 800383a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800383e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003842:	fa93 f3a3 	rbit	r3, r3
 8003846:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 800384a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800384e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8003852:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003856:	2b00      	cmp	r3, #0
 8003858:	d101      	bne.n	800385e <HAL_ADCEx_InjectedConfigChannel+0x346>
    return 32U;
 800385a:	2320      	movs	r3, #32
 800385c:	e004      	b.n	8003868 <HAL_ADCEx_InjectedConfigChannel+0x350>
  return __builtin_clz(value);
 800385e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003862:	fab3 f383 	clz	r3, r3
 8003866:	b2db      	uxtb	r3, r3
 8003868:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003872:	2b00      	cmp	r3, #0
 8003874:	d105      	bne.n	8003882 <HAL_ADCEx_InjectedConfigChannel+0x36a>
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	0e9b      	lsrs	r3, r3, #26
 800387c:	f003 031f 	and.w	r3, r3, #31
 8003880:	e018      	b.n	80038b4 <HAL_ADCEx_InjectedConfigChannel+0x39c>
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800388a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800388e:	fa93 f3a3 	rbit	r3, r3
 8003892:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003896:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800389a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800389e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d101      	bne.n	80038aa <HAL_ADCEx_InjectedConfigChannel+0x392>
    return 32U;
 80038a6:	2320      	movs	r3, #32
 80038a8:	e004      	b.n	80038b4 <HAL_ADCEx_InjectedConfigChannel+0x39c>
  return __builtin_clz(value);
 80038aa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80038ae:	fab3 f383 	clz	r3, r3
 80038b2:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d106      	bne.n	80038c6 <HAL_ADCEx_InjectedConfigChannel+0x3ae>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2200      	movs	r2, #0
 80038be:	2100      	movs	r1, #0
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7ff fc05 	bl	80030d0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2101      	movs	r1, #1
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7ff fbe9 	bl	80030a4 <LL_ADC_GetOffsetChannel>
 80038d2:	4603      	mov	r3, r0
 80038d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d10a      	bne.n	80038f2 <HAL_ADCEx_InjectedConfigChannel+0x3da>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	2101      	movs	r1, #1
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7ff fbde 	bl	80030a4 <LL_ADC_GetOffsetChannel>
 80038e8:	4603      	mov	r3, r0
 80038ea:	0e9b      	lsrs	r3, r3, #26
 80038ec:	f003 021f 	and.w	r2, r3, #31
 80038f0:	e01e      	b.n	8003930 <HAL_ADCEx_InjectedConfigChannel+0x418>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	2101      	movs	r1, #1
 80038f8:	4618      	mov	r0, r3
 80038fa:	f7ff fbd3 	bl	80030a4 <LL_ADC_GetOffsetChannel>
 80038fe:	4603      	mov	r3, r0
 8003900:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003904:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003908:	fa93 f3a3 	rbit	r3, r3
 800390c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003910:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003914:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003918:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800391c:	2b00      	cmp	r3, #0
 800391e:	d101      	bne.n	8003924 <HAL_ADCEx_InjectedConfigChannel+0x40c>
    return 32U;
 8003920:	2320      	movs	r3, #32
 8003922:	e004      	b.n	800392e <HAL_ADCEx_InjectedConfigChannel+0x416>
  return __builtin_clz(value);
 8003924:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003928:	fab3 f383 	clz	r3, r3
 800392c:	b2db      	uxtb	r3, r3
 800392e:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003938:	2b00      	cmp	r3, #0
 800393a:	d105      	bne.n	8003948 <HAL_ADCEx_InjectedConfigChannel+0x430>
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	0e9b      	lsrs	r3, r3, #26
 8003942:	f003 031f 	and.w	r3, r3, #31
 8003946:	e018      	b.n	800397a <HAL_ADCEx_InjectedConfigChannel+0x462>
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003950:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003954:	fa93 f3a3 	rbit	r3, r3
 8003958:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800395c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003960:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003964:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003968:	2b00      	cmp	r3, #0
 800396a:	d101      	bne.n	8003970 <HAL_ADCEx_InjectedConfigChannel+0x458>
    return 32U;
 800396c:	2320      	movs	r3, #32
 800396e:	e004      	b.n	800397a <HAL_ADCEx_InjectedConfigChannel+0x462>
  return __builtin_clz(value);
 8003970:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003974:	fab3 f383 	clz	r3, r3
 8003978:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800397a:	429a      	cmp	r2, r3
 800397c:	d106      	bne.n	800398c <HAL_ADCEx_InjectedConfigChannel+0x474>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2200      	movs	r2, #0
 8003984:	2101      	movs	r1, #1
 8003986:	4618      	mov	r0, r3
 8003988:	f7ff fba2 	bl	80030d0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2102      	movs	r1, #2
 8003992:	4618      	mov	r0, r3
 8003994:	f7ff fb86 	bl	80030a4 <LL_ADC_GetOffsetChannel>
 8003998:	4603      	mov	r3, r0
 800399a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d10a      	bne.n	80039b8 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	2102      	movs	r1, #2
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7ff fb7b 	bl	80030a4 <LL_ADC_GetOffsetChannel>
 80039ae:	4603      	mov	r3, r0
 80039b0:	0e9b      	lsrs	r3, r3, #26
 80039b2:	f003 021f 	and.w	r2, r3, #31
 80039b6:	e01e      	b.n	80039f6 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2102      	movs	r1, #2
 80039be:	4618      	mov	r0, r3
 80039c0:	f7ff fb70 	bl	80030a4 <LL_ADC_GetOffsetChannel>
 80039c4:	4603      	mov	r3, r0
 80039c6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80039ce:	fa93 f3a3 	rbit	r3, r3
 80039d2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80039d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80039da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80039de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d101      	bne.n	80039ea <HAL_ADCEx_InjectedConfigChannel+0x4d2>
    return 32U;
 80039e6:	2320      	movs	r3, #32
 80039e8:	e004      	b.n	80039f4 <HAL_ADCEx_InjectedConfigChannel+0x4dc>
  return __builtin_clz(value);
 80039ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039ee:	fab3 f383 	clz	r3, r3
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d105      	bne.n	8003a0e <HAL_ADCEx_InjectedConfigChannel+0x4f6>
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	0e9b      	lsrs	r3, r3, #26
 8003a08:	f003 031f 	and.w	r3, r3, #31
 8003a0c:	e014      	b.n	8003a38 <HAL_ADCEx_InjectedConfigChannel+0x520>
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a14:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003a16:	fa93 f3a3 	rbit	r3, r3
 8003a1a:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003a1c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a1e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003a22:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d101      	bne.n	8003a2e <HAL_ADCEx_InjectedConfigChannel+0x516>
    return 32U;
 8003a2a:	2320      	movs	r3, #32
 8003a2c:	e004      	b.n	8003a38 <HAL_ADCEx_InjectedConfigChannel+0x520>
  return __builtin_clz(value);
 8003a2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003a32:	fab3 f383 	clz	r3, r3
 8003a36:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d106      	bne.n	8003a4a <HAL_ADCEx_InjectedConfigChannel+0x532>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2200      	movs	r2, #0
 8003a42:	2102      	movs	r1, #2
 8003a44:	4618      	mov	r0, r3
 8003a46:	f7ff fb43 	bl	80030d0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2103      	movs	r1, #3
 8003a50:	4618      	mov	r0, r3
 8003a52:	f7ff fb27 	bl	80030a4 <LL_ADC_GetOffsetChannel>
 8003a56:	4603      	mov	r3, r0
 8003a58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d10a      	bne.n	8003a76 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	2103      	movs	r1, #3
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7ff fb1c 	bl	80030a4 <LL_ADC_GetOffsetChannel>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	0e9b      	lsrs	r3, r3, #26
 8003a70:	f003 021f 	and.w	r2, r3, #31
 8003a74:	e017      	b.n	8003aa6 <HAL_ADCEx_InjectedConfigChannel+0x58e>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	2103      	movs	r1, #3
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f7ff fb11 	bl	80030a4 <LL_ADC_GetOffsetChannel>
 8003a82:	4603      	mov	r3, r0
 8003a84:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a86:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a88:	fa93 f3a3 	rbit	r3, r3
 8003a8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003a8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a90:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003a92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d101      	bne.n	8003a9c <HAL_ADCEx_InjectedConfigChannel+0x584>
    return 32U;
 8003a98:	2320      	movs	r3, #32
 8003a9a:	e003      	b.n	8003aa4 <HAL_ADCEx_InjectedConfigChannel+0x58c>
  return __builtin_clz(value);
 8003a9c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a9e:	fab3 f383 	clz	r3, r3
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d105      	bne.n	8003abe <HAL_ADCEx_InjectedConfigChannel+0x5a6>
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	0e9b      	lsrs	r3, r3, #26
 8003ab8:	f003 031f 	and.w	r3, r3, #31
 8003abc:	e011      	b.n	8003ae2 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ac4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003ac6:	fa93 f3a3 	rbit	r3, r3
 8003aca:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003acc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ace:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003ad0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d101      	bne.n	8003ada <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8003ad6:	2320      	movs	r3, #32
 8003ad8:	e003      	b.n	8003ae2 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8003ada:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003adc:	fab3 f383 	clz	r3, r3
 8003ae0:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d106      	bne.n	8003af4 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	2200      	movs	r2, #0
 8003aec:	2103      	movs	r1, #3
 8003aee:	4618      	mov	r0, r3
 8003af0:	f7ff faee 	bl	80030d0 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4618      	mov	r0, r3
 8003afa:	f7ff fb89 	bl	8003210 <LL_ADC_IsEnabled>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	f040 813f 	bne.w	8003d84 <HAL_ADCEx_InjectedConfigChannel+0x86c>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6818      	ldr	r0, [r3, #0]
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	6819      	ldr	r1, [r3, #0]
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	68db      	ldr	r3, [r3, #12]
 8003b12:	461a      	mov	r2, r3
 8003b14:	f7ff fb58 	bl	80031c8 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	4a8e      	ldr	r2, [pc, #568]	@ (8003d58 <HAL_ADCEx_InjectedConfigChannel+0x840>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	f040 8130 	bne.w	8003d84 <HAL_ADCEx_InjectedConfigChannel+0x86c>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d10b      	bne.n	8003b4c <HAL_ADCEx_InjectedConfigChannel+0x634>
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	0e9b      	lsrs	r3, r3, #26
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	f003 031f 	and.w	r3, r3, #31
 8003b40:	2b09      	cmp	r3, #9
 8003b42:	bf94      	ite	ls
 8003b44:	2301      	movls	r3, #1
 8003b46:	2300      	movhi	r3, #0
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	e019      	b.n	8003b80 <HAL_ADCEx_InjectedConfigChannel+0x668>
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b54:	fa93 f3a3 	rbit	r3, r3
 8003b58:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003b5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003b5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d101      	bne.n	8003b68 <HAL_ADCEx_InjectedConfigChannel+0x650>
    return 32U;
 8003b64:	2320      	movs	r3, #32
 8003b66:	e003      	b.n	8003b70 <HAL_ADCEx_InjectedConfigChannel+0x658>
  return __builtin_clz(value);
 8003b68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b6a:	fab3 f383 	clz	r3, r3
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	3301      	adds	r3, #1
 8003b72:	f003 031f 	and.w	r3, r3, #31
 8003b76:	2b09      	cmp	r3, #9
 8003b78:	bf94      	ite	ls
 8003b7a:	2301      	movls	r3, #1
 8003b7c:	2300      	movhi	r3, #0
 8003b7e:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d079      	beq.n	8003c78 <HAL_ADCEx_InjectedConfigChannel+0x760>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d107      	bne.n	8003ba0 <HAL_ADCEx_InjectedConfigChannel+0x688>
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	0e9b      	lsrs	r3, r3, #26
 8003b96:	3301      	adds	r3, #1
 8003b98:	069b      	lsls	r3, r3, #26
 8003b9a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b9e:	e015      	b.n	8003bcc <HAL_ADCEx_InjectedConfigChannel+0x6b4>
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ba6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ba8:	fa93 f3a3 	rbit	r3, r3
 8003bac:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003bae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003bb0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003bb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d101      	bne.n	8003bbc <HAL_ADCEx_InjectedConfigChannel+0x6a4>
    return 32U;
 8003bb8:	2320      	movs	r3, #32
 8003bba:	e003      	b.n	8003bc4 <HAL_ADCEx_InjectedConfigChannel+0x6ac>
  return __builtin_clz(value);
 8003bbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bbe:	fab3 f383 	clz	r3, r3
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	3301      	adds	r3, #1
 8003bc6:	069b      	lsls	r3, r3, #26
 8003bc8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d109      	bne.n	8003bec <HAL_ADCEx_InjectedConfigChannel+0x6d4>
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	0e9b      	lsrs	r3, r3, #26
 8003bde:	3301      	adds	r3, #1
 8003be0:	f003 031f 	and.w	r3, r3, #31
 8003be4:	2101      	movs	r1, #1
 8003be6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bea:	e017      	b.n	8003c1c <HAL_ADCEx_InjectedConfigChannel+0x704>
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bf4:	fa93 f3a3 	rbit	r3, r3
 8003bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003bfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bfc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003bfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d101      	bne.n	8003c08 <HAL_ADCEx_InjectedConfigChannel+0x6f0>
    return 32U;
 8003c04:	2320      	movs	r3, #32
 8003c06:	e003      	b.n	8003c10 <HAL_ADCEx_InjectedConfigChannel+0x6f8>
  return __builtin_clz(value);
 8003c08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c0a:	fab3 f383 	clz	r3, r3
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	3301      	adds	r3, #1
 8003c12:	f003 031f 	and.w	r3, r3, #31
 8003c16:	2101      	movs	r1, #1
 8003c18:	fa01 f303 	lsl.w	r3, r1, r3
 8003c1c:	ea42 0103 	orr.w	r1, r2, r3
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d10a      	bne.n	8003c42 <HAL_ADCEx_InjectedConfigChannel+0x72a>
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	0e9b      	lsrs	r3, r3, #26
 8003c32:	3301      	adds	r3, #1
 8003c34:	f003 021f 	and.w	r2, r3, #31
 8003c38:	4613      	mov	r3, r2
 8003c3a:	005b      	lsls	r3, r3, #1
 8003c3c:	4413      	add	r3, r2
 8003c3e:	051b      	lsls	r3, r3, #20
 8003c40:	e018      	b.n	8003c74 <HAL_ADCEx_InjectedConfigChannel+0x75c>
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c4a:	fa93 f3a3 	rbit	r3, r3
 8003c4e:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c52:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d101      	bne.n	8003c5e <HAL_ADCEx_InjectedConfigChannel+0x746>
    return 32U;
 8003c5a:	2320      	movs	r3, #32
 8003c5c:	e003      	b.n	8003c66 <HAL_ADCEx_InjectedConfigChannel+0x74e>
  return __builtin_clz(value);
 8003c5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c60:	fab3 f383 	clz	r3, r3
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	3301      	adds	r3, #1
 8003c68:	f003 021f 	and.w	r2, r3, #31
 8003c6c:	4613      	mov	r3, r2
 8003c6e:	005b      	lsls	r3, r3, #1
 8003c70:	4413      	add	r3, r2
 8003c72:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c74:	430b      	orrs	r3, r1
 8003c76:	e080      	b.n	8003d7a <HAL_ADCEx_InjectedConfigChannel+0x862>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d107      	bne.n	8003c94 <HAL_ADCEx_InjectedConfigChannel+0x77c>
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	0e9b      	lsrs	r3, r3, #26
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	069b      	lsls	r3, r3, #26
 8003c8e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003c92:	e015      	b.n	8003cc0 <HAL_ADCEx_InjectedConfigChannel+0x7a8>
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c9c:	fa93 f3a3 	rbit	r3, r3
 8003ca0:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003ca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d101      	bne.n	8003cb0 <HAL_ADCEx_InjectedConfigChannel+0x798>
    return 32U;
 8003cac:	2320      	movs	r3, #32
 8003cae:	e003      	b.n	8003cb8 <HAL_ADCEx_InjectedConfigChannel+0x7a0>
  return __builtin_clz(value);
 8003cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cb2:	fab3 f383 	clz	r3, r3
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	3301      	adds	r3, #1
 8003cba:	069b      	lsls	r3, r3, #26
 8003cbc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d109      	bne.n	8003ce0 <HAL_ADCEx_InjectedConfigChannel+0x7c8>
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	0e9b      	lsrs	r3, r3, #26
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	f003 031f 	and.w	r3, r3, #31
 8003cd8:	2101      	movs	r1, #1
 8003cda:	fa01 f303 	lsl.w	r3, r1, r3
 8003cde:	e017      	b.n	8003d10 <HAL_ADCEx_InjectedConfigChannel+0x7f8>
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce6:	69fb      	ldr	r3, [r7, #28]
 8003ce8:	fa93 f3a3 	rbit	r3, r3
 8003cec:	61bb      	str	r3, [r7, #24]
  return result;
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003cf2:	6a3b      	ldr	r3, [r7, #32]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d101      	bne.n	8003cfc <HAL_ADCEx_InjectedConfigChannel+0x7e4>
    return 32U;
 8003cf8:	2320      	movs	r3, #32
 8003cfa:	e003      	b.n	8003d04 <HAL_ADCEx_InjectedConfigChannel+0x7ec>
  return __builtin_clz(value);
 8003cfc:	6a3b      	ldr	r3, [r7, #32]
 8003cfe:	fab3 f383 	clz	r3, r3
 8003d02:	b2db      	uxtb	r3, r3
 8003d04:	3301      	adds	r3, #1
 8003d06:	f003 031f 	and.w	r3, r3, #31
 8003d0a:	2101      	movs	r1, #1
 8003d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d10:	ea42 0103 	orr.w	r1, r2, r3
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d10d      	bne.n	8003d3c <HAL_ADCEx_InjectedConfigChannel+0x824>
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	0e9b      	lsrs	r3, r3, #26
 8003d26:	3301      	adds	r3, #1
 8003d28:	f003 021f 	and.w	r2, r3, #31
 8003d2c:	4613      	mov	r3, r2
 8003d2e:	005b      	lsls	r3, r3, #1
 8003d30:	4413      	add	r3, r2
 8003d32:	3b1e      	subs	r3, #30
 8003d34:	051b      	lsls	r3, r3, #20
 8003d36:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003d3a:	e01d      	b.n	8003d78 <HAL_ADCEx_InjectedConfigChannel+0x860>
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	fa93 f3a3 	rbit	r3, r3
 8003d48:	60fb      	str	r3, [r7, #12]
  return result;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d103      	bne.n	8003d5c <HAL_ADCEx_InjectedConfigChannel+0x844>
    return 32U;
 8003d54:	2320      	movs	r3, #32
 8003d56:	e005      	b.n	8003d64 <HAL_ADCEx_InjectedConfigChannel+0x84c>
 8003d58:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	fab3 f383 	clz	r3, r3
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	3301      	adds	r3, #1
 8003d66:	f003 021f 	and.w	r2, r3, #31
 8003d6a:	4613      	mov	r3, r2
 8003d6c:	005b      	lsls	r3, r3, #1
 8003d6e:	4413      	add	r3, r2
 8003d70:	3b1e      	subs	r3, #30
 8003d72:	051b      	lsls	r3, r3, #20
 8003d74:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d78:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8003d7a:	683a      	ldr	r2, [r7, #0]
 8003d7c:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d7e:	4619      	mov	r1, r3
 8003d80:	f7ff f9f7 	bl	8003172 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	4b38      	ldr	r3, [pc, #224]	@ (8003e6c <HAL_ADCEx_InjectedConfigChannel+0x954>)
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d062      	beq.n	8003e56 <HAL_ADCEx_InjectedConfigChannel+0x93e>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d90:	4837      	ldr	r0, [pc, #220]	@ (8003e70 <HAL_ADCEx_InjectedConfigChannel+0x958>)
 8003d92:	f7ff f955 	bl	8003040 <LL_ADC_GetCommonPathInternalCh>
 8003d96:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR)
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a35      	ldr	r2, [pc, #212]	@ (8003e74 <HAL_ADCEx_InjectedConfigChannel+0x95c>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d127      	bne.n	8003df4 <HAL_ADCEx_InjectedConfigChannel+0x8dc>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003da4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003da8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d121      	bne.n	8003df4 <HAL_ADCEx_InjectedConfigChannel+0x8dc>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a30      	ldr	r2, [pc, #192]	@ (8003e78 <HAL_ADCEx_InjectedConfigChannel+0x960>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d14d      	bne.n	8003e56 <HAL_ADCEx_InjectedConfigChannel+0x93e>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003dba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003dbe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	482a      	ldr	r0, [pc, #168]	@ (8003e70 <HAL_ADCEx_InjectedConfigChannel+0x958>)
 8003dc6:	f7ff f928 	bl	800301a <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8003dca:	4b2c      	ldr	r3, [pc, #176]	@ (8003e7c <HAL_ADCEx_InjectedConfigChannel+0x964>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	099b      	lsrs	r3, r3, #6
 8003dd0:	4a2b      	ldr	r2, [pc, #172]	@ (8003e80 <HAL_ADCEx_InjectedConfigChannel+0x968>)
 8003dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd6:	099a      	lsrs	r2, r3, #6
 8003dd8:	4613      	mov	r3, r2
 8003dda:	005b      	lsls	r3, r3, #1
 8003ddc:	4413      	add	r3, r2
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8003de2:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8003de4:	e002      	b.n	8003dec <HAL_ADCEx_InjectedConfigChannel+0x8d4>
        {
          wait_loop_index--;
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	3b01      	subs	r3, #1
 8003dea:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1f9      	bne.n	8003de6 <HAL_ADCEx_InjectedConfigChannel+0x8ce>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003df2:	e030      	b.n	8003e56 <HAL_ADCEx_InjectedConfigChannel+0x93e>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a22      	ldr	r2, [pc, #136]	@ (8003e84 <HAL_ADCEx_InjectedConfigChannel+0x96c>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d113      	bne.n	8003e26 <HAL_ADCEx_InjectedConfigChannel+0x90e>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003dfe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003e02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d10d      	bne.n	8003e26 <HAL_ADCEx_InjectedConfigChannel+0x90e>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a1a      	ldr	r2, [pc, #104]	@ (8003e78 <HAL_ADCEx_InjectedConfigChannel+0x960>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d120      	bne.n	8003e56 <HAL_ADCEx_InjectedConfigChannel+0x93e>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003e14:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003e18:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e1c:	4619      	mov	r1, r3
 8003e1e:	4814      	ldr	r0, [pc, #80]	@ (8003e70 <HAL_ADCEx_InjectedConfigChannel+0x958>)
 8003e20:	f7ff f8fb 	bl	800301a <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003e24:	e017      	b.n	8003e56 <HAL_ADCEx_InjectedConfigChannel+0x93e>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a17      	ldr	r2, [pc, #92]	@ (8003e88 <HAL_ADCEx_InjectedConfigChannel+0x970>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d112      	bne.n	8003e56 <HAL_ADCEx_InjectedConfigChannel+0x93e>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003e30:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003e34:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d10c      	bne.n	8003e56 <HAL_ADCEx_InjectedConfigChannel+0x93e>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a0d      	ldr	r2, [pc, #52]	@ (8003e78 <HAL_ADCEx_InjectedConfigChannel+0x960>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d107      	bne.n	8003e56 <HAL_ADCEx_InjectedConfigChannel+0x93e>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003e46:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003e4a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003e4e:	4619      	mov	r1, r3
 8003e50:	4807      	ldr	r0, [pc, #28]	@ (8003e70 <HAL_ADCEx_InjectedConfigChannel+0x958>)
 8003e52:	f7ff f8e2 	bl	800301a <LL_ADC_SetCommonPathInternalCh>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003e5e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	37d8      	adds	r7, #216	@ 0xd8
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	80080000 	.word	0x80080000
 8003e70:	50040300 	.word	0x50040300
 8003e74:	c7520000 	.word	0xc7520000
 8003e78:	50040000 	.word	0x50040000
 8003e7c:	20000000 	.word	0x20000000
 8003e80:	053e2d63 	.word	0x053e2d63
 8003e84:	cb840000 	.word	0xcb840000
 8003e88:	80000001 	.word	0x80000001

08003e8c <HAL_ADCEx_DisableInjectedQueue>:
  *         conversion is ongoing.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_DisableInjectedQueue(ADC_HandleTypeDef *hadc)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b086      	sub	sp, #24
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f7ff f9f9 	bl	8003290 <LL_ADC_REG_IsConversionOngoing>
 8003e9e:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f7ff fa1a 	bl	80032de <LL_ADC_INJ_IsConversionOngoing>
 8003eaa:	60f8      	str	r0, [r7, #12]

  /* Parameter can be set only if no conversion is on-going */
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d10c      	bne.n	8003ecc <HAL_ADCEx_DisableInjectedQueue+0x40>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d109      	bne.n	8003ecc <HAL_ADCEx_DisableInjectedQueue+0x40>
     )
  {
    LL_ADC_INJ_SetQueueMode(hadc->Instance, LL_ADC_INJ_QUEUE_DISABLE);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f7ff f941 	bl	8003148 <LL_ADC_INJ_SetQueueMode>
    tmp_hal_status = HAL_OK;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	75fb      	strb	r3, [r7, #23]
 8003eca:	e001      	b.n	8003ed0 <HAL_ADCEx_DisableInjectedQueue+0x44>
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	75fb      	strb	r3, [r7, #23]
  }

  return tmp_hal_status;
 8003ed0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3718      	adds	r7, #24
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
	...

08003edc <__NVIC_SetPriorityGrouping>:
{
 8003edc:	b480      	push	{r7}
 8003ede:	b085      	sub	sp, #20
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	f003 0307 	and.w	r3, r3, #7
 8003eea:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003eec:	4b0c      	ldr	r3, [pc, #48]	@ (8003f20 <__NVIC_SetPriorityGrouping+0x44>)
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ef2:	68ba      	ldr	r2, [r7, #8]
 8003ef4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ef8:	4013      	ands	r3, r2
 8003efa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003f08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f0e:	4a04      	ldr	r2, [pc, #16]	@ (8003f20 <__NVIC_SetPriorityGrouping+0x44>)
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	60d3      	str	r3, [r2, #12]
}
 8003f14:	bf00      	nop
 8003f16:	3714      	adds	r7, #20
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr
 8003f20:	e000ed00 	.word	0xe000ed00

08003f24 <__NVIC_GetPriorityGrouping>:
{
 8003f24:	b480      	push	{r7}
 8003f26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f28:	4b04      	ldr	r3, [pc, #16]	@ (8003f3c <__NVIC_GetPriorityGrouping+0x18>)
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	0a1b      	lsrs	r3, r3, #8
 8003f2e:	f003 0307 	and.w	r3, r3, #7
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr
 8003f3c:	e000ed00 	.word	0xe000ed00

08003f40 <__NVIC_EnableIRQ>:
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	4603      	mov	r3, r0
 8003f48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	db0b      	blt.n	8003f6a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f52:	79fb      	ldrb	r3, [r7, #7]
 8003f54:	f003 021f 	and.w	r2, r3, #31
 8003f58:	4907      	ldr	r1, [pc, #28]	@ (8003f78 <__NVIC_EnableIRQ+0x38>)
 8003f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f5e:	095b      	lsrs	r3, r3, #5
 8003f60:	2001      	movs	r0, #1
 8003f62:	fa00 f202 	lsl.w	r2, r0, r2
 8003f66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003f6a:	bf00      	nop
 8003f6c:	370c      	adds	r7, #12
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop
 8003f78:	e000e100 	.word	0xe000e100

08003f7c <__NVIC_SetPriority>:
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	4603      	mov	r3, r0
 8003f84:	6039      	str	r1, [r7, #0]
 8003f86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	db0a      	blt.n	8003fa6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	b2da      	uxtb	r2, r3
 8003f94:	490c      	ldr	r1, [pc, #48]	@ (8003fc8 <__NVIC_SetPriority+0x4c>)
 8003f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f9a:	0112      	lsls	r2, r2, #4
 8003f9c:	b2d2      	uxtb	r2, r2
 8003f9e:	440b      	add	r3, r1
 8003fa0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003fa4:	e00a      	b.n	8003fbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	b2da      	uxtb	r2, r3
 8003faa:	4908      	ldr	r1, [pc, #32]	@ (8003fcc <__NVIC_SetPriority+0x50>)
 8003fac:	79fb      	ldrb	r3, [r7, #7]
 8003fae:	f003 030f 	and.w	r3, r3, #15
 8003fb2:	3b04      	subs	r3, #4
 8003fb4:	0112      	lsls	r2, r2, #4
 8003fb6:	b2d2      	uxtb	r2, r2
 8003fb8:	440b      	add	r3, r1
 8003fba:	761a      	strb	r2, [r3, #24]
}
 8003fbc:	bf00      	nop
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr
 8003fc8:	e000e100 	.word	0xe000e100
 8003fcc:	e000ed00 	.word	0xe000ed00

08003fd0 <NVIC_EncodePriority>:
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b089      	sub	sp, #36	@ 0x24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f003 0307 	and.w	r3, r3, #7
 8003fe2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	f1c3 0307 	rsb	r3, r3, #7
 8003fea:	2b04      	cmp	r3, #4
 8003fec:	bf28      	it	cs
 8003fee:	2304      	movcs	r3, #4
 8003ff0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	3304      	adds	r3, #4
 8003ff6:	2b06      	cmp	r3, #6
 8003ff8:	d902      	bls.n	8004000 <NVIC_EncodePriority+0x30>
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	3b03      	subs	r3, #3
 8003ffe:	e000      	b.n	8004002 <NVIC_EncodePriority+0x32>
 8004000:	2300      	movs	r3, #0
 8004002:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004004:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004008:	69bb      	ldr	r3, [r7, #24]
 800400a:	fa02 f303 	lsl.w	r3, r2, r3
 800400e:	43da      	mvns	r2, r3
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	401a      	ands	r2, r3
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004018:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	fa01 f303 	lsl.w	r3, r1, r3
 8004022:	43d9      	mvns	r1, r3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004028:	4313      	orrs	r3, r2
}
 800402a:	4618      	mov	r0, r3
 800402c:	3724      	adds	r7, #36	@ 0x24
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr
	...

08004038 <SysTick_Config>:
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	3b01      	subs	r3, #1
 8004044:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004048:	d301      	bcc.n	800404e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800404a:	2301      	movs	r3, #1
 800404c:	e00f      	b.n	800406e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800404e:	4a0a      	ldr	r2, [pc, #40]	@ (8004078 <SysTick_Config+0x40>)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	3b01      	subs	r3, #1
 8004054:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004056:	210f      	movs	r1, #15
 8004058:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800405c:	f7ff ff8e 	bl	8003f7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004060:	4b05      	ldr	r3, [pc, #20]	@ (8004078 <SysTick_Config+0x40>)
 8004062:	2200      	movs	r2, #0
 8004064:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004066:	4b04      	ldr	r3, [pc, #16]	@ (8004078 <SysTick_Config+0x40>)
 8004068:	2207      	movs	r2, #7
 800406a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800406c:	2300      	movs	r3, #0
}
 800406e:	4618      	mov	r0, r3
 8004070:	3708      	adds	r7, #8
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	e000e010 	.word	0xe000e010

0800407c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b082      	sub	sp, #8
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f7ff ff29 	bl	8003edc <__NVIC_SetPriorityGrouping>
}
 800408a:	bf00      	nop
 800408c:	3708      	adds	r7, #8
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}

08004092 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004092:	b580      	push	{r7, lr}
 8004094:	b086      	sub	sp, #24
 8004096:	af00      	add	r7, sp, #0
 8004098:	4603      	mov	r3, r0
 800409a:	60b9      	str	r1, [r7, #8]
 800409c:	607a      	str	r2, [r7, #4]
 800409e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80040a0:	2300      	movs	r3, #0
 80040a2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80040a4:	f7ff ff3e 	bl	8003f24 <__NVIC_GetPriorityGrouping>
 80040a8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	68b9      	ldr	r1, [r7, #8]
 80040ae:	6978      	ldr	r0, [r7, #20]
 80040b0:	f7ff ff8e 	bl	8003fd0 <NVIC_EncodePriority>
 80040b4:	4602      	mov	r2, r0
 80040b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040ba:	4611      	mov	r1, r2
 80040bc:	4618      	mov	r0, r3
 80040be:	f7ff ff5d 	bl	8003f7c <__NVIC_SetPriority>
}
 80040c2:	bf00      	nop
 80040c4:	3718      	adds	r7, #24
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}

080040ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040ca:	b580      	push	{r7, lr}
 80040cc:	b082      	sub	sp, #8
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	4603      	mov	r3, r0
 80040d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040d8:	4618      	mov	r0, r3
 80040da:	f7ff ff31 	bl	8003f40 <__NVIC_EnableIRQ>
}
 80040de:	bf00      	nop
 80040e0:	3708      	adds	r7, #8
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}

080040e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040e6:	b580      	push	{r7, lr}
 80040e8:	b082      	sub	sp, #8
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f7ff ffa2 	bl	8004038 <SysTick_Config>
 80040f4:	4603      	mov	r3, r0
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3708      	adds	r7, #8
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
	...

08004100 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004100:	b480      	push	{r7}
 8004102:	b087      	sub	sp, #28
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800410a:	2300      	movs	r3, #0
 800410c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800410e:	e166      	b.n	80043de <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	2101      	movs	r1, #1
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	fa01 f303 	lsl.w	r3, r1, r3
 800411c:	4013      	ands	r3, r2
 800411e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2b00      	cmp	r3, #0
 8004124:	f000 8158 	beq.w	80043d8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f003 0303 	and.w	r3, r3, #3
 8004130:	2b01      	cmp	r3, #1
 8004132:	d005      	beq.n	8004140 <HAL_GPIO_Init+0x40>
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f003 0303 	and.w	r3, r3, #3
 800413c:	2b02      	cmp	r3, #2
 800413e:	d130      	bne.n	80041a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	005b      	lsls	r3, r3, #1
 800414a:	2203      	movs	r2, #3
 800414c:	fa02 f303 	lsl.w	r3, r2, r3
 8004150:	43db      	mvns	r3, r3
 8004152:	693a      	ldr	r2, [r7, #16]
 8004154:	4013      	ands	r3, r2
 8004156:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	68da      	ldr	r2, [r3, #12]
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	005b      	lsls	r3, r3, #1
 8004160:	fa02 f303 	lsl.w	r3, r2, r3
 8004164:	693a      	ldr	r2, [r7, #16]
 8004166:	4313      	orrs	r3, r2
 8004168:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	693a      	ldr	r2, [r7, #16]
 800416e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004176:	2201      	movs	r2, #1
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	fa02 f303 	lsl.w	r3, r2, r3
 800417e:	43db      	mvns	r3, r3
 8004180:	693a      	ldr	r2, [r7, #16]
 8004182:	4013      	ands	r3, r2
 8004184:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	091b      	lsrs	r3, r3, #4
 800418c:	f003 0201 	and.w	r2, r3, #1
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	fa02 f303 	lsl.w	r3, r2, r3
 8004196:	693a      	ldr	r2, [r7, #16]
 8004198:	4313      	orrs	r3, r2
 800419a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	f003 0303 	and.w	r3, r3, #3
 80041aa:	2b03      	cmp	r3, #3
 80041ac:	d017      	beq.n	80041de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	68db      	ldr	r3, [r3, #12]
 80041b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	005b      	lsls	r3, r3, #1
 80041b8:	2203      	movs	r2, #3
 80041ba:	fa02 f303 	lsl.w	r3, r2, r3
 80041be:	43db      	mvns	r3, r3
 80041c0:	693a      	ldr	r2, [r7, #16]
 80041c2:	4013      	ands	r3, r2
 80041c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	689a      	ldr	r2, [r3, #8]
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	005b      	lsls	r3, r3, #1
 80041ce:	fa02 f303 	lsl.w	r3, r2, r3
 80041d2:	693a      	ldr	r2, [r7, #16]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	693a      	ldr	r2, [r7, #16]
 80041dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	f003 0303 	and.w	r3, r3, #3
 80041e6:	2b02      	cmp	r3, #2
 80041e8:	d123      	bne.n	8004232 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	08da      	lsrs	r2, r3, #3
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	3208      	adds	r2, #8
 80041f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	f003 0307 	and.w	r3, r3, #7
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	220f      	movs	r2, #15
 8004202:	fa02 f303 	lsl.w	r3, r2, r3
 8004206:	43db      	mvns	r3, r3
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	4013      	ands	r3, r2
 800420c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	691a      	ldr	r2, [r3, #16]
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	f003 0307 	and.w	r3, r3, #7
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	fa02 f303 	lsl.w	r3, r2, r3
 800421e:	693a      	ldr	r2, [r7, #16]
 8004220:	4313      	orrs	r3, r2
 8004222:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	08da      	lsrs	r2, r3, #3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	3208      	adds	r2, #8
 800422c:	6939      	ldr	r1, [r7, #16]
 800422e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	005b      	lsls	r3, r3, #1
 800423c:	2203      	movs	r2, #3
 800423e:	fa02 f303 	lsl.w	r3, r2, r3
 8004242:	43db      	mvns	r3, r3
 8004244:	693a      	ldr	r2, [r7, #16]
 8004246:	4013      	ands	r3, r2
 8004248:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	f003 0203 	and.w	r2, r3, #3
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	005b      	lsls	r3, r3, #1
 8004256:	fa02 f303 	lsl.w	r3, r2, r3
 800425a:	693a      	ldr	r2, [r7, #16]
 800425c:	4313      	orrs	r3, r2
 800425e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	693a      	ldr	r2, [r7, #16]
 8004264:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800426e:	2b00      	cmp	r3, #0
 8004270:	f000 80b2 	beq.w	80043d8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004274:	4b61      	ldr	r3, [pc, #388]	@ (80043fc <HAL_GPIO_Init+0x2fc>)
 8004276:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004278:	4a60      	ldr	r2, [pc, #384]	@ (80043fc <HAL_GPIO_Init+0x2fc>)
 800427a:	f043 0301 	orr.w	r3, r3, #1
 800427e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004280:	4b5e      	ldr	r3, [pc, #376]	@ (80043fc <HAL_GPIO_Init+0x2fc>)
 8004282:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004284:	f003 0301 	and.w	r3, r3, #1
 8004288:	60bb      	str	r3, [r7, #8]
 800428a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800428c:	4a5c      	ldr	r2, [pc, #368]	@ (8004400 <HAL_GPIO_Init+0x300>)
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	089b      	lsrs	r3, r3, #2
 8004292:	3302      	adds	r3, #2
 8004294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004298:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f003 0303 	and.w	r3, r3, #3
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	220f      	movs	r2, #15
 80042a4:	fa02 f303 	lsl.w	r3, r2, r3
 80042a8:	43db      	mvns	r3, r3
 80042aa:	693a      	ldr	r2, [r7, #16]
 80042ac:	4013      	ands	r3, r2
 80042ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80042b6:	d02b      	beq.n	8004310 <HAL_GPIO_Init+0x210>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	4a52      	ldr	r2, [pc, #328]	@ (8004404 <HAL_GPIO_Init+0x304>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d025      	beq.n	800430c <HAL_GPIO_Init+0x20c>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	4a51      	ldr	r2, [pc, #324]	@ (8004408 <HAL_GPIO_Init+0x308>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d01f      	beq.n	8004308 <HAL_GPIO_Init+0x208>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	4a50      	ldr	r2, [pc, #320]	@ (800440c <HAL_GPIO_Init+0x30c>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d019      	beq.n	8004304 <HAL_GPIO_Init+0x204>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	4a4f      	ldr	r2, [pc, #316]	@ (8004410 <HAL_GPIO_Init+0x310>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d013      	beq.n	8004300 <HAL_GPIO_Init+0x200>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	4a4e      	ldr	r2, [pc, #312]	@ (8004414 <HAL_GPIO_Init+0x314>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d00d      	beq.n	80042fc <HAL_GPIO_Init+0x1fc>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	4a4d      	ldr	r2, [pc, #308]	@ (8004418 <HAL_GPIO_Init+0x318>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d007      	beq.n	80042f8 <HAL_GPIO_Init+0x1f8>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	4a4c      	ldr	r2, [pc, #304]	@ (800441c <HAL_GPIO_Init+0x31c>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d101      	bne.n	80042f4 <HAL_GPIO_Init+0x1f4>
 80042f0:	2307      	movs	r3, #7
 80042f2:	e00e      	b.n	8004312 <HAL_GPIO_Init+0x212>
 80042f4:	2308      	movs	r3, #8
 80042f6:	e00c      	b.n	8004312 <HAL_GPIO_Init+0x212>
 80042f8:	2306      	movs	r3, #6
 80042fa:	e00a      	b.n	8004312 <HAL_GPIO_Init+0x212>
 80042fc:	2305      	movs	r3, #5
 80042fe:	e008      	b.n	8004312 <HAL_GPIO_Init+0x212>
 8004300:	2304      	movs	r3, #4
 8004302:	e006      	b.n	8004312 <HAL_GPIO_Init+0x212>
 8004304:	2303      	movs	r3, #3
 8004306:	e004      	b.n	8004312 <HAL_GPIO_Init+0x212>
 8004308:	2302      	movs	r3, #2
 800430a:	e002      	b.n	8004312 <HAL_GPIO_Init+0x212>
 800430c:	2301      	movs	r3, #1
 800430e:	e000      	b.n	8004312 <HAL_GPIO_Init+0x212>
 8004310:	2300      	movs	r3, #0
 8004312:	697a      	ldr	r2, [r7, #20]
 8004314:	f002 0203 	and.w	r2, r2, #3
 8004318:	0092      	lsls	r2, r2, #2
 800431a:	4093      	lsls	r3, r2
 800431c:	693a      	ldr	r2, [r7, #16]
 800431e:	4313      	orrs	r3, r2
 8004320:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004322:	4937      	ldr	r1, [pc, #220]	@ (8004400 <HAL_GPIO_Init+0x300>)
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	089b      	lsrs	r3, r3, #2
 8004328:	3302      	adds	r3, #2
 800432a:	693a      	ldr	r2, [r7, #16]
 800432c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004330:	4b3b      	ldr	r3, [pc, #236]	@ (8004420 <HAL_GPIO_Init+0x320>)
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	43db      	mvns	r3, r3
 800433a:	693a      	ldr	r2, [r7, #16]
 800433c:	4013      	ands	r3, r2
 800433e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d003      	beq.n	8004354 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800434c:	693a      	ldr	r2, [r7, #16]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	4313      	orrs	r3, r2
 8004352:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004354:	4a32      	ldr	r2, [pc, #200]	@ (8004420 <HAL_GPIO_Init+0x320>)
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800435a:	4b31      	ldr	r3, [pc, #196]	@ (8004420 <HAL_GPIO_Init+0x320>)
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	43db      	mvns	r3, r3
 8004364:	693a      	ldr	r2, [r7, #16]
 8004366:	4013      	ands	r3, r2
 8004368:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004372:	2b00      	cmp	r3, #0
 8004374:	d003      	beq.n	800437e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8004376:	693a      	ldr	r2, [r7, #16]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	4313      	orrs	r3, r2
 800437c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800437e:	4a28      	ldr	r2, [pc, #160]	@ (8004420 <HAL_GPIO_Init+0x320>)
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004384:	4b26      	ldr	r3, [pc, #152]	@ (8004420 <HAL_GPIO_Init+0x320>)
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	43db      	mvns	r3, r3
 800438e:	693a      	ldr	r2, [r7, #16]
 8004390:	4013      	ands	r3, r2
 8004392:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800439c:	2b00      	cmp	r3, #0
 800439e:	d003      	beq.n	80043a8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80043a0:	693a      	ldr	r2, [r7, #16]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	4313      	orrs	r3, r2
 80043a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80043a8:	4a1d      	ldr	r2, [pc, #116]	@ (8004420 <HAL_GPIO_Init+0x320>)
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80043ae:	4b1c      	ldr	r3, [pc, #112]	@ (8004420 <HAL_GPIO_Init+0x320>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	43db      	mvns	r3, r3
 80043b8:	693a      	ldr	r2, [r7, #16]
 80043ba:	4013      	ands	r3, r2
 80043bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d003      	beq.n	80043d2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80043ca:	693a      	ldr	r2, [r7, #16]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	4313      	orrs	r3, r2
 80043d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80043d2:	4a13      	ldr	r2, [pc, #76]	@ (8004420 <HAL_GPIO_Init+0x320>)
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	3301      	adds	r3, #1
 80043dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	fa22 f303 	lsr.w	r3, r2, r3
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	f47f ae91 	bne.w	8004110 <HAL_GPIO_Init+0x10>
  }
}
 80043ee:	bf00      	nop
 80043f0:	bf00      	nop
 80043f2:	371c      	adds	r7, #28
 80043f4:	46bd      	mov	sp, r7
 80043f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fa:	4770      	bx	lr
 80043fc:	40021000 	.word	0x40021000
 8004400:	40010000 	.word	0x40010000
 8004404:	48000400 	.word	0x48000400
 8004408:	48000800 	.word	0x48000800
 800440c:	48000c00 	.word	0x48000c00
 8004410:	48001000 	.word	0x48001000
 8004414:	48001400 	.word	0x48001400
 8004418:	48001800 	.word	0x48001800
 800441c:	48001c00 	.word	0x48001c00
 8004420:	40010400 	.word	0x40010400

08004424 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	460b      	mov	r3, r1
 800442e:	807b      	strh	r3, [r7, #2]
 8004430:	4613      	mov	r3, r2
 8004432:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004434:	787b      	ldrb	r3, [r7, #1]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d003      	beq.n	8004442 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800443a:	887a      	ldrh	r2, [r7, #2]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004440:	e002      	b.n	8004448 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004442:	887a      	ldrh	r2, [r7, #2]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004448:	bf00      	nop
 800444a:	370c      	adds	r7, #12
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr

08004454 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004454:	b480      	push	{r7}
 8004456:	b085      	sub	sp, #20
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
 800445c:	460b      	mov	r3, r1
 800445e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	695b      	ldr	r3, [r3, #20]
 8004464:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004466:	887a      	ldrh	r2, [r7, #2]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	4013      	ands	r3, r2
 800446c:	041a      	lsls	r2, r3, #16
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	43d9      	mvns	r1, r3
 8004472:	887b      	ldrh	r3, [r7, #2]
 8004474:	400b      	ands	r3, r1
 8004476:	431a      	orrs	r2, r3
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	619a      	str	r2, [r3, #24]
}
 800447c:	bf00      	nop
 800447e:	3714      	adds	r7, #20
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr

08004488 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b082      	sub	sp, #8
 800448c:	af00      	add	r7, sp, #0
 800448e:	4603      	mov	r3, r0
 8004490:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004492:	4b08      	ldr	r3, [pc, #32]	@ (80044b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004494:	695a      	ldr	r2, [r3, #20]
 8004496:	88fb      	ldrh	r3, [r7, #6]
 8004498:	4013      	ands	r3, r2
 800449a:	2b00      	cmp	r3, #0
 800449c:	d006      	beq.n	80044ac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800449e:	4a05      	ldr	r2, [pc, #20]	@ (80044b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044a0:	88fb      	ldrh	r3, [r7, #6]
 80044a2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80044a4:	88fb      	ldrh	r3, [r7, #6]
 80044a6:	4618      	mov	r0, r3
 80044a8:	f7fd f804 	bl	80014b4 <HAL_GPIO_EXTI_Callback>
  }
}
 80044ac:	bf00      	nop
 80044ae:	3708      	adds	r7, #8
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	40010400 	.word	0x40010400

080044b8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80044b8:	b480      	push	{r7}
 80044ba:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80044bc:	4b0d      	ldr	r3, [pc, #52]	@ (80044f4 <HAL_PWREx_GetVoltageRange+0x3c>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80044c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044c8:	d102      	bne.n	80044d0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80044ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80044ce:	e00b      	b.n	80044e8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80044d0:	4b08      	ldr	r3, [pc, #32]	@ (80044f4 <HAL_PWREx_GetVoltageRange+0x3c>)
 80044d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044de:	d102      	bne.n	80044e6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80044e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80044e4:	e000      	b.n	80044e8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80044e6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	40007000 	.word	0x40007000

080044f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b085      	sub	sp, #20
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d141      	bne.n	800458a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004506:	4b4b      	ldr	r3, [pc, #300]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800450e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004512:	d131      	bne.n	8004578 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004514:	4b47      	ldr	r3, [pc, #284]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004516:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800451a:	4a46      	ldr	r2, [pc, #280]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800451c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004520:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004524:	4b43      	ldr	r3, [pc, #268]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800452c:	4a41      	ldr	r2, [pc, #260]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800452e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004532:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004534:	4b40      	ldr	r3, [pc, #256]	@ (8004638 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2232      	movs	r2, #50	@ 0x32
 800453a:	fb02 f303 	mul.w	r3, r2, r3
 800453e:	4a3f      	ldr	r2, [pc, #252]	@ (800463c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004540:	fba2 2303 	umull	r2, r3, r2, r3
 8004544:	0c9b      	lsrs	r3, r3, #18
 8004546:	3301      	adds	r3, #1
 8004548:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800454a:	e002      	b.n	8004552 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	3b01      	subs	r3, #1
 8004550:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004552:	4b38      	ldr	r3, [pc, #224]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800455a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800455e:	d102      	bne.n	8004566 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d1f2      	bne.n	800454c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004566:	4b33      	ldr	r3, [pc, #204]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004568:	695b      	ldr	r3, [r3, #20]
 800456a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800456e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004572:	d158      	bne.n	8004626 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004574:	2303      	movs	r3, #3
 8004576:	e057      	b.n	8004628 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004578:	4b2e      	ldr	r3, [pc, #184]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800457a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800457e:	4a2d      	ldr	r2, [pc, #180]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004580:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004584:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004588:	e04d      	b.n	8004626 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004590:	d141      	bne.n	8004616 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004592:	4b28      	ldr	r3, [pc, #160]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800459a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800459e:	d131      	bne.n	8004604 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80045a0:	4b24      	ldr	r3, [pc, #144]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045a6:	4a23      	ldr	r2, [pc, #140]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80045b0:	4b20      	ldr	r3, [pc, #128]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80045b8:	4a1e      	ldr	r2, [pc, #120]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80045be:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80045c0:	4b1d      	ldr	r3, [pc, #116]	@ (8004638 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	2232      	movs	r2, #50	@ 0x32
 80045c6:	fb02 f303 	mul.w	r3, r2, r3
 80045ca:	4a1c      	ldr	r2, [pc, #112]	@ (800463c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80045cc:	fba2 2303 	umull	r2, r3, r2, r3
 80045d0:	0c9b      	lsrs	r3, r3, #18
 80045d2:	3301      	adds	r3, #1
 80045d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045d6:	e002      	b.n	80045de <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	3b01      	subs	r3, #1
 80045dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045de:	4b15      	ldr	r3, [pc, #84]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045e0:	695b      	ldr	r3, [r3, #20]
 80045e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045ea:	d102      	bne.n	80045f2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d1f2      	bne.n	80045d8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80045f2:	4b10      	ldr	r3, [pc, #64]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045f4:	695b      	ldr	r3, [r3, #20]
 80045f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045fe:	d112      	bne.n	8004626 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004600:	2303      	movs	r3, #3
 8004602:	e011      	b.n	8004628 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004604:	4b0b      	ldr	r3, [pc, #44]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004606:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800460a:	4a0a      	ldr	r2, [pc, #40]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800460c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004610:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004614:	e007      	b.n	8004626 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004616:	4b07      	ldr	r3, [pc, #28]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800461e:	4a05      	ldr	r2, [pc, #20]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004620:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004624:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004626:	2300      	movs	r3, #0
}
 8004628:	4618      	mov	r0, r3
 800462a:	3714      	adds	r7, #20
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr
 8004634:	40007000 	.word	0x40007000
 8004638:	20000000 	.word	0x20000000
 800463c:	431bde83 	.word	0x431bde83

08004640 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b088      	sub	sp, #32
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d102      	bne.n	8004654 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	f000 bc08 	b.w	8004e64 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004654:	4b96      	ldr	r3, [pc, #600]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	f003 030c 	and.w	r3, r3, #12
 800465c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800465e:	4b94      	ldr	r3, [pc, #592]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	f003 0303 	and.w	r3, r3, #3
 8004666:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0310 	and.w	r3, r3, #16
 8004670:	2b00      	cmp	r3, #0
 8004672:	f000 80e4 	beq.w	800483e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004676:	69bb      	ldr	r3, [r7, #24]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d007      	beq.n	800468c <HAL_RCC_OscConfig+0x4c>
 800467c:	69bb      	ldr	r3, [r7, #24]
 800467e:	2b0c      	cmp	r3, #12
 8004680:	f040 808b 	bne.w	800479a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	2b01      	cmp	r3, #1
 8004688:	f040 8087 	bne.w	800479a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800468c:	4b88      	ldr	r3, [pc, #544]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 0302 	and.w	r3, r3, #2
 8004694:	2b00      	cmp	r3, #0
 8004696:	d005      	beq.n	80046a4 <HAL_RCC_OscConfig+0x64>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	699b      	ldr	r3, [r3, #24]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d101      	bne.n	80046a4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e3df      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6a1a      	ldr	r2, [r3, #32]
 80046a8:	4b81      	ldr	r3, [pc, #516]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f003 0308 	and.w	r3, r3, #8
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d004      	beq.n	80046be <HAL_RCC_OscConfig+0x7e>
 80046b4:	4b7e      	ldr	r3, [pc, #504]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80046bc:	e005      	b.n	80046ca <HAL_RCC_OscConfig+0x8a>
 80046be:	4b7c      	ldr	r3, [pc, #496]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80046c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046c4:	091b      	lsrs	r3, r3, #4
 80046c6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d223      	bcs.n	8004716 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6a1b      	ldr	r3, [r3, #32]
 80046d2:	4618      	mov	r0, r3
 80046d4:	f000 fdcc 	bl	8005270 <RCC_SetFlashLatencyFromMSIRange>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d001      	beq.n	80046e2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e3c0      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80046e2:	4b73      	ldr	r3, [pc, #460]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a72      	ldr	r2, [pc, #456]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80046e8:	f043 0308 	orr.w	r3, r3, #8
 80046ec:	6013      	str	r3, [r2, #0]
 80046ee:	4b70      	ldr	r3, [pc, #448]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a1b      	ldr	r3, [r3, #32]
 80046fa:	496d      	ldr	r1, [pc, #436]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80046fc:	4313      	orrs	r3, r2
 80046fe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004700:	4b6b      	ldr	r3, [pc, #428]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	69db      	ldr	r3, [r3, #28]
 800470c:	021b      	lsls	r3, r3, #8
 800470e:	4968      	ldr	r1, [pc, #416]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004710:	4313      	orrs	r3, r2
 8004712:	604b      	str	r3, [r1, #4]
 8004714:	e025      	b.n	8004762 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004716:	4b66      	ldr	r3, [pc, #408]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a65      	ldr	r2, [pc, #404]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 800471c:	f043 0308 	orr.w	r3, r3, #8
 8004720:	6013      	str	r3, [r2, #0]
 8004722:	4b63      	ldr	r3, [pc, #396]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6a1b      	ldr	r3, [r3, #32]
 800472e:	4960      	ldr	r1, [pc, #384]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004730:	4313      	orrs	r3, r2
 8004732:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004734:	4b5e      	ldr	r3, [pc, #376]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	69db      	ldr	r3, [r3, #28]
 8004740:	021b      	lsls	r3, r3, #8
 8004742:	495b      	ldr	r1, [pc, #364]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004744:	4313      	orrs	r3, r2
 8004746:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d109      	bne.n	8004762 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6a1b      	ldr	r3, [r3, #32]
 8004752:	4618      	mov	r0, r3
 8004754:	f000 fd8c 	bl	8005270 <RCC_SetFlashLatencyFromMSIRange>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d001      	beq.n	8004762 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e380      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004762:	f000 fcc1 	bl	80050e8 <HAL_RCC_GetSysClockFreq>
 8004766:	4602      	mov	r2, r0
 8004768:	4b51      	ldr	r3, [pc, #324]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	091b      	lsrs	r3, r3, #4
 800476e:	f003 030f 	and.w	r3, r3, #15
 8004772:	4950      	ldr	r1, [pc, #320]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004774:	5ccb      	ldrb	r3, [r1, r3]
 8004776:	f003 031f 	and.w	r3, r3, #31
 800477a:	fa22 f303 	lsr.w	r3, r2, r3
 800477e:	4a4e      	ldr	r2, [pc, #312]	@ (80048b8 <HAL_RCC_OscConfig+0x278>)
 8004780:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004782:	4b4e      	ldr	r3, [pc, #312]	@ (80048bc <HAL_RCC_OscConfig+0x27c>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4618      	mov	r0, r3
 8004788:	f7fd f98a 	bl	8001aa0 <HAL_InitTick>
 800478c:	4603      	mov	r3, r0
 800478e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004790:	7bfb      	ldrb	r3, [r7, #15]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d052      	beq.n	800483c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004796:	7bfb      	ldrb	r3, [r7, #15]
 8004798:	e364      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	699b      	ldr	r3, [r3, #24]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d032      	beq.n	8004808 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80047a2:	4b43      	ldr	r3, [pc, #268]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a42      	ldr	r2, [pc, #264]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80047a8:	f043 0301 	orr.w	r3, r3, #1
 80047ac:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80047ae:	f7fd f9c7 	bl	8001b40 <HAL_GetTick>
 80047b2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80047b4:	e008      	b.n	80047c8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80047b6:	f7fd f9c3 	bl	8001b40 <HAL_GetTick>
 80047ba:	4602      	mov	r2, r0
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d901      	bls.n	80047c8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	e34d      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80047c8:	4b39      	ldr	r3, [pc, #228]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 0302 	and.w	r3, r3, #2
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d0f0      	beq.n	80047b6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80047d4:	4b36      	ldr	r3, [pc, #216]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a35      	ldr	r2, [pc, #212]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80047da:	f043 0308 	orr.w	r3, r3, #8
 80047de:	6013      	str	r3, [r2, #0]
 80047e0:	4b33      	ldr	r3, [pc, #204]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6a1b      	ldr	r3, [r3, #32]
 80047ec:	4930      	ldr	r1, [pc, #192]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80047ee:	4313      	orrs	r3, r2
 80047f0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80047f2:	4b2f      	ldr	r3, [pc, #188]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	69db      	ldr	r3, [r3, #28]
 80047fe:	021b      	lsls	r3, r3, #8
 8004800:	492b      	ldr	r1, [pc, #172]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004802:	4313      	orrs	r3, r2
 8004804:	604b      	str	r3, [r1, #4]
 8004806:	e01a      	b.n	800483e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004808:	4b29      	ldr	r3, [pc, #164]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a28      	ldr	r2, [pc, #160]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 800480e:	f023 0301 	bic.w	r3, r3, #1
 8004812:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004814:	f7fd f994 	bl	8001b40 <HAL_GetTick>
 8004818:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800481a:	e008      	b.n	800482e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800481c:	f7fd f990 	bl	8001b40 <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	2b02      	cmp	r3, #2
 8004828:	d901      	bls.n	800482e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	e31a      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800482e:	4b20      	ldr	r3, [pc, #128]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0302 	and.w	r3, r3, #2
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1f0      	bne.n	800481c <HAL_RCC_OscConfig+0x1dc>
 800483a:	e000      	b.n	800483e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800483c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 0301 	and.w	r3, r3, #1
 8004846:	2b00      	cmp	r3, #0
 8004848:	d073      	beq.n	8004932 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800484a:	69bb      	ldr	r3, [r7, #24]
 800484c:	2b08      	cmp	r3, #8
 800484e:	d005      	beq.n	800485c <HAL_RCC_OscConfig+0x21c>
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	2b0c      	cmp	r3, #12
 8004854:	d10e      	bne.n	8004874 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	2b03      	cmp	r3, #3
 800485a:	d10b      	bne.n	8004874 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800485c:	4b14      	ldr	r3, [pc, #80]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004864:	2b00      	cmp	r3, #0
 8004866:	d063      	beq.n	8004930 <HAL_RCC_OscConfig+0x2f0>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d15f      	bne.n	8004930 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	e2f7      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800487c:	d106      	bne.n	800488c <HAL_RCC_OscConfig+0x24c>
 800487e:	4b0c      	ldr	r3, [pc, #48]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a0b      	ldr	r2, [pc, #44]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004884:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004888:	6013      	str	r3, [r2, #0]
 800488a:	e025      	b.n	80048d8 <HAL_RCC_OscConfig+0x298>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004894:	d114      	bne.n	80048c0 <HAL_RCC_OscConfig+0x280>
 8004896:	4b06      	ldr	r3, [pc, #24]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a05      	ldr	r2, [pc, #20]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 800489c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80048a0:	6013      	str	r3, [r2, #0]
 80048a2:	4b03      	ldr	r3, [pc, #12]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a02      	ldr	r2, [pc, #8]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80048a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048ac:	6013      	str	r3, [r2, #0]
 80048ae:	e013      	b.n	80048d8 <HAL_RCC_OscConfig+0x298>
 80048b0:	40021000 	.word	0x40021000
 80048b4:	0800b234 	.word	0x0800b234
 80048b8:	20000000 	.word	0x20000000
 80048bc:	20000004 	.word	0x20000004
 80048c0:	4ba0      	ldr	r3, [pc, #640]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a9f      	ldr	r2, [pc, #636]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80048c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048ca:	6013      	str	r3, [r2, #0]
 80048cc:	4b9d      	ldr	r3, [pc, #628]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a9c      	ldr	r2, [pc, #624]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80048d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d013      	beq.n	8004908 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048e0:	f7fd f92e 	bl	8001b40 <HAL_GetTick>
 80048e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048e6:	e008      	b.n	80048fa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048e8:	f7fd f92a 	bl	8001b40 <HAL_GetTick>
 80048ec:	4602      	mov	r2, r0
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	1ad3      	subs	r3, r2, r3
 80048f2:	2b64      	cmp	r3, #100	@ 0x64
 80048f4:	d901      	bls.n	80048fa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e2b4      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048fa:	4b92      	ldr	r3, [pc, #584]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d0f0      	beq.n	80048e8 <HAL_RCC_OscConfig+0x2a8>
 8004906:	e014      	b.n	8004932 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004908:	f7fd f91a 	bl	8001b40 <HAL_GetTick>
 800490c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800490e:	e008      	b.n	8004922 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004910:	f7fd f916 	bl	8001b40 <HAL_GetTick>
 8004914:	4602      	mov	r2, r0
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	2b64      	cmp	r3, #100	@ 0x64
 800491c:	d901      	bls.n	8004922 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e2a0      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004922:	4b88      	ldr	r3, [pc, #544]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d1f0      	bne.n	8004910 <HAL_RCC_OscConfig+0x2d0>
 800492e:	e000      	b.n	8004932 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004930:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0302 	and.w	r3, r3, #2
 800493a:	2b00      	cmp	r3, #0
 800493c:	d060      	beq.n	8004a00 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800493e:	69bb      	ldr	r3, [r7, #24]
 8004940:	2b04      	cmp	r3, #4
 8004942:	d005      	beq.n	8004950 <HAL_RCC_OscConfig+0x310>
 8004944:	69bb      	ldr	r3, [r7, #24]
 8004946:	2b0c      	cmp	r3, #12
 8004948:	d119      	bne.n	800497e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	2b02      	cmp	r3, #2
 800494e:	d116      	bne.n	800497e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004950:	4b7c      	ldr	r3, [pc, #496]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004958:	2b00      	cmp	r3, #0
 800495a:	d005      	beq.n	8004968 <HAL_RCC_OscConfig+0x328>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d101      	bne.n	8004968 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	e27d      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004968:	4b76      	ldr	r3, [pc, #472]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	691b      	ldr	r3, [r3, #16]
 8004974:	061b      	lsls	r3, r3, #24
 8004976:	4973      	ldr	r1, [pc, #460]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004978:	4313      	orrs	r3, r2
 800497a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800497c:	e040      	b.n	8004a00 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d023      	beq.n	80049ce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004986:	4b6f      	ldr	r3, [pc, #444]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a6e      	ldr	r2, [pc, #440]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 800498c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004990:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004992:	f7fd f8d5 	bl	8001b40 <HAL_GetTick>
 8004996:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004998:	e008      	b.n	80049ac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800499a:	f7fd f8d1 	bl	8001b40 <HAL_GetTick>
 800499e:	4602      	mov	r2, r0
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d901      	bls.n	80049ac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	e25b      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049ac:	4b65      	ldr	r3, [pc, #404]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d0f0      	beq.n	800499a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049b8:	4b62      	ldr	r3, [pc, #392]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	691b      	ldr	r3, [r3, #16]
 80049c4:	061b      	lsls	r3, r3, #24
 80049c6:	495f      	ldr	r1, [pc, #380]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80049c8:	4313      	orrs	r3, r2
 80049ca:	604b      	str	r3, [r1, #4]
 80049cc:	e018      	b.n	8004a00 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049ce:	4b5d      	ldr	r3, [pc, #372]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a5c      	ldr	r2, [pc, #368]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80049d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049da:	f7fd f8b1 	bl	8001b40 <HAL_GetTick>
 80049de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80049e0:	e008      	b.n	80049f4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049e2:	f7fd f8ad 	bl	8001b40 <HAL_GetTick>
 80049e6:	4602      	mov	r2, r0
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	1ad3      	subs	r3, r2, r3
 80049ec:	2b02      	cmp	r3, #2
 80049ee:	d901      	bls.n	80049f4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80049f0:	2303      	movs	r3, #3
 80049f2:	e237      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80049f4:	4b53      	ldr	r3, [pc, #332]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d1f0      	bne.n	80049e2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0308 	and.w	r3, r3, #8
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d03c      	beq.n	8004a86 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	695b      	ldr	r3, [r3, #20]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d01c      	beq.n	8004a4e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a14:	4b4b      	ldr	r3, [pc, #300]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004a16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a1a:	4a4a      	ldr	r2, [pc, #296]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004a1c:	f043 0301 	orr.w	r3, r3, #1
 8004a20:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a24:	f7fd f88c 	bl	8001b40 <HAL_GetTick>
 8004a28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a2a:	e008      	b.n	8004a3e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a2c:	f7fd f888 	bl	8001b40 <HAL_GetTick>
 8004a30:	4602      	mov	r2, r0
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d901      	bls.n	8004a3e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e212      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a3e:	4b41      	ldr	r3, [pc, #260]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004a40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a44:	f003 0302 	and.w	r3, r3, #2
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d0ef      	beq.n	8004a2c <HAL_RCC_OscConfig+0x3ec>
 8004a4c:	e01b      	b.n	8004a86 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a4e:	4b3d      	ldr	r3, [pc, #244]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004a50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a54:	4a3b      	ldr	r2, [pc, #236]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004a56:	f023 0301 	bic.w	r3, r3, #1
 8004a5a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a5e:	f7fd f86f 	bl	8001b40 <HAL_GetTick>
 8004a62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a64:	e008      	b.n	8004a78 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a66:	f7fd f86b 	bl	8001b40 <HAL_GetTick>
 8004a6a:	4602      	mov	r2, r0
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	1ad3      	subs	r3, r2, r3
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	d901      	bls.n	8004a78 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004a74:	2303      	movs	r3, #3
 8004a76:	e1f5      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a78:	4b32      	ldr	r3, [pc, #200]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004a7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a7e:	f003 0302 	and.w	r3, r3, #2
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d1ef      	bne.n	8004a66 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 0304 	and.w	r3, r3, #4
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	f000 80a6 	beq.w	8004be0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a94:	2300      	movs	r3, #0
 8004a96:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004a98:	4b2a      	ldr	r3, [pc, #168]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d10d      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004aa4:	4b27      	ldr	r3, [pc, #156]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aa8:	4a26      	ldr	r2, [pc, #152]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004aaa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004aae:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ab0:	4b24      	ldr	r3, [pc, #144]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004ab2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ab4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ab8:	60bb      	str	r3, [r7, #8]
 8004aba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004abc:	2301      	movs	r3, #1
 8004abe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ac0:	4b21      	ldr	r3, [pc, #132]	@ (8004b48 <HAL_RCC_OscConfig+0x508>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d118      	bne.n	8004afe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004acc:	4b1e      	ldr	r3, [pc, #120]	@ (8004b48 <HAL_RCC_OscConfig+0x508>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a1d      	ldr	r2, [pc, #116]	@ (8004b48 <HAL_RCC_OscConfig+0x508>)
 8004ad2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ad6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ad8:	f7fd f832 	bl	8001b40 <HAL_GetTick>
 8004adc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ade:	e008      	b.n	8004af2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ae0:	f7fd f82e 	bl	8001b40 <HAL_GetTick>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	d901      	bls.n	8004af2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e1b8      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004af2:	4b15      	ldr	r3, [pc, #84]	@ (8004b48 <HAL_RCC_OscConfig+0x508>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d0f0      	beq.n	8004ae0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	d108      	bne.n	8004b18 <HAL_RCC_OscConfig+0x4d8>
 8004b06:	4b0f      	ldr	r3, [pc, #60]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b0c:	4a0d      	ldr	r2, [pc, #52]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004b0e:	f043 0301 	orr.w	r3, r3, #1
 8004b12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b16:	e029      	b.n	8004b6c <HAL_RCC_OscConfig+0x52c>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	2b05      	cmp	r3, #5
 8004b1e:	d115      	bne.n	8004b4c <HAL_RCC_OscConfig+0x50c>
 8004b20:	4b08      	ldr	r3, [pc, #32]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b26:	4a07      	ldr	r2, [pc, #28]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004b28:	f043 0304 	orr.w	r3, r3, #4
 8004b2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b30:	4b04      	ldr	r3, [pc, #16]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b36:	4a03      	ldr	r2, [pc, #12]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004b38:	f043 0301 	orr.w	r3, r3, #1
 8004b3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b40:	e014      	b.n	8004b6c <HAL_RCC_OscConfig+0x52c>
 8004b42:	bf00      	nop
 8004b44:	40021000 	.word	0x40021000
 8004b48:	40007000 	.word	0x40007000
 8004b4c:	4b9d      	ldr	r3, [pc, #628]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b52:	4a9c      	ldr	r2, [pc, #624]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004b54:	f023 0301 	bic.w	r3, r3, #1
 8004b58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b5c:	4b99      	ldr	r3, [pc, #612]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b62:	4a98      	ldr	r2, [pc, #608]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004b64:	f023 0304 	bic.w	r3, r3, #4
 8004b68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d016      	beq.n	8004ba2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b74:	f7fc ffe4 	bl	8001b40 <HAL_GetTick>
 8004b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b7a:	e00a      	b.n	8004b92 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b7c:	f7fc ffe0 	bl	8001b40 <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d901      	bls.n	8004b92 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e168      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b92:	4b8c      	ldr	r3, [pc, #560]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b98:	f003 0302 	and.w	r3, r3, #2
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d0ed      	beq.n	8004b7c <HAL_RCC_OscConfig+0x53c>
 8004ba0:	e015      	b.n	8004bce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ba2:	f7fc ffcd 	bl	8001b40 <HAL_GetTick>
 8004ba6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ba8:	e00a      	b.n	8004bc0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004baa:	f7fc ffc9 	bl	8001b40 <HAL_GetTick>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d901      	bls.n	8004bc0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e151      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004bc0:	4b80      	ldr	r3, [pc, #512]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bc6:	f003 0302 	and.w	r3, r3, #2
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1ed      	bne.n	8004baa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004bce:	7ffb      	ldrb	r3, [r7, #31]
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d105      	bne.n	8004be0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bd4:	4b7b      	ldr	r3, [pc, #492]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004bd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bd8:	4a7a      	ldr	r2, [pc, #488]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004bda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bde:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0320 	and.w	r3, r3, #32
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d03c      	beq.n	8004c66 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d01c      	beq.n	8004c2e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004bf4:	4b73      	ldr	r3, [pc, #460]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004bf6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004bfa:	4a72      	ldr	r2, [pc, #456]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004bfc:	f043 0301 	orr.w	r3, r3, #1
 8004c00:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c04:	f7fc ff9c 	bl	8001b40 <HAL_GetTick>
 8004c08:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c0a:	e008      	b.n	8004c1e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c0c:	f7fc ff98 	bl	8001b40 <HAL_GetTick>
 8004c10:	4602      	mov	r2, r0
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	d901      	bls.n	8004c1e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004c1a:	2303      	movs	r3, #3
 8004c1c:	e122      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c1e:	4b69      	ldr	r3, [pc, #420]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004c20:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c24:	f003 0302 	and.w	r3, r3, #2
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d0ef      	beq.n	8004c0c <HAL_RCC_OscConfig+0x5cc>
 8004c2c:	e01b      	b.n	8004c66 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004c2e:	4b65      	ldr	r3, [pc, #404]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004c30:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c34:	4a63      	ldr	r2, [pc, #396]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004c36:	f023 0301 	bic.w	r3, r3, #1
 8004c3a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c3e:	f7fc ff7f 	bl	8001b40 <HAL_GetTick>
 8004c42:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004c44:	e008      	b.n	8004c58 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c46:	f7fc ff7b 	bl	8001b40 <HAL_GetTick>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	1ad3      	subs	r3, r2, r3
 8004c50:	2b02      	cmp	r3, #2
 8004c52:	d901      	bls.n	8004c58 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004c54:	2303      	movs	r3, #3
 8004c56:	e105      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004c58:	4b5a      	ldr	r3, [pc, #360]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004c5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c5e:	f003 0302 	and.w	r3, r3, #2
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d1ef      	bne.n	8004c46 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f000 80f9 	beq.w	8004e62 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c74:	2b02      	cmp	r3, #2
 8004c76:	f040 80cf 	bne.w	8004e18 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004c7a:	4b52      	ldr	r3, [pc, #328]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004c7c:	68db      	ldr	r3, [r3, #12]
 8004c7e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	f003 0203 	and.w	r2, r3, #3
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d12c      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c98:	3b01      	subs	r3, #1
 8004c9a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d123      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004caa:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004cac:	429a      	cmp	r2, r3
 8004cae:	d11b      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cba:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d113      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cca:	085b      	lsrs	r3, r3, #1
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d109      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cde:	085b      	lsrs	r3, r3, #1
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d071      	beq.n	8004dcc <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ce8:	69bb      	ldr	r3, [r7, #24]
 8004cea:	2b0c      	cmp	r3, #12
 8004cec:	d068      	beq.n	8004dc0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004cee:	4b35      	ldr	r3, [pc, #212]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d105      	bne.n	8004d06 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004cfa:	4b32      	ldr	r3, [pc, #200]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d001      	beq.n	8004d0a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e0ac      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004d0a:	4b2e      	ldr	r3, [pc, #184]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a2d      	ldr	r2, [pc, #180]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004d10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d14:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004d16:	f7fc ff13 	bl	8001b40 <HAL_GetTick>
 8004d1a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d1c:	e008      	b.n	8004d30 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d1e:	f7fc ff0f 	bl	8001b40 <HAL_GetTick>
 8004d22:	4602      	mov	r2, r0
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	d901      	bls.n	8004d30 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004d2c:	2303      	movs	r3, #3
 8004d2e:	e099      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d30:	4b24      	ldr	r3, [pc, #144]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d1f0      	bne.n	8004d1e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d3c:	4b21      	ldr	r3, [pc, #132]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004d3e:	68da      	ldr	r2, [r3, #12]
 8004d40:	4b21      	ldr	r3, [pc, #132]	@ (8004dc8 <HAL_RCC_OscConfig+0x788>)
 8004d42:	4013      	ands	r3, r2
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004d4c:	3a01      	subs	r2, #1
 8004d4e:	0112      	lsls	r2, r2, #4
 8004d50:	4311      	orrs	r1, r2
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004d56:	0212      	lsls	r2, r2, #8
 8004d58:	4311      	orrs	r1, r2
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004d5e:	0852      	lsrs	r2, r2, #1
 8004d60:	3a01      	subs	r2, #1
 8004d62:	0552      	lsls	r2, r2, #21
 8004d64:	4311      	orrs	r1, r2
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004d6a:	0852      	lsrs	r2, r2, #1
 8004d6c:	3a01      	subs	r2, #1
 8004d6e:	0652      	lsls	r2, r2, #25
 8004d70:	4311      	orrs	r1, r2
 8004d72:	687a      	ldr	r2, [r7, #4]
 8004d74:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004d76:	06d2      	lsls	r2, r2, #27
 8004d78:	430a      	orrs	r2, r1
 8004d7a:	4912      	ldr	r1, [pc, #72]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004d80:	4b10      	ldr	r3, [pc, #64]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a0f      	ldr	r2, [pc, #60]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004d86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d8a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004d8c:	4b0d      	ldr	r3, [pc, #52]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	4a0c      	ldr	r2, [pc, #48]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004d92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d96:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004d98:	f7fc fed2 	bl	8001b40 <HAL_GetTick>
 8004d9c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d9e:	e008      	b.n	8004db2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004da0:	f7fc fece 	bl	8001b40 <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	2b02      	cmp	r3, #2
 8004dac:	d901      	bls.n	8004db2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	e058      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004db2:	4b04      	ldr	r3, [pc, #16]	@ (8004dc4 <HAL_RCC_OscConfig+0x784>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d0f0      	beq.n	8004da0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004dbe:	e050      	b.n	8004e62 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e04f      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
 8004dc4:	40021000 	.word	0x40021000
 8004dc8:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dcc:	4b27      	ldr	r3, [pc, #156]	@ (8004e6c <HAL_RCC_OscConfig+0x82c>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d144      	bne.n	8004e62 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004dd8:	4b24      	ldr	r3, [pc, #144]	@ (8004e6c <HAL_RCC_OscConfig+0x82c>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a23      	ldr	r2, [pc, #140]	@ (8004e6c <HAL_RCC_OscConfig+0x82c>)
 8004dde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004de2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004de4:	4b21      	ldr	r3, [pc, #132]	@ (8004e6c <HAL_RCC_OscConfig+0x82c>)
 8004de6:	68db      	ldr	r3, [r3, #12]
 8004de8:	4a20      	ldr	r2, [pc, #128]	@ (8004e6c <HAL_RCC_OscConfig+0x82c>)
 8004dea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004dee:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004df0:	f7fc fea6 	bl	8001b40 <HAL_GetTick>
 8004df4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004df6:	e008      	b.n	8004e0a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004df8:	f7fc fea2 	bl	8001b40 <HAL_GetTick>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	1ad3      	subs	r3, r2, r3
 8004e02:	2b02      	cmp	r3, #2
 8004e04:	d901      	bls.n	8004e0a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004e06:	2303      	movs	r3, #3
 8004e08:	e02c      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e0a:	4b18      	ldr	r3, [pc, #96]	@ (8004e6c <HAL_RCC_OscConfig+0x82c>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d0f0      	beq.n	8004df8 <HAL_RCC_OscConfig+0x7b8>
 8004e16:	e024      	b.n	8004e62 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	2b0c      	cmp	r3, #12
 8004e1c:	d01f      	beq.n	8004e5e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e1e:	4b13      	ldr	r3, [pc, #76]	@ (8004e6c <HAL_RCC_OscConfig+0x82c>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a12      	ldr	r2, [pc, #72]	@ (8004e6c <HAL_RCC_OscConfig+0x82c>)
 8004e24:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e2a:	f7fc fe89 	bl	8001b40 <HAL_GetTick>
 8004e2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e30:	e008      	b.n	8004e44 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e32:	f7fc fe85 	bl	8001b40 <HAL_GetTick>
 8004e36:	4602      	mov	r2, r0
 8004e38:	693b      	ldr	r3, [r7, #16]
 8004e3a:	1ad3      	subs	r3, r2, r3
 8004e3c:	2b02      	cmp	r3, #2
 8004e3e:	d901      	bls.n	8004e44 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004e40:	2303      	movs	r3, #3
 8004e42:	e00f      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e44:	4b09      	ldr	r3, [pc, #36]	@ (8004e6c <HAL_RCC_OscConfig+0x82c>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d1f0      	bne.n	8004e32 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004e50:	4b06      	ldr	r3, [pc, #24]	@ (8004e6c <HAL_RCC_OscConfig+0x82c>)
 8004e52:	68da      	ldr	r2, [r3, #12]
 8004e54:	4905      	ldr	r1, [pc, #20]	@ (8004e6c <HAL_RCC_OscConfig+0x82c>)
 8004e56:	4b06      	ldr	r3, [pc, #24]	@ (8004e70 <HAL_RCC_OscConfig+0x830>)
 8004e58:	4013      	ands	r3, r2
 8004e5a:	60cb      	str	r3, [r1, #12]
 8004e5c:	e001      	b.n	8004e62 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e000      	b.n	8004e64 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004e62:	2300      	movs	r3, #0
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3720      	adds	r7, #32
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	40021000 	.word	0x40021000
 8004e70:	feeefffc 	.word	0xfeeefffc

08004e74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b086      	sub	sp, #24
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
 8004e7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d101      	bne.n	8004e8c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e11d      	b.n	80050c8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e8c:	4b90      	ldr	r3, [pc, #576]	@ (80050d0 <HAL_RCC_ClockConfig+0x25c>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 030f 	and.w	r3, r3, #15
 8004e94:	683a      	ldr	r2, [r7, #0]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d910      	bls.n	8004ebc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e9a:	4b8d      	ldr	r3, [pc, #564]	@ (80050d0 <HAL_RCC_ClockConfig+0x25c>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f023 020f 	bic.w	r2, r3, #15
 8004ea2:	498b      	ldr	r1, [pc, #556]	@ (80050d0 <HAL_RCC_ClockConfig+0x25c>)
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eaa:	4b89      	ldr	r3, [pc, #548]	@ (80050d0 <HAL_RCC_ClockConfig+0x25c>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 030f 	and.w	r3, r3, #15
 8004eb2:	683a      	ldr	r2, [r7, #0]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d001      	beq.n	8004ebc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e105      	b.n	80050c8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0302 	and.w	r3, r3, #2
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d010      	beq.n	8004eea <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	689a      	ldr	r2, [r3, #8]
 8004ecc:	4b81      	ldr	r3, [pc, #516]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d908      	bls.n	8004eea <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ed8:	4b7e      	ldr	r3, [pc, #504]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	497b      	ldr	r1, [pc, #492]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 0301 	and.w	r3, r3, #1
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d079      	beq.n	8004fea <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	2b03      	cmp	r3, #3
 8004efc:	d11e      	bne.n	8004f3c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004efe:	4b75      	ldr	r3, [pc, #468]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d101      	bne.n	8004f0e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e0dc      	b.n	80050c8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004f0e:	f000 fa09 	bl	8005324 <RCC_GetSysClockFreqFromPLLSource>
 8004f12:	4603      	mov	r3, r0
 8004f14:	4a70      	ldr	r2, [pc, #448]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d946      	bls.n	8004fa8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004f1a:	4b6e      	ldr	r3, [pc, #440]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d140      	bne.n	8004fa8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004f26:	4b6b      	ldr	r3, [pc, #428]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f2e:	4a69      	ldr	r2, [pc, #420]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004f30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f34:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004f36:	2380      	movs	r3, #128	@ 0x80
 8004f38:	617b      	str	r3, [r7, #20]
 8004f3a:	e035      	b.n	8004fa8 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	2b02      	cmp	r3, #2
 8004f42:	d107      	bne.n	8004f54 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f44:	4b63      	ldr	r3, [pc, #396]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d115      	bne.n	8004f7c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	e0b9      	b.n	80050c8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d107      	bne.n	8004f6c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004f5c:	4b5d      	ldr	r3, [pc, #372]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f003 0302 	and.w	r3, r3, #2
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d109      	bne.n	8004f7c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e0ad      	b.n	80050c8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f6c:	4b59      	ldr	r3, [pc, #356]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d101      	bne.n	8004f7c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e0a5      	b.n	80050c8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004f7c:	f000 f8b4 	bl	80050e8 <HAL_RCC_GetSysClockFreq>
 8004f80:	4603      	mov	r3, r0
 8004f82:	4a55      	ldr	r2, [pc, #340]	@ (80050d8 <HAL_RCC_ClockConfig+0x264>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d90f      	bls.n	8004fa8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004f88:	4b52      	ldr	r3, [pc, #328]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d109      	bne.n	8004fa8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004f94:	4b4f      	ldr	r3, [pc, #316]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f9c:	4a4d      	ldr	r2, [pc, #308]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004f9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fa2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004fa4:	2380      	movs	r3, #128	@ 0x80
 8004fa6:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004fa8:	4b4a      	ldr	r3, [pc, #296]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	f023 0203 	bic.w	r2, r3, #3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	4947      	ldr	r1, [pc, #284]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fba:	f7fc fdc1 	bl	8001b40 <HAL_GetTick>
 8004fbe:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fc0:	e00a      	b.n	8004fd8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fc2:	f7fc fdbd 	bl	8001b40 <HAL_GetTick>
 8004fc6:	4602      	mov	r2, r0
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	1ad3      	subs	r3, r2, r3
 8004fcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d901      	bls.n	8004fd8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004fd4:	2303      	movs	r3, #3
 8004fd6:	e077      	b.n	80050c8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fd8:	4b3e      	ldr	r3, [pc, #248]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f003 020c 	and.w	r2, r3, #12
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	009b      	lsls	r3, r3, #2
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d1eb      	bne.n	8004fc2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	2b80      	cmp	r3, #128	@ 0x80
 8004fee:	d105      	bne.n	8004ffc <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004ff0:	4b38      	ldr	r3, [pc, #224]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004ff2:	689b      	ldr	r3, [r3, #8]
 8004ff4:	4a37      	ldr	r2, [pc, #220]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8004ff6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ffa:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 0302 	and.w	r3, r3, #2
 8005004:	2b00      	cmp	r3, #0
 8005006:	d010      	beq.n	800502a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	689a      	ldr	r2, [r3, #8]
 800500c:	4b31      	ldr	r3, [pc, #196]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005014:	429a      	cmp	r2, r3
 8005016:	d208      	bcs.n	800502a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005018:	4b2e      	ldr	r3, [pc, #184]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	492b      	ldr	r1, [pc, #172]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8005026:	4313      	orrs	r3, r2
 8005028:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800502a:	4b29      	ldr	r3, [pc, #164]	@ (80050d0 <HAL_RCC_ClockConfig+0x25c>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f003 030f 	and.w	r3, r3, #15
 8005032:	683a      	ldr	r2, [r7, #0]
 8005034:	429a      	cmp	r2, r3
 8005036:	d210      	bcs.n	800505a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005038:	4b25      	ldr	r3, [pc, #148]	@ (80050d0 <HAL_RCC_ClockConfig+0x25c>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f023 020f 	bic.w	r2, r3, #15
 8005040:	4923      	ldr	r1, [pc, #140]	@ (80050d0 <HAL_RCC_ClockConfig+0x25c>)
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	4313      	orrs	r3, r2
 8005046:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005048:	4b21      	ldr	r3, [pc, #132]	@ (80050d0 <HAL_RCC_ClockConfig+0x25c>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 030f 	and.w	r3, r3, #15
 8005050:	683a      	ldr	r2, [r7, #0]
 8005052:	429a      	cmp	r2, r3
 8005054:	d001      	beq.n	800505a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e036      	b.n	80050c8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f003 0304 	and.w	r3, r3, #4
 8005062:	2b00      	cmp	r3, #0
 8005064:	d008      	beq.n	8005078 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005066:	4b1b      	ldr	r3, [pc, #108]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	68db      	ldr	r3, [r3, #12]
 8005072:	4918      	ldr	r1, [pc, #96]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8005074:	4313      	orrs	r3, r2
 8005076:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f003 0308 	and.w	r3, r3, #8
 8005080:	2b00      	cmp	r3, #0
 8005082:	d009      	beq.n	8005098 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005084:	4b13      	ldr	r3, [pc, #76]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	691b      	ldr	r3, [r3, #16]
 8005090:	00db      	lsls	r3, r3, #3
 8005092:	4910      	ldr	r1, [pc, #64]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 8005094:	4313      	orrs	r3, r2
 8005096:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005098:	f000 f826 	bl	80050e8 <HAL_RCC_GetSysClockFreq>
 800509c:	4602      	mov	r2, r0
 800509e:	4b0d      	ldr	r3, [pc, #52]	@ (80050d4 <HAL_RCC_ClockConfig+0x260>)
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	091b      	lsrs	r3, r3, #4
 80050a4:	f003 030f 	and.w	r3, r3, #15
 80050a8:	490c      	ldr	r1, [pc, #48]	@ (80050dc <HAL_RCC_ClockConfig+0x268>)
 80050aa:	5ccb      	ldrb	r3, [r1, r3]
 80050ac:	f003 031f 	and.w	r3, r3, #31
 80050b0:	fa22 f303 	lsr.w	r3, r2, r3
 80050b4:	4a0a      	ldr	r2, [pc, #40]	@ (80050e0 <HAL_RCC_ClockConfig+0x26c>)
 80050b6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80050b8:	4b0a      	ldr	r3, [pc, #40]	@ (80050e4 <HAL_RCC_ClockConfig+0x270>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4618      	mov	r0, r3
 80050be:	f7fc fcef 	bl	8001aa0 <HAL_InitTick>
 80050c2:	4603      	mov	r3, r0
 80050c4:	73fb      	strb	r3, [r7, #15]

  return status;
 80050c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3718      	adds	r7, #24
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}
 80050d0:	40022000 	.word	0x40022000
 80050d4:	40021000 	.word	0x40021000
 80050d8:	04c4b400 	.word	0x04c4b400
 80050dc:	0800b234 	.word	0x0800b234
 80050e0:	20000000 	.word	0x20000000
 80050e4:	20000004 	.word	0x20000004

080050e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b089      	sub	sp, #36	@ 0x24
 80050ec:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80050ee:	2300      	movs	r3, #0
 80050f0:	61fb      	str	r3, [r7, #28]
 80050f2:	2300      	movs	r3, #0
 80050f4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050f6:	4b3e      	ldr	r3, [pc, #248]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	f003 030c 	and.w	r3, r3, #12
 80050fe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005100:	4b3b      	ldr	r3, [pc, #236]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	f003 0303 	and.w	r3, r3, #3
 8005108:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d005      	beq.n	800511c <HAL_RCC_GetSysClockFreq+0x34>
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	2b0c      	cmp	r3, #12
 8005114:	d121      	bne.n	800515a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2b01      	cmp	r3, #1
 800511a:	d11e      	bne.n	800515a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800511c:	4b34      	ldr	r3, [pc, #208]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 0308 	and.w	r3, r3, #8
 8005124:	2b00      	cmp	r3, #0
 8005126:	d107      	bne.n	8005138 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005128:	4b31      	ldr	r3, [pc, #196]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800512a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800512e:	0a1b      	lsrs	r3, r3, #8
 8005130:	f003 030f 	and.w	r3, r3, #15
 8005134:	61fb      	str	r3, [r7, #28]
 8005136:	e005      	b.n	8005144 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005138:	4b2d      	ldr	r3, [pc, #180]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	091b      	lsrs	r3, r3, #4
 800513e:	f003 030f 	and.w	r3, r3, #15
 8005142:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005144:	4a2b      	ldr	r2, [pc, #172]	@ (80051f4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800514c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d10d      	bne.n	8005170 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005158:	e00a      	b.n	8005170 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	2b04      	cmp	r3, #4
 800515e:	d102      	bne.n	8005166 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005160:	4b25      	ldr	r3, [pc, #148]	@ (80051f8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005162:	61bb      	str	r3, [r7, #24]
 8005164:	e004      	b.n	8005170 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	2b08      	cmp	r3, #8
 800516a:	d101      	bne.n	8005170 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800516c:	4b23      	ldr	r3, [pc, #140]	@ (80051fc <HAL_RCC_GetSysClockFreq+0x114>)
 800516e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	2b0c      	cmp	r3, #12
 8005174:	d134      	bne.n	80051e0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005176:	4b1e      	ldr	r3, [pc, #120]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	f003 0303 	and.w	r3, r3, #3
 800517e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	2b02      	cmp	r3, #2
 8005184:	d003      	beq.n	800518e <HAL_RCC_GetSysClockFreq+0xa6>
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	2b03      	cmp	r3, #3
 800518a:	d003      	beq.n	8005194 <HAL_RCC_GetSysClockFreq+0xac>
 800518c:	e005      	b.n	800519a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800518e:	4b1a      	ldr	r3, [pc, #104]	@ (80051f8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005190:	617b      	str	r3, [r7, #20]
      break;
 8005192:	e005      	b.n	80051a0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005194:	4b19      	ldr	r3, [pc, #100]	@ (80051fc <HAL_RCC_GetSysClockFreq+0x114>)
 8005196:	617b      	str	r3, [r7, #20]
      break;
 8005198:	e002      	b.n	80051a0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	617b      	str	r3, [r7, #20]
      break;
 800519e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80051a0:	4b13      	ldr	r3, [pc, #76]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	091b      	lsrs	r3, r3, #4
 80051a6:	f003 030f 	and.w	r3, r3, #15
 80051aa:	3301      	adds	r3, #1
 80051ac:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80051ae:	4b10      	ldr	r3, [pc, #64]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	0a1b      	lsrs	r3, r3, #8
 80051b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051b8:	697a      	ldr	r2, [r7, #20]
 80051ba:	fb03 f202 	mul.w	r2, r3, r2
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051c4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051c6:	4b0a      	ldr	r3, [pc, #40]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	0e5b      	lsrs	r3, r3, #25
 80051cc:	f003 0303 	and.w	r3, r3, #3
 80051d0:	3301      	adds	r3, #1
 80051d2:	005b      	lsls	r3, r3, #1
 80051d4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80051d6:	697a      	ldr	r2, [r7, #20]
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	fbb2 f3f3 	udiv	r3, r2, r3
 80051de:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80051e0:	69bb      	ldr	r3, [r7, #24]
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3724      	adds	r7, #36	@ 0x24
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr
 80051ee:	bf00      	nop
 80051f0:	40021000 	.word	0x40021000
 80051f4:	0800b24c 	.word	0x0800b24c
 80051f8:	00f42400 	.word	0x00f42400
 80051fc:	007a1200 	.word	0x007a1200

08005200 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005200:	b480      	push	{r7}
 8005202:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005204:	4b03      	ldr	r3, [pc, #12]	@ (8005214 <HAL_RCC_GetHCLKFreq+0x14>)
 8005206:	681b      	ldr	r3, [r3, #0]
}
 8005208:	4618      	mov	r0, r3
 800520a:	46bd      	mov	sp, r7
 800520c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005210:	4770      	bx	lr
 8005212:	bf00      	nop
 8005214:	20000000 	.word	0x20000000

08005218 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800521c:	f7ff fff0 	bl	8005200 <HAL_RCC_GetHCLKFreq>
 8005220:	4602      	mov	r2, r0
 8005222:	4b06      	ldr	r3, [pc, #24]	@ (800523c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	0a1b      	lsrs	r3, r3, #8
 8005228:	f003 0307 	and.w	r3, r3, #7
 800522c:	4904      	ldr	r1, [pc, #16]	@ (8005240 <HAL_RCC_GetPCLK1Freq+0x28>)
 800522e:	5ccb      	ldrb	r3, [r1, r3]
 8005230:	f003 031f 	and.w	r3, r3, #31
 8005234:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005238:	4618      	mov	r0, r3
 800523a:	bd80      	pop	{r7, pc}
 800523c:	40021000 	.word	0x40021000
 8005240:	0800b244 	.word	0x0800b244

08005244 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005248:	f7ff ffda 	bl	8005200 <HAL_RCC_GetHCLKFreq>
 800524c:	4602      	mov	r2, r0
 800524e:	4b06      	ldr	r3, [pc, #24]	@ (8005268 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	0adb      	lsrs	r3, r3, #11
 8005254:	f003 0307 	and.w	r3, r3, #7
 8005258:	4904      	ldr	r1, [pc, #16]	@ (800526c <HAL_RCC_GetPCLK2Freq+0x28>)
 800525a:	5ccb      	ldrb	r3, [r1, r3]
 800525c:	f003 031f 	and.w	r3, r3, #31
 8005260:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005264:	4618      	mov	r0, r3
 8005266:	bd80      	pop	{r7, pc}
 8005268:	40021000 	.word	0x40021000
 800526c:	0800b244 	.word	0x0800b244

08005270 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b086      	sub	sp, #24
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005278:	2300      	movs	r3, #0
 800527a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800527c:	4b27      	ldr	r3, [pc, #156]	@ (800531c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800527e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005280:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005284:	2b00      	cmp	r3, #0
 8005286:	d003      	beq.n	8005290 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005288:	f7ff f916 	bl	80044b8 <HAL_PWREx_GetVoltageRange>
 800528c:	6178      	str	r0, [r7, #20]
 800528e:	e014      	b.n	80052ba <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005290:	4b22      	ldr	r3, [pc, #136]	@ (800531c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005294:	4a21      	ldr	r2, [pc, #132]	@ (800531c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005296:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800529a:	6593      	str	r3, [r2, #88]	@ 0x58
 800529c:	4b1f      	ldr	r3, [pc, #124]	@ (800531c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800529e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052a4:	60fb      	str	r3, [r7, #12]
 80052a6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80052a8:	f7ff f906 	bl	80044b8 <HAL_PWREx_GetVoltageRange>
 80052ac:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80052ae:	4b1b      	ldr	r3, [pc, #108]	@ (800531c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80052b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052b2:	4a1a      	ldr	r2, [pc, #104]	@ (800531c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80052b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052b8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052c0:	d10b      	bne.n	80052da <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2b80      	cmp	r3, #128	@ 0x80
 80052c6:	d913      	bls.n	80052f0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2ba0      	cmp	r3, #160	@ 0xa0
 80052cc:	d902      	bls.n	80052d4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80052ce:	2302      	movs	r3, #2
 80052d0:	613b      	str	r3, [r7, #16]
 80052d2:	e00d      	b.n	80052f0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80052d4:	2301      	movs	r3, #1
 80052d6:	613b      	str	r3, [r7, #16]
 80052d8:	e00a      	b.n	80052f0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2b7f      	cmp	r3, #127	@ 0x7f
 80052de:	d902      	bls.n	80052e6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80052e0:	2302      	movs	r3, #2
 80052e2:	613b      	str	r3, [r7, #16]
 80052e4:	e004      	b.n	80052f0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2b70      	cmp	r3, #112	@ 0x70
 80052ea:	d101      	bne.n	80052f0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80052ec:	2301      	movs	r3, #1
 80052ee:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80052f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005320 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f023 020f 	bic.w	r2, r3, #15
 80052f8:	4909      	ldr	r1, [pc, #36]	@ (8005320 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	4313      	orrs	r3, r2
 80052fe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005300:	4b07      	ldr	r3, [pc, #28]	@ (8005320 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 030f 	and.w	r3, r3, #15
 8005308:	693a      	ldr	r2, [r7, #16]
 800530a:	429a      	cmp	r2, r3
 800530c:	d001      	beq.n	8005312 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e000      	b.n	8005314 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005312:	2300      	movs	r3, #0
}
 8005314:	4618      	mov	r0, r3
 8005316:	3718      	adds	r7, #24
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}
 800531c:	40021000 	.word	0x40021000
 8005320:	40022000 	.word	0x40022000

08005324 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005324:	b480      	push	{r7}
 8005326:	b087      	sub	sp, #28
 8005328:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800532a:	4b2d      	ldr	r3, [pc, #180]	@ (80053e0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800532c:	68db      	ldr	r3, [r3, #12]
 800532e:	f003 0303 	and.w	r3, r3, #3
 8005332:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2b03      	cmp	r3, #3
 8005338:	d00b      	beq.n	8005352 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2b03      	cmp	r3, #3
 800533e:	d825      	bhi.n	800538c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2b01      	cmp	r3, #1
 8005344:	d008      	beq.n	8005358 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2b02      	cmp	r3, #2
 800534a:	d11f      	bne.n	800538c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800534c:	4b25      	ldr	r3, [pc, #148]	@ (80053e4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800534e:	613b      	str	r3, [r7, #16]
    break;
 8005350:	e01f      	b.n	8005392 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005352:	4b25      	ldr	r3, [pc, #148]	@ (80053e8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005354:	613b      	str	r3, [r7, #16]
    break;
 8005356:	e01c      	b.n	8005392 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005358:	4b21      	ldr	r3, [pc, #132]	@ (80053e0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0308 	and.w	r3, r3, #8
 8005360:	2b00      	cmp	r3, #0
 8005362:	d107      	bne.n	8005374 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005364:	4b1e      	ldr	r3, [pc, #120]	@ (80053e0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005366:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800536a:	0a1b      	lsrs	r3, r3, #8
 800536c:	f003 030f 	and.w	r3, r3, #15
 8005370:	617b      	str	r3, [r7, #20]
 8005372:	e005      	b.n	8005380 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005374:	4b1a      	ldr	r3, [pc, #104]	@ (80053e0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	091b      	lsrs	r3, r3, #4
 800537a:	f003 030f 	and.w	r3, r3, #15
 800537e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005380:	4a1a      	ldr	r2, [pc, #104]	@ (80053ec <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005388:	613b      	str	r3, [r7, #16]
    break;
 800538a:	e002      	b.n	8005392 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800538c:	2300      	movs	r3, #0
 800538e:	613b      	str	r3, [r7, #16]
    break;
 8005390:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005392:	4b13      	ldr	r3, [pc, #76]	@ (80053e0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005394:	68db      	ldr	r3, [r3, #12]
 8005396:	091b      	lsrs	r3, r3, #4
 8005398:	f003 030f 	and.w	r3, r3, #15
 800539c:	3301      	adds	r3, #1
 800539e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80053a0:	4b0f      	ldr	r3, [pc, #60]	@ (80053e0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80053a2:	68db      	ldr	r3, [r3, #12]
 80053a4:	0a1b      	lsrs	r3, r3, #8
 80053a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80053aa:	693a      	ldr	r2, [r7, #16]
 80053ac:	fb03 f202 	mul.w	r2, r3, r2
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80053b6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80053b8:	4b09      	ldr	r3, [pc, #36]	@ (80053e0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	0e5b      	lsrs	r3, r3, #25
 80053be:	f003 0303 	and.w	r3, r3, #3
 80053c2:	3301      	adds	r3, #1
 80053c4:	005b      	lsls	r3, r3, #1
 80053c6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80053c8:	693a      	ldr	r2, [r7, #16]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80053d0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80053d2:	683b      	ldr	r3, [r7, #0]
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	371c      	adds	r7, #28
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr
 80053e0:	40021000 	.word	0x40021000
 80053e4:	00f42400 	.word	0x00f42400
 80053e8:	007a1200 	.word	0x007a1200
 80053ec:	0800b24c 	.word	0x0800b24c

080053f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b086      	sub	sp, #24
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80053f8:	2300      	movs	r3, #0
 80053fa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80053fc:	2300      	movs	r3, #0
 80053fe:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005408:	2b00      	cmp	r3, #0
 800540a:	d040      	beq.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005410:	2b80      	cmp	r3, #128	@ 0x80
 8005412:	d02a      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005414:	2b80      	cmp	r3, #128	@ 0x80
 8005416:	d825      	bhi.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005418:	2b60      	cmp	r3, #96	@ 0x60
 800541a:	d026      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800541c:	2b60      	cmp	r3, #96	@ 0x60
 800541e:	d821      	bhi.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005420:	2b40      	cmp	r3, #64	@ 0x40
 8005422:	d006      	beq.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005424:	2b40      	cmp	r3, #64	@ 0x40
 8005426:	d81d      	bhi.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005428:	2b00      	cmp	r3, #0
 800542a:	d009      	beq.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800542c:	2b20      	cmp	r3, #32
 800542e:	d010      	beq.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005430:	e018      	b.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005432:	4b89      	ldr	r3, [pc, #548]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	4a88      	ldr	r2, [pc, #544]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005438:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800543c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800543e:	e015      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	3304      	adds	r3, #4
 8005444:	2100      	movs	r1, #0
 8005446:	4618      	mov	r0, r3
 8005448:	f000 fb02 	bl	8005a50 <RCCEx_PLLSAI1_Config>
 800544c:	4603      	mov	r3, r0
 800544e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005450:	e00c      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	3320      	adds	r3, #32
 8005456:	2100      	movs	r1, #0
 8005458:	4618      	mov	r0, r3
 800545a:	f000 fbed 	bl	8005c38 <RCCEx_PLLSAI2_Config>
 800545e:	4603      	mov	r3, r0
 8005460:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005462:	e003      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005464:	2301      	movs	r3, #1
 8005466:	74fb      	strb	r3, [r7, #19]
      break;
 8005468:	e000      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800546a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800546c:	7cfb      	ldrb	r3, [r7, #19]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d10b      	bne.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005472:	4b79      	ldr	r3, [pc, #484]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005474:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005478:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005480:	4975      	ldr	r1, [pc, #468]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005482:	4313      	orrs	r3, r2
 8005484:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005488:	e001      	b.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800548a:	7cfb      	ldrb	r3, [r7, #19]
 800548c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d047      	beq.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800549e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054a2:	d030      	beq.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80054a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054a8:	d82a      	bhi.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80054aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054ae:	d02a      	beq.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80054b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054b4:	d824      	bhi.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80054b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054ba:	d008      	beq.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0xde>
 80054bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054c0:	d81e      	bhi.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d00a      	beq.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0xec>
 80054c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054ca:	d010      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80054cc:	e018      	b.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80054ce:	4b62      	ldr	r3, [pc, #392]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	4a61      	ldr	r2, [pc, #388]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80054d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054d8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80054da:	e015      	b.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	3304      	adds	r3, #4
 80054e0:	2100      	movs	r1, #0
 80054e2:	4618      	mov	r0, r3
 80054e4:	f000 fab4 	bl	8005a50 <RCCEx_PLLSAI1_Config>
 80054e8:	4603      	mov	r3, r0
 80054ea:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80054ec:	e00c      	b.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	3320      	adds	r3, #32
 80054f2:	2100      	movs	r1, #0
 80054f4:	4618      	mov	r0, r3
 80054f6:	f000 fb9f 	bl	8005c38 <RCCEx_PLLSAI2_Config>
 80054fa:	4603      	mov	r3, r0
 80054fc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80054fe:	e003      	b.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	74fb      	strb	r3, [r7, #19]
      break;
 8005504:	e000      	b.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005506:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005508:	7cfb      	ldrb	r3, [r7, #19]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d10b      	bne.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800550e:	4b52      	ldr	r3, [pc, #328]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005510:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005514:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800551c:	494e      	ldr	r1, [pc, #312]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800551e:	4313      	orrs	r3, r2
 8005520:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005524:	e001      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005526:	7cfb      	ldrb	r3, [r7, #19]
 8005528:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005532:	2b00      	cmp	r3, #0
 8005534:	f000 809f 	beq.w	8005676 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005538:	2300      	movs	r3, #0
 800553a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800553c:	4b46      	ldr	r3, [pc, #280]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800553e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005540:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005544:	2b00      	cmp	r3, #0
 8005546:	d101      	bne.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005548:	2301      	movs	r3, #1
 800554a:	e000      	b.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800554c:	2300      	movs	r3, #0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d00d      	beq.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005552:	4b41      	ldr	r3, [pc, #260]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005556:	4a40      	ldr	r2, [pc, #256]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005558:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800555c:	6593      	str	r3, [r2, #88]	@ 0x58
 800555e:	4b3e      	ldr	r3, [pc, #248]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005562:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005566:	60bb      	str	r3, [r7, #8]
 8005568:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800556a:	2301      	movs	r3, #1
 800556c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800556e:	4b3b      	ldr	r3, [pc, #236]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4a3a      	ldr	r2, [pc, #232]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005574:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005578:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800557a:	f7fc fae1 	bl	8001b40 <HAL_GetTick>
 800557e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005580:	e009      	b.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005582:	f7fc fadd 	bl	8001b40 <HAL_GetTick>
 8005586:	4602      	mov	r2, r0
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	1ad3      	subs	r3, r2, r3
 800558c:	2b02      	cmp	r3, #2
 800558e:	d902      	bls.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005590:	2303      	movs	r3, #3
 8005592:	74fb      	strb	r3, [r7, #19]
        break;
 8005594:	e005      	b.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005596:	4b31      	ldr	r3, [pc, #196]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d0ef      	beq.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80055a2:	7cfb      	ldrb	r3, [r7, #19]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d15b      	bne.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80055a8:	4b2b      	ldr	r3, [pc, #172]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80055aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055b2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d01f      	beq.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055c0:	697a      	ldr	r2, [r7, #20]
 80055c2:	429a      	cmp	r2, r3
 80055c4:	d019      	beq.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80055c6:	4b24      	ldr	r3, [pc, #144]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80055c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055d0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80055d2:	4b21      	ldr	r3, [pc, #132]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80055d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055d8:	4a1f      	ldr	r2, [pc, #124]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80055da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80055e2:	4b1d      	ldr	r3, [pc, #116]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80055e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055e8:	4a1b      	ldr	r2, [pc, #108]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80055ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80055f2:	4a19      	ldr	r2, [pc, #100]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	f003 0301 	and.w	r3, r3, #1
 8005600:	2b00      	cmp	r3, #0
 8005602:	d016      	beq.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005604:	f7fc fa9c 	bl	8001b40 <HAL_GetTick>
 8005608:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800560a:	e00b      	b.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800560c:	f7fc fa98 	bl	8001b40 <HAL_GetTick>
 8005610:	4602      	mov	r2, r0
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	1ad3      	subs	r3, r2, r3
 8005616:	f241 3288 	movw	r2, #5000	@ 0x1388
 800561a:	4293      	cmp	r3, r2
 800561c:	d902      	bls.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	74fb      	strb	r3, [r7, #19]
            break;
 8005622:	e006      	b.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005624:	4b0c      	ldr	r3, [pc, #48]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005626:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800562a:	f003 0302 	and.w	r3, r3, #2
 800562e:	2b00      	cmp	r3, #0
 8005630:	d0ec      	beq.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005632:	7cfb      	ldrb	r3, [r7, #19]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d10c      	bne.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005638:	4b07      	ldr	r3, [pc, #28]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800563a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800563e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005648:	4903      	ldr	r1, [pc, #12]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800564a:	4313      	orrs	r3, r2
 800564c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005650:	e008      	b.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005652:	7cfb      	ldrb	r3, [r7, #19]
 8005654:	74bb      	strb	r3, [r7, #18]
 8005656:	e005      	b.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005658:	40021000 	.word	0x40021000
 800565c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005660:	7cfb      	ldrb	r3, [r7, #19]
 8005662:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005664:	7c7b      	ldrb	r3, [r7, #17]
 8005666:	2b01      	cmp	r3, #1
 8005668:	d105      	bne.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800566a:	4ba0      	ldr	r3, [pc, #640]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800566c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800566e:	4a9f      	ldr	r2, [pc, #636]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005670:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005674:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 0301 	and.w	r3, r3, #1
 800567e:	2b00      	cmp	r3, #0
 8005680:	d00a      	beq.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005682:	4b9a      	ldr	r3, [pc, #616]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005684:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005688:	f023 0203 	bic.w	r2, r3, #3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005690:	4996      	ldr	r1, [pc, #600]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005692:	4313      	orrs	r3, r2
 8005694:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f003 0302 	and.w	r3, r3, #2
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d00a      	beq.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80056a4:	4b91      	ldr	r3, [pc, #580]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056aa:	f023 020c 	bic.w	r2, r3, #12
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b2:	498e      	ldr	r1, [pc, #568]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056b4:	4313      	orrs	r3, r2
 80056b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 0304 	and.w	r3, r3, #4
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d00a      	beq.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80056c6:	4b89      	ldr	r3, [pc, #548]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056cc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056d4:	4985      	ldr	r1, [pc, #532]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056d6:	4313      	orrs	r3, r2
 80056d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 0308 	and.w	r3, r3, #8
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d00a      	beq.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80056e8:	4b80      	ldr	r3, [pc, #512]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056ee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056f6:	497d      	ldr	r1, [pc, #500]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056f8:	4313      	orrs	r3, r2
 80056fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 0310 	and.w	r3, r3, #16
 8005706:	2b00      	cmp	r3, #0
 8005708:	d00a      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800570a:	4b78      	ldr	r3, [pc, #480]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800570c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005710:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005718:	4974      	ldr	r1, [pc, #464]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800571a:	4313      	orrs	r3, r2
 800571c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f003 0320 	and.w	r3, r3, #32
 8005728:	2b00      	cmp	r3, #0
 800572a:	d00a      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800572c:	4b6f      	ldr	r3, [pc, #444]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800572e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005732:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800573a:	496c      	ldr	r1, [pc, #432]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800573c:	4313      	orrs	r3, r2
 800573e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800574a:	2b00      	cmp	r3, #0
 800574c:	d00a      	beq.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800574e:	4b67      	ldr	r3, [pc, #412]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005750:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005754:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800575c:	4963      	ldr	r1, [pc, #396]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800575e:	4313      	orrs	r3, r2
 8005760:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800576c:	2b00      	cmp	r3, #0
 800576e:	d00a      	beq.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005770:	4b5e      	ldr	r3, [pc, #376]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005776:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800577e:	495b      	ldr	r1, [pc, #364]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005780:	4313      	orrs	r3, r2
 8005782:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800578e:	2b00      	cmp	r3, #0
 8005790:	d00a      	beq.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005792:	4b56      	ldr	r3, [pc, #344]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005794:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005798:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057a0:	4952      	ldr	r1, [pc, #328]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80057a2:	4313      	orrs	r3, r2
 80057a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d00a      	beq.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80057b4:	4b4d      	ldr	r3, [pc, #308]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80057b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057ba:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057c2:	494a      	ldr	r1, [pc, #296]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80057c4:	4313      	orrs	r3, r2
 80057c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d00a      	beq.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80057d6:	4b45      	ldr	r3, [pc, #276]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80057d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057e4:	4941      	ldr	r1, [pc, #260]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80057e6:	4313      	orrs	r3, r2
 80057e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00a      	beq.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80057f8:	4b3c      	ldr	r3, [pc, #240]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80057fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80057fe:	f023 0203 	bic.w	r2, r3, #3
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005806:	4939      	ldr	r1, [pc, #228]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005808:	4313      	orrs	r3, r2
 800580a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005816:	2b00      	cmp	r3, #0
 8005818:	d028      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800581a:	4b34      	ldr	r3, [pc, #208]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800581c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005820:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005828:	4930      	ldr	r1, [pc, #192]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800582a:	4313      	orrs	r3, r2
 800582c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005834:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005838:	d106      	bne.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800583a:	4b2c      	ldr	r3, [pc, #176]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	4a2b      	ldr	r2, [pc, #172]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005840:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005844:	60d3      	str	r3, [r2, #12]
 8005846:	e011      	b.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800584c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005850:	d10c      	bne.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	3304      	adds	r3, #4
 8005856:	2101      	movs	r1, #1
 8005858:	4618      	mov	r0, r3
 800585a:	f000 f8f9 	bl	8005a50 <RCCEx_PLLSAI1_Config>
 800585e:	4603      	mov	r3, r0
 8005860:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005862:	7cfb      	ldrb	r3, [r7, #19]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d001      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005868:	7cfb      	ldrb	r3, [r7, #19]
 800586a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005874:	2b00      	cmp	r3, #0
 8005876:	d04d      	beq.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800587c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005880:	d108      	bne.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005882:	4b1a      	ldr	r3, [pc, #104]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005884:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005888:	4a18      	ldr	r2, [pc, #96]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800588a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800588e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005892:	e012      	b.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005894:	4b15      	ldr	r3, [pc, #84]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005896:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800589a:	4a14      	ldr	r2, [pc, #80]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800589c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80058a0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80058a4:	4b11      	ldr	r3, [pc, #68]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80058b2:	490e      	ldr	r1, [pc, #56]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058b4:	4313      	orrs	r3, r2
 80058b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80058be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80058c2:	d106      	bne.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058c4:	4b09      	ldr	r3, [pc, #36]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	4a08      	ldr	r2, [pc, #32]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058ce:	60d3      	str	r3, [r2, #12]
 80058d0:	e020      	b.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80058d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80058da:	d109      	bne.n	80058f0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80058dc:	4b03      	ldr	r3, [pc, #12]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	4a02      	ldr	r2, [pc, #8]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058e6:	60d3      	str	r3, [r2, #12]
 80058e8:	e014      	b.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80058ea:	bf00      	nop
 80058ec:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80058f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80058f8:	d10c      	bne.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	3304      	adds	r3, #4
 80058fe:	2101      	movs	r1, #1
 8005900:	4618      	mov	r0, r3
 8005902:	f000 f8a5 	bl	8005a50 <RCCEx_PLLSAI1_Config>
 8005906:	4603      	mov	r3, r0
 8005908:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800590a:	7cfb      	ldrb	r3, [r7, #19]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d001      	beq.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005910:	7cfb      	ldrb	r3, [r7, #19]
 8005912:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800591c:	2b00      	cmp	r3, #0
 800591e:	d028      	beq.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005920:	4b4a      	ldr	r3, [pc, #296]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005926:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800592e:	4947      	ldr	r1, [pc, #284]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005930:	4313      	orrs	r3, r2
 8005932:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800593a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800593e:	d106      	bne.n	800594e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005940:	4b42      	ldr	r3, [pc, #264]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005942:	68db      	ldr	r3, [r3, #12]
 8005944:	4a41      	ldr	r2, [pc, #260]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005946:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800594a:	60d3      	str	r3, [r2, #12]
 800594c:	e011      	b.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005952:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005956:	d10c      	bne.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	3304      	adds	r3, #4
 800595c:	2101      	movs	r1, #1
 800595e:	4618      	mov	r0, r3
 8005960:	f000 f876 	bl	8005a50 <RCCEx_PLLSAI1_Config>
 8005964:	4603      	mov	r3, r0
 8005966:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005968:	7cfb      	ldrb	r3, [r7, #19]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d001      	beq.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800596e:	7cfb      	ldrb	r3, [r7, #19]
 8005970:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800597a:	2b00      	cmp	r3, #0
 800597c:	d01e      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800597e:	4b33      	ldr	r3, [pc, #204]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005980:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005984:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800598e:	492f      	ldr	r1, [pc, #188]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005990:	4313      	orrs	r3, r2
 8005992:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800599c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059a0:	d10c      	bne.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	3304      	adds	r3, #4
 80059a6:	2102      	movs	r1, #2
 80059a8:	4618      	mov	r0, r3
 80059aa:	f000 f851 	bl	8005a50 <RCCEx_PLLSAI1_Config>
 80059ae:	4603      	mov	r3, r0
 80059b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80059b2:	7cfb      	ldrb	r3, [r7, #19]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d001      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80059b8:	7cfb      	ldrb	r3, [r7, #19]
 80059ba:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d00b      	beq.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80059c8:	4b20      	ldr	r3, [pc, #128]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80059ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80059ce:	f023 0204 	bic.w	r2, r3, #4
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059d8:	491c      	ldr	r1, [pc, #112]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80059da:	4313      	orrs	r3, r2
 80059dc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d00b      	beq.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80059ec:	4b17      	ldr	r3, [pc, #92]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80059ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80059f2:	f023 0218 	bic.w	r2, r3, #24
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059fc:	4913      	ldr	r1, [pc, #76]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80059fe:	4313      	orrs	r3, r2
 8005a00:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d017      	beq.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005a10:	4b0e      	ldr	r3, [pc, #56]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a12:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a16:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a20:	490a      	ldr	r1, [pc, #40]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a22:	4313      	orrs	r3, r2
 8005a24:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a2e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a32:	d105      	bne.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a34:	4b05      	ldr	r3, [pc, #20]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a36:	68db      	ldr	r3, [r3, #12]
 8005a38:	4a04      	ldr	r2, [pc, #16]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a3e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005a40:	7cbb      	ldrb	r3, [r7, #18]
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	3718      	adds	r7, #24
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}
 8005a4a:	bf00      	nop
 8005a4c:	40021000 	.word	0x40021000

08005a50 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b084      	sub	sp, #16
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005a5e:	4b72      	ldr	r3, [pc, #456]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a60:	68db      	ldr	r3, [r3, #12]
 8005a62:	f003 0303 	and.w	r3, r3, #3
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d00e      	beq.n	8005a88 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005a6a:	4b6f      	ldr	r3, [pc, #444]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	f003 0203 	and.w	r2, r3, #3
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	429a      	cmp	r2, r3
 8005a78:	d103      	bne.n	8005a82 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
       ||
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d142      	bne.n	8005b08 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	73fb      	strb	r3, [r7, #15]
 8005a86:	e03f      	b.n	8005b08 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	2b03      	cmp	r3, #3
 8005a8e:	d018      	beq.n	8005ac2 <RCCEx_PLLSAI1_Config+0x72>
 8005a90:	2b03      	cmp	r3, #3
 8005a92:	d825      	bhi.n	8005ae0 <RCCEx_PLLSAI1_Config+0x90>
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d002      	beq.n	8005a9e <RCCEx_PLLSAI1_Config+0x4e>
 8005a98:	2b02      	cmp	r3, #2
 8005a9a:	d009      	beq.n	8005ab0 <RCCEx_PLLSAI1_Config+0x60>
 8005a9c:	e020      	b.n	8005ae0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005a9e:	4b62      	ldr	r3, [pc, #392]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f003 0302 	and.w	r3, r3, #2
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d11d      	bne.n	8005ae6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005aae:	e01a      	b.n	8005ae6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005ab0:	4b5d      	ldr	r3, [pc, #372]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d116      	bne.n	8005aea <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ac0:	e013      	b.n	8005aea <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005ac2:	4b59      	ldr	r3, [pc, #356]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d10f      	bne.n	8005aee <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005ace:	4b56      	ldr	r3, [pc, #344]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d109      	bne.n	8005aee <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005ade:	e006      	b.n	8005aee <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	73fb      	strb	r3, [r7, #15]
      break;
 8005ae4:	e004      	b.n	8005af0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005ae6:	bf00      	nop
 8005ae8:	e002      	b.n	8005af0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005aea:	bf00      	nop
 8005aec:	e000      	b.n	8005af0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005aee:	bf00      	nop
    }

    if(status == HAL_OK)
 8005af0:	7bfb      	ldrb	r3, [r7, #15]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d108      	bne.n	8005b08 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005af6:	4b4c      	ldr	r3, [pc, #304]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	f023 0203 	bic.w	r2, r3, #3
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4949      	ldr	r1, [pc, #292]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005b04:	4313      	orrs	r3, r2
 8005b06:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005b08:	7bfb      	ldrb	r3, [r7, #15]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	f040 8086 	bne.w	8005c1c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005b10:	4b45      	ldr	r3, [pc, #276]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a44      	ldr	r2, [pc, #272]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005b16:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005b1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b1c:	f7fc f810 	bl	8001b40 <HAL_GetTick>
 8005b20:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005b22:	e009      	b.n	8005b38 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005b24:	f7fc f80c 	bl	8001b40 <HAL_GetTick>
 8005b28:	4602      	mov	r2, r0
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	1ad3      	subs	r3, r2, r3
 8005b2e:	2b02      	cmp	r3, #2
 8005b30:	d902      	bls.n	8005b38 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005b32:	2303      	movs	r3, #3
 8005b34:	73fb      	strb	r3, [r7, #15]
        break;
 8005b36:	e005      	b.n	8005b44 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005b38:	4b3b      	ldr	r3, [pc, #236]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d1ef      	bne.n	8005b24 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005b44:	7bfb      	ldrb	r3, [r7, #15]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d168      	bne.n	8005c1c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d113      	bne.n	8005b78 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b50:	4b35      	ldr	r3, [pc, #212]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005b52:	691a      	ldr	r2, [r3, #16]
 8005b54:	4b35      	ldr	r3, [pc, #212]	@ (8005c2c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b56:	4013      	ands	r3, r2
 8005b58:	687a      	ldr	r2, [r7, #4]
 8005b5a:	6892      	ldr	r2, [r2, #8]
 8005b5c:	0211      	lsls	r1, r2, #8
 8005b5e:	687a      	ldr	r2, [r7, #4]
 8005b60:	68d2      	ldr	r2, [r2, #12]
 8005b62:	06d2      	lsls	r2, r2, #27
 8005b64:	4311      	orrs	r1, r2
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	6852      	ldr	r2, [r2, #4]
 8005b6a:	3a01      	subs	r2, #1
 8005b6c:	0112      	lsls	r2, r2, #4
 8005b6e:	430a      	orrs	r2, r1
 8005b70:	492d      	ldr	r1, [pc, #180]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005b72:	4313      	orrs	r3, r2
 8005b74:	610b      	str	r3, [r1, #16]
 8005b76:	e02d      	b.n	8005bd4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	2b01      	cmp	r3, #1
 8005b7c:	d115      	bne.n	8005baa <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b7e:	4b2a      	ldr	r3, [pc, #168]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005b80:	691a      	ldr	r2, [r3, #16]
 8005b82:	4b2b      	ldr	r3, [pc, #172]	@ (8005c30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b84:	4013      	ands	r3, r2
 8005b86:	687a      	ldr	r2, [r7, #4]
 8005b88:	6892      	ldr	r2, [r2, #8]
 8005b8a:	0211      	lsls	r1, r2, #8
 8005b8c:	687a      	ldr	r2, [r7, #4]
 8005b8e:	6912      	ldr	r2, [r2, #16]
 8005b90:	0852      	lsrs	r2, r2, #1
 8005b92:	3a01      	subs	r2, #1
 8005b94:	0552      	lsls	r2, r2, #21
 8005b96:	4311      	orrs	r1, r2
 8005b98:	687a      	ldr	r2, [r7, #4]
 8005b9a:	6852      	ldr	r2, [r2, #4]
 8005b9c:	3a01      	subs	r2, #1
 8005b9e:	0112      	lsls	r2, r2, #4
 8005ba0:	430a      	orrs	r2, r1
 8005ba2:	4921      	ldr	r1, [pc, #132]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	610b      	str	r3, [r1, #16]
 8005ba8:	e014      	b.n	8005bd4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005baa:	4b1f      	ldr	r3, [pc, #124]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005bac:	691a      	ldr	r2, [r3, #16]
 8005bae:	4b21      	ldr	r3, [pc, #132]	@ (8005c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	687a      	ldr	r2, [r7, #4]
 8005bb4:	6892      	ldr	r2, [r2, #8]
 8005bb6:	0211      	lsls	r1, r2, #8
 8005bb8:	687a      	ldr	r2, [r7, #4]
 8005bba:	6952      	ldr	r2, [r2, #20]
 8005bbc:	0852      	lsrs	r2, r2, #1
 8005bbe:	3a01      	subs	r2, #1
 8005bc0:	0652      	lsls	r2, r2, #25
 8005bc2:	4311      	orrs	r1, r2
 8005bc4:	687a      	ldr	r2, [r7, #4]
 8005bc6:	6852      	ldr	r2, [r2, #4]
 8005bc8:	3a01      	subs	r2, #1
 8005bca:	0112      	lsls	r2, r2, #4
 8005bcc:	430a      	orrs	r2, r1
 8005bce:	4916      	ldr	r1, [pc, #88]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005bd4:	4b14      	ldr	r3, [pc, #80]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a13      	ldr	r2, [pc, #76]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005bda:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005bde:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005be0:	f7fb ffae 	bl	8001b40 <HAL_GetTick>
 8005be4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005be6:	e009      	b.n	8005bfc <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005be8:	f7fb ffaa 	bl	8001b40 <HAL_GetTick>
 8005bec:	4602      	mov	r2, r0
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	2b02      	cmp	r3, #2
 8005bf4:	d902      	bls.n	8005bfc <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	73fb      	strb	r3, [r7, #15]
          break;
 8005bfa:	e005      	b.n	8005c08 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d0ef      	beq.n	8005be8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005c08:	7bfb      	ldrb	r3, [r7, #15]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d106      	bne.n	8005c1c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005c0e:	4b06      	ldr	r3, [pc, #24]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c10:	691a      	ldr	r2, [r3, #16]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	699b      	ldr	r3, [r3, #24]
 8005c16:	4904      	ldr	r1, [pc, #16]	@ (8005c28 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005c1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	3710      	adds	r7, #16
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}
 8005c26:	bf00      	nop
 8005c28:	40021000 	.word	0x40021000
 8005c2c:	07ff800f 	.word	0x07ff800f
 8005c30:	ff9f800f 	.word	0xff9f800f
 8005c34:	f9ff800f 	.word	0xf9ff800f

08005c38 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c42:	2300      	movs	r3, #0
 8005c44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005c46:	4b72      	ldr	r3, [pc, #456]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	f003 0303 	and.w	r3, r3, #3
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d00e      	beq.n	8005c70 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005c52:	4b6f      	ldr	r3, [pc, #444]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	f003 0203 	and.w	r2, r3, #3
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d103      	bne.n	8005c6a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
       ||
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d142      	bne.n	8005cf0 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	73fb      	strb	r3, [r7, #15]
 8005c6e:	e03f      	b.n	8005cf0 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	2b03      	cmp	r3, #3
 8005c76:	d018      	beq.n	8005caa <RCCEx_PLLSAI2_Config+0x72>
 8005c78:	2b03      	cmp	r3, #3
 8005c7a:	d825      	bhi.n	8005cc8 <RCCEx_PLLSAI2_Config+0x90>
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d002      	beq.n	8005c86 <RCCEx_PLLSAI2_Config+0x4e>
 8005c80:	2b02      	cmp	r3, #2
 8005c82:	d009      	beq.n	8005c98 <RCCEx_PLLSAI2_Config+0x60>
 8005c84:	e020      	b.n	8005cc8 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005c86:	4b62      	ldr	r3, [pc, #392]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f003 0302 	and.w	r3, r3, #2
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d11d      	bne.n	8005cce <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c96:	e01a      	b.n	8005cce <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005c98:	4b5d      	ldr	r3, [pc, #372]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d116      	bne.n	8005cd2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ca8:	e013      	b.n	8005cd2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005caa:	4b59      	ldr	r3, [pc, #356]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d10f      	bne.n	8005cd6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005cb6:	4b56      	ldr	r3, [pc, #344]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d109      	bne.n	8005cd6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005cc6:	e006      	b.n	8005cd6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	73fb      	strb	r3, [r7, #15]
      break;
 8005ccc:	e004      	b.n	8005cd8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005cce:	bf00      	nop
 8005cd0:	e002      	b.n	8005cd8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005cd2:	bf00      	nop
 8005cd4:	e000      	b.n	8005cd8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005cd6:	bf00      	nop
    }

    if(status == HAL_OK)
 8005cd8:	7bfb      	ldrb	r3, [r7, #15]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d108      	bne.n	8005cf0 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005cde:	4b4c      	ldr	r3, [pc, #304]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ce0:	68db      	ldr	r3, [r3, #12]
 8005ce2:	f023 0203 	bic.w	r2, r3, #3
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4949      	ldr	r1, [pc, #292]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005cec:	4313      	orrs	r3, r2
 8005cee:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005cf0:	7bfb      	ldrb	r3, [r7, #15]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	f040 8086 	bne.w	8005e04 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005cf8:	4b45      	ldr	r3, [pc, #276]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a44      	ldr	r2, [pc, #272]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005cfe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d04:	f7fb ff1c 	bl	8001b40 <HAL_GetTick>
 8005d08:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005d0a:	e009      	b.n	8005d20 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005d0c:	f7fb ff18 	bl	8001b40 <HAL_GetTick>
 8005d10:	4602      	mov	r2, r0
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	1ad3      	subs	r3, r2, r3
 8005d16:	2b02      	cmp	r3, #2
 8005d18:	d902      	bls.n	8005d20 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005d1a:	2303      	movs	r3, #3
 8005d1c:	73fb      	strb	r3, [r7, #15]
        break;
 8005d1e:	e005      	b.n	8005d2c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005d20:	4b3b      	ldr	r3, [pc, #236]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d1ef      	bne.n	8005d0c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005d2c:	7bfb      	ldrb	r3, [r7, #15]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d168      	bne.n	8005e04 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d113      	bne.n	8005d60 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005d38:	4b35      	ldr	r3, [pc, #212]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005d3a:	695a      	ldr	r2, [r3, #20]
 8005d3c:	4b35      	ldr	r3, [pc, #212]	@ (8005e14 <RCCEx_PLLSAI2_Config+0x1dc>)
 8005d3e:	4013      	ands	r3, r2
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	6892      	ldr	r2, [r2, #8]
 8005d44:	0211      	lsls	r1, r2, #8
 8005d46:	687a      	ldr	r2, [r7, #4]
 8005d48:	68d2      	ldr	r2, [r2, #12]
 8005d4a:	06d2      	lsls	r2, r2, #27
 8005d4c:	4311      	orrs	r1, r2
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	6852      	ldr	r2, [r2, #4]
 8005d52:	3a01      	subs	r2, #1
 8005d54:	0112      	lsls	r2, r2, #4
 8005d56:	430a      	orrs	r2, r1
 8005d58:	492d      	ldr	r1, [pc, #180]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	614b      	str	r3, [r1, #20]
 8005d5e:	e02d      	b.n	8005dbc <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	2b01      	cmp	r3, #1
 8005d64:	d115      	bne.n	8005d92 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005d66:	4b2a      	ldr	r3, [pc, #168]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005d68:	695a      	ldr	r2, [r3, #20]
 8005d6a:	4b2b      	ldr	r3, [pc, #172]	@ (8005e18 <RCCEx_PLLSAI2_Config+0x1e0>)
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	687a      	ldr	r2, [r7, #4]
 8005d70:	6892      	ldr	r2, [r2, #8]
 8005d72:	0211      	lsls	r1, r2, #8
 8005d74:	687a      	ldr	r2, [r7, #4]
 8005d76:	6912      	ldr	r2, [r2, #16]
 8005d78:	0852      	lsrs	r2, r2, #1
 8005d7a:	3a01      	subs	r2, #1
 8005d7c:	0552      	lsls	r2, r2, #21
 8005d7e:	4311      	orrs	r1, r2
 8005d80:	687a      	ldr	r2, [r7, #4]
 8005d82:	6852      	ldr	r2, [r2, #4]
 8005d84:	3a01      	subs	r2, #1
 8005d86:	0112      	lsls	r2, r2, #4
 8005d88:	430a      	orrs	r2, r1
 8005d8a:	4921      	ldr	r1, [pc, #132]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	614b      	str	r3, [r1, #20]
 8005d90:	e014      	b.n	8005dbc <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005d92:	4b1f      	ldr	r3, [pc, #124]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005d94:	695a      	ldr	r2, [r3, #20]
 8005d96:	4b21      	ldr	r3, [pc, #132]	@ (8005e1c <RCCEx_PLLSAI2_Config+0x1e4>)
 8005d98:	4013      	ands	r3, r2
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	6892      	ldr	r2, [r2, #8]
 8005d9e:	0211      	lsls	r1, r2, #8
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	6952      	ldr	r2, [r2, #20]
 8005da4:	0852      	lsrs	r2, r2, #1
 8005da6:	3a01      	subs	r2, #1
 8005da8:	0652      	lsls	r2, r2, #25
 8005daa:	4311      	orrs	r1, r2
 8005dac:	687a      	ldr	r2, [r7, #4]
 8005dae:	6852      	ldr	r2, [r2, #4]
 8005db0:	3a01      	subs	r2, #1
 8005db2:	0112      	lsls	r2, r2, #4
 8005db4:	430a      	orrs	r2, r1
 8005db6:	4916      	ldr	r1, [pc, #88]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005db8:	4313      	orrs	r3, r2
 8005dba:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005dbc:	4b14      	ldr	r3, [pc, #80]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a13      	ldr	r2, [pc, #76]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005dc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005dc6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dc8:	f7fb feba 	bl	8001b40 <HAL_GetTick>
 8005dcc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005dce:	e009      	b.n	8005de4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005dd0:	f7fb feb6 	bl	8001b40 <HAL_GetTick>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	2b02      	cmp	r3, #2
 8005ddc:	d902      	bls.n	8005de4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005dde:	2303      	movs	r3, #3
 8005de0:	73fb      	strb	r3, [r7, #15]
          break;
 8005de2:	e005      	b.n	8005df0 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005de4:	4b0a      	ldr	r3, [pc, #40]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d0ef      	beq.n	8005dd0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005df0:	7bfb      	ldrb	r3, [r7, #15]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d106      	bne.n	8005e04 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005df6:	4b06      	ldr	r3, [pc, #24]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005df8:	695a      	ldr	r2, [r3, #20]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	699b      	ldr	r3, [r3, #24]
 8005dfe:	4904      	ldr	r1, [pc, #16]	@ (8005e10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e00:	4313      	orrs	r3, r2
 8005e02:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3710      	adds	r7, #16
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	bf00      	nop
 8005e10:	40021000 	.word	0x40021000
 8005e14:	07ff800f 	.word	0x07ff800f
 8005e18:	ff9f800f 	.word	0xff9f800f
 8005e1c:	f9ff800f 	.word	0xf9ff800f

08005e20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b082      	sub	sp, #8
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d101      	bne.n	8005e32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e042      	b.n	8005eb8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d106      	bne.n	8005e4a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f7fb fc7b 	bl	8001740 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2224      	movs	r2, #36	@ 0x24
 8005e4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f022 0201 	bic.w	r2, r2, #1
 8005e60:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d002      	beq.n	8005e70 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 fb24 	bl	80064b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	f000 f825 	bl	8005ec0 <UART_SetConfig>
 8005e76:	4603      	mov	r3, r0
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d101      	bne.n	8005e80 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e01b      	b.n	8005eb8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	685a      	ldr	r2, [r3, #4]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005e8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	689a      	ldr	r2, [r3, #8]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005e9e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f042 0201 	orr.w	r2, r2, #1
 8005eae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f000 fba3 	bl	80065fc <UART_CheckIdleState>
 8005eb6:	4603      	mov	r3, r0
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3708      	adds	r7, #8
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}

08005ec0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ec0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ec4:	b08c      	sub	sp, #48	@ 0x30
 8005ec6:	af00      	add	r7, sp, #0
 8005ec8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	689a      	ldr	r2, [r3, #8]
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	691b      	ldr	r3, [r3, #16]
 8005ed8:	431a      	orrs	r2, r3
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	695b      	ldr	r3, [r3, #20]
 8005ede:	431a      	orrs	r2, r3
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	69db      	ldr	r3, [r3, #28]
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	4baa      	ldr	r3, [pc, #680]	@ (8006198 <UART_SetConfig+0x2d8>)
 8005ef0:	4013      	ands	r3, r2
 8005ef2:	697a      	ldr	r2, [r7, #20]
 8005ef4:	6812      	ldr	r2, [r2, #0]
 8005ef6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ef8:	430b      	orrs	r3, r1
 8005efa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	68da      	ldr	r2, [r3, #12]
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	430a      	orrs	r2, r1
 8005f10:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	699b      	ldr	r3, [r3, #24]
 8005f16:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a9f      	ldr	r2, [pc, #636]	@ (800619c <UART_SetConfig+0x2dc>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d004      	beq.n	8005f2c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	6a1b      	ldr	r3, [r3, #32]
 8005f26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005f36:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005f3a:	697a      	ldr	r2, [r7, #20]
 8005f3c:	6812      	ldr	r2, [r2, #0]
 8005f3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f40:	430b      	orrs	r3, r1
 8005f42:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f4a:	f023 010f 	bic.w	r1, r3, #15
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	430a      	orrs	r2, r1
 8005f58:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a90      	ldr	r2, [pc, #576]	@ (80061a0 <UART_SetConfig+0x2e0>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d125      	bne.n	8005fb0 <UART_SetConfig+0xf0>
 8005f64:	4b8f      	ldr	r3, [pc, #572]	@ (80061a4 <UART_SetConfig+0x2e4>)
 8005f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f6a:	f003 0303 	and.w	r3, r3, #3
 8005f6e:	2b03      	cmp	r3, #3
 8005f70:	d81a      	bhi.n	8005fa8 <UART_SetConfig+0xe8>
 8005f72:	a201      	add	r2, pc, #4	@ (adr r2, 8005f78 <UART_SetConfig+0xb8>)
 8005f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f78:	08005f89 	.word	0x08005f89
 8005f7c:	08005f99 	.word	0x08005f99
 8005f80:	08005f91 	.word	0x08005f91
 8005f84:	08005fa1 	.word	0x08005fa1
 8005f88:	2301      	movs	r3, #1
 8005f8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f8e:	e116      	b.n	80061be <UART_SetConfig+0x2fe>
 8005f90:	2302      	movs	r3, #2
 8005f92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f96:	e112      	b.n	80061be <UART_SetConfig+0x2fe>
 8005f98:	2304      	movs	r3, #4
 8005f9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f9e:	e10e      	b.n	80061be <UART_SetConfig+0x2fe>
 8005fa0:	2308      	movs	r3, #8
 8005fa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fa6:	e10a      	b.n	80061be <UART_SetConfig+0x2fe>
 8005fa8:	2310      	movs	r3, #16
 8005faa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fae:	e106      	b.n	80061be <UART_SetConfig+0x2fe>
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a7c      	ldr	r2, [pc, #496]	@ (80061a8 <UART_SetConfig+0x2e8>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d138      	bne.n	800602c <UART_SetConfig+0x16c>
 8005fba:	4b7a      	ldr	r3, [pc, #488]	@ (80061a4 <UART_SetConfig+0x2e4>)
 8005fbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fc0:	f003 030c 	and.w	r3, r3, #12
 8005fc4:	2b0c      	cmp	r3, #12
 8005fc6:	d82d      	bhi.n	8006024 <UART_SetConfig+0x164>
 8005fc8:	a201      	add	r2, pc, #4	@ (adr r2, 8005fd0 <UART_SetConfig+0x110>)
 8005fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fce:	bf00      	nop
 8005fd0:	08006005 	.word	0x08006005
 8005fd4:	08006025 	.word	0x08006025
 8005fd8:	08006025 	.word	0x08006025
 8005fdc:	08006025 	.word	0x08006025
 8005fe0:	08006015 	.word	0x08006015
 8005fe4:	08006025 	.word	0x08006025
 8005fe8:	08006025 	.word	0x08006025
 8005fec:	08006025 	.word	0x08006025
 8005ff0:	0800600d 	.word	0x0800600d
 8005ff4:	08006025 	.word	0x08006025
 8005ff8:	08006025 	.word	0x08006025
 8005ffc:	08006025 	.word	0x08006025
 8006000:	0800601d 	.word	0x0800601d
 8006004:	2300      	movs	r3, #0
 8006006:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800600a:	e0d8      	b.n	80061be <UART_SetConfig+0x2fe>
 800600c:	2302      	movs	r3, #2
 800600e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006012:	e0d4      	b.n	80061be <UART_SetConfig+0x2fe>
 8006014:	2304      	movs	r3, #4
 8006016:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800601a:	e0d0      	b.n	80061be <UART_SetConfig+0x2fe>
 800601c:	2308      	movs	r3, #8
 800601e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006022:	e0cc      	b.n	80061be <UART_SetConfig+0x2fe>
 8006024:	2310      	movs	r3, #16
 8006026:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800602a:	e0c8      	b.n	80061be <UART_SetConfig+0x2fe>
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a5e      	ldr	r2, [pc, #376]	@ (80061ac <UART_SetConfig+0x2ec>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d125      	bne.n	8006082 <UART_SetConfig+0x1c2>
 8006036:	4b5b      	ldr	r3, [pc, #364]	@ (80061a4 <UART_SetConfig+0x2e4>)
 8006038:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800603c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006040:	2b30      	cmp	r3, #48	@ 0x30
 8006042:	d016      	beq.n	8006072 <UART_SetConfig+0x1b2>
 8006044:	2b30      	cmp	r3, #48	@ 0x30
 8006046:	d818      	bhi.n	800607a <UART_SetConfig+0x1ba>
 8006048:	2b20      	cmp	r3, #32
 800604a:	d00a      	beq.n	8006062 <UART_SetConfig+0x1a2>
 800604c:	2b20      	cmp	r3, #32
 800604e:	d814      	bhi.n	800607a <UART_SetConfig+0x1ba>
 8006050:	2b00      	cmp	r3, #0
 8006052:	d002      	beq.n	800605a <UART_SetConfig+0x19a>
 8006054:	2b10      	cmp	r3, #16
 8006056:	d008      	beq.n	800606a <UART_SetConfig+0x1aa>
 8006058:	e00f      	b.n	800607a <UART_SetConfig+0x1ba>
 800605a:	2300      	movs	r3, #0
 800605c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006060:	e0ad      	b.n	80061be <UART_SetConfig+0x2fe>
 8006062:	2302      	movs	r3, #2
 8006064:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006068:	e0a9      	b.n	80061be <UART_SetConfig+0x2fe>
 800606a:	2304      	movs	r3, #4
 800606c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006070:	e0a5      	b.n	80061be <UART_SetConfig+0x2fe>
 8006072:	2308      	movs	r3, #8
 8006074:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006078:	e0a1      	b.n	80061be <UART_SetConfig+0x2fe>
 800607a:	2310      	movs	r3, #16
 800607c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006080:	e09d      	b.n	80061be <UART_SetConfig+0x2fe>
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a4a      	ldr	r2, [pc, #296]	@ (80061b0 <UART_SetConfig+0x2f0>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d125      	bne.n	80060d8 <UART_SetConfig+0x218>
 800608c:	4b45      	ldr	r3, [pc, #276]	@ (80061a4 <UART_SetConfig+0x2e4>)
 800608e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006092:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006096:	2bc0      	cmp	r3, #192	@ 0xc0
 8006098:	d016      	beq.n	80060c8 <UART_SetConfig+0x208>
 800609a:	2bc0      	cmp	r3, #192	@ 0xc0
 800609c:	d818      	bhi.n	80060d0 <UART_SetConfig+0x210>
 800609e:	2b80      	cmp	r3, #128	@ 0x80
 80060a0:	d00a      	beq.n	80060b8 <UART_SetConfig+0x1f8>
 80060a2:	2b80      	cmp	r3, #128	@ 0x80
 80060a4:	d814      	bhi.n	80060d0 <UART_SetConfig+0x210>
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d002      	beq.n	80060b0 <UART_SetConfig+0x1f0>
 80060aa:	2b40      	cmp	r3, #64	@ 0x40
 80060ac:	d008      	beq.n	80060c0 <UART_SetConfig+0x200>
 80060ae:	e00f      	b.n	80060d0 <UART_SetConfig+0x210>
 80060b0:	2300      	movs	r3, #0
 80060b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060b6:	e082      	b.n	80061be <UART_SetConfig+0x2fe>
 80060b8:	2302      	movs	r3, #2
 80060ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060be:	e07e      	b.n	80061be <UART_SetConfig+0x2fe>
 80060c0:	2304      	movs	r3, #4
 80060c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060c6:	e07a      	b.n	80061be <UART_SetConfig+0x2fe>
 80060c8:	2308      	movs	r3, #8
 80060ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060ce:	e076      	b.n	80061be <UART_SetConfig+0x2fe>
 80060d0:	2310      	movs	r3, #16
 80060d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060d6:	e072      	b.n	80061be <UART_SetConfig+0x2fe>
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a35      	ldr	r2, [pc, #212]	@ (80061b4 <UART_SetConfig+0x2f4>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d12a      	bne.n	8006138 <UART_SetConfig+0x278>
 80060e2:	4b30      	ldr	r3, [pc, #192]	@ (80061a4 <UART_SetConfig+0x2e4>)
 80060e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060f0:	d01a      	beq.n	8006128 <UART_SetConfig+0x268>
 80060f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060f6:	d81b      	bhi.n	8006130 <UART_SetConfig+0x270>
 80060f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060fc:	d00c      	beq.n	8006118 <UART_SetConfig+0x258>
 80060fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006102:	d815      	bhi.n	8006130 <UART_SetConfig+0x270>
 8006104:	2b00      	cmp	r3, #0
 8006106:	d003      	beq.n	8006110 <UART_SetConfig+0x250>
 8006108:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800610c:	d008      	beq.n	8006120 <UART_SetConfig+0x260>
 800610e:	e00f      	b.n	8006130 <UART_SetConfig+0x270>
 8006110:	2300      	movs	r3, #0
 8006112:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006116:	e052      	b.n	80061be <UART_SetConfig+0x2fe>
 8006118:	2302      	movs	r3, #2
 800611a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800611e:	e04e      	b.n	80061be <UART_SetConfig+0x2fe>
 8006120:	2304      	movs	r3, #4
 8006122:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006126:	e04a      	b.n	80061be <UART_SetConfig+0x2fe>
 8006128:	2308      	movs	r3, #8
 800612a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800612e:	e046      	b.n	80061be <UART_SetConfig+0x2fe>
 8006130:	2310      	movs	r3, #16
 8006132:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006136:	e042      	b.n	80061be <UART_SetConfig+0x2fe>
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a17      	ldr	r2, [pc, #92]	@ (800619c <UART_SetConfig+0x2dc>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d13a      	bne.n	80061b8 <UART_SetConfig+0x2f8>
 8006142:	4b18      	ldr	r3, [pc, #96]	@ (80061a4 <UART_SetConfig+0x2e4>)
 8006144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006148:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800614c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006150:	d01a      	beq.n	8006188 <UART_SetConfig+0x2c8>
 8006152:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006156:	d81b      	bhi.n	8006190 <UART_SetConfig+0x2d0>
 8006158:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800615c:	d00c      	beq.n	8006178 <UART_SetConfig+0x2b8>
 800615e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006162:	d815      	bhi.n	8006190 <UART_SetConfig+0x2d0>
 8006164:	2b00      	cmp	r3, #0
 8006166:	d003      	beq.n	8006170 <UART_SetConfig+0x2b0>
 8006168:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800616c:	d008      	beq.n	8006180 <UART_SetConfig+0x2c0>
 800616e:	e00f      	b.n	8006190 <UART_SetConfig+0x2d0>
 8006170:	2300      	movs	r3, #0
 8006172:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006176:	e022      	b.n	80061be <UART_SetConfig+0x2fe>
 8006178:	2302      	movs	r3, #2
 800617a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800617e:	e01e      	b.n	80061be <UART_SetConfig+0x2fe>
 8006180:	2304      	movs	r3, #4
 8006182:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006186:	e01a      	b.n	80061be <UART_SetConfig+0x2fe>
 8006188:	2308      	movs	r3, #8
 800618a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800618e:	e016      	b.n	80061be <UART_SetConfig+0x2fe>
 8006190:	2310      	movs	r3, #16
 8006192:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006196:	e012      	b.n	80061be <UART_SetConfig+0x2fe>
 8006198:	cfff69f3 	.word	0xcfff69f3
 800619c:	40008000 	.word	0x40008000
 80061a0:	40013800 	.word	0x40013800
 80061a4:	40021000 	.word	0x40021000
 80061a8:	40004400 	.word	0x40004400
 80061ac:	40004800 	.word	0x40004800
 80061b0:	40004c00 	.word	0x40004c00
 80061b4:	40005000 	.word	0x40005000
 80061b8:	2310      	movs	r3, #16
 80061ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4aae      	ldr	r2, [pc, #696]	@ (800647c <UART_SetConfig+0x5bc>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	f040 8097 	bne.w	80062f8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80061ca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80061ce:	2b08      	cmp	r3, #8
 80061d0:	d823      	bhi.n	800621a <UART_SetConfig+0x35a>
 80061d2:	a201      	add	r2, pc, #4	@ (adr r2, 80061d8 <UART_SetConfig+0x318>)
 80061d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061d8:	080061fd 	.word	0x080061fd
 80061dc:	0800621b 	.word	0x0800621b
 80061e0:	08006205 	.word	0x08006205
 80061e4:	0800621b 	.word	0x0800621b
 80061e8:	0800620b 	.word	0x0800620b
 80061ec:	0800621b 	.word	0x0800621b
 80061f0:	0800621b 	.word	0x0800621b
 80061f4:	0800621b 	.word	0x0800621b
 80061f8:	08006213 	.word	0x08006213
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061fc:	f7ff f80c 	bl	8005218 <HAL_RCC_GetPCLK1Freq>
 8006200:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006202:	e010      	b.n	8006226 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006204:	4b9e      	ldr	r3, [pc, #632]	@ (8006480 <UART_SetConfig+0x5c0>)
 8006206:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006208:	e00d      	b.n	8006226 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800620a:	f7fe ff6d 	bl	80050e8 <HAL_RCC_GetSysClockFreq>
 800620e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006210:	e009      	b.n	8006226 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006212:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006216:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006218:	e005      	b.n	8006226 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800621a:	2300      	movs	r3, #0
 800621c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006224:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006228:	2b00      	cmp	r3, #0
 800622a:	f000 8130 	beq.w	800648e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006232:	4a94      	ldr	r2, [pc, #592]	@ (8006484 <UART_SetConfig+0x5c4>)
 8006234:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006238:	461a      	mov	r2, r3
 800623a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800623c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006240:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	685a      	ldr	r2, [r3, #4]
 8006246:	4613      	mov	r3, r2
 8006248:	005b      	lsls	r3, r3, #1
 800624a:	4413      	add	r3, r2
 800624c:	69ba      	ldr	r2, [r7, #24]
 800624e:	429a      	cmp	r2, r3
 8006250:	d305      	bcc.n	800625e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006258:	69ba      	ldr	r2, [r7, #24]
 800625a:	429a      	cmp	r2, r3
 800625c:	d903      	bls.n	8006266 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006264:	e113      	b.n	800648e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006268:	2200      	movs	r2, #0
 800626a:	60bb      	str	r3, [r7, #8]
 800626c:	60fa      	str	r2, [r7, #12]
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006272:	4a84      	ldr	r2, [pc, #528]	@ (8006484 <UART_SetConfig+0x5c4>)
 8006274:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006278:	b29b      	uxth	r3, r3
 800627a:	2200      	movs	r2, #0
 800627c:	603b      	str	r3, [r7, #0]
 800627e:	607a      	str	r2, [r7, #4]
 8006280:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006284:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006288:	f7fa fd16 	bl	8000cb8 <__aeabi_uldivmod>
 800628c:	4602      	mov	r2, r0
 800628e:	460b      	mov	r3, r1
 8006290:	4610      	mov	r0, r2
 8006292:	4619      	mov	r1, r3
 8006294:	f04f 0200 	mov.w	r2, #0
 8006298:	f04f 0300 	mov.w	r3, #0
 800629c:	020b      	lsls	r3, r1, #8
 800629e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80062a2:	0202      	lsls	r2, r0, #8
 80062a4:	6979      	ldr	r1, [r7, #20]
 80062a6:	6849      	ldr	r1, [r1, #4]
 80062a8:	0849      	lsrs	r1, r1, #1
 80062aa:	2000      	movs	r0, #0
 80062ac:	460c      	mov	r4, r1
 80062ae:	4605      	mov	r5, r0
 80062b0:	eb12 0804 	adds.w	r8, r2, r4
 80062b4:	eb43 0905 	adc.w	r9, r3, r5
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	469a      	mov	sl, r3
 80062c0:	4693      	mov	fp, r2
 80062c2:	4652      	mov	r2, sl
 80062c4:	465b      	mov	r3, fp
 80062c6:	4640      	mov	r0, r8
 80062c8:	4649      	mov	r1, r9
 80062ca:	f7fa fcf5 	bl	8000cb8 <__aeabi_uldivmod>
 80062ce:	4602      	mov	r2, r0
 80062d0:	460b      	mov	r3, r1
 80062d2:	4613      	mov	r3, r2
 80062d4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80062d6:	6a3b      	ldr	r3, [r7, #32]
 80062d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062dc:	d308      	bcc.n	80062f0 <UART_SetConfig+0x430>
 80062de:	6a3b      	ldr	r3, [r7, #32]
 80062e0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062e4:	d204      	bcs.n	80062f0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	6a3a      	ldr	r2, [r7, #32]
 80062ec:	60da      	str	r2, [r3, #12]
 80062ee:	e0ce      	b.n	800648e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80062f0:	2301      	movs	r3, #1
 80062f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80062f6:	e0ca      	b.n	800648e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	69db      	ldr	r3, [r3, #28]
 80062fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006300:	d166      	bne.n	80063d0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006302:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006306:	2b08      	cmp	r3, #8
 8006308:	d827      	bhi.n	800635a <UART_SetConfig+0x49a>
 800630a:	a201      	add	r2, pc, #4	@ (adr r2, 8006310 <UART_SetConfig+0x450>)
 800630c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006310:	08006335 	.word	0x08006335
 8006314:	0800633d 	.word	0x0800633d
 8006318:	08006345 	.word	0x08006345
 800631c:	0800635b 	.word	0x0800635b
 8006320:	0800634b 	.word	0x0800634b
 8006324:	0800635b 	.word	0x0800635b
 8006328:	0800635b 	.word	0x0800635b
 800632c:	0800635b 	.word	0x0800635b
 8006330:	08006353 	.word	0x08006353
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006334:	f7fe ff70 	bl	8005218 <HAL_RCC_GetPCLK1Freq>
 8006338:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800633a:	e014      	b.n	8006366 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800633c:	f7fe ff82 	bl	8005244 <HAL_RCC_GetPCLK2Freq>
 8006340:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006342:	e010      	b.n	8006366 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006344:	4b4e      	ldr	r3, [pc, #312]	@ (8006480 <UART_SetConfig+0x5c0>)
 8006346:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006348:	e00d      	b.n	8006366 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800634a:	f7fe fecd 	bl	80050e8 <HAL_RCC_GetSysClockFreq>
 800634e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006350:	e009      	b.n	8006366 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006352:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006356:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006358:	e005      	b.n	8006366 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800635a:	2300      	movs	r3, #0
 800635c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006364:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006368:	2b00      	cmp	r3, #0
 800636a:	f000 8090 	beq.w	800648e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006372:	4a44      	ldr	r2, [pc, #272]	@ (8006484 <UART_SetConfig+0x5c4>)
 8006374:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006378:	461a      	mov	r2, r3
 800637a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800637c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006380:	005a      	lsls	r2, r3, #1
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	085b      	lsrs	r3, r3, #1
 8006388:	441a      	add	r2, r3
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006392:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006394:	6a3b      	ldr	r3, [r7, #32]
 8006396:	2b0f      	cmp	r3, #15
 8006398:	d916      	bls.n	80063c8 <UART_SetConfig+0x508>
 800639a:	6a3b      	ldr	r3, [r7, #32]
 800639c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063a0:	d212      	bcs.n	80063c8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80063a2:	6a3b      	ldr	r3, [r7, #32]
 80063a4:	b29b      	uxth	r3, r3
 80063a6:	f023 030f 	bic.w	r3, r3, #15
 80063aa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80063ac:	6a3b      	ldr	r3, [r7, #32]
 80063ae:	085b      	lsrs	r3, r3, #1
 80063b0:	b29b      	uxth	r3, r3
 80063b2:	f003 0307 	and.w	r3, r3, #7
 80063b6:	b29a      	uxth	r2, r3
 80063b8:	8bfb      	ldrh	r3, [r7, #30]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	8bfa      	ldrh	r2, [r7, #30]
 80063c4:	60da      	str	r2, [r3, #12]
 80063c6:	e062      	b.n	800648e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80063c8:	2301      	movs	r3, #1
 80063ca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80063ce:	e05e      	b.n	800648e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80063d0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80063d4:	2b08      	cmp	r3, #8
 80063d6:	d828      	bhi.n	800642a <UART_SetConfig+0x56a>
 80063d8:	a201      	add	r2, pc, #4	@ (adr r2, 80063e0 <UART_SetConfig+0x520>)
 80063da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063de:	bf00      	nop
 80063e0:	08006405 	.word	0x08006405
 80063e4:	0800640d 	.word	0x0800640d
 80063e8:	08006415 	.word	0x08006415
 80063ec:	0800642b 	.word	0x0800642b
 80063f0:	0800641b 	.word	0x0800641b
 80063f4:	0800642b 	.word	0x0800642b
 80063f8:	0800642b 	.word	0x0800642b
 80063fc:	0800642b 	.word	0x0800642b
 8006400:	08006423 	.word	0x08006423
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006404:	f7fe ff08 	bl	8005218 <HAL_RCC_GetPCLK1Freq>
 8006408:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800640a:	e014      	b.n	8006436 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800640c:	f7fe ff1a 	bl	8005244 <HAL_RCC_GetPCLK2Freq>
 8006410:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006412:	e010      	b.n	8006436 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006414:	4b1a      	ldr	r3, [pc, #104]	@ (8006480 <UART_SetConfig+0x5c0>)
 8006416:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006418:	e00d      	b.n	8006436 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800641a:	f7fe fe65 	bl	80050e8 <HAL_RCC_GetSysClockFreq>
 800641e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006420:	e009      	b.n	8006436 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006422:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006426:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006428:	e005      	b.n	8006436 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800642a:	2300      	movs	r3, #0
 800642c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006434:	bf00      	nop
    }

    if (pclk != 0U)
 8006436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006438:	2b00      	cmp	r3, #0
 800643a:	d028      	beq.n	800648e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006440:	4a10      	ldr	r2, [pc, #64]	@ (8006484 <UART_SetConfig+0x5c4>)
 8006442:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006446:	461a      	mov	r2, r3
 8006448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800644a:	fbb3 f2f2 	udiv	r2, r3, r2
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	085b      	lsrs	r3, r3, #1
 8006454:	441a      	add	r2, r3
 8006456:	697b      	ldr	r3, [r7, #20]
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	fbb2 f3f3 	udiv	r3, r2, r3
 800645e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006460:	6a3b      	ldr	r3, [r7, #32]
 8006462:	2b0f      	cmp	r3, #15
 8006464:	d910      	bls.n	8006488 <UART_SetConfig+0x5c8>
 8006466:	6a3b      	ldr	r3, [r7, #32]
 8006468:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800646c:	d20c      	bcs.n	8006488 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800646e:	6a3b      	ldr	r3, [r7, #32]
 8006470:	b29a      	uxth	r2, r3
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	60da      	str	r2, [r3, #12]
 8006478:	e009      	b.n	800648e <UART_SetConfig+0x5ce>
 800647a:	bf00      	nop
 800647c:	40008000 	.word	0x40008000
 8006480:	00f42400 	.word	0x00f42400
 8006484:	0800b27c 	.word	0x0800b27c
      }
      else
      {
        ret = HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	2201      	movs	r2, #1
 8006492:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	2201      	movs	r2, #1
 800649a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	2200      	movs	r2, #0
 80064a2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	2200      	movs	r2, #0
 80064a8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80064aa:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3730      	adds	r7, #48	@ 0x30
 80064b2:	46bd      	mov	sp, r7
 80064b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080064b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b083      	sub	sp, #12
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064c4:	f003 0308 	and.w	r3, r3, #8
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d00a      	beq.n	80064e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	430a      	orrs	r2, r1
 80064e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064e6:	f003 0301 	and.w	r3, r3, #1
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d00a      	beq.n	8006504 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	430a      	orrs	r2, r1
 8006502:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006508:	f003 0302 	and.w	r3, r3, #2
 800650c:	2b00      	cmp	r3, #0
 800650e:	d00a      	beq.n	8006526 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	430a      	orrs	r2, r1
 8006524:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800652a:	f003 0304 	and.w	r3, r3, #4
 800652e:	2b00      	cmp	r3, #0
 8006530:	d00a      	beq.n	8006548 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	430a      	orrs	r2, r1
 8006546:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800654c:	f003 0310 	and.w	r3, r3, #16
 8006550:	2b00      	cmp	r3, #0
 8006552:	d00a      	beq.n	800656a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	430a      	orrs	r2, r1
 8006568:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800656e:	f003 0320 	and.w	r3, r3, #32
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00a      	beq.n	800658c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	430a      	orrs	r2, r1
 800658a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006594:	2b00      	cmp	r3, #0
 8006596:	d01a      	beq.n	80065ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	430a      	orrs	r2, r1
 80065ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065b6:	d10a      	bne.n	80065ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	430a      	orrs	r2, r1
 80065cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d00a      	beq.n	80065f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	430a      	orrs	r2, r1
 80065ee:	605a      	str	r2, [r3, #4]
  }
}
 80065f0:	bf00      	nop
 80065f2:	370c      	adds	r7, #12
 80065f4:	46bd      	mov	sp, r7
 80065f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fa:	4770      	bx	lr

080065fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b098      	sub	sp, #96	@ 0x60
 8006600:	af02      	add	r7, sp, #8
 8006602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2200      	movs	r2, #0
 8006608:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800660c:	f7fb fa98 	bl	8001b40 <HAL_GetTick>
 8006610:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f003 0308 	and.w	r3, r3, #8
 800661c:	2b08      	cmp	r3, #8
 800661e:	d12f      	bne.n	8006680 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006620:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006624:	9300      	str	r3, [sp, #0]
 8006626:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006628:	2200      	movs	r2, #0
 800662a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 f88e 	bl	8006750 <UART_WaitOnFlagUntilTimeout>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d022      	beq.n	8006680 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006642:	e853 3f00 	ldrex	r3, [r3]
 8006646:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006648:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800664a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800664e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	461a      	mov	r2, r3
 8006656:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006658:	647b      	str	r3, [r7, #68]	@ 0x44
 800665a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800665c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800665e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006660:	e841 2300 	strex	r3, r2, [r1]
 8006664:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006666:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006668:	2b00      	cmp	r3, #0
 800666a:	d1e6      	bne.n	800663a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2220      	movs	r2, #32
 8006670:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2200      	movs	r2, #0
 8006678:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800667c:	2303      	movs	r3, #3
 800667e:	e063      	b.n	8006748 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f003 0304 	and.w	r3, r3, #4
 800668a:	2b04      	cmp	r3, #4
 800668c:	d149      	bne.n	8006722 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800668e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006692:	9300      	str	r3, [sp, #0]
 8006694:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006696:	2200      	movs	r2, #0
 8006698:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	f000 f857 	bl	8006750 <UART_WaitOnFlagUntilTimeout>
 80066a2:	4603      	mov	r3, r0
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d03c      	beq.n	8006722 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b0:	e853 3f00 	ldrex	r3, [r3]
 80066b4:	623b      	str	r3, [r7, #32]
   return(result);
 80066b6:	6a3b      	ldr	r3, [r7, #32]
 80066b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80066bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	461a      	mov	r2, r3
 80066c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80066c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066ce:	e841 2300 	strex	r3, r2, [r1]
 80066d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80066d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d1e6      	bne.n	80066a8 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	3308      	adds	r3, #8
 80066e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	e853 3f00 	ldrex	r3, [r3]
 80066e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	f023 0301 	bic.w	r3, r3, #1
 80066f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	3308      	adds	r3, #8
 80066f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80066fa:	61fa      	str	r2, [r7, #28]
 80066fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066fe:	69b9      	ldr	r1, [r7, #24]
 8006700:	69fa      	ldr	r2, [r7, #28]
 8006702:	e841 2300 	strex	r3, r2, [r1]
 8006706:	617b      	str	r3, [r7, #20]
   return(result);
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d1e5      	bne.n	80066da <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2220      	movs	r2, #32
 8006712:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800671e:	2303      	movs	r3, #3
 8006720:	e012      	b.n	8006748 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2220      	movs	r2, #32
 8006726:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2220      	movs	r2, #32
 800672e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2200      	movs	r2, #0
 8006736:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2200      	movs	r2, #0
 800673c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2200      	movs	r2, #0
 8006742:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006746:	2300      	movs	r3, #0
}
 8006748:	4618      	mov	r0, r3
 800674a:	3758      	adds	r7, #88	@ 0x58
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}

08006750 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b084      	sub	sp, #16
 8006754:	af00      	add	r7, sp, #0
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	60b9      	str	r1, [r7, #8]
 800675a:	603b      	str	r3, [r7, #0]
 800675c:	4613      	mov	r3, r2
 800675e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006760:	e04f      	b.n	8006802 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006762:	69bb      	ldr	r3, [r7, #24]
 8006764:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006768:	d04b      	beq.n	8006802 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800676a:	f7fb f9e9 	bl	8001b40 <HAL_GetTick>
 800676e:	4602      	mov	r2, r0
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	1ad3      	subs	r3, r2, r3
 8006774:	69ba      	ldr	r2, [r7, #24]
 8006776:	429a      	cmp	r2, r3
 8006778:	d302      	bcc.n	8006780 <UART_WaitOnFlagUntilTimeout+0x30>
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d101      	bne.n	8006784 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006780:	2303      	movs	r3, #3
 8006782:	e04e      	b.n	8006822 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 0304 	and.w	r3, r3, #4
 800678e:	2b00      	cmp	r3, #0
 8006790:	d037      	beq.n	8006802 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	2b80      	cmp	r3, #128	@ 0x80
 8006796:	d034      	beq.n	8006802 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	2b40      	cmp	r3, #64	@ 0x40
 800679c:	d031      	beq.n	8006802 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	69db      	ldr	r3, [r3, #28]
 80067a4:	f003 0308 	and.w	r3, r3, #8
 80067a8:	2b08      	cmp	r3, #8
 80067aa:	d110      	bne.n	80067ce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	2208      	movs	r2, #8
 80067b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067b4:	68f8      	ldr	r0, [r7, #12]
 80067b6:	f000 f838 	bl	800682a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2208      	movs	r2, #8
 80067be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2200      	movs	r2, #0
 80067c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	e029      	b.n	8006822 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	69db      	ldr	r3, [r3, #28]
 80067d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067dc:	d111      	bne.n	8006802 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80067e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067e8:	68f8      	ldr	r0, [r7, #12]
 80067ea:	f000 f81e 	bl	800682a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2220      	movs	r2, #32
 80067f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2200      	movs	r2, #0
 80067fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80067fe:	2303      	movs	r3, #3
 8006800:	e00f      	b.n	8006822 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	69da      	ldr	r2, [r3, #28]
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	4013      	ands	r3, r2
 800680c:	68ba      	ldr	r2, [r7, #8]
 800680e:	429a      	cmp	r2, r3
 8006810:	bf0c      	ite	eq
 8006812:	2301      	moveq	r3, #1
 8006814:	2300      	movne	r3, #0
 8006816:	b2db      	uxtb	r3, r3
 8006818:	461a      	mov	r2, r3
 800681a:	79fb      	ldrb	r3, [r7, #7]
 800681c:	429a      	cmp	r2, r3
 800681e:	d0a0      	beq.n	8006762 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006820:	2300      	movs	r3, #0
}
 8006822:	4618      	mov	r0, r3
 8006824:	3710      	adds	r7, #16
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}

0800682a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800682a:	b480      	push	{r7}
 800682c:	b095      	sub	sp, #84	@ 0x54
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006838:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800683a:	e853 3f00 	ldrex	r3, [r3]
 800683e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006842:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006846:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	461a      	mov	r2, r3
 800684e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006850:	643b      	str	r3, [r7, #64]	@ 0x40
 8006852:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006854:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006856:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006858:	e841 2300 	strex	r3, r2, [r1]
 800685c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800685e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006860:	2b00      	cmp	r3, #0
 8006862:	d1e6      	bne.n	8006832 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	3308      	adds	r3, #8
 800686a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800686c:	6a3b      	ldr	r3, [r7, #32]
 800686e:	e853 3f00 	ldrex	r3, [r3]
 8006872:	61fb      	str	r3, [r7, #28]
   return(result);
 8006874:	69fb      	ldr	r3, [r7, #28]
 8006876:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800687a:	f023 0301 	bic.w	r3, r3, #1
 800687e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	3308      	adds	r3, #8
 8006886:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006888:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800688a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800688c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800688e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006890:	e841 2300 	strex	r3, r2, [r1]
 8006894:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006898:	2b00      	cmp	r3, #0
 800689a:	d1e3      	bne.n	8006864 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	d118      	bne.n	80068d6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	e853 3f00 	ldrex	r3, [r3]
 80068b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	f023 0310 	bic.w	r3, r3, #16
 80068b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	461a      	mov	r2, r3
 80068c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068c2:	61bb      	str	r3, [r7, #24]
 80068c4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c6:	6979      	ldr	r1, [r7, #20]
 80068c8:	69ba      	ldr	r2, [r7, #24]
 80068ca:	e841 2300 	strex	r3, r2, [r1]
 80068ce:	613b      	str	r3, [r7, #16]
   return(result);
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d1e6      	bne.n	80068a4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2220      	movs	r2, #32
 80068da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2200      	movs	r2, #0
 80068e2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80068ea:	bf00      	nop
 80068ec:	3754      	adds	r7, #84	@ 0x54
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr

080068f6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80068f6:	b480      	push	{r7}
 80068f8:	b085      	sub	sp, #20
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006904:	2b01      	cmp	r3, #1
 8006906:	d101      	bne.n	800690c <HAL_UARTEx_DisableFifoMode+0x16>
 8006908:	2302      	movs	r3, #2
 800690a:	e027      	b.n	800695c <HAL_UARTEx_DisableFifoMode+0x66>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2224      	movs	r2, #36	@ 0x24
 8006918:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f022 0201 	bic.w	r2, r2, #1
 8006932:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800693a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2200      	movs	r2, #0
 8006940:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	68fa      	ldr	r2, [r7, #12]
 8006948:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2220      	movs	r2, #32
 800694e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800695a:	2300      	movs	r3, #0
}
 800695c:	4618      	mov	r0, r3
 800695e:	3714      	adds	r7, #20
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b084      	sub	sp, #16
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
 8006970:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006978:	2b01      	cmp	r3, #1
 800697a:	d101      	bne.n	8006980 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800697c:	2302      	movs	r3, #2
 800697e:	e02d      	b.n	80069dc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2201      	movs	r2, #1
 8006984:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2224      	movs	r2, #36	@ 0x24
 800698c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	681a      	ldr	r2, [r3, #0]
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f022 0201 	bic.w	r2, r2, #1
 80069a6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	683a      	ldr	r2, [r7, #0]
 80069b8:	430a      	orrs	r2, r1
 80069ba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f000 f84f 	bl	8006a60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	68fa      	ldr	r2, [r7, #12]
 80069c8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2220      	movs	r2, #32
 80069ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2200      	movs	r2, #0
 80069d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80069da:	2300      	movs	r3, #0
}
 80069dc:	4618      	mov	r0, r3
 80069de:	3710      	adds	r7, #16
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bd80      	pop	{r7, pc}

080069e4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b084      	sub	sp, #16
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
 80069ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d101      	bne.n	80069fc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80069f8:	2302      	movs	r3, #2
 80069fa:	e02d      	b.n	8006a58 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2201      	movs	r2, #1
 8006a00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2224      	movs	r2, #36	@ 0x24
 8006a08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f022 0201 	bic.w	r2, r2, #1
 8006a22:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	689b      	ldr	r3, [r3, #8]
 8006a2a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	683a      	ldr	r2, [r7, #0]
 8006a34:	430a      	orrs	r2, r1
 8006a36:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f000 f811 	bl	8006a60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	68fa      	ldr	r2, [r7, #12]
 8006a44:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2220      	movs	r2, #32
 8006a4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006a56:	2300      	movs	r3, #0
}
 8006a58:	4618      	mov	r0, r3
 8006a5a:	3710      	adds	r7, #16
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}

08006a60 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b085      	sub	sp, #20
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d108      	bne.n	8006a82 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006a80:	e031      	b.n	8006ae6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006a82:	2308      	movs	r3, #8
 8006a84:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006a86:	2308      	movs	r3, #8
 8006a88:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	0e5b      	lsrs	r3, r3, #25
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	f003 0307 	and.w	r3, r3, #7
 8006a98:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	0f5b      	lsrs	r3, r3, #29
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	f003 0307 	and.w	r3, r3, #7
 8006aa8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006aaa:	7bbb      	ldrb	r3, [r7, #14]
 8006aac:	7b3a      	ldrb	r2, [r7, #12]
 8006aae:	4911      	ldr	r1, [pc, #68]	@ (8006af4 <UARTEx_SetNbDataToProcess+0x94>)
 8006ab0:	5c8a      	ldrb	r2, [r1, r2]
 8006ab2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006ab6:	7b3a      	ldrb	r2, [r7, #12]
 8006ab8:	490f      	ldr	r1, [pc, #60]	@ (8006af8 <UARTEx_SetNbDataToProcess+0x98>)
 8006aba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006abc:	fb93 f3f2 	sdiv	r3, r3, r2
 8006ac0:	b29a      	uxth	r2, r3
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006ac8:	7bfb      	ldrb	r3, [r7, #15]
 8006aca:	7b7a      	ldrb	r2, [r7, #13]
 8006acc:	4909      	ldr	r1, [pc, #36]	@ (8006af4 <UARTEx_SetNbDataToProcess+0x94>)
 8006ace:	5c8a      	ldrb	r2, [r1, r2]
 8006ad0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006ad4:	7b7a      	ldrb	r2, [r7, #13]
 8006ad6:	4908      	ldr	r1, [pc, #32]	@ (8006af8 <UARTEx_SetNbDataToProcess+0x98>)
 8006ad8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006ada:	fb93 f3f2 	sdiv	r3, r3, r2
 8006ade:	b29a      	uxth	r2, r3
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006ae6:	bf00      	nop
 8006ae8:	3714      	adds	r7, #20
 8006aea:	46bd      	mov	sp, r7
 8006aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af0:	4770      	bx	lr
 8006af2:	bf00      	nop
 8006af4:	0800b294 	.word	0x0800b294
 8006af8:	0800b29c 	.word	0x0800b29c

08006afc <__cvt>:
 8006afc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b00:	ec57 6b10 	vmov	r6, r7, d0
 8006b04:	2f00      	cmp	r7, #0
 8006b06:	460c      	mov	r4, r1
 8006b08:	4619      	mov	r1, r3
 8006b0a:	463b      	mov	r3, r7
 8006b0c:	bfbb      	ittet	lt
 8006b0e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006b12:	461f      	movlt	r7, r3
 8006b14:	2300      	movge	r3, #0
 8006b16:	232d      	movlt	r3, #45	@ 0x2d
 8006b18:	700b      	strb	r3, [r1, #0]
 8006b1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b1c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006b20:	4691      	mov	r9, r2
 8006b22:	f023 0820 	bic.w	r8, r3, #32
 8006b26:	bfbc      	itt	lt
 8006b28:	4632      	movlt	r2, r6
 8006b2a:	4616      	movlt	r6, r2
 8006b2c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006b30:	d005      	beq.n	8006b3e <__cvt+0x42>
 8006b32:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006b36:	d100      	bne.n	8006b3a <__cvt+0x3e>
 8006b38:	3401      	adds	r4, #1
 8006b3a:	2102      	movs	r1, #2
 8006b3c:	e000      	b.n	8006b40 <__cvt+0x44>
 8006b3e:	2103      	movs	r1, #3
 8006b40:	ab03      	add	r3, sp, #12
 8006b42:	9301      	str	r3, [sp, #4]
 8006b44:	ab02      	add	r3, sp, #8
 8006b46:	9300      	str	r3, [sp, #0]
 8006b48:	ec47 6b10 	vmov	d0, r6, r7
 8006b4c:	4653      	mov	r3, sl
 8006b4e:	4622      	mov	r2, r4
 8006b50:	f001 fe9a 	bl	8008888 <_dtoa_r>
 8006b54:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006b58:	4605      	mov	r5, r0
 8006b5a:	d119      	bne.n	8006b90 <__cvt+0x94>
 8006b5c:	f019 0f01 	tst.w	r9, #1
 8006b60:	d00e      	beq.n	8006b80 <__cvt+0x84>
 8006b62:	eb00 0904 	add.w	r9, r0, r4
 8006b66:	2200      	movs	r2, #0
 8006b68:	2300      	movs	r3, #0
 8006b6a:	4630      	mov	r0, r6
 8006b6c:	4639      	mov	r1, r7
 8006b6e:	f7f9 ffc3 	bl	8000af8 <__aeabi_dcmpeq>
 8006b72:	b108      	cbz	r0, 8006b78 <__cvt+0x7c>
 8006b74:	f8cd 900c 	str.w	r9, [sp, #12]
 8006b78:	2230      	movs	r2, #48	@ 0x30
 8006b7a:	9b03      	ldr	r3, [sp, #12]
 8006b7c:	454b      	cmp	r3, r9
 8006b7e:	d31e      	bcc.n	8006bbe <__cvt+0xc2>
 8006b80:	9b03      	ldr	r3, [sp, #12]
 8006b82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b84:	1b5b      	subs	r3, r3, r5
 8006b86:	4628      	mov	r0, r5
 8006b88:	6013      	str	r3, [r2, #0]
 8006b8a:	b004      	add	sp, #16
 8006b8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b90:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006b94:	eb00 0904 	add.w	r9, r0, r4
 8006b98:	d1e5      	bne.n	8006b66 <__cvt+0x6a>
 8006b9a:	7803      	ldrb	r3, [r0, #0]
 8006b9c:	2b30      	cmp	r3, #48	@ 0x30
 8006b9e:	d10a      	bne.n	8006bb6 <__cvt+0xba>
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	4630      	mov	r0, r6
 8006ba6:	4639      	mov	r1, r7
 8006ba8:	f7f9 ffa6 	bl	8000af8 <__aeabi_dcmpeq>
 8006bac:	b918      	cbnz	r0, 8006bb6 <__cvt+0xba>
 8006bae:	f1c4 0401 	rsb	r4, r4, #1
 8006bb2:	f8ca 4000 	str.w	r4, [sl]
 8006bb6:	f8da 3000 	ldr.w	r3, [sl]
 8006bba:	4499      	add	r9, r3
 8006bbc:	e7d3      	b.n	8006b66 <__cvt+0x6a>
 8006bbe:	1c59      	adds	r1, r3, #1
 8006bc0:	9103      	str	r1, [sp, #12]
 8006bc2:	701a      	strb	r2, [r3, #0]
 8006bc4:	e7d9      	b.n	8006b7a <__cvt+0x7e>

08006bc6 <__exponent>:
 8006bc6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006bc8:	2900      	cmp	r1, #0
 8006bca:	bfba      	itte	lt
 8006bcc:	4249      	neglt	r1, r1
 8006bce:	232d      	movlt	r3, #45	@ 0x2d
 8006bd0:	232b      	movge	r3, #43	@ 0x2b
 8006bd2:	2909      	cmp	r1, #9
 8006bd4:	7002      	strb	r2, [r0, #0]
 8006bd6:	7043      	strb	r3, [r0, #1]
 8006bd8:	dd29      	ble.n	8006c2e <__exponent+0x68>
 8006bda:	f10d 0307 	add.w	r3, sp, #7
 8006bde:	461d      	mov	r5, r3
 8006be0:	270a      	movs	r7, #10
 8006be2:	461a      	mov	r2, r3
 8006be4:	fbb1 f6f7 	udiv	r6, r1, r7
 8006be8:	fb07 1416 	mls	r4, r7, r6, r1
 8006bec:	3430      	adds	r4, #48	@ 0x30
 8006bee:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006bf2:	460c      	mov	r4, r1
 8006bf4:	2c63      	cmp	r4, #99	@ 0x63
 8006bf6:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006bfa:	4631      	mov	r1, r6
 8006bfc:	dcf1      	bgt.n	8006be2 <__exponent+0x1c>
 8006bfe:	3130      	adds	r1, #48	@ 0x30
 8006c00:	1e94      	subs	r4, r2, #2
 8006c02:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006c06:	1c41      	adds	r1, r0, #1
 8006c08:	4623      	mov	r3, r4
 8006c0a:	42ab      	cmp	r3, r5
 8006c0c:	d30a      	bcc.n	8006c24 <__exponent+0x5e>
 8006c0e:	f10d 0309 	add.w	r3, sp, #9
 8006c12:	1a9b      	subs	r3, r3, r2
 8006c14:	42ac      	cmp	r4, r5
 8006c16:	bf88      	it	hi
 8006c18:	2300      	movhi	r3, #0
 8006c1a:	3302      	adds	r3, #2
 8006c1c:	4403      	add	r3, r0
 8006c1e:	1a18      	subs	r0, r3, r0
 8006c20:	b003      	add	sp, #12
 8006c22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c24:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006c28:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006c2c:	e7ed      	b.n	8006c0a <__exponent+0x44>
 8006c2e:	2330      	movs	r3, #48	@ 0x30
 8006c30:	3130      	adds	r1, #48	@ 0x30
 8006c32:	7083      	strb	r3, [r0, #2]
 8006c34:	70c1      	strb	r1, [r0, #3]
 8006c36:	1d03      	adds	r3, r0, #4
 8006c38:	e7f1      	b.n	8006c1e <__exponent+0x58>
	...

08006c3c <_printf_float>:
 8006c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c40:	b08d      	sub	sp, #52	@ 0x34
 8006c42:	460c      	mov	r4, r1
 8006c44:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006c48:	4616      	mov	r6, r2
 8006c4a:	461f      	mov	r7, r3
 8006c4c:	4605      	mov	r5, r0
 8006c4e:	f001 fd41 	bl	80086d4 <_localeconv_r>
 8006c52:	6803      	ldr	r3, [r0, #0]
 8006c54:	9304      	str	r3, [sp, #16]
 8006c56:	4618      	mov	r0, r3
 8006c58:	f7f9 fb22 	bl	80002a0 <strlen>
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c60:	f8d8 3000 	ldr.w	r3, [r8]
 8006c64:	9005      	str	r0, [sp, #20]
 8006c66:	3307      	adds	r3, #7
 8006c68:	f023 0307 	bic.w	r3, r3, #7
 8006c6c:	f103 0208 	add.w	r2, r3, #8
 8006c70:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006c74:	f8d4 b000 	ldr.w	fp, [r4]
 8006c78:	f8c8 2000 	str.w	r2, [r8]
 8006c7c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006c80:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006c84:	9307      	str	r3, [sp, #28]
 8006c86:	f8cd 8018 	str.w	r8, [sp, #24]
 8006c8a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006c8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c92:	4b9c      	ldr	r3, [pc, #624]	@ (8006f04 <_printf_float+0x2c8>)
 8006c94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006c98:	f7f9 ff60 	bl	8000b5c <__aeabi_dcmpun>
 8006c9c:	bb70      	cbnz	r0, 8006cfc <_printf_float+0xc0>
 8006c9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ca2:	4b98      	ldr	r3, [pc, #608]	@ (8006f04 <_printf_float+0x2c8>)
 8006ca4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006ca8:	f7f9 ff3a 	bl	8000b20 <__aeabi_dcmple>
 8006cac:	bb30      	cbnz	r0, 8006cfc <_printf_float+0xc0>
 8006cae:	2200      	movs	r2, #0
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	4640      	mov	r0, r8
 8006cb4:	4649      	mov	r1, r9
 8006cb6:	f7f9 ff29 	bl	8000b0c <__aeabi_dcmplt>
 8006cba:	b110      	cbz	r0, 8006cc2 <_printf_float+0x86>
 8006cbc:	232d      	movs	r3, #45	@ 0x2d
 8006cbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cc2:	4a91      	ldr	r2, [pc, #580]	@ (8006f08 <_printf_float+0x2cc>)
 8006cc4:	4b91      	ldr	r3, [pc, #580]	@ (8006f0c <_printf_float+0x2d0>)
 8006cc6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006cca:	bf94      	ite	ls
 8006ccc:	4690      	movls	r8, r2
 8006cce:	4698      	movhi	r8, r3
 8006cd0:	2303      	movs	r3, #3
 8006cd2:	6123      	str	r3, [r4, #16]
 8006cd4:	f02b 0304 	bic.w	r3, fp, #4
 8006cd8:	6023      	str	r3, [r4, #0]
 8006cda:	f04f 0900 	mov.w	r9, #0
 8006cde:	9700      	str	r7, [sp, #0]
 8006ce0:	4633      	mov	r3, r6
 8006ce2:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006ce4:	4621      	mov	r1, r4
 8006ce6:	4628      	mov	r0, r5
 8006ce8:	f000 f9d2 	bl	8007090 <_printf_common>
 8006cec:	3001      	adds	r0, #1
 8006cee:	f040 808d 	bne.w	8006e0c <_printf_float+0x1d0>
 8006cf2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006cf6:	b00d      	add	sp, #52	@ 0x34
 8006cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cfc:	4642      	mov	r2, r8
 8006cfe:	464b      	mov	r3, r9
 8006d00:	4640      	mov	r0, r8
 8006d02:	4649      	mov	r1, r9
 8006d04:	f7f9 ff2a 	bl	8000b5c <__aeabi_dcmpun>
 8006d08:	b140      	cbz	r0, 8006d1c <_printf_float+0xe0>
 8006d0a:	464b      	mov	r3, r9
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	bfbc      	itt	lt
 8006d10:	232d      	movlt	r3, #45	@ 0x2d
 8006d12:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006d16:	4a7e      	ldr	r2, [pc, #504]	@ (8006f10 <_printf_float+0x2d4>)
 8006d18:	4b7e      	ldr	r3, [pc, #504]	@ (8006f14 <_printf_float+0x2d8>)
 8006d1a:	e7d4      	b.n	8006cc6 <_printf_float+0x8a>
 8006d1c:	6863      	ldr	r3, [r4, #4]
 8006d1e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006d22:	9206      	str	r2, [sp, #24]
 8006d24:	1c5a      	adds	r2, r3, #1
 8006d26:	d13b      	bne.n	8006da0 <_printf_float+0x164>
 8006d28:	2306      	movs	r3, #6
 8006d2a:	6063      	str	r3, [r4, #4]
 8006d2c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006d30:	2300      	movs	r3, #0
 8006d32:	6022      	str	r2, [r4, #0]
 8006d34:	9303      	str	r3, [sp, #12]
 8006d36:	ab0a      	add	r3, sp, #40	@ 0x28
 8006d38:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006d3c:	ab09      	add	r3, sp, #36	@ 0x24
 8006d3e:	9300      	str	r3, [sp, #0]
 8006d40:	6861      	ldr	r1, [r4, #4]
 8006d42:	ec49 8b10 	vmov	d0, r8, r9
 8006d46:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006d4a:	4628      	mov	r0, r5
 8006d4c:	f7ff fed6 	bl	8006afc <__cvt>
 8006d50:	9b06      	ldr	r3, [sp, #24]
 8006d52:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006d54:	2b47      	cmp	r3, #71	@ 0x47
 8006d56:	4680      	mov	r8, r0
 8006d58:	d129      	bne.n	8006dae <_printf_float+0x172>
 8006d5a:	1cc8      	adds	r0, r1, #3
 8006d5c:	db02      	blt.n	8006d64 <_printf_float+0x128>
 8006d5e:	6863      	ldr	r3, [r4, #4]
 8006d60:	4299      	cmp	r1, r3
 8006d62:	dd41      	ble.n	8006de8 <_printf_float+0x1ac>
 8006d64:	f1aa 0a02 	sub.w	sl, sl, #2
 8006d68:	fa5f fa8a 	uxtb.w	sl, sl
 8006d6c:	3901      	subs	r1, #1
 8006d6e:	4652      	mov	r2, sl
 8006d70:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006d74:	9109      	str	r1, [sp, #36]	@ 0x24
 8006d76:	f7ff ff26 	bl	8006bc6 <__exponent>
 8006d7a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d7c:	1813      	adds	r3, r2, r0
 8006d7e:	2a01      	cmp	r2, #1
 8006d80:	4681      	mov	r9, r0
 8006d82:	6123      	str	r3, [r4, #16]
 8006d84:	dc02      	bgt.n	8006d8c <_printf_float+0x150>
 8006d86:	6822      	ldr	r2, [r4, #0]
 8006d88:	07d2      	lsls	r2, r2, #31
 8006d8a:	d501      	bpl.n	8006d90 <_printf_float+0x154>
 8006d8c:	3301      	adds	r3, #1
 8006d8e:	6123      	str	r3, [r4, #16]
 8006d90:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d0a2      	beq.n	8006cde <_printf_float+0xa2>
 8006d98:	232d      	movs	r3, #45	@ 0x2d
 8006d9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d9e:	e79e      	b.n	8006cde <_printf_float+0xa2>
 8006da0:	9a06      	ldr	r2, [sp, #24]
 8006da2:	2a47      	cmp	r2, #71	@ 0x47
 8006da4:	d1c2      	bne.n	8006d2c <_printf_float+0xf0>
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d1c0      	bne.n	8006d2c <_printf_float+0xf0>
 8006daa:	2301      	movs	r3, #1
 8006dac:	e7bd      	b.n	8006d2a <_printf_float+0xee>
 8006dae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006db2:	d9db      	bls.n	8006d6c <_printf_float+0x130>
 8006db4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006db8:	d118      	bne.n	8006dec <_printf_float+0x1b0>
 8006dba:	2900      	cmp	r1, #0
 8006dbc:	6863      	ldr	r3, [r4, #4]
 8006dbe:	dd0b      	ble.n	8006dd8 <_printf_float+0x19c>
 8006dc0:	6121      	str	r1, [r4, #16]
 8006dc2:	b913      	cbnz	r3, 8006dca <_printf_float+0x18e>
 8006dc4:	6822      	ldr	r2, [r4, #0]
 8006dc6:	07d0      	lsls	r0, r2, #31
 8006dc8:	d502      	bpl.n	8006dd0 <_printf_float+0x194>
 8006dca:	3301      	adds	r3, #1
 8006dcc:	440b      	add	r3, r1
 8006dce:	6123      	str	r3, [r4, #16]
 8006dd0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006dd2:	f04f 0900 	mov.w	r9, #0
 8006dd6:	e7db      	b.n	8006d90 <_printf_float+0x154>
 8006dd8:	b913      	cbnz	r3, 8006de0 <_printf_float+0x1a4>
 8006dda:	6822      	ldr	r2, [r4, #0]
 8006ddc:	07d2      	lsls	r2, r2, #31
 8006dde:	d501      	bpl.n	8006de4 <_printf_float+0x1a8>
 8006de0:	3302      	adds	r3, #2
 8006de2:	e7f4      	b.n	8006dce <_printf_float+0x192>
 8006de4:	2301      	movs	r3, #1
 8006de6:	e7f2      	b.n	8006dce <_printf_float+0x192>
 8006de8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006dec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006dee:	4299      	cmp	r1, r3
 8006df0:	db05      	blt.n	8006dfe <_printf_float+0x1c2>
 8006df2:	6823      	ldr	r3, [r4, #0]
 8006df4:	6121      	str	r1, [r4, #16]
 8006df6:	07d8      	lsls	r0, r3, #31
 8006df8:	d5ea      	bpl.n	8006dd0 <_printf_float+0x194>
 8006dfa:	1c4b      	adds	r3, r1, #1
 8006dfc:	e7e7      	b.n	8006dce <_printf_float+0x192>
 8006dfe:	2900      	cmp	r1, #0
 8006e00:	bfd4      	ite	le
 8006e02:	f1c1 0202 	rsble	r2, r1, #2
 8006e06:	2201      	movgt	r2, #1
 8006e08:	4413      	add	r3, r2
 8006e0a:	e7e0      	b.n	8006dce <_printf_float+0x192>
 8006e0c:	6823      	ldr	r3, [r4, #0]
 8006e0e:	055a      	lsls	r2, r3, #21
 8006e10:	d407      	bmi.n	8006e22 <_printf_float+0x1e6>
 8006e12:	6923      	ldr	r3, [r4, #16]
 8006e14:	4642      	mov	r2, r8
 8006e16:	4631      	mov	r1, r6
 8006e18:	4628      	mov	r0, r5
 8006e1a:	47b8      	blx	r7
 8006e1c:	3001      	adds	r0, #1
 8006e1e:	d12b      	bne.n	8006e78 <_printf_float+0x23c>
 8006e20:	e767      	b.n	8006cf2 <_printf_float+0xb6>
 8006e22:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006e26:	f240 80dd 	bls.w	8006fe4 <_printf_float+0x3a8>
 8006e2a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006e2e:	2200      	movs	r2, #0
 8006e30:	2300      	movs	r3, #0
 8006e32:	f7f9 fe61 	bl	8000af8 <__aeabi_dcmpeq>
 8006e36:	2800      	cmp	r0, #0
 8006e38:	d033      	beq.n	8006ea2 <_printf_float+0x266>
 8006e3a:	4a37      	ldr	r2, [pc, #220]	@ (8006f18 <_printf_float+0x2dc>)
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	4631      	mov	r1, r6
 8006e40:	4628      	mov	r0, r5
 8006e42:	47b8      	blx	r7
 8006e44:	3001      	adds	r0, #1
 8006e46:	f43f af54 	beq.w	8006cf2 <_printf_float+0xb6>
 8006e4a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006e4e:	4543      	cmp	r3, r8
 8006e50:	db02      	blt.n	8006e58 <_printf_float+0x21c>
 8006e52:	6823      	ldr	r3, [r4, #0]
 8006e54:	07d8      	lsls	r0, r3, #31
 8006e56:	d50f      	bpl.n	8006e78 <_printf_float+0x23c>
 8006e58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e5c:	4631      	mov	r1, r6
 8006e5e:	4628      	mov	r0, r5
 8006e60:	47b8      	blx	r7
 8006e62:	3001      	adds	r0, #1
 8006e64:	f43f af45 	beq.w	8006cf2 <_printf_float+0xb6>
 8006e68:	f04f 0900 	mov.w	r9, #0
 8006e6c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006e70:	f104 0a1a 	add.w	sl, r4, #26
 8006e74:	45c8      	cmp	r8, r9
 8006e76:	dc09      	bgt.n	8006e8c <_printf_float+0x250>
 8006e78:	6823      	ldr	r3, [r4, #0]
 8006e7a:	079b      	lsls	r3, r3, #30
 8006e7c:	f100 8103 	bmi.w	8007086 <_printf_float+0x44a>
 8006e80:	68e0      	ldr	r0, [r4, #12]
 8006e82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e84:	4298      	cmp	r0, r3
 8006e86:	bfb8      	it	lt
 8006e88:	4618      	movlt	r0, r3
 8006e8a:	e734      	b.n	8006cf6 <_printf_float+0xba>
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	4652      	mov	r2, sl
 8006e90:	4631      	mov	r1, r6
 8006e92:	4628      	mov	r0, r5
 8006e94:	47b8      	blx	r7
 8006e96:	3001      	adds	r0, #1
 8006e98:	f43f af2b 	beq.w	8006cf2 <_printf_float+0xb6>
 8006e9c:	f109 0901 	add.w	r9, r9, #1
 8006ea0:	e7e8      	b.n	8006e74 <_printf_float+0x238>
 8006ea2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	dc39      	bgt.n	8006f1c <_printf_float+0x2e0>
 8006ea8:	4a1b      	ldr	r2, [pc, #108]	@ (8006f18 <_printf_float+0x2dc>)
 8006eaa:	2301      	movs	r3, #1
 8006eac:	4631      	mov	r1, r6
 8006eae:	4628      	mov	r0, r5
 8006eb0:	47b8      	blx	r7
 8006eb2:	3001      	adds	r0, #1
 8006eb4:	f43f af1d 	beq.w	8006cf2 <_printf_float+0xb6>
 8006eb8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006ebc:	ea59 0303 	orrs.w	r3, r9, r3
 8006ec0:	d102      	bne.n	8006ec8 <_printf_float+0x28c>
 8006ec2:	6823      	ldr	r3, [r4, #0]
 8006ec4:	07d9      	lsls	r1, r3, #31
 8006ec6:	d5d7      	bpl.n	8006e78 <_printf_float+0x23c>
 8006ec8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ecc:	4631      	mov	r1, r6
 8006ece:	4628      	mov	r0, r5
 8006ed0:	47b8      	blx	r7
 8006ed2:	3001      	adds	r0, #1
 8006ed4:	f43f af0d 	beq.w	8006cf2 <_printf_float+0xb6>
 8006ed8:	f04f 0a00 	mov.w	sl, #0
 8006edc:	f104 0b1a 	add.w	fp, r4, #26
 8006ee0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ee2:	425b      	negs	r3, r3
 8006ee4:	4553      	cmp	r3, sl
 8006ee6:	dc01      	bgt.n	8006eec <_printf_float+0x2b0>
 8006ee8:	464b      	mov	r3, r9
 8006eea:	e793      	b.n	8006e14 <_printf_float+0x1d8>
 8006eec:	2301      	movs	r3, #1
 8006eee:	465a      	mov	r2, fp
 8006ef0:	4631      	mov	r1, r6
 8006ef2:	4628      	mov	r0, r5
 8006ef4:	47b8      	blx	r7
 8006ef6:	3001      	adds	r0, #1
 8006ef8:	f43f aefb 	beq.w	8006cf2 <_printf_float+0xb6>
 8006efc:	f10a 0a01 	add.w	sl, sl, #1
 8006f00:	e7ee      	b.n	8006ee0 <_printf_float+0x2a4>
 8006f02:	bf00      	nop
 8006f04:	7fefffff 	.word	0x7fefffff
 8006f08:	0800b2a4 	.word	0x0800b2a4
 8006f0c:	0800b2a8 	.word	0x0800b2a8
 8006f10:	0800b2ac 	.word	0x0800b2ac
 8006f14:	0800b2b0 	.word	0x0800b2b0
 8006f18:	0800b2b4 	.word	0x0800b2b4
 8006f1c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006f1e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006f22:	4553      	cmp	r3, sl
 8006f24:	bfa8      	it	ge
 8006f26:	4653      	movge	r3, sl
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	4699      	mov	r9, r3
 8006f2c:	dc36      	bgt.n	8006f9c <_printf_float+0x360>
 8006f2e:	f04f 0b00 	mov.w	fp, #0
 8006f32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f36:	f104 021a 	add.w	r2, r4, #26
 8006f3a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006f3c:	9306      	str	r3, [sp, #24]
 8006f3e:	eba3 0309 	sub.w	r3, r3, r9
 8006f42:	455b      	cmp	r3, fp
 8006f44:	dc31      	bgt.n	8006faa <_printf_float+0x36e>
 8006f46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f48:	459a      	cmp	sl, r3
 8006f4a:	dc3a      	bgt.n	8006fc2 <_printf_float+0x386>
 8006f4c:	6823      	ldr	r3, [r4, #0]
 8006f4e:	07da      	lsls	r2, r3, #31
 8006f50:	d437      	bmi.n	8006fc2 <_printf_float+0x386>
 8006f52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f54:	ebaa 0903 	sub.w	r9, sl, r3
 8006f58:	9b06      	ldr	r3, [sp, #24]
 8006f5a:	ebaa 0303 	sub.w	r3, sl, r3
 8006f5e:	4599      	cmp	r9, r3
 8006f60:	bfa8      	it	ge
 8006f62:	4699      	movge	r9, r3
 8006f64:	f1b9 0f00 	cmp.w	r9, #0
 8006f68:	dc33      	bgt.n	8006fd2 <_printf_float+0x396>
 8006f6a:	f04f 0800 	mov.w	r8, #0
 8006f6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f72:	f104 0b1a 	add.w	fp, r4, #26
 8006f76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f78:	ebaa 0303 	sub.w	r3, sl, r3
 8006f7c:	eba3 0309 	sub.w	r3, r3, r9
 8006f80:	4543      	cmp	r3, r8
 8006f82:	f77f af79 	ble.w	8006e78 <_printf_float+0x23c>
 8006f86:	2301      	movs	r3, #1
 8006f88:	465a      	mov	r2, fp
 8006f8a:	4631      	mov	r1, r6
 8006f8c:	4628      	mov	r0, r5
 8006f8e:	47b8      	blx	r7
 8006f90:	3001      	adds	r0, #1
 8006f92:	f43f aeae 	beq.w	8006cf2 <_printf_float+0xb6>
 8006f96:	f108 0801 	add.w	r8, r8, #1
 8006f9a:	e7ec      	b.n	8006f76 <_printf_float+0x33a>
 8006f9c:	4642      	mov	r2, r8
 8006f9e:	4631      	mov	r1, r6
 8006fa0:	4628      	mov	r0, r5
 8006fa2:	47b8      	blx	r7
 8006fa4:	3001      	adds	r0, #1
 8006fa6:	d1c2      	bne.n	8006f2e <_printf_float+0x2f2>
 8006fa8:	e6a3      	b.n	8006cf2 <_printf_float+0xb6>
 8006faa:	2301      	movs	r3, #1
 8006fac:	4631      	mov	r1, r6
 8006fae:	4628      	mov	r0, r5
 8006fb0:	9206      	str	r2, [sp, #24]
 8006fb2:	47b8      	blx	r7
 8006fb4:	3001      	adds	r0, #1
 8006fb6:	f43f ae9c 	beq.w	8006cf2 <_printf_float+0xb6>
 8006fba:	9a06      	ldr	r2, [sp, #24]
 8006fbc:	f10b 0b01 	add.w	fp, fp, #1
 8006fc0:	e7bb      	b.n	8006f3a <_printf_float+0x2fe>
 8006fc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fc6:	4631      	mov	r1, r6
 8006fc8:	4628      	mov	r0, r5
 8006fca:	47b8      	blx	r7
 8006fcc:	3001      	adds	r0, #1
 8006fce:	d1c0      	bne.n	8006f52 <_printf_float+0x316>
 8006fd0:	e68f      	b.n	8006cf2 <_printf_float+0xb6>
 8006fd2:	9a06      	ldr	r2, [sp, #24]
 8006fd4:	464b      	mov	r3, r9
 8006fd6:	4442      	add	r2, r8
 8006fd8:	4631      	mov	r1, r6
 8006fda:	4628      	mov	r0, r5
 8006fdc:	47b8      	blx	r7
 8006fde:	3001      	adds	r0, #1
 8006fe0:	d1c3      	bne.n	8006f6a <_printf_float+0x32e>
 8006fe2:	e686      	b.n	8006cf2 <_printf_float+0xb6>
 8006fe4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006fe8:	f1ba 0f01 	cmp.w	sl, #1
 8006fec:	dc01      	bgt.n	8006ff2 <_printf_float+0x3b6>
 8006fee:	07db      	lsls	r3, r3, #31
 8006ff0:	d536      	bpl.n	8007060 <_printf_float+0x424>
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	4642      	mov	r2, r8
 8006ff6:	4631      	mov	r1, r6
 8006ff8:	4628      	mov	r0, r5
 8006ffa:	47b8      	blx	r7
 8006ffc:	3001      	adds	r0, #1
 8006ffe:	f43f ae78 	beq.w	8006cf2 <_printf_float+0xb6>
 8007002:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007006:	4631      	mov	r1, r6
 8007008:	4628      	mov	r0, r5
 800700a:	47b8      	blx	r7
 800700c:	3001      	adds	r0, #1
 800700e:	f43f ae70 	beq.w	8006cf2 <_printf_float+0xb6>
 8007012:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007016:	2200      	movs	r2, #0
 8007018:	2300      	movs	r3, #0
 800701a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800701e:	f7f9 fd6b 	bl	8000af8 <__aeabi_dcmpeq>
 8007022:	b9c0      	cbnz	r0, 8007056 <_printf_float+0x41a>
 8007024:	4653      	mov	r3, sl
 8007026:	f108 0201 	add.w	r2, r8, #1
 800702a:	4631      	mov	r1, r6
 800702c:	4628      	mov	r0, r5
 800702e:	47b8      	blx	r7
 8007030:	3001      	adds	r0, #1
 8007032:	d10c      	bne.n	800704e <_printf_float+0x412>
 8007034:	e65d      	b.n	8006cf2 <_printf_float+0xb6>
 8007036:	2301      	movs	r3, #1
 8007038:	465a      	mov	r2, fp
 800703a:	4631      	mov	r1, r6
 800703c:	4628      	mov	r0, r5
 800703e:	47b8      	blx	r7
 8007040:	3001      	adds	r0, #1
 8007042:	f43f ae56 	beq.w	8006cf2 <_printf_float+0xb6>
 8007046:	f108 0801 	add.w	r8, r8, #1
 800704a:	45d0      	cmp	r8, sl
 800704c:	dbf3      	blt.n	8007036 <_printf_float+0x3fa>
 800704e:	464b      	mov	r3, r9
 8007050:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007054:	e6df      	b.n	8006e16 <_printf_float+0x1da>
 8007056:	f04f 0800 	mov.w	r8, #0
 800705a:	f104 0b1a 	add.w	fp, r4, #26
 800705e:	e7f4      	b.n	800704a <_printf_float+0x40e>
 8007060:	2301      	movs	r3, #1
 8007062:	4642      	mov	r2, r8
 8007064:	e7e1      	b.n	800702a <_printf_float+0x3ee>
 8007066:	2301      	movs	r3, #1
 8007068:	464a      	mov	r2, r9
 800706a:	4631      	mov	r1, r6
 800706c:	4628      	mov	r0, r5
 800706e:	47b8      	blx	r7
 8007070:	3001      	adds	r0, #1
 8007072:	f43f ae3e 	beq.w	8006cf2 <_printf_float+0xb6>
 8007076:	f108 0801 	add.w	r8, r8, #1
 800707a:	68e3      	ldr	r3, [r4, #12]
 800707c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800707e:	1a5b      	subs	r3, r3, r1
 8007080:	4543      	cmp	r3, r8
 8007082:	dcf0      	bgt.n	8007066 <_printf_float+0x42a>
 8007084:	e6fc      	b.n	8006e80 <_printf_float+0x244>
 8007086:	f04f 0800 	mov.w	r8, #0
 800708a:	f104 0919 	add.w	r9, r4, #25
 800708e:	e7f4      	b.n	800707a <_printf_float+0x43e>

08007090 <_printf_common>:
 8007090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007094:	4616      	mov	r6, r2
 8007096:	4698      	mov	r8, r3
 8007098:	688a      	ldr	r2, [r1, #8]
 800709a:	690b      	ldr	r3, [r1, #16]
 800709c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80070a0:	4293      	cmp	r3, r2
 80070a2:	bfb8      	it	lt
 80070a4:	4613      	movlt	r3, r2
 80070a6:	6033      	str	r3, [r6, #0]
 80070a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80070ac:	4607      	mov	r7, r0
 80070ae:	460c      	mov	r4, r1
 80070b0:	b10a      	cbz	r2, 80070b6 <_printf_common+0x26>
 80070b2:	3301      	adds	r3, #1
 80070b4:	6033      	str	r3, [r6, #0]
 80070b6:	6823      	ldr	r3, [r4, #0]
 80070b8:	0699      	lsls	r1, r3, #26
 80070ba:	bf42      	ittt	mi
 80070bc:	6833      	ldrmi	r3, [r6, #0]
 80070be:	3302      	addmi	r3, #2
 80070c0:	6033      	strmi	r3, [r6, #0]
 80070c2:	6825      	ldr	r5, [r4, #0]
 80070c4:	f015 0506 	ands.w	r5, r5, #6
 80070c8:	d106      	bne.n	80070d8 <_printf_common+0x48>
 80070ca:	f104 0a19 	add.w	sl, r4, #25
 80070ce:	68e3      	ldr	r3, [r4, #12]
 80070d0:	6832      	ldr	r2, [r6, #0]
 80070d2:	1a9b      	subs	r3, r3, r2
 80070d4:	42ab      	cmp	r3, r5
 80070d6:	dc26      	bgt.n	8007126 <_printf_common+0x96>
 80070d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80070dc:	6822      	ldr	r2, [r4, #0]
 80070de:	3b00      	subs	r3, #0
 80070e0:	bf18      	it	ne
 80070e2:	2301      	movne	r3, #1
 80070e4:	0692      	lsls	r2, r2, #26
 80070e6:	d42b      	bmi.n	8007140 <_printf_common+0xb0>
 80070e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80070ec:	4641      	mov	r1, r8
 80070ee:	4638      	mov	r0, r7
 80070f0:	47c8      	blx	r9
 80070f2:	3001      	adds	r0, #1
 80070f4:	d01e      	beq.n	8007134 <_printf_common+0xa4>
 80070f6:	6823      	ldr	r3, [r4, #0]
 80070f8:	6922      	ldr	r2, [r4, #16]
 80070fa:	f003 0306 	and.w	r3, r3, #6
 80070fe:	2b04      	cmp	r3, #4
 8007100:	bf02      	ittt	eq
 8007102:	68e5      	ldreq	r5, [r4, #12]
 8007104:	6833      	ldreq	r3, [r6, #0]
 8007106:	1aed      	subeq	r5, r5, r3
 8007108:	68a3      	ldr	r3, [r4, #8]
 800710a:	bf0c      	ite	eq
 800710c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007110:	2500      	movne	r5, #0
 8007112:	4293      	cmp	r3, r2
 8007114:	bfc4      	itt	gt
 8007116:	1a9b      	subgt	r3, r3, r2
 8007118:	18ed      	addgt	r5, r5, r3
 800711a:	2600      	movs	r6, #0
 800711c:	341a      	adds	r4, #26
 800711e:	42b5      	cmp	r5, r6
 8007120:	d11a      	bne.n	8007158 <_printf_common+0xc8>
 8007122:	2000      	movs	r0, #0
 8007124:	e008      	b.n	8007138 <_printf_common+0xa8>
 8007126:	2301      	movs	r3, #1
 8007128:	4652      	mov	r2, sl
 800712a:	4641      	mov	r1, r8
 800712c:	4638      	mov	r0, r7
 800712e:	47c8      	blx	r9
 8007130:	3001      	adds	r0, #1
 8007132:	d103      	bne.n	800713c <_printf_common+0xac>
 8007134:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800713c:	3501      	adds	r5, #1
 800713e:	e7c6      	b.n	80070ce <_printf_common+0x3e>
 8007140:	18e1      	adds	r1, r4, r3
 8007142:	1c5a      	adds	r2, r3, #1
 8007144:	2030      	movs	r0, #48	@ 0x30
 8007146:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800714a:	4422      	add	r2, r4
 800714c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007150:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007154:	3302      	adds	r3, #2
 8007156:	e7c7      	b.n	80070e8 <_printf_common+0x58>
 8007158:	2301      	movs	r3, #1
 800715a:	4622      	mov	r2, r4
 800715c:	4641      	mov	r1, r8
 800715e:	4638      	mov	r0, r7
 8007160:	47c8      	blx	r9
 8007162:	3001      	adds	r0, #1
 8007164:	d0e6      	beq.n	8007134 <_printf_common+0xa4>
 8007166:	3601      	adds	r6, #1
 8007168:	e7d9      	b.n	800711e <_printf_common+0x8e>
	...

0800716c <_printf_i>:
 800716c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007170:	7e0f      	ldrb	r7, [r1, #24]
 8007172:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007174:	2f78      	cmp	r7, #120	@ 0x78
 8007176:	4691      	mov	r9, r2
 8007178:	4680      	mov	r8, r0
 800717a:	460c      	mov	r4, r1
 800717c:	469a      	mov	sl, r3
 800717e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007182:	d807      	bhi.n	8007194 <_printf_i+0x28>
 8007184:	2f62      	cmp	r7, #98	@ 0x62
 8007186:	d80a      	bhi.n	800719e <_printf_i+0x32>
 8007188:	2f00      	cmp	r7, #0
 800718a:	f000 80d2 	beq.w	8007332 <_printf_i+0x1c6>
 800718e:	2f58      	cmp	r7, #88	@ 0x58
 8007190:	f000 80b9 	beq.w	8007306 <_printf_i+0x19a>
 8007194:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007198:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800719c:	e03a      	b.n	8007214 <_printf_i+0xa8>
 800719e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80071a2:	2b15      	cmp	r3, #21
 80071a4:	d8f6      	bhi.n	8007194 <_printf_i+0x28>
 80071a6:	a101      	add	r1, pc, #4	@ (adr r1, 80071ac <_printf_i+0x40>)
 80071a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80071ac:	08007205 	.word	0x08007205
 80071b0:	08007219 	.word	0x08007219
 80071b4:	08007195 	.word	0x08007195
 80071b8:	08007195 	.word	0x08007195
 80071bc:	08007195 	.word	0x08007195
 80071c0:	08007195 	.word	0x08007195
 80071c4:	08007219 	.word	0x08007219
 80071c8:	08007195 	.word	0x08007195
 80071cc:	08007195 	.word	0x08007195
 80071d0:	08007195 	.word	0x08007195
 80071d4:	08007195 	.word	0x08007195
 80071d8:	08007319 	.word	0x08007319
 80071dc:	08007243 	.word	0x08007243
 80071e0:	080072d3 	.word	0x080072d3
 80071e4:	08007195 	.word	0x08007195
 80071e8:	08007195 	.word	0x08007195
 80071ec:	0800733b 	.word	0x0800733b
 80071f0:	08007195 	.word	0x08007195
 80071f4:	08007243 	.word	0x08007243
 80071f8:	08007195 	.word	0x08007195
 80071fc:	08007195 	.word	0x08007195
 8007200:	080072db 	.word	0x080072db
 8007204:	6833      	ldr	r3, [r6, #0]
 8007206:	1d1a      	adds	r2, r3, #4
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	6032      	str	r2, [r6, #0]
 800720c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007210:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007214:	2301      	movs	r3, #1
 8007216:	e09d      	b.n	8007354 <_printf_i+0x1e8>
 8007218:	6833      	ldr	r3, [r6, #0]
 800721a:	6820      	ldr	r0, [r4, #0]
 800721c:	1d19      	adds	r1, r3, #4
 800721e:	6031      	str	r1, [r6, #0]
 8007220:	0606      	lsls	r6, r0, #24
 8007222:	d501      	bpl.n	8007228 <_printf_i+0xbc>
 8007224:	681d      	ldr	r5, [r3, #0]
 8007226:	e003      	b.n	8007230 <_printf_i+0xc4>
 8007228:	0645      	lsls	r5, r0, #25
 800722a:	d5fb      	bpl.n	8007224 <_printf_i+0xb8>
 800722c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007230:	2d00      	cmp	r5, #0
 8007232:	da03      	bge.n	800723c <_printf_i+0xd0>
 8007234:	232d      	movs	r3, #45	@ 0x2d
 8007236:	426d      	negs	r5, r5
 8007238:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800723c:	4859      	ldr	r0, [pc, #356]	@ (80073a4 <_printf_i+0x238>)
 800723e:	230a      	movs	r3, #10
 8007240:	e011      	b.n	8007266 <_printf_i+0xfa>
 8007242:	6821      	ldr	r1, [r4, #0]
 8007244:	6833      	ldr	r3, [r6, #0]
 8007246:	0608      	lsls	r0, r1, #24
 8007248:	f853 5b04 	ldr.w	r5, [r3], #4
 800724c:	d402      	bmi.n	8007254 <_printf_i+0xe8>
 800724e:	0649      	lsls	r1, r1, #25
 8007250:	bf48      	it	mi
 8007252:	b2ad      	uxthmi	r5, r5
 8007254:	2f6f      	cmp	r7, #111	@ 0x6f
 8007256:	4853      	ldr	r0, [pc, #332]	@ (80073a4 <_printf_i+0x238>)
 8007258:	6033      	str	r3, [r6, #0]
 800725a:	bf14      	ite	ne
 800725c:	230a      	movne	r3, #10
 800725e:	2308      	moveq	r3, #8
 8007260:	2100      	movs	r1, #0
 8007262:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007266:	6866      	ldr	r6, [r4, #4]
 8007268:	60a6      	str	r6, [r4, #8]
 800726a:	2e00      	cmp	r6, #0
 800726c:	bfa2      	ittt	ge
 800726e:	6821      	ldrge	r1, [r4, #0]
 8007270:	f021 0104 	bicge.w	r1, r1, #4
 8007274:	6021      	strge	r1, [r4, #0]
 8007276:	b90d      	cbnz	r5, 800727c <_printf_i+0x110>
 8007278:	2e00      	cmp	r6, #0
 800727a:	d04b      	beq.n	8007314 <_printf_i+0x1a8>
 800727c:	4616      	mov	r6, r2
 800727e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007282:	fb03 5711 	mls	r7, r3, r1, r5
 8007286:	5dc7      	ldrb	r7, [r0, r7]
 8007288:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800728c:	462f      	mov	r7, r5
 800728e:	42bb      	cmp	r3, r7
 8007290:	460d      	mov	r5, r1
 8007292:	d9f4      	bls.n	800727e <_printf_i+0x112>
 8007294:	2b08      	cmp	r3, #8
 8007296:	d10b      	bne.n	80072b0 <_printf_i+0x144>
 8007298:	6823      	ldr	r3, [r4, #0]
 800729a:	07df      	lsls	r7, r3, #31
 800729c:	d508      	bpl.n	80072b0 <_printf_i+0x144>
 800729e:	6923      	ldr	r3, [r4, #16]
 80072a0:	6861      	ldr	r1, [r4, #4]
 80072a2:	4299      	cmp	r1, r3
 80072a4:	bfde      	ittt	le
 80072a6:	2330      	movle	r3, #48	@ 0x30
 80072a8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80072ac:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80072b0:	1b92      	subs	r2, r2, r6
 80072b2:	6122      	str	r2, [r4, #16]
 80072b4:	f8cd a000 	str.w	sl, [sp]
 80072b8:	464b      	mov	r3, r9
 80072ba:	aa03      	add	r2, sp, #12
 80072bc:	4621      	mov	r1, r4
 80072be:	4640      	mov	r0, r8
 80072c0:	f7ff fee6 	bl	8007090 <_printf_common>
 80072c4:	3001      	adds	r0, #1
 80072c6:	d14a      	bne.n	800735e <_printf_i+0x1f2>
 80072c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80072cc:	b004      	add	sp, #16
 80072ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072d2:	6823      	ldr	r3, [r4, #0]
 80072d4:	f043 0320 	orr.w	r3, r3, #32
 80072d8:	6023      	str	r3, [r4, #0]
 80072da:	4833      	ldr	r0, [pc, #204]	@ (80073a8 <_printf_i+0x23c>)
 80072dc:	2778      	movs	r7, #120	@ 0x78
 80072de:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80072e2:	6823      	ldr	r3, [r4, #0]
 80072e4:	6831      	ldr	r1, [r6, #0]
 80072e6:	061f      	lsls	r7, r3, #24
 80072e8:	f851 5b04 	ldr.w	r5, [r1], #4
 80072ec:	d402      	bmi.n	80072f4 <_printf_i+0x188>
 80072ee:	065f      	lsls	r7, r3, #25
 80072f0:	bf48      	it	mi
 80072f2:	b2ad      	uxthmi	r5, r5
 80072f4:	6031      	str	r1, [r6, #0]
 80072f6:	07d9      	lsls	r1, r3, #31
 80072f8:	bf44      	itt	mi
 80072fa:	f043 0320 	orrmi.w	r3, r3, #32
 80072fe:	6023      	strmi	r3, [r4, #0]
 8007300:	b11d      	cbz	r5, 800730a <_printf_i+0x19e>
 8007302:	2310      	movs	r3, #16
 8007304:	e7ac      	b.n	8007260 <_printf_i+0xf4>
 8007306:	4827      	ldr	r0, [pc, #156]	@ (80073a4 <_printf_i+0x238>)
 8007308:	e7e9      	b.n	80072de <_printf_i+0x172>
 800730a:	6823      	ldr	r3, [r4, #0]
 800730c:	f023 0320 	bic.w	r3, r3, #32
 8007310:	6023      	str	r3, [r4, #0]
 8007312:	e7f6      	b.n	8007302 <_printf_i+0x196>
 8007314:	4616      	mov	r6, r2
 8007316:	e7bd      	b.n	8007294 <_printf_i+0x128>
 8007318:	6833      	ldr	r3, [r6, #0]
 800731a:	6825      	ldr	r5, [r4, #0]
 800731c:	6961      	ldr	r1, [r4, #20]
 800731e:	1d18      	adds	r0, r3, #4
 8007320:	6030      	str	r0, [r6, #0]
 8007322:	062e      	lsls	r6, r5, #24
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	d501      	bpl.n	800732c <_printf_i+0x1c0>
 8007328:	6019      	str	r1, [r3, #0]
 800732a:	e002      	b.n	8007332 <_printf_i+0x1c6>
 800732c:	0668      	lsls	r0, r5, #25
 800732e:	d5fb      	bpl.n	8007328 <_printf_i+0x1bc>
 8007330:	8019      	strh	r1, [r3, #0]
 8007332:	2300      	movs	r3, #0
 8007334:	6123      	str	r3, [r4, #16]
 8007336:	4616      	mov	r6, r2
 8007338:	e7bc      	b.n	80072b4 <_printf_i+0x148>
 800733a:	6833      	ldr	r3, [r6, #0]
 800733c:	1d1a      	adds	r2, r3, #4
 800733e:	6032      	str	r2, [r6, #0]
 8007340:	681e      	ldr	r6, [r3, #0]
 8007342:	6862      	ldr	r2, [r4, #4]
 8007344:	2100      	movs	r1, #0
 8007346:	4630      	mov	r0, r6
 8007348:	f7f8 ff5a 	bl	8000200 <memchr>
 800734c:	b108      	cbz	r0, 8007352 <_printf_i+0x1e6>
 800734e:	1b80      	subs	r0, r0, r6
 8007350:	6060      	str	r0, [r4, #4]
 8007352:	6863      	ldr	r3, [r4, #4]
 8007354:	6123      	str	r3, [r4, #16]
 8007356:	2300      	movs	r3, #0
 8007358:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800735c:	e7aa      	b.n	80072b4 <_printf_i+0x148>
 800735e:	6923      	ldr	r3, [r4, #16]
 8007360:	4632      	mov	r2, r6
 8007362:	4649      	mov	r1, r9
 8007364:	4640      	mov	r0, r8
 8007366:	47d0      	blx	sl
 8007368:	3001      	adds	r0, #1
 800736a:	d0ad      	beq.n	80072c8 <_printf_i+0x15c>
 800736c:	6823      	ldr	r3, [r4, #0]
 800736e:	079b      	lsls	r3, r3, #30
 8007370:	d413      	bmi.n	800739a <_printf_i+0x22e>
 8007372:	68e0      	ldr	r0, [r4, #12]
 8007374:	9b03      	ldr	r3, [sp, #12]
 8007376:	4298      	cmp	r0, r3
 8007378:	bfb8      	it	lt
 800737a:	4618      	movlt	r0, r3
 800737c:	e7a6      	b.n	80072cc <_printf_i+0x160>
 800737e:	2301      	movs	r3, #1
 8007380:	4632      	mov	r2, r6
 8007382:	4649      	mov	r1, r9
 8007384:	4640      	mov	r0, r8
 8007386:	47d0      	blx	sl
 8007388:	3001      	adds	r0, #1
 800738a:	d09d      	beq.n	80072c8 <_printf_i+0x15c>
 800738c:	3501      	adds	r5, #1
 800738e:	68e3      	ldr	r3, [r4, #12]
 8007390:	9903      	ldr	r1, [sp, #12]
 8007392:	1a5b      	subs	r3, r3, r1
 8007394:	42ab      	cmp	r3, r5
 8007396:	dcf2      	bgt.n	800737e <_printf_i+0x212>
 8007398:	e7eb      	b.n	8007372 <_printf_i+0x206>
 800739a:	2500      	movs	r5, #0
 800739c:	f104 0619 	add.w	r6, r4, #25
 80073a0:	e7f5      	b.n	800738e <_printf_i+0x222>
 80073a2:	bf00      	nop
 80073a4:	0800b2b6 	.word	0x0800b2b6
 80073a8:	0800b2c7 	.word	0x0800b2c7

080073ac <_scanf_float>:
 80073ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073b0:	b087      	sub	sp, #28
 80073b2:	4617      	mov	r7, r2
 80073b4:	9303      	str	r3, [sp, #12]
 80073b6:	688b      	ldr	r3, [r1, #8]
 80073b8:	1e5a      	subs	r2, r3, #1
 80073ba:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80073be:	bf81      	itttt	hi
 80073c0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80073c4:	eb03 0b05 	addhi.w	fp, r3, r5
 80073c8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80073cc:	608b      	strhi	r3, [r1, #8]
 80073ce:	680b      	ldr	r3, [r1, #0]
 80073d0:	460a      	mov	r2, r1
 80073d2:	f04f 0500 	mov.w	r5, #0
 80073d6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80073da:	f842 3b1c 	str.w	r3, [r2], #28
 80073de:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80073e2:	4680      	mov	r8, r0
 80073e4:	460c      	mov	r4, r1
 80073e6:	bf98      	it	ls
 80073e8:	f04f 0b00 	movls.w	fp, #0
 80073ec:	9201      	str	r2, [sp, #4]
 80073ee:	4616      	mov	r6, r2
 80073f0:	46aa      	mov	sl, r5
 80073f2:	46a9      	mov	r9, r5
 80073f4:	9502      	str	r5, [sp, #8]
 80073f6:	68a2      	ldr	r2, [r4, #8]
 80073f8:	b152      	cbz	r2, 8007410 <_scanf_float+0x64>
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	781b      	ldrb	r3, [r3, #0]
 80073fe:	2b4e      	cmp	r3, #78	@ 0x4e
 8007400:	d864      	bhi.n	80074cc <_scanf_float+0x120>
 8007402:	2b40      	cmp	r3, #64	@ 0x40
 8007404:	d83c      	bhi.n	8007480 <_scanf_float+0xd4>
 8007406:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800740a:	b2c8      	uxtb	r0, r1
 800740c:	280e      	cmp	r0, #14
 800740e:	d93a      	bls.n	8007486 <_scanf_float+0xda>
 8007410:	f1b9 0f00 	cmp.w	r9, #0
 8007414:	d003      	beq.n	800741e <_scanf_float+0x72>
 8007416:	6823      	ldr	r3, [r4, #0]
 8007418:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800741c:	6023      	str	r3, [r4, #0]
 800741e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007422:	f1ba 0f01 	cmp.w	sl, #1
 8007426:	f200 8117 	bhi.w	8007658 <_scanf_float+0x2ac>
 800742a:	9b01      	ldr	r3, [sp, #4]
 800742c:	429e      	cmp	r6, r3
 800742e:	f200 8108 	bhi.w	8007642 <_scanf_float+0x296>
 8007432:	2001      	movs	r0, #1
 8007434:	b007      	add	sp, #28
 8007436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800743a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800743e:	2a0d      	cmp	r2, #13
 8007440:	d8e6      	bhi.n	8007410 <_scanf_float+0x64>
 8007442:	a101      	add	r1, pc, #4	@ (adr r1, 8007448 <_scanf_float+0x9c>)
 8007444:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007448:	0800758f 	.word	0x0800758f
 800744c:	08007411 	.word	0x08007411
 8007450:	08007411 	.word	0x08007411
 8007454:	08007411 	.word	0x08007411
 8007458:	080075ef 	.word	0x080075ef
 800745c:	080075c7 	.word	0x080075c7
 8007460:	08007411 	.word	0x08007411
 8007464:	08007411 	.word	0x08007411
 8007468:	0800759d 	.word	0x0800759d
 800746c:	08007411 	.word	0x08007411
 8007470:	08007411 	.word	0x08007411
 8007474:	08007411 	.word	0x08007411
 8007478:	08007411 	.word	0x08007411
 800747c:	08007555 	.word	0x08007555
 8007480:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007484:	e7db      	b.n	800743e <_scanf_float+0x92>
 8007486:	290e      	cmp	r1, #14
 8007488:	d8c2      	bhi.n	8007410 <_scanf_float+0x64>
 800748a:	a001      	add	r0, pc, #4	@ (adr r0, 8007490 <_scanf_float+0xe4>)
 800748c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007490:	08007545 	.word	0x08007545
 8007494:	08007411 	.word	0x08007411
 8007498:	08007545 	.word	0x08007545
 800749c:	080075db 	.word	0x080075db
 80074a0:	08007411 	.word	0x08007411
 80074a4:	080074ed 	.word	0x080074ed
 80074a8:	0800752b 	.word	0x0800752b
 80074ac:	0800752b 	.word	0x0800752b
 80074b0:	0800752b 	.word	0x0800752b
 80074b4:	0800752b 	.word	0x0800752b
 80074b8:	0800752b 	.word	0x0800752b
 80074bc:	0800752b 	.word	0x0800752b
 80074c0:	0800752b 	.word	0x0800752b
 80074c4:	0800752b 	.word	0x0800752b
 80074c8:	0800752b 	.word	0x0800752b
 80074cc:	2b6e      	cmp	r3, #110	@ 0x6e
 80074ce:	d809      	bhi.n	80074e4 <_scanf_float+0x138>
 80074d0:	2b60      	cmp	r3, #96	@ 0x60
 80074d2:	d8b2      	bhi.n	800743a <_scanf_float+0x8e>
 80074d4:	2b54      	cmp	r3, #84	@ 0x54
 80074d6:	d07b      	beq.n	80075d0 <_scanf_float+0x224>
 80074d8:	2b59      	cmp	r3, #89	@ 0x59
 80074da:	d199      	bne.n	8007410 <_scanf_float+0x64>
 80074dc:	2d07      	cmp	r5, #7
 80074de:	d197      	bne.n	8007410 <_scanf_float+0x64>
 80074e0:	2508      	movs	r5, #8
 80074e2:	e02c      	b.n	800753e <_scanf_float+0x192>
 80074e4:	2b74      	cmp	r3, #116	@ 0x74
 80074e6:	d073      	beq.n	80075d0 <_scanf_float+0x224>
 80074e8:	2b79      	cmp	r3, #121	@ 0x79
 80074ea:	e7f6      	b.n	80074da <_scanf_float+0x12e>
 80074ec:	6821      	ldr	r1, [r4, #0]
 80074ee:	05c8      	lsls	r0, r1, #23
 80074f0:	d51b      	bpl.n	800752a <_scanf_float+0x17e>
 80074f2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80074f6:	6021      	str	r1, [r4, #0]
 80074f8:	f109 0901 	add.w	r9, r9, #1
 80074fc:	f1bb 0f00 	cmp.w	fp, #0
 8007500:	d003      	beq.n	800750a <_scanf_float+0x15e>
 8007502:	3201      	adds	r2, #1
 8007504:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8007508:	60a2      	str	r2, [r4, #8]
 800750a:	68a3      	ldr	r3, [r4, #8]
 800750c:	3b01      	subs	r3, #1
 800750e:	60a3      	str	r3, [r4, #8]
 8007510:	6923      	ldr	r3, [r4, #16]
 8007512:	3301      	adds	r3, #1
 8007514:	6123      	str	r3, [r4, #16]
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	3b01      	subs	r3, #1
 800751a:	2b00      	cmp	r3, #0
 800751c:	607b      	str	r3, [r7, #4]
 800751e:	f340 8087 	ble.w	8007630 <_scanf_float+0x284>
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	3301      	adds	r3, #1
 8007526:	603b      	str	r3, [r7, #0]
 8007528:	e765      	b.n	80073f6 <_scanf_float+0x4a>
 800752a:	eb1a 0105 	adds.w	r1, sl, r5
 800752e:	f47f af6f 	bne.w	8007410 <_scanf_float+0x64>
 8007532:	6822      	ldr	r2, [r4, #0]
 8007534:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007538:	6022      	str	r2, [r4, #0]
 800753a:	460d      	mov	r5, r1
 800753c:	468a      	mov	sl, r1
 800753e:	f806 3b01 	strb.w	r3, [r6], #1
 8007542:	e7e2      	b.n	800750a <_scanf_float+0x15e>
 8007544:	6822      	ldr	r2, [r4, #0]
 8007546:	0610      	lsls	r0, r2, #24
 8007548:	f57f af62 	bpl.w	8007410 <_scanf_float+0x64>
 800754c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007550:	6022      	str	r2, [r4, #0]
 8007552:	e7f4      	b.n	800753e <_scanf_float+0x192>
 8007554:	f1ba 0f00 	cmp.w	sl, #0
 8007558:	d10e      	bne.n	8007578 <_scanf_float+0x1cc>
 800755a:	f1b9 0f00 	cmp.w	r9, #0
 800755e:	d10e      	bne.n	800757e <_scanf_float+0x1d2>
 8007560:	6822      	ldr	r2, [r4, #0]
 8007562:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007566:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800756a:	d108      	bne.n	800757e <_scanf_float+0x1d2>
 800756c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007570:	6022      	str	r2, [r4, #0]
 8007572:	f04f 0a01 	mov.w	sl, #1
 8007576:	e7e2      	b.n	800753e <_scanf_float+0x192>
 8007578:	f1ba 0f02 	cmp.w	sl, #2
 800757c:	d055      	beq.n	800762a <_scanf_float+0x27e>
 800757e:	2d01      	cmp	r5, #1
 8007580:	d002      	beq.n	8007588 <_scanf_float+0x1dc>
 8007582:	2d04      	cmp	r5, #4
 8007584:	f47f af44 	bne.w	8007410 <_scanf_float+0x64>
 8007588:	3501      	adds	r5, #1
 800758a:	b2ed      	uxtb	r5, r5
 800758c:	e7d7      	b.n	800753e <_scanf_float+0x192>
 800758e:	f1ba 0f01 	cmp.w	sl, #1
 8007592:	f47f af3d 	bne.w	8007410 <_scanf_float+0x64>
 8007596:	f04f 0a02 	mov.w	sl, #2
 800759a:	e7d0      	b.n	800753e <_scanf_float+0x192>
 800759c:	b97d      	cbnz	r5, 80075be <_scanf_float+0x212>
 800759e:	f1b9 0f00 	cmp.w	r9, #0
 80075a2:	f47f af38 	bne.w	8007416 <_scanf_float+0x6a>
 80075a6:	6822      	ldr	r2, [r4, #0]
 80075a8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80075ac:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80075b0:	f040 8108 	bne.w	80077c4 <_scanf_float+0x418>
 80075b4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80075b8:	6022      	str	r2, [r4, #0]
 80075ba:	2501      	movs	r5, #1
 80075bc:	e7bf      	b.n	800753e <_scanf_float+0x192>
 80075be:	2d03      	cmp	r5, #3
 80075c0:	d0e2      	beq.n	8007588 <_scanf_float+0x1dc>
 80075c2:	2d05      	cmp	r5, #5
 80075c4:	e7de      	b.n	8007584 <_scanf_float+0x1d8>
 80075c6:	2d02      	cmp	r5, #2
 80075c8:	f47f af22 	bne.w	8007410 <_scanf_float+0x64>
 80075cc:	2503      	movs	r5, #3
 80075ce:	e7b6      	b.n	800753e <_scanf_float+0x192>
 80075d0:	2d06      	cmp	r5, #6
 80075d2:	f47f af1d 	bne.w	8007410 <_scanf_float+0x64>
 80075d6:	2507      	movs	r5, #7
 80075d8:	e7b1      	b.n	800753e <_scanf_float+0x192>
 80075da:	6822      	ldr	r2, [r4, #0]
 80075dc:	0591      	lsls	r1, r2, #22
 80075de:	f57f af17 	bpl.w	8007410 <_scanf_float+0x64>
 80075e2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80075e6:	6022      	str	r2, [r4, #0]
 80075e8:	f8cd 9008 	str.w	r9, [sp, #8]
 80075ec:	e7a7      	b.n	800753e <_scanf_float+0x192>
 80075ee:	6822      	ldr	r2, [r4, #0]
 80075f0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80075f4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80075f8:	d006      	beq.n	8007608 <_scanf_float+0x25c>
 80075fa:	0550      	lsls	r0, r2, #21
 80075fc:	f57f af08 	bpl.w	8007410 <_scanf_float+0x64>
 8007600:	f1b9 0f00 	cmp.w	r9, #0
 8007604:	f000 80de 	beq.w	80077c4 <_scanf_float+0x418>
 8007608:	0591      	lsls	r1, r2, #22
 800760a:	bf58      	it	pl
 800760c:	9902      	ldrpl	r1, [sp, #8]
 800760e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007612:	bf58      	it	pl
 8007614:	eba9 0101 	subpl.w	r1, r9, r1
 8007618:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800761c:	bf58      	it	pl
 800761e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007622:	6022      	str	r2, [r4, #0]
 8007624:	f04f 0900 	mov.w	r9, #0
 8007628:	e789      	b.n	800753e <_scanf_float+0x192>
 800762a:	f04f 0a03 	mov.w	sl, #3
 800762e:	e786      	b.n	800753e <_scanf_float+0x192>
 8007630:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007634:	4639      	mov	r1, r7
 8007636:	4640      	mov	r0, r8
 8007638:	4798      	blx	r3
 800763a:	2800      	cmp	r0, #0
 800763c:	f43f aedb 	beq.w	80073f6 <_scanf_float+0x4a>
 8007640:	e6e6      	b.n	8007410 <_scanf_float+0x64>
 8007642:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007646:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800764a:	463a      	mov	r2, r7
 800764c:	4640      	mov	r0, r8
 800764e:	4798      	blx	r3
 8007650:	6923      	ldr	r3, [r4, #16]
 8007652:	3b01      	subs	r3, #1
 8007654:	6123      	str	r3, [r4, #16]
 8007656:	e6e8      	b.n	800742a <_scanf_float+0x7e>
 8007658:	1e6b      	subs	r3, r5, #1
 800765a:	2b06      	cmp	r3, #6
 800765c:	d824      	bhi.n	80076a8 <_scanf_float+0x2fc>
 800765e:	2d02      	cmp	r5, #2
 8007660:	d836      	bhi.n	80076d0 <_scanf_float+0x324>
 8007662:	9b01      	ldr	r3, [sp, #4]
 8007664:	429e      	cmp	r6, r3
 8007666:	f67f aee4 	bls.w	8007432 <_scanf_float+0x86>
 800766a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800766e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007672:	463a      	mov	r2, r7
 8007674:	4640      	mov	r0, r8
 8007676:	4798      	blx	r3
 8007678:	6923      	ldr	r3, [r4, #16]
 800767a:	3b01      	subs	r3, #1
 800767c:	6123      	str	r3, [r4, #16]
 800767e:	e7f0      	b.n	8007662 <_scanf_float+0x2b6>
 8007680:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007684:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007688:	463a      	mov	r2, r7
 800768a:	4640      	mov	r0, r8
 800768c:	4798      	blx	r3
 800768e:	6923      	ldr	r3, [r4, #16]
 8007690:	3b01      	subs	r3, #1
 8007692:	6123      	str	r3, [r4, #16]
 8007694:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007698:	fa5f fa8a 	uxtb.w	sl, sl
 800769c:	f1ba 0f02 	cmp.w	sl, #2
 80076a0:	d1ee      	bne.n	8007680 <_scanf_float+0x2d4>
 80076a2:	3d03      	subs	r5, #3
 80076a4:	b2ed      	uxtb	r5, r5
 80076a6:	1b76      	subs	r6, r6, r5
 80076a8:	6823      	ldr	r3, [r4, #0]
 80076aa:	05da      	lsls	r2, r3, #23
 80076ac:	d530      	bpl.n	8007710 <_scanf_float+0x364>
 80076ae:	055b      	lsls	r3, r3, #21
 80076b0:	d511      	bpl.n	80076d6 <_scanf_float+0x32a>
 80076b2:	9b01      	ldr	r3, [sp, #4]
 80076b4:	429e      	cmp	r6, r3
 80076b6:	f67f aebc 	bls.w	8007432 <_scanf_float+0x86>
 80076ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80076be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80076c2:	463a      	mov	r2, r7
 80076c4:	4640      	mov	r0, r8
 80076c6:	4798      	blx	r3
 80076c8:	6923      	ldr	r3, [r4, #16]
 80076ca:	3b01      	subs	r3, #1
 80076cc:	6123      	str	r3, [r4, #16]
 80076ce:	e7f0      	b.n	80076b2 <_scanf_float+0x306>
 80076d0:	46aa      	mov	sl, r5
 80076d2:	46b3      	mov	fp, r6
 80076d4:	e7de      	b.n	8007694 <_scanf_float+0x2e8>
 80076d6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80076da:	6923      	ldr	r3, [r4, #16]
 80076dc:	2965      	cmp	r1, #101	@ 0x65
 80076de:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80076e2:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 80076e6:	6123      	str	r3, [r4, #16]
 80076e8:	d00c      	beq.n	8007704 <_scanf_float+0x358>
 80076ea:	2945      	cmp	r1, #69	@ 0x45
 80076ec:	d00a      	beq.n	8007704 <_scanf_float+0x358>
 80076ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80076f2:	463a      	mov	r2, r7
 80076f4:	4640      	mov	r0, r8
 80076f6:	4798      	blx	r3
 80076f8:	6923      	ldr	r3, [r4, #16]
 80076fa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80076fe:	3b01      	subs	r3, #1
 8007700:	1eb5      	subs	r5, r6, #2
 8007702:	6123      	str	r3, [r4, #16]
 8007704:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007708:	463a      	mov	r2, r7
 800770a:	4640      	mov	r0, r8
 800770c:	4798      	blx	r3
 800770e:	462e      	mov	r6, r5
 8007710:	6822      	ldr	r2, [r4, #0]
 8007712:	f012 0210 	ands.w	r2, r2, #16
 8007716:	d001      	beq.n	800771c <_scanf_float+0x370>
 8007718:	2000      	movs	r0, #0
 800771a:	e68b      	b.n	8007434 <_scanf_float+0x88>
 800771c:	7032      	strb	r2, [r6, #0]
 800771e:	6823      	ldr	r3, [r4, #0]
 8007720:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007724:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007728:	d11c      	bne.n	8007764 <_scanf_float+0x3b8>
 800772a:	9b02      	ldr	r3, [sp, #8]
 800772c:	454b      	cmp	r3, r9
 800772e:	eba3 0209 	sub.w	r2, r3, r9
 8007732:	d123      	bne.n	800777c <_scanf_float+0x3d0>
 8007734:	9901      	ldr	r1, [sp, #4]
 8007736:	2200      	movs	r2, #0
 8007738:	4640      	mov	r0, r8
 800773a:	f000 ff11 	bl	8008560 <_strtod_r>
 800773e:	9b03      	ldr	r3, [sp, #12]
 8007740:	6821      	ldr	r1, [r4, #0]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f011 0f02 	tst.w	r1, #2
 8007748:	ec57 6b10 	vmov	r6, r7, d0
 800774c:	f103 0204 	add.w	r2, r3, #4
 8007750:	d01f      	beq.n	8007792 <_scanf_float+0x3e6>
 8007752:	9903      	ldr	r1, [sp, #12]
 8007754:	600a      	str	r2, [r1, #0]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	e9c3 6700 	strd	r6, r7, [r3]
 800775c:	68e3      	ldr	r3, [r4, #12]
 800775e:	3301      	adds	r3, #1
 8007760:	60e3      	str	r3, [r4, #12]
 8007762:	e7d9      	b.n	8007718 <_scanf_float+0x36c>
 8007764:	9b04      	ldr	r3, [sp, #16]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d0e4      	beq.n	8007734 <_scanf_float+0x388>
 800776a:	9905      	ldr	r1, [sp, #20]
 800776c:	230a      	movs	r3, #10
 800776e:	3101      	adds	r1, #1
 8007770:	4640      	mov	r0, r8
 8007772:	f000 ff75 	bl	8008660 <_strtol_r>
 8007776:	9b04      	ldr	r3, [sp, #16]
 8007778:	9e05      	ldr	r6, [sp, #20]
 800777a:	1ac2      	subs	r2, r0, r3
 800777c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007780:	429e      	cmp	r6, r3
 8007782:	bf28      	it	cs
 8007784:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007788:	4910      	ldr	r1, [pc, #64]	@ (80077cc <_scanf_float+0x420>)
 800778a:	4630      	mov	r0, r6
 800778c:	f000 f822 	bl	80077d4 <siprintf>
 8007790:	e7d0      	b.n	8007734 <_scanf_float+0x388>
 8007792:	f011 0f04 	tst.w	r1, #4
 8007796:	9903      	ldr	r1, [sp, #12]
 8007798:	600a      	str	r2, [r1, #0]
 800779a:	d1dc      	bne.n	8007756 <_scanf_float+0x3aa>
 800779c:	681d      	ldr	r5, [r3, #0]
 800779e:	4632      	mov	r2, r6
 80077a0:	463b      	mov	r3, r7
 80077a2:	4630      	mov	r0, r6
 80077a4:	4639      	mov	r1, r7
 80077a6:	f7f9 f9d9 	bl	8000b5c <__aeabi_dcmpun>
 80077aa:	b128      	cbz	r0, 80077b8 <_scanf_float+0x40c>
 80077ac:	4808      	ldr	r0, [pc, #32]	@ (80077d0 <_scanf_float+0x424>)
 80077ae:	f000 ffdb 	bl	8008768 <nanf>
 80077b2:	ed85 0a00 	vstr	s0, [r5]
 80077b6:	e7d1      	b.n	800775c <_scanf_float+0x3b0>
 80077b8:	4630      	mov	r0, r6
 80077ba:	4639      	mov	r1, r7
 80077bc:	f7f9 fa2c 	bl	8000c18 <__aeabi_d2f>
 80077c0:	6028      	str	r0, [r5, #0]
 80077c2:	e7cb      	b.n	800775c <_scanf_float+0x3b0>
 80077c4:	f04f 0900 	mov.w	r9, #0
 80077c8:	e629      	b.n	800741e <_scanf_float+0x72>
 80077ca:	bf00      	nop
 80077cc:	0800b2d8 	.word	0x0800b2d8
 80077d0:	0800b6cb 	.word	0x0800b6cb

080077d4 <siprintf>:
 80077d4:	b40e      	push	{r1, r2, r3}
 80077d6:	b500      	push	{lr}
 80077d8:	b09c      	sub	sp, #112	@ 0x70
 80077da:	ab1d      	add	r3, sp, #116	@ 0x74
 80077dc:	9002      	str	r0, [sp, #8]
 80077de:	9006      	str	r0, [sp, #24]
 80077e0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80077e4:	4809      	ldr	r0, [pc, #36]	@ (800780c <siprintf+0x38>)
 80077e6:	9107      	str	r1, [sp, #28]
 80077e8:	9104      	str	r1, [sp, #16]
 80077ea:	4909      	ldr	r1, [pc, #36]	@ (8007810 <siprintf+0x3c>)
 80077ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80077f0:	9105      	str	r1, [sp, #20]
 80077f2:	6800      	ldr	r0, [r0, #0]
 80077f4:	9301      	str	r3, [sp, #4]
 80077f6:	a902      	add	r1, sp, #8
 80077f8:	f002 f99e 	bl	8009b38 <_svfiprintf_r>
 80077fc:	9b02      	ldr	r3, [sp, #8]
 80077fe:	2200      	movs	r2, #0
 8007800:	701a      	strb	r2, [r3, #0]
 8007802:	b01c      	add	sp, #112	@ 0x70
 8007804:	f85d eb04 	ldr.w	lr, [sp], #4
 8007808:	b003      	add	sp, #12
 800780a:	4770      	bx	lr
 800780c:	20000184 	.word	0x20000184
 8007810:	ffff0208 	.word	0xffff0208

08007814 <std>:
 8007814:	2300      	movs	r3, #0
 8007816:	b510      	push	{r4, lr}
 8007818:	4604      	mov	r4, r0
 800781a:	e9c0 3300 	strd	r3, r3, [r0]
 800781e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007822:	6083      	str	r3, [r0, #8]
 8007824:	8181      	strh	r1, [r0, #12]
 8007826:	6643      	str	r3, [r0, #100]	@ 0x64
 8007828:	81c2      	strh	r2, [r0, #14]
 800782a:	6183      	str	r3, [r0, #24]
 800782c:	4619      	mov	r1, r3
 800782e:	2208      	movs	r2, #8
 8007830:	305c      	adds	r0, #92	@ 0x5c
 8007832:	f000 ff47 	bl	80086c4 <memset>
 8007836:	4b0d      	ldr	r3, [pc, #52]	@ (800786c <std+0x58>)
 8007838:	6263      	str	r3, [r4, #36]	@ 0x24
 800783a:	4b0d      	ldr	r3, [pc, #52]	@ (8007870 <std+0x5c>)
 800783c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800783e:	4b0d      	ldr	r3, [pc, #52]	@ (8007874 <std+0x60>)
 8007840:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007842:	4b0d      	ldr	r3, [pc, #52]	@ (8007878 <std+0x64>)
 8007844:	6323      	str	r3, [r4, #48]	@ 0x30
 8007846:	4b0d      	ldr	r3, [pc, #52]	@ (800787c <std+0x68>)
 8007848:	6224      	str	r4, [r4, #32]
 800784a:	429c      	cmp	r4, r3
 800784c:	d006      	beq.n	800785c <std+0x48>
 800784e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007852:	4294      	cmp	r4, r2
 8007854:	d002      	beq.n	800785c <std+0x48>
 8007856:	33d0      	adds	r3, #208	@ 0xd0
 8007858:	429c      	cmp	r4, r3
 800785a:	d105      	bne.n	8007868 <std+0x54>
 800785c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007860:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007864:	f000 bf64 	b.w	8008730 <__retarget_lock_init_recursive>
 8007868:	bd10      	pop	{r4, pc}
 800786a:	bf00      	nop
 800786c:	0800a97d 	.word	0x0800a97d
 8007870:	0800a99f 	.word	0x0800a99f
 8007874:	0800a9d7 	.word	0x0800a9d7
 8007878:	0800a9fb 	.word	0x0800a9fb
 800787c:	200002f8 	.word	0x200002f8

08007880 <stdio_exit_handler>:
 8007880:	4a02      	ldr	r2, [pc, #8]	@ (800788c <stdio_exit_handler+0xc>)
 8007882:	4903      	ldr	r1, [pc, #12]	@ (8007890 <stdio_exit_handler+0x10>)
 8007884:	4803      	ldr	r0, [pc, #12]	@ (8007894 <stdio_exit_handler+0x14>)
 8007886:	f000 beed 	b.w	8008664 <_fwalk_sglue>
 800788a:	bf00      	nop
 800788c:	2000000c 	.word	0x2000000c
 8007890:	08009fb1 	.word	0x08009fb1
 8007894:	20000188 	.word	0x20000188

08007898 <cleanup_stdio>:
 8007898:	6841      	ldr	r1, [r0, #4]
 800789a:	4b0c      	ldr	r3, [pc, #48]	@ (80078cc <cleanup_stdio+0x34>)
 800789c:	4299      	cmp	r1, r3
 800789e:	b510      	push	{r4, lr}
 80078a0:	4604      	mov	r4, r0
 80078a2:	d001      	beq.n	80078a8 <cleanup_stdio+0x10>
 80078a4:	f002 fb84 	bl	8009fb0 <_fflush_r>
 80078a8:	68a1      	ldr	r1, [r4, #8]
 80078aa:	4b09      	ldr	r3, [pc, #36]	@ (80078d0 <cleanup_stdio+0x38>)
 80078ac:	4299      	cmp	r1, r3
 80078ae:	d002      	beq.n	80078b6 <cleanup_stdio+0x1e>
 80078b0:	4620      	mov	r0, r4
 80078b2:	f002 fb7d 	bl	8009fb0 <_fflush_r>
 80078b6:	68e1      	ldr	r1, [r4, #12]
 80078b8:	4b06      	ldr	r3, [pc, #24]	@ (80078d4 <cleanup_stdio+0x3c>)
 80078ba:	4299      	cmp	r1, r3
 80078bc:	d004      	beq.n	80078c8 <cleanup_stdio+0x30>
 80078be:	4620      	mov	r0, r4
 80078c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078c4:	f002 bb74 	b.w	8009fb0 <_fflush_r>
 80078c8:	bd10      	pop	{r4, pc}
 80078ca:	bf00      	nop
 80078cc:	200002f8 	.word	0x200002f8
 80078d0:	20000360 	.word	0x20000360
 80078d4:	200003c8 	.word	0x200003c8

080078d8 <global_stdio_init.part.0>:
 80078d8:	b510      	push	{r4, lr}
 80078da:	4b0b      	ldr	r3, [pc, #44]	@ (8007908 <global_stdio_init.part.0+0x30>)
 80078dc:	4c0b      	ldr	r4, [pc, #44]	@ (800790c <global_stdio_init.part.0+0x34>)
 80078de:	4a0c      	ldr	r2, [pc, #48]	@ (8007910 <global_stdio_init.part.0+0x38>)
 80078e0:	601a      	str	r2, [r3, #0]
 80078e2:	4620      	mov	r0, r4
 80078e4:	2200      	movs	r2, #0
 80078e6:	2104      	movs	r1, #4
 80078e8:	f7ff ff94 	bl	8007814 <std>
 80078ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80078f0:	2201      	movs	r2, #1
 80078f2:	2109      	movs	r1, #9
 80078f4:	f7ff ff8e 	bl	8007814 <std>
 80078f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80078fc:	2202      	movs	r2, #2
 80078fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007902:	2112      	movs	r1, #18
 8007904:	f7ff bf86 	b.w	8007814 <std>
 8007908:	20000430 	.word	0x20000430
 800790c:	200002f8 	.word	0x200002f8
 8007910:	08007881 	.word	0x08007881

08007914 <__sfp_lock_acquire>:
 8007914:	4801      	ldr	r0, [pc, #4]	@ (800791c <__sfp_lock_acquire+0x8>)
 8007916:	f000 bf0c 	b.w	8008732 <__retarget_lock_acquire_recursive>
 800791a:	bf00      	nop
 800791c:	20000435 	.word	0x20000435

08007920 <__sfp_lock_release>:
 8007920:	4801      	ldr	r0, [pc, #4]	@ (8007928 <__sfp_lock_release+0x8>)
 8007922:	f000 bf07 	b.w	8008734 <__retarget_lock_release_recursive>
 8007926:	bf00      	nop
 8007928:	20000435 	.word	0x20000435

0800792c <__sinit>:
 800792c:	b510      	push	{r4, lr}
 800792e:	4604      	mov	r4, r0
 8007930:	f7ff fff0 	bl	8007914 <__sfp_lock_acquire>
 8007934:	6a23      	ldr	r3, [r4, #32]
 8007936:	b11b      	cbz	r3, 8007940 <__sinit+0x14>
 8007938:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800793c:	f7ff bff0 	b.w	8007920 <__sfp_lock_release>
 8007940:	4b04      	ldr	r3, [pc, #16]	@ (8007954 <__sinit+0x28>)
 8007942:	6223      	str	r3, [r4, #32]
 8007944:	4b04      	ldr	r3, [pc, #16]	@ (8007958 <__sinit+0x2c>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d1f5      	bne.n	8007938 <__sinit+0xc>
 800794c:	f7ff ffc4 	bl	80078d8 <global_stdio_init.part.0>
 8007950:	e7f2      	b.n	8007938 <__sinit+0xc>
 8007952:	bf00      	nop
 8007954:	08007899 	.word	0x08007899
 8007958:	20000430 	.word	0x20000430

0800795c <sulp>:
 800795c:	b570      	push	{r4, r5, r6, lr}
 800795e:	4604      	mov	r4, r0
 8007960:	460d      	mov	r5, r1
 8007962:	ec45 4b10 	vmov	d0, r4, r5
 8007966:	4616      	mov	r6, r2
 8007968:	f002 feca 	bl	800a700 <__ulp>
 800796c:	ec51 0b10 	vmov	r0, r1, d0
 8007970:	b17e      	cbz	r6, 8007992 <sulp+0x36>
 8007972:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007976:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800797a:	2b00      	cmp	r3, #0
 800797c:	dd09      	ble.n	8007992 <sulp+0x36>
 800797e:	051b      	lsls	r3, r3, #20
 8007980:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007984:	2400      	movs	r4, #0
 8007986:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800798a:	4622      	mov	r2, r4
 800798c:	462b      	mov	r3, r5
 800798e:	f7f8 fe4b 	bl	8000628 <__aeabi_dmul>
 8007992:	ec41 0b10 	vmov	d0, r0, r1
 8007996:	bd70      	pop	{r4, r5, r6, pc}

08007998 <_strtod_l>:
 8007998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800799c:	b09f      	sub	sp, #124	@ 0x7c
 800799e:	460c      	mov	r4, r1
 80079a0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80079a2:	2200      	movs	r2, #0
 80079a4:	921a      	str	r2, [sp, #104]	@ 0x68
 80079a6:	9005      	str	r0, [sp, #20]
 80079a8:	f04f 0a00 	mov.w	sl, #0
 80079ac:	f04f 0b00 	mov.w	fp, #0
 80079b0:	460a      	mov	r2, r1
 80079b2:	9219      	str	r2, [sp, #100]	@ 0x64
 80079b4:	7811      	ldrb	r1, [r2, #0]
 80079b6:	292b      	cmp	r1, #43	@ 0x2b
 80079b8:	d04a      	beq.n	8007a50 <_strtod_l+0xb8>
 80079ba:	d838      	bhi.n	8007a2e <_strtod_l+0x96>
 80079bc:	290d      	cmp	r1, #13
 80079be:	d832      	bhi.n	8007a26 <_strtod_l+0x8e>
 80079c0:	2908      	cmp	r1, #8
 80079c2:	d832      	bhi.n	8007a2a <_strtod_l+0x92>
 80079c4:	2900      	cmp	r1, #0
 80079c6:	d03b      	beq.n	8007a40 <_strtod_l+0xa8>
 80079c8:	2200      	movs	r2, #0
 80079ca:	920b      	str	r2, [sp, #44]	@ 0x2c
 80079cc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80079ce:	782a      	ldrb	r2, [r5, #0]
 80079d0:	2a30      	cmp	r2, #48	@ 0x30
 80079d2:	f040 80b3 	bne.w	8007b3c <_strtod_l+0x1a4>
 80079d6:	786a      	ldrb	r2, [r5, #1]
 80079d8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80079dc:	2a58      	cmp	r2, #88	@ 0x58
 80079de:	d16e      	bne.n	8007abe <_strtod_l+0x126>
 80079e0:	9302      	str	r3, [sp, #8]
 80079e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80079e4:	9301      	str	r3, [sp, #4]
 80079e6:	ab1a      	add	r3, sp, #104	@ 0x68
 80079e8:	9300      	str	r3, [sp, #0]
 80079ea:	4a8e      	ldr	r2, [pc, #568]	@ (8007c24 <_strtod_l+0x28c>)
 80079ec:	9805      	ldr	r0, [sp, #20]
 80079ee:	ab1b      	add	r3, sp, #108	@ 0x6c
 80079f0:	a919      	add	r1, sp, #100	@ 0x64
 80079f2:	f001 fd75 	bl	80094e0 <__gethex>
 80079f6:	f010 060f 	ands.w	r6, r0, #15
 80079fa:	4604      	mov	r4, r0
 80079fc:	d005      	beq.n	8007a0a <_strtod_l+0x72>
 80079fe:	2e06      	cmp	r6, #6
 8007a00:	d128      	bne.n	8007a54 <_strtod_l+0xbc>
 8007a02:	3501      	adds	r5, #1
 8007a04:	2300      	movs	r3, #0
 8007a06:	9519      	str	r5, [sp, #100]	@ 0x64
 8007a08:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a0a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	f040 858e 	bne.w	800852e <_strtod_l+0xb96>
 8007a12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a14:	b1cb      	cbz	r3, 8007a4a <_strtod_l+0xb2>
 8007a16:	4652      	mov	r2, sl
 8007a18:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007a1c:	ec43 2b10 	vmov	d0, r2, r3
 8007a20:	b01f      	add	sp, #124	@ 0x7c
 8007a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a26:	2920      	cmp	r1, #32
 8007a28:	d1ce      	bne.n	80079c8 <_strtod_l+0x30>
 8007a2a:	3201      	adds	r2, #1
 8007a2c:	e7c1      	b.n	80079b2 <_strtod_l+0x1a>
 8007a2e:	292d      	cmp	r1, #45	@ 0x2d
 8007a30:	d1ca      	bne.n	80079c8 <_strtod_l+0x30>
 8007a32:	2101      	movs	r1, #1
 8007a34:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007a36:	1c51      	adds	r1, r2, #1
 8007a38:	9119      	str	r1, [sp, #100]	@ 0x64
 8007a3a:	7852      	ldrb	r2, [r2, #1]
 8007a3c:	2a00      	cmp	r2, #0
 8007a3e:	d1c5      	bne.n	80079cc <_strtod_l+0x34>
 8007a40:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007a42:	9419      	str	r4, [sp, #100]	@ 0x64
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	f040 8570 	bne.w	800852a <_strtod_l+0xb92>
 8007a4a:	4652      	mov	r2, sl
 8007a4c:	465b      	mov	r3, fp
 8007a4e:	e7e5      	b.n	8007a1c <_strtod_l+0x84>
 8007a50:	2100      	movs	r1, #0
 8007a52:	e7ef      	b.n	8007a34 <_strtod_l+0x9c>
 8007a54:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007a56:	b13a      	cbz	r2, 8007a68 <_strtod_l+0xd0>
 8007a58:	2135      	movs	r1, #53	@ 0x35
 8007a5a:	a81c      	add	r0, sp, #112	@ 0x70
 8007a5c:	f002 ff4a 	bl	800a8f4 <__copybits>
 8007a60:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007a62:	9805      	ldr	r0, [sp, #20]
 8007a64:	f002 fb18 	bl	800a098 <_Bfree>
 8007a68:	3e01      	subs	r6, #1
 8007a6a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007a6c:	2e04      	cmp	r6, #4
 8007a6e:	d806      	bhi.n	8007a7e <_strtod_l+0xe6>
 8007a70:	e8df f006 	tbb	[pc, r6]
 8007a74:	201d0314 	.word	0x201d0314
 8007a78:	14          	.byte	0x14
 8007a79:	00          	.byte	0x00
 8007a7a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007a7e:	05e1      	lsls	r1, r4, #23
 8007a80:	bf48      	it	mi
 8007a82:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007a86:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007a8a:	0d1b      	lsrs	r3, r3, #20
 8007a8c:	051b      	lsls	r3, r3, #20
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d1bb      	bne.n	8007a0a <_strtod_l+0x72>
 8007a92:	f000 fe23 	bl	80086dc <__errno>
 8007a96:	2322      	movs	r3, #34	@ 0x22
 8007a98:	6003      	str	r3, [r0, #0]
 8007a9a:	e7b6      	b.n	8007a0a <_strtod_l+0x72>
 8007a9c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007aa0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007aa4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007aa8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007aac:	e7e7      	b.n	8007a7e <_strtod_l+0xe6>
 8007aae:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8007c2c <_strtod_l+0x294>
 8007ab2:	e7e4      	b.n	8007a7e <_strtod_l+0xe6>
 8007ab4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007ab8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8007abc:	e7df      	b.n	8007a7e <_strtod_l+0xe6>
 8007abe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007ac0:	1c5a      	adds	r2, r3, #1
 8007ac2:	9219      	str	r2, [sp, #100]	@ 0x64
 8007ac4:	785b      	ldrb	r3, [r3, #1]
 8007ac6:	2b30      	cmp	r3, #48	@ 0x30
 8007ac8:	d0f9      	beq.n	8007abe <_strtod_l+0x126>
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d09d      	beq.n	8007a0a <_strtod_l+0x72>
 8007ace:	2301      	movs	r3, #1
 8007ad0:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ad2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007ad4:	930c      	str	r3, [sp, #48]	@ 0x30
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	9308      	str	r3, [sp, #32]
 8007ada:	930a      	str	r3, [sp, #40]	@ 0x28
 8007adc:	461f      	mov	r7, r3
 8007ade:	220a      	movs	r2, #10
 8007ae0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007ae2:	7805      	ldrb	r5, [r0, #0]
 8007ae4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007ae8:	b2d9      	uxtb	r1, r3
 8007aea:	2909      	cmp	r1, #9
 8007aec:	d928      	bls.n	8007b40 <_strtod_l+0x1a8>
 8007aee:	494e      	ldr	r1, [pc, #312]	@ (8007c28 <_strtod_l+0x290>)
 8007af0:	2201      	movs	r2, #1
 8007af2:	f000 fdd5 	bl	80086a0 <strncmp>
 8007af6:	2800      	cmp	r0, #0
 8007af8:	d032      	beq.n	8007b60 <_strtod_l+0x1c8>
 8007afa:	2000      	movs	r0, #0
 8007afc:	462a      	mov	r2, r5
 8007afe:	4681      	mov	r9, r0
 8007b00:	463d      	mov	r5, r7
 8007b02:	4603      	mov	r3, r0
 8007b04:	2a65      	cmp	r2, #101	@ 0x65
 8007b06:	d001      	beq.n	8007b0c <_strtod_l+0x174>
 8007b08:	2a45      	cmp	r2, #69	@ 0x45
 8007b0a:	d114      	bne.n	8007b36 <_strtod_l+0x19e>
 8007b0c:	b91d      	cbnz	r5, 8007b16 <_strtod_l+0x17e>
 8007b0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b10:	4302      	orrs	r2, r0
 8007b12:	d095      	beq.n	8007a40 <_strtod_l+0xa8>
 8007b14:	2500      	movs	r5, #0
 8007b16:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007b18:	1c62      	adds	r2, r4, #1
 8007b1a:	9219      	str	r2, [sp, #100]	@ 0x64
 8007b1c:	7862      	ldrb	r2, [r4, #1]
 8007b1e:	2a2b      	cmp	r2, #43	@ 0x2b
 8007b20:	d077      	beq.n	8007c12 <_strtod_l+0x27a>
 8007b22:	2a2d      	cmp	r2, #45	@ 0x2d
 8007b24:	d07b      	beq.n	8007c1e <_strtod_l+0x286>
 8007b26:	f04f 0c00 	mov.w	ip, #0
 8007b2a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007b2e:	2909      	cmp	r1, #9
 8007b30:	f240 8082 	bls.w	8007c38 <_strtod_l+0x2a0>
 8007b34:	9419      	str	r4, [sp, #100]	@ 0x64
 8007b36:	f04f 0800 	mov.w	r8, #0
 8007b3a:	e0a2      	b.n	8007c82 <_strtod_l+0x2ea>
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	e7c7      	b.n	8007ad0 <_strtod_l+0x138>
 8007b40:	2f08      	cmp	r7, #8
 8007b42:	bfd5      	itete	le
 8007b44:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8007b46:	9908      	ldrgt	r1, [sp, #32]
 8007b48:	fb02 3301 	mlale	r3, r2, r1, r3
 8007b4c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007b50:	f100 0001 	add.w	r0, r0, #1
 8007b54:	bfd4      	ite	le
 8007b56:	930a      	strle	r3, [sp, #40]	@ 0x28
 8007b58:	9308      	strgt	r3, [sp, #32]
 8007b5a:	3701      	adds	r7, #1
 8007b5c:	9019      	str	r0, [sp, #100]	@ 0x64
 8007b5e:	e7bf      	b.n	8007ae0 <_strtod_l+0x148>
 8007b60:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007b62:	1c5a      	adds	r2, r3, #1
 8007b64:	9219      	str	r2, [sp, #100]	@ 0x64
 8007b66:	785a      	ldrb	r2, [r3, #1]
 8007b68:	b37f      	cbz	r7, 8007bca <_strtod_l+0x232>
 8007b6a:	4681      	mov	r9, r0
 8007b6c:	463d      	mov	r5, r7
 8007b6e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007b72:	2b09      	cmp	r3, #9
 8007b74:	d912      	bls.n	8007b9c <_strtod_l+0x204>
 8007b76:	2301      	movs	r3, #1
 8007b78:	e7c4      	b.n	8007b04 <_strtod_l+0x16c>
 8007b7a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007b7c:	1c5a      	adds	r2, r3, #1
 8007b7e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007b80:	785a      	ldrb	r2, [r3, #1]
 8007b82:	3001      	adds	r0, #1
 8007b84:	2a30      	cmp	r2, #48	@ 0x30
 8007b86:	d0f8      	beq.n	8007b7a <_strtod_l+0x1e2>
 8007b88:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007b8c:	2b08      	cmp	r3, #8
 8007b8e:	f200 84d3 	bhi.w	8008538 <_strtod_l+0xba0>
 8007b92:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007b94:	930c      	str	r3, [sp, #48]	@ 0x30
 8007b96:	4681      	mov	r9, r0
 8007b98:	2000      	movs	r0, #0
 8007b9a:	4605      	mov	r5, r0
 8007b9c:	3a30      	subs	r2, #48	@ 0x30
 8007b9e:	f100 0301 	add.w	r3, r0, #1
 8007ba2:	d02a      	beq.n	8007bfa <_strtod_l+0x262>
 8007ba4:	4499      	add	r9, r3
 8007ba6:	eb00 0c05 	add.w	ip, r0, r5
 8007baa:	462b      	mov	r3, r5
 8007bac:	210a      	movs	r1, #10
 8007bae:	4563      	cmp	r3, ip
 8007bb0:	d10d      	bne.n	8007bce <_strtod_l+0x236>
 8007bb2:	1c69      	adds	r1, r5, #1
 8007bb4:	4401      	add	r1, r0
 8007bb6:	4428      	add	r0, r5
 8007bb8:	2808      	cmp	r0, #8
 8007bba:	dc16      	bgt.n	8007bea <_strtod_l+0x252>
 8007bbc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007bbe:	230a      	movs	r3, #10
 8007bc0:	fb03 2300 	mla	r3, r3, r0, r2
 8007bc4:	930a      	str	r3, [sp, #40]	@ 0x28
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	e018      	b.n	8007bfc <_strtod_l+0x264>
 8007bca:	4638      	mov	r0, r7
 8007bcc:	e7da      	b.n	8007b84 <_strtod_l+0x1ec>
 8007bce:	2b08      	cmp	r3, #8
 8007bd0:	f103 0301 	add.w	r3, r3, #1
 8007bd4:	dc03      	bgt.n	8007bde <_strtod_l+0x246>
 8007bd6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007bd8:	434e      	muls	r6, r1
 8007bda:	960a      	str	r6, [sp, #40]	@ 0x28
 8007bdc:	e7e7      	b.n	8007bae <_strtod_l+0x216>
 8007bde:	2b10      	cmp	r3, #16
 8007be0:	bfde      	ittt	le
 8007be2:	9e08      	ldrle	r6, [sp, #32]
 8007be4:	434e      	mulle	r6, r1
 8007be6:	9608      	strle	r6, [sp, #32]
 8007be8:	e7e1      	b.n	8007bae <_strtod_l+0x216>
 8007bea:	280f      	cmp	r0, #15
 8007bec:	dceb      	bgt.n	8007bc6 <_strtod_l+0x22e>
 8007bee:	9808      	ldr	r0, [sp, #32]
 8007bf0:	230a      	movs	r3, #10
 8007bf2:	fb03 2300 	mla	r3, r3, r0, r2
 8007bf6:	9308      	str	r3, [sp, #32]
 8007bf8:	e7e5      	b.n	8007bc6 <_strtod_l+0x22e>
 8007bfa:	4629      	mov	r1, r5
 8007bfc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007bfe:	1c50      	adds	r0, r2, #1
 8007c00:	9019      	str	r0, [sp, #100]	@ 0x64
 8007c02:	7852      	ldrb	r2, [r2, #1]
 8007c04:	4618      	mov	r0, r3
 8007c06:	460d      	mov	r5, r1
 8007c08:	e7b1      	b.n	8007b6e <_strtod_l+0x1d6>
 8007c0a:	f04f 0900 	mov.w	r9, #0
 8007c0e:	2301      	movs	r3, #1
 8007c10:	e77d      	b.n	8007b0e <_strtod_l+0x176>
 8007c12:	f04f 0c00 	mov.w	ip, #0
 8007c16:	1ca2      	adds	r2, r4, #2
 8007c18:	9219      	str	r2, [sp, #100]	@ 0x64
 8007c1a:	78a2      	ldrb	r2, [r4, #2]
 8007c1c:	e785      	b.n	8007b2a <_strtod_l+0x192>
 8007c1e:	f04f 0c01 	mov.w	ip, #1
 8007c22:	e7f8      	b.n	8007c16 <_strtod_l+0x27e>
 8007c24:	0800b2f4 	.word	0x0800b2f4
 8007c28:	0800b2dd 	.word	0x0800b2dd
 8007c2c:	7ff00000 	.word	0x7ff00000
 8007c30:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007c32:	1c51      	adds	r1, r2, #1
 8007c34:	9119      	str	r1, [sp, #100]	@ 0x64
 8007c36:	7852      	ldrb	r2, [r2, #1]
 8007c38:	2a30      	cmp	r2, #48	@ 0x30
 8007c3a:	d0f9      	beq.n	8007c30 <_strtod_l+0x298>
 8007c3c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007c40:	2908      	cmp	r1, #8
 8007c42:	f63f af78 	bhi.w	8007b36 <_strtod_l+0x19e>
 8007c46:	3a30      	subs	r2, #48	@ 0x30
 8007c48:	920e      	str	r2, [sp, #56]	@ 0x38
 8007c4a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007c4c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007c4e:	f04f 080a 	mov.w	r8, #10
 8007c52:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007c54:	1c56      	adds	r6, r2, #1
 8007c56:	9619      	str	r6, [sp, #100]	@ 0x64
 8007c58:	7852      	ldrb	r2, [r2, #1]
 8007c5a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007c5e:	f1be 0f09 	cmp.w	lr, #9
 8007c62:	d939      	bls.n	8007cd8 <_strtod_l+0x340>
 8007c64:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007c66:	1a76      	subs	r6, r6, r1
 8007c68:	2e08      	cmp	r6, #8
 8007c6a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007c6e:	dc03      	bgt.n	8007c78 <_strtod_l+0x2e0>
 8007c70:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007c72:	4588      	cmp	r8, r1
 8007c74:	bfa8      	it	ge
 8007c76:	4688      	movge	r8, r1
 8007c78:	f1bc 0f00 	cmp.w	ip, #0
 8007c7c:	d001      	beq.n	8007c82 <_strtod_l+0x2ea>
 8007c7e:	f1c8 0800 	rsb	r8, r8, #0
 8007c82:	2d00      	cmp	r5, #0
 8007c84:	d14e      	bne.n	8007d24 <_strtod_l+0x38c>
 8007c86:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007c88:	4308      	orrs	r0, r1
 8007c8a:	f47f aebe 	bne.w	8007a0a <_strtod_l+0x72>
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	f47f aed6 	bne.w	8007a40 <_strtod_l+0xa8>
 8007c94:	2a69      	cmp	r2, #105	@ 0x69
 8007c96:	d028      	beq.n	8007cea <_strtod_l+0x352>
 8007c98:	dc25      	bgt.n	8007ce6 <_strtod_l+0x34e>
 8007c9a:	2a49      	cmp	r2, #73	@ 0x49
 8007c9c:	d025      	beq.n	8007cea <_strtod_l+0x352>
 8007c9e:	2a4e      	cmp	r2, #78	@ 0x4e
 8007ca0:	f47f aece 	bne.w	8007a40 <_strtod_l+0xa8>
 8007ca4:	499b      	ldr	r1, [pc, #620]	@ (8007f14 <_strtod_l+0x57c>)
 8007ca6:	a819      	add	r0, sp, #100	@ 0x64
 8007ca8:	f001 fe3c 	bl	8009924 <__match>
 8007cac:	2800      	cmp	r0, #0
 8007cae:	f43f aec7 	beq.w	8007a40 <_strtod_l+0xa8>
 8007cb2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007cb4:	781b      	ldrb	r3, [r3, #0]
 8007cb6:	2b28      	cmp	r3, #40	@ 0x28
 8007cb8:	d12e      	bne.n	8007d18 <_strtod_l+0x380>
 8007cba:	4997      	ldr	r1, [pc, #604]	@ (8007f18 <_strtod_l+0x580>)
 8007cbc:	aa1c      	add	r2, sp, #112	@ 0x70
 8007cbe:	a819      	add	r0, sp, #100	@ 0x64
 8007cc0:	f001 fe44 	bl	800994c <__hexnan>
 8007cc4:	2805      	cmp	r0, #5
 8007cc6:	d127      	bne.n	8007d18 <_strtod_l+0x380>
 8007cc8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007cca:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007cce:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007cd2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007cd6:	e698      	b.n	8007a0a <_strtod_l+0x72>
 8007cd8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007cda:	fb08 2101 	mla	r1, r8, r1, r2
 8007cde:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007ce2:	920e      	str	r2, [sp, #56]	@ 0x38
 8007ce4:	e7b5      	b.n	8007c52 <_strtod_l+0x2ba>
 8007ce6:	2a6e      	cmp	r2, #110	@ 0x6e
 8007ce8:	e7da      	b.n	8007ca0 <_strtod_l+0x308>
 8007cea:	498c      	ldr	r1, [pc, #560]	@ (8007f1c <_strtod_l+0x584>)
 8007cec:	a819      	add	r0, sp, #100	@ 0x64
 8007cee:	f001 fe19 	bl	8009924 <__match>
 8007cf2:	2800      	cmp	r0, #0
 8007cf4:	f43f aea4 	beq.w	8007a40 <_strtod_l+0xa8>
 8007cf8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007cfa:	4989      	ldr	r1, [pc, #548]	@ (8007f20 <_strtod_l+0x588>)
 8007cfc:	3b01      	subs	r3, #1
 8007cfe:	a819      	add	r0, sp, #100	@ 0x64
 8007d00:	9319      	str	r3, [sp, #100]	@ 0x64
 8007d02:	f001 fe0f 	bl	8009924 <__match>
 8007d06:	b910      	cbnz	r0, 8007d0e <_strtod_l+0x376>
 8007d08:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d0a:	3301      	adds	r3, #1
 8007d0c:	9319      	str	r3, [sp, #100]	@ 0x64
 8007d0e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8007f30 <_strtod_l+0x598>
 8007d12:	f04f 0a00 	mov.w	sl, #0
 8007d16:	e678      	b.n	8007a0a <_strtod_l+0x72>
 8007d18:	4882      	ldr	r0, [pc, #520]	@ (8007f24 <_strtod_l+0x58c>)
 8007d1a:	f000 fd1d 	bl	8008758 <nan>
 8007d1e:	ec5b ab10 	vmov	sl, fp, d0
 8007d22:	e672      	b.n	8007a0a <_strtod_l+0x72>
 8007d24:	eba8 0309 	sub.w	r3, r8, r9
 8007d28:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007d2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d2c:	2f00      	cmp	r7, #0
 8007d2e:	bf08      	it	eq
 8007d30:	462f      	moveq	r7, r5
 8007d32:	2d10      	cmp	r5, #16
 8007d34:	462c      	mov	r4, r5
 8007d36:	bfa8      	it	ge
 8007d38:	2410      	movge	r4, #16
 8007d3a:	f7f8 fbfb 	bl	8000534 <__aeabi_ui2d>
 8007d3e:	2d09      	cmp	r5, #9
 8007d40:	4682      	mov	sl, r0
 8007d42:	468b      	mov	fp, r1
 8007d44:	dc13      	bgt.n	8007d6e <_strtod_l+0x3d6>
 8007d46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	f43f ae5e 	beq.w	8007a0a <_strtod_l+0x72>
 8007d4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d50:	dd78      	ble.n	8007e44 <_strtod_l+0x4ac>
 8007d52:	2b16      	cmp	r3, #22
 8007d54:	dc5f      	bgt.n	8007e16 <_strtod_l+0x47e>
 8007d56:	4974      	ldr	r1, [pc, #464]	@ (8007f28 <_strtod_l+0x590>)
 8007d58:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007d5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d60:	4652      	mov	r2, sl
 8007d62:	465b      	mov	r3, fp
 8007d64:	f7f8 fc60 	bl	8000628 <__aeabi_dmul>
 8007d68:	4682      	mov	sl, r0
 8007d6a:	468b      	mov	fp, r1
 8007d6c:	e64d      	b.n	8007a0a <_strtod_l+0x72>
 8007d6e:	4b6e      	ldr	r3, [pc, #440]	@ (8007f28 <_strtod_l+0x590>)
 8007d70:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007d74:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007d78:	f7f8 fc56 	bl	8000628 <__aeabi_dmul>
 8007d7c:	4682      	mov	sl, r0
 8007d7e:	9808      	ldr	r0, [sp, #32]
 8007d80:	468b      	mov	fp, r1
 8007d82:	f7f8 fbd7 	bl	8000534 <__aeabi_ui2d>
 8007d86:	4602      	mov	r2, r0
 8007d88:	460b      	mov	r3, r1
 8007d8a:	4650      	mov	r0, sl
 8007d8c:	4659      	mov	r1, fp
 8007d8e:	f7f8 fa95 	bl	80002bc <__adddf3>
 8007d92:	2d0f      	cmp	r5, #15
 8007d94:	4682      	mov	sl, r0
 8007d96:	468b      	mov	fp, r1
 8007d98:	ddd5      	ble.n	8007d46 <_strtod_l+0x3ae>
 8007d9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d9c:	1b2c      	subs	r4, r5, r4
 8007d9e:	441c      	add	r4, r3
 8007da0:	2c00      	cmp	r4, #0
 8007da2:	f340 8096 	ble.w	8007ed2 <_strtod_l+0x53a>
 8007da6:	f014 030f 	ands.w	r3, r4, #15
 8007daa:	d00a      	beq.n	8007dc2 <_strtod_l+0x42a>
 8007dac:	495e      	ldr	r1, [pc, #376]	@ (8007f28 <_strtod_l+0x590>)
 8007dae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007db2:	4652      	mov	r2, sl
 8007db4:	465b      	mov	r3, fp
 8007db6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007dba:	f7f8 fc35 	bl	8000628 <__aeabi_dmul>
 8007dbe:	4682      	mov	sl, r0
 8007dc0:	468b      	mov	fp, r1
 8007dc2:	f034 040f 	bics.w	r4, r4, #15
 8007dc6:	d073      	beq.n	8007eb0 <_strtod_l+0x518>
 8007dc8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007dcc:	dd48      	ble.n	8007e60 <_strtod_l+0x4c8>
 8007dce:	2400      	movs	r4, #0
 8007dd0:	46a0      	mov	r8, r4
 8007dd2:	940a      	str	r4, [sp, #40]	@ 0x28
 8007dd4:	46a1      	mov	r9, r4
 8007dd6:	9a05      	ldr	r2, [sp, #20]
 8007dd8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8007f30 <_strtod_l+0x598>
 8007ddc:	2322      	movs	r3, #34	@ 0x22
 8007dde:	6013      	str	r3, [r2, #0]
 8007de0:	f04f 0a00 	mov.w	sl, #0
 8007de4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	f43f ae0f 	beq.w	8007a0a <_strtod_l+0x72>
 8007dec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007dee:	9805      	ldr	r0, [sp, #20]
 8007df0:	f002 f952 	bl	800a098 <_Bfree>
 8007df4:	9805      	ldr	r0, [sp, #20]
 8007df6:	4649      	mov	r1, r9
 8007df8:	f002 f94e 	bl	800a098 <_Bfree>
 8007dfc:	9805      	ldr	r0, [sp, #20]
 8007dfe:	4641      	mov	r1, r8
 8007e00:	f002 f94a 	bl	800a098 <_Bfree>
 8007e04:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007e06:	9805      	ldr	r0, [sp, #20]
 8007e08:	f002 f946 	bl	800a098 <_Bfree>
 8007e0c:	9805      	ldr	r0, [sp, #20]
 8007e0e:	4621      	mov	r1, r4
 8007e10:	f002 f942 	bl	800a098 <_Bfree>
 8007e14:	e5f9      	b.n	8007a0a <_strtod_l+0x72>
 8007e16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e18:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	dbbc      	blt.n	8007d9a <_strtod_l+0x402>
 8007e20:	4c41      	ldr	r4, [pc, #260]	@ (8007f28 <_strtod_l+0x590>)
 8007e22:	f1c5 050f 	rsb	r5, r5, #15
 8007e26:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007e2a:	4652      	mov	r2, sl
 8007e2c:	465b      	mov	r3, fp
 8007e2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e32:	f7f8 fbf9 	bl	8000628 <__aeabi_dmul>
 8007e36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e38:	1b5d      	subs	r5, r3, r5
 8007e3a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007e3e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007e42:	e78f      	b.n	8007d64 <_strtod_l+0x3cc>
 8007e44:	3316      	adds	r3, #22
 8007e46:	dba8      	blt.n	8007d9a <_strtod_l+0x402>
 8007e48:	4b37      	ldr	r3, [pc, #220]	@ (8007f28 <_strtod_l+0x590>)
 8007e4a:	eba9 0808 	sub.w	r8, r9, r8
 8007e4e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007e52:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007e56:	4650      	mov	r0, sl
 8007e58:	4659      	mov	r1, fp
 8007e5a:	f7f8 fd0f 	bl	800087c <__aeabi_ddiv>
 8007e5e:	e783      	b.n	8007d68 <_strtod_l+0x3d0>
 8007e60:	4b32      	ldr	r3, [pc, #200]	@ (8007f2c <_strtod_l+0x594>)
 8007e62:	9308      	str	r3, [sp, #32]
 8007e64:	2300      	movs	r3, #0
 8007e66:	1124      	asrs	r4, r4, #4
 8007e68:	4650      	mov	r0, sl
 8007e6a:	4659      	mov	r1, fp
 8007e6c:	461e      	mov	r6, r3
 8007e6e:	2c01      	cmp	r4, #1
 8007e70:	dc21      	bgt.n	8007eb6 <_strtod_l+0x51e>
 8007e72:	b10b      	cbz	r3, 8007e78 <_strtod_l+0x4e0>
 8007e74:	4682      	mov	sl, r0
 8007e76:	468b      	mov	fp, r1
 8007e78:	492c      	ldr	r1, [pc, #176]	@ (8007f2c <_strtod_l+0x594>)
 8007e7a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007e7e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007e82:	4652      	mov	r2, sl
 8007e84:	465b      	mov	r3, fp
 8007e86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e8a:	f7f8 fbcd 	bl	8000628 <__aeabi_dmul>
 8007e8e:	4b28      	ldr	r3, [pc, #160]	@ (8007f30 <_strtod_l+0x598>)
 8007e90:	460a      	mov	r2, r1
 8007e92:	400b      	ands	r3, r1
 8007e94:	4927      	ldr	r1, [pc, #156]	@ (8007f34 <_strtod_l+0x59c>)
 8007e96:	428b      	cmp	r3, r1
 8007e98:	4682      	mov	sl, r0
 8007e9a:	d898      	bhi.n	8007dce <_strtod_l+0x436>
 8007e9c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007ea0:	428b      	cmp	r3, r1
 8007ea2:	bf86      	itte	hi
 8007ea4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8007f38 <_strtod_l+0x5a0>
 8007ea8:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8007eac:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	9308      	str	r3, [sp, #32]
 8007eb4:	e07a      	b.n	8007fac <_strtod_l+0x614>
 8007eb6:	07e2      	lsls	r2, r4, #31
 8007eb8:	d505      	bpl.n	8007ec6 <_strtod_l+0x52e>
 8007eba:	9b08      	ldr	r3, [sp, #32]
 8007ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec0:	f7f8 fbb2 	bl	8000628 <__aeabi_dmul>
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	9a08      	ldr	r2, [sp, #32]
 8007ec8:	3208      	adds	r2, #8
 8007eca:	3601      	adds	r6, #1
 8007ecc:	1064      	asrs	r4, r4, #1
 8007ece:	9208      	str	r2, [sp, #32]
 8007ed0:	e7cd      	b.n	8007e6e <_strtod_l+0x4d6>
 8007ed2:	d0ed      	beq.n	8007eb0 <_strtod_l+0x518>
 8007ed4:	4264      	negs	r4, r4
 8007ed6:	f014 020f 	ands.w	r2, r4, #15
 8007eda:	d00a      	beq.n	8007ef2 <_strtod_l+0x55a>
 8007edc:	4b12      	ldr	r3, [pc, #72]	@ (8007f28 <_strtod_l+0x590>)
 8007ede:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ee2:	4650      	mov	r0, sl
 8007ee4:	4659      	mov	r1, fp
 8007ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eea:	f7f8 fcc7 	bl	800087c <__aeabi_ddiv>
 8007eee:	4682      	mov	sl, r0
 8007ef0:	468b      	mov	fp, r1
 8007ef2:	1124      	asrs	r4, r4, #4
 8007ef4:	d0dc      	beq.n	8007eb0 <_strtod_l+0x518>
 8007ef6:	2c1f      	cmp	r4, #31
 8007ef8:	dd20      	ble.n	8007f3c <_strtod_l+0x5a4>
 8007efa:	2400      	movs	r4, #0
 8007efc:	46a0      	mov	r8, r4
 8007efe:	940a      	str	r4, [sp, #40]	@ 0x28
 8007f00:	46a1      	mov	r9, r4
 8007f02:	9a05      	ldr	r2, [sp, #20]
 8007f04:	2322      	movs	r3, #34	@ 0x22
 8007f06:	f04f 0a00 	mov.w	sl, #0
 8007f0a:	f04f 0b00 	mov.w	fp, #0
 8007f0e:	6013      	str	r3, [r2, #0]
 8007f10:	e768      	b.n	8007de4 <_strtod_l+0x44c>
 8007f12:	bf00      	nop
 8007f14:	0800b2b1 	.word	0x0800b2b1
 8007f18:	0800b2e0 	.word	0x0800b2e0
 8007f1c:	0800b2a9 	.word	0x0800b2a9
 8007f20:	0800b43c 	.word	0x0800b43c
 8007f24:	0800b6cb 	.word	0x0800b6cb
 8007f28:	0800b5c8 	.word	0x0800b5c8
 8007f2c:	0800b5a0 	.word	0x0800b5a0
 8007f30:	7ff00000 	.word	0x7ff00000
 8007f34:	7ca00000 	.word	0x7ca00000
 8007f38:	7fefffff 	.word	0x7fefffff
 8007f3c:	f014 0310 	ands.w	r3, r4, #16
 8007f40:	bf18      	it	ne
 8007f42:	236a      	movne	r3, #106	@ 0x6a
 8007f44:	4ea9      	ldr	r6, [pc, #676]	@ (80081ec <_strtod_l+0x854>)
 8007f46:	9308      	str	r3, [sp, #32]
 8007f48:	4650      	mov	r0, sl
 8007f4a:	4659      	mov	r1, fp
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	07e2      	lsls	r2, r4, #31
 8007f50:	d504      	bpl.n	8007f5c <_strtod_l+0x5c4>
 8007f52:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007f56:	f7f8 fb67 	bl	8000628 <__aeabi_dmul>
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	1064      	asrs	r4, r4, #1
 8007f5e:	f106 0608 	add.w	r6, r6, #8
 8007f62:	d1f4      	bne.n	8007f4e <_strtod_l+0x5b6>
 8007f64:	b10b      	cbz	r3, 8007f6a <_strtod_l+0x5d2>
 8007f66:	4682      	mov	sl, r0
 8007f68:	468b      	mov	fp, r1
 8007f6a:	9b08      	ldr	r3, [sp, #32]
 8007f6c:	b1b3      	cbz	r3, 8007f9c <_strtod_l+0x604>
 8007f6e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007f72:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	4659      	mov	r1, fp
 8007f7a:	dd0f      	ble.n	8007f9c <_strtod_l+0x604>
 8007f7c:	2b1f      	cmp	r3, #31
 8007f7e:	dd55      	ble.n	800802c <_strtod_l+0x694>
 8007f80:	2b34      	cmp	r3, #52	@ 0x34
 8007f82:	bfde      	ittt	le
 8007f84:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8007f88:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007f8c:	4093      	lslle	r3, r2
 8007f8e:	f04f 0a00 	mov.w	sl, #0
 8007f92:	bfcc      	ite	gt
 8007f94:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007f98:	ea03 0b01 	andle.w	fp, r3, r1
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	4650      	mov	r0, sl
 8007fa2:	4659      	mov	r1, fp
 8007fa4:	f7f8 fda8 	bl	8000af8 <__aeabi_dcmpeq>
 8007fa8:	2800      	cmp	r0, #0
 8007faa:	d1a6      	bne.n	8007efa <_strtod_l+0x562>
 8007fac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007fae:	9300      	str	r3, [sp, #0]
 8007fb0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007fb2:	9805      	ldr	r0, [sp, #20]
 8007fb4:	462b      	mov	r3, r5
 8007fb6:	463a      	mov	r2, r7
 8007fb8:	f002 f8d6 	bl	800a168 <__s2b>
 8007fbc:	900a      	str	r0, [sp, #40]	@ 0x28
 8007fbe:	2800      	cmp	r0, #0
 8007fc0:	f43f af05 	beq.w	8007dce <_strtod_l+0x436>
 8007fc4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007fc6:	2a00      	cmp	r2, #0
 8007fc8:	eba9 0308 	sub.w	r3, r9, r8
 8007fcc:	bfa8      	it	ge
 8007fce:	2300      	movge	r3, #0
 8007fd0:	9312      	str	r3, [sp, #72]	@ 0x48
 8007fd2:	2400      	movs	r4, #0
 8007fd4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007fd8:	9316      	str	r3, [sp, #88]	@ 0x58
 8007fda:	46a0      	mov	r8, r4
 8007fdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007fde:	9805      	ldr	r0, [sp, #20]
 8007fe0:	6859      	ldr	r1, [r3, #4]
 8007fe2:	f002 f819 	bl	800a018 <_Balloc>
 8007fe6:	4681      	mov	r9, r0
 8007fe8:	2800      	cmp	r0, #0
 8007fea:	f43f aef4 	beq.w	8007dd6 <_strtod_l+0x43e>
 8007fee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ff0:	691a      	ldr	r2, [r3, #16]
 8007ff2:	3202      	adds	r2, #2
 8007ff4:	f103 010c 	add.w	r1, r3, #12
 8007ff8:	0092      	lsls	r2, r2, #2
 8007ffa:	300c      	adds	r0, #12
 8007ffc:	f000 fb9b 	bl	8008736 <memcpy>
 8008000:	ec4b ab10 	vmov	d0, sl, fp
 8008004:	9805      	ldr	r0, [sp, #20]
 8008006:	aa1c      	add	r2, sp, #112	@ 0x70
 8008008:	a91b      	add	r1, sp, #108	@ 0x6c
 800800a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800800e:	f002 fbe7 	bl	800a7e0 <__d2b>
 8008012:	901a      	str	r0, [sp, #104]	@ 0x68
 8008014:	2800      	cmp	r0, #0
 8008016:	f43f aede 	beq.w	8007dd6 <_strtod_l+0x43e>
 800801a:	9805      	ldr	r0, [sp, #20]
 800801c:	2101      	movs	r1, #1
 800801e:	f002 f939 	bl	800a294 <__i2b>
 8008022:	4680      	mov	r8, r0
 8008024:	b948      	cbnz	r0, 800803a <_strtod_l+0x6a2>
 8008026:	f04f 0800 	mov.w	r8, #0
 800802a:	e6d4      	b.n	8007dd6 <_strtod_l+0x43e>
 800802c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008030:	fa02 f303 	lsl.w	r3, r2, r3
 8008034:	ea03 0a0a 	and.w	sl, r3, sl
 8008038:	e7b0      	b.n	8007f9c <_strtod_l+0x604>
 800803a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800803c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800803e:	2d00      	cmp	r5, #0
 8008040:	bfab      	itete	ge
 8008042:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008044:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008046:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008048:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800804a:	bfac      	ite	ge
 800804c:	18ef      	addge	r7, r5, r3
 800804e:	1b5e      	sublt	r6, r3, r5
 8008050:	9b08      	ldr	r3, [sp, #32]
 8008052:	1aed      	subs	r5, r5, r3
 8008054:	4415      	add	r5, r2
 8008056:	4b66      	ldr	r3, [pc, #408]	@ (80081f0 <_strtod_l+0x858>)
 8008058:	3d01      	subs	r5, #1
 800805a:	429d      	cmp	r5, r3
 800805c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008060:	da50      	bge.n	8008104 <_strtod_l+0x76c>
 8008062:	1b5b      	subs	r3, r3, r5
 8008064:	2b1f      	cmp	r3, #31
 8008066:	eba2 0203 	sub.w	r2, r2, r3
 800806a:	f04f 0101 	mov.w	r1, #1
 800806e:	dc3d      	bgt.n	80080ec <_strtod_l+0x754>
 8008070:	fa01 f303 	lsl.w	r3, r1, r3
 8008074:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008076:	2300      	movs	r3, #0
 8008078:	9310      	str	r3, [sp, #64]	@ 0x40
 800807a:	18bd      	adds	r5, r7, r2
 800807c:	9b08      	ldr	r3, [sp, #32]
 800807e:	42af      	cmp	r7, r5
 8008080:	4416      	add	r6, r2
 8008082:	441e      	add	r6, r3
 8008084:	463b      	mov	r3, r7
 8008086:	bfa8      	it	ge
 8008088:	462b      	movge	r3, r5
 800808a:	42b3      	cmp	r3, r6
 800808c:	bfa8      	it	ge
 800808e:	4633      	movge	r3, r6
 8008090:	2b00      	cmp	r3, #0
 8008092:	bfc2      	ittt	gt
 8008094:	1aed      	subgt	r5, r5, r3
 8008096:	1af6      	subgt	r6, r6, r3
 8008098:	1aff      	subgt	r7, r7, r3
 800809a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800809c:	2b00      	cmp	r3, #0
 800809e:	dd16      	ble.n	80080ce <_strtod_l+0x736>
 80080a0:	4641      	mov	r1, r8
 80080a2:	9805      	ldr	r0, [sp, #20]
 80080a4:	461a      	mov	r2, r3
 80080a6:	f002 f9b5 	bl	800a414 <__pow5mult>
 80080aa:	4680      	mov	r8, r0
 80080ac:	2800      	cmp	r0, #0
 80080ae:	d0ba      	beq.n	8008026 <_strtod_l+0x68e>
 80080b0:	4601      	mov	r1, r0
 80080b2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80080b4:	9805      	ldr	r0, [sp, #20]
 80080b6:	f002 f903 	bl	800a2c0 <__multiply>
 80080ba:	900e      	str	r0, [sp, #56]	@ 0x38
 80080bc:	2800      	cmp	r0, #0
 80080be:	f43f ae8a 	beq.w	8007dd6 <_strtod_l+0x43e>
 80080c2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80080c4:	9805      	ldr	r0, [sp, #20]
 80080c6:	f001 ffe7 	bl	800a098 <_Bfree>
 80080ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80080cc:	931a      	str	r3, [sp, #104]	@ 0x68
 80080ce:	2d00      	cmp	r5, #0
 80080d0:	dc1d      	bgt.n	800810e <_strtod_l+0x776>
 80080d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	dd23      	ble.n	8008120 <_strtod_l+0x788>
 80080d8:	4649      	mov	r1, r9
 80080da:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80080dc:	9805      	ldr	r0, [sp, #20]
 80080de:	f002 f999 	bl	800a414 <__pow5mult>
 80080e2:	4681      	mov	r9, r0
 80080e4:	b9e0      	cbnz	r0, 8008120 <_strtod_l+0x788>
 80080e6:	f04f 0900 	mov.w	r9, #0
 80080ea:	e674      	b.n	8007dd6 <_strtod_l+0x43e>
 80080ec:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80080f0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80080f4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80080f8:	35e2      	adds	r5, #226	@ 0xe2
 80080fa:	fa01 f305 	lsl.w	r3, r1, r5
 80080fe:	9310      	str	r3, [sp, #64]	@ 0x40
 8008100:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008102:	e7ba      	b.n	800807a <_strtod_l+0x6e2>
 8008104:	2300      	movs	r3, #0
 8008106:	9310      	str	r3, [sp, #64]	@ 0x40
 8008108:	2301      	movs	r3, #1
 800810a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800810c:	e7b5      	b.n	800807a <_strtod_l+0x6e2>
 800810e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008110:	9805      	ldr	r0, [sp, #20]
 8008112:	462a      	mov	r2, r5
 8008114:	f002 f9d8 	bl	800a4c8 <__lshift>
 8008118:	901a      	str	r0, [sp, #104]	@ 0x68
 800811a:	2800      	cmp	r0, #0
 800811c:	d1d9      	bne.n	80080d2 <_strtod_l+0x73a>
 800811e:	e65a      	b.n	8007dd6 <_strtod_l+0x43e>
 8008120:	2e00      	cmp	r6, #0
 8008122:	dd07      	ble.n	8008134 <_strtod_l+0x79c>
 8008124:	4649      	mov	r1, r9
 8008126:	9805      	ldr	r0, [sp, #20]
 8008128:	4632      	mov	r2, r6
 800812a:	f002 f9cd 	bl	800a4c8 <__lshift>
 800812e:	4681      	mov	r9, r0
 8008130:	2800      	cmp	r0, #0
 8008132:	d0d8      	beq.n	80080e6 <_strtod_l+0x74e>
 8008134:	2f00      	cmp	r7, #0
 8008136:	dd08      	ble.n	800814a <_strtod_l+0x7b2>
 8008138:	4641      	mov	r1, r8
 800813a:	9805      	ldr	r0, [sp, #20]
 800813c:	463a      	mov	r2, r7
 800813e:	f002 f9c3 	bl	800a4c8 <__lshift>
 8008142:	4680      	mov	r8, r0
 8008144:	2800      	cmp	r0, #0
 8008146:	f43f ae46 	beq.w	8007dd6 <_strtod_l+0x43e>
 800814a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800814c:	9805      	ldr	r0, [sp, #20]
 800814e:	464a      	mov	r2, r9
 8008150:	f002 fa42 	bl	800a5d8 <__mdiff>
 8008154:	4604      	mov	r4, r0
 8008156:	2800      	cmp	r0, #0
 8008158:	f43f ae3d 	beq.w	8007dd6 <_strtod_l+0x43e>
 800815c:	68c3      	ldr	r3, [r0, #12]
 800815e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008160:	2300      	movs	r3, #0
 8008162:	60c3      	str	r3, [r0, #12]
 8008164:	4641      	mov	r1, r8
 8008166:	f002 fa1b 	bl	800a5a0 <__mcmp>
 800816a:	2800      	cmp	r0, #0
 800816c:	da46      	bge.n	80081fc <_strtod_l+0x864>
 800816e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008170:	ea53 030a 	orrs.w	r3, r3, sl
 8008174:	d16c      	bne.n	8008250 <_strtod_l+0x8b8>
 8008176:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800817a:	2b00      	cmp	r3, #0
 800817c:	d168      	bne.n	8008250 <_strtod_l+0x8b8>
 800817e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008182:	0d1b      	lsrs	r3, r3, #20
 8008184:	051b      	lsls	r3, r3, #20
 8008186:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800818a:	d961      	bls.n	8008250 <_strtod_l+0x8b8>
 800818c:	6963      	ldr	r3, [r4, #20]
 800818e:	b913      	cbnz	r3, 8008196 <_strtod_l+0x7fe>
 8008190:	6923      	ldr	r3, [r4, #16]
 8008192:	2b01      	cmp	r3, #1
 8008194:	dd5c      	ble.n	8008250 <_strtod_l+0x8b8>
 8008196:	4621      	mov	r1, r4
 8008198:	2201      	movs	r2, #1
 800819a:	9805      	ldr	r0, [sp, #20]
 800819c:	f002 f994 	bl	800a4c8 <__lshift>
 80081a0:	4641      	mov	r1, r8
 80081a2:	4604      	mov	r4, r0
 80081a4:	f002 f9fc 	bl	800a5a0 <__mcmp>
 80081a8:	2800      	cmp	r0, #0
 80081aa:	dd51      	ble.n	8008250 <_strtod_l+0x8b8>
 80081ac:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80081b0:	9a08      	ldr	r2, [sp, #32]
 80081b2:	0d1b      	lsrs	r3, r3, #20
 80081b4:	051b      	lsls	r3, r3, #20
 80081b6:	2a00      	cmp	r2, #0
 80081b8:	d06b      	beq.n	8008292 <_strtod_l+0x8fa>
 80081ba:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80081be:	d868      	bhi.n	8008292 <_strtod_l+0x8fa>
 80081c0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80081c4:	f67f ae9d 	bls.w	8007f02 <_strtod_l+0x56a>
 80081c8:	4b0a      	ldr	r3, [pc, #40]	@ (80081f4 <_strtod_l+0x85c>)
 80081ca:	4650      	mov	r0, sl
 80081cc:	4659      	mov	r1, fp
 80081ce:	2200      	movs	r2, #0
 80081d0:	f7f8 fa2a 	bl	8000628 <__aeabi_dmul>
 80081d4:	4b08      	ldr	r3, [pc, #32]	@ (80081f8 <_strtod_l+0x860>)
 80081d6:	400b      	ands	r3, r1
 80081d8:	4682      	mov	sl, r0
 80081da:	468b      	mov	fp, r1
 80081dc:	2b00      	cmp	r3, #0
 80081de:	f47f ae05 	bne.w	8007dec <_strtod_l+0x454>
 80081e2:	9a05      	ldr	r2, [sp, #20]
 80081e4:	2322      	movs	r3, #34	@ 0x22
 80081e6:	6013      	str	r3, [r2, #0]
 80081e8:	e600      	b.n	8007dec <_strtod_l+0x454>
 80081ea:	bf00      	nop
 80081ec:	0800b308 	.word	0x0800b308
 80081f0:	fffffc02 	.word	0xfffffc02
 80081f4:	39500000 	.word	0x39500000
 80081f8:	7ff00000 	.word	0x7ff00000
 80081fc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008200:	d165      	bne.n	80082ce <_strtod_l+0x936>
 8008202:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008204:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008208:	b35a      	cbz	r2, 8008262 <_strtod_l+0x8ca>
 800820a:	4a9f      	ldr	r2, [pc, #636]	@ (8008488 <_strtod_l+0xaf0>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d12b      	bne.n	8008268 <_strtod_l+0x8d0>
 8008210:	9b08      	ldr	r3, [sp, #32]
 8008212:	4651      	mov	r1, sl
 8008214:	b303      	cbz	r3, 8008258 <_strtod_l+0x8c0>
 8008216:	4b9d      	ldr	r3, [pc, #628]	@ (800848c <_strtod_l+0xaf4>)
 8008218:	465a      	mov	r2, fp
 800821a:	4013      	ands	r3, r2
 800821c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008220:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008224:	d81b      	bhi.n	800825e <_strtod_l+0x8c6>
 8008226:	0d1b      	lsrs	r3, r3, #20
 8008228:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800822c:	fa02 f303 	lsl.w	r3, r2, r3
 8008230:	4299      	cmp	r1, r3
 8008232:	d119      	bne.n	8008268 <_strtod_l+0x8d0>
 8008234:	4b96      	ldr	r3, [pc, #600]	@ (8008490 <_strtod_l+0xaf8>)
 8008236:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008238:	429a      	cmp	r2, r3
 800823a:	d102      	bne.n	8008242 <_strtod_l+0x8aa>
 800823c:	3101      	adds	r1, #1
 800823e:	f43f adca 	beq.w	8007dd6 <_strtod_l+0x43e>
 8008242:	4b92      	ldr	r3, [pc, #584]	@ (800848c <_strtod_l+0xaf4>)
 8008244:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008246:	401a      	ands	r2, r3
 8008248:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800824c:	f04f 0a00 	mov.w	sl, #0
 8008250:	9b08      	ldr	r3, [sp, #32]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d1b8      	bne.n	80081c8 <_strtod_l+0x830>
 8008256:	e5c9      	b.n	8007dec <_strtod_l+0x454>
 8008258:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800825c:	e7e8      	b.n	8008230 <_strtod_l+0x898>
 800825e:	4613      	mov	r3, r2
 8008260:	e7e6      	b.n	8008230 <_strtod_l+0x898>
 8008262:	ea53 030a 	orrs.w	r3, r3, sl
 8008266:	d0a1      	beq.n	80081ac <_strtod_l+0x814>
 8008268:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800826a:	b1db      	cbz	r3, 80082a4 <_strtod_l+0x90c>
 800826c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800826e:	4213      	tst	r3, r2
 8008270:	d0ee      	beq.n	8008250 <_strtod_l+0x8b8>
 8008272:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008274:	9a08      	ldr	r2, [sp, #32]
 8008276:	4650      	mov	r0, sl
 8008278:	4659      	mov	r1, fp
 800827a:	b1bb      	cbz	r3, 80082ac <_strtod_l+0x914>
 800827c:	f7ff fb6e 	bl	800795c <sulp>
 8008280:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008284:	ec53 2b10 	vmov	r2, r3, d0
 8008288:	f7f8 f818 	bl	80002bc <__adddf3>
 800828c:	4682      	mov	sl, r0
 800828e:	468b      	mov	fp, r1
 8008290:	e7de      	b.n	8008250 <_strtod_l+0x8b8>
 8008292:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008296:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800829a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800829e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80082a2:	e7d5      	b.n	8008250 <_strtod_l+0x8b8>
 80082a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80082a6:	ea13 0f0a 	tst.w	r3, sl
 80082aa:	e7e1      	b.n	8008270 <_strtod_l+0x8d8>
 80082ac:	f7ff fb56 	bl	800795c <sulp>
 80082b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80082b4:	ec53 2b10 	vmov	r2, r3, d0
 80082b8:	f7f7 fffe 	bl	80002b8 <__aeabi_dsub>
 80082bc:	2200      	movs	r2, #0
 80082be:	2300      	movs	r3, #0
 80082c0:	4682      	mov	sl, r0
 80082c2:	468b      	mov	fp, r1
 80082c4:	f7f8 fc18 	bl	8000af8 <__aeabi_dcmpeq>
 80082c8:	2800      	cmp	r0, #0
 80082ca:	d0c1      	beq.n	8008250 <_strtod_l+0x8b8>
 80082cc:	e619      	b.n	8007f02 <_strtod_l+0x56a>
 80082ce:	4641      	mov	r1, r8
 80082d0:	4620      	mov	r0, r4
 80082d2:	f002 fadd 	bl	800a890 <__ratio>
 80082d6:	ec57 6b10 	vmov	r6, r7, d0
 80082da:	2200      	movs	r2, #0
 80082dc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80082e0:	4630      	mov	r0, r6
 80082e2:	4639      	mov	r1, r7
 80082e4:	f7f8 fc1c 	bl	8000b20 <__aeabi_dcmple>
 80082e8:	2800      	cmp	r0, #0
 80082ea:	d06f      	beq.n	80083cc <_strtod_l+0xa34>
 80082ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d17a      	bne.n	80083e8 <_strtod_l+0xa50>
 80082f2:	f1ba 0f00 	cmp.w	sl, #0
 80082f6:	d158      	bne.n	80083aa <_strtod_l+0xa12>
 80082f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80082fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d15a      	bne.n	80083b8 <_strtod_l+0xa20>
 8008302:	4b64      	ldr	r3, [pc, #400]	@ (8008494 <_strtod_l+0xafc>)
 8008304:	2200      	movs	r2, #0
 8008306:	4630      	mov	r0, r6
 8008308:	4639      	mov	r1, r7
 800830a:	f7f8 fbff 	bl	8000b0c <__aeabi_dcmplt>
 800830e:	2800      	cmp	r0, #0
 8008310:	d159      	bne.n	80083c6 <_strtod_l+0xa2e>
 8008312:	4630      	mov	r0, r6
 8008314:	4639      	mov	r1, r7
 8008316:	4b60      	ldr	r3, [pc, #384]	@ (8008498 <_strtod_l+0xb00>)
 8008318:	2200      	movs	r2, #0
 800831a:	f7f8 f985 	bl	8000628 <__aeabi_dmul>
 800831e:	4606      	mov	r6, r0
 8008320:	460f      	mov	r7, r1
 8008322:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008326:	9606      	str	r6, [sp, #24]
 8008328:	9307      	str	r3, [sp, #28]
 800832a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800832e:	4d57      	ldr	r5, [pc, #348]	@ (800848c <_strtod_l+0xaf4>)
 8008330:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008334:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008336:	401d      	ands	r5, r3
 8008338:	4b58      	ldr	r3, [pc, #352]	@ (800849c <_strtod_l+0xb04>)
 800833a:	429d      	cmp	r5, r3
 800833c:	f040 80b2 	bne.w	80084a4 <_strtod_l+0xb0c>
 8008340:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008342:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008346:	ec4b ab10 	vmov	d0, sl, fp
 800834a:	f002 f9d9 	bl	800a700 <__ulp>
 800834e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008352:	ec51 0b10 	vmov	r0, r1, d0
 8008356:	f7f8 f967 	bl	8000628 <__aeabi_dmul>
 800835a:	4652      	mov	r2, sl
 800835c:	465b      	mov	r3, fp
 800835e:	f7f7 ffad 	bl	80002bc <__adddf3>
 8008362:	460b      	mov	r3, r1
 8008364:	4949      	ldr	r1, [pc, #292]	@ (800848c <_strtod_l+0xaf4>)
 8008366:	4a4e      	ldr	r2, [pc, #312]	@ (80084a0 <_strtod_l+0xb08>)
 8008368:	4019      	ands	r1, r3
 800836a:	4291      	cmp	r1, r2
 800836c:	4682      	mov	sl, r0
 800836e:	d942      	bls.n	80083f6 <_strtod_l+0xa5e>
 8008370:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008372:	4b47      	ldr	r3, [pc, #284]	@ (8008490 <_strtod_l+0xaf8>)
 8008374:	429a      	cmp	r2, r3
 8008376:	d103      	bne.n	8008380 <_strtod_l+0x9e8>
 8008378:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800837a:	3301      	adds	r3, #1
 800837c:	f43f ad2b 	beq.w	8007dd6 <_strtod_l+0x43e>
 8008380:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008490 <_strtod_l+0xaf8>
 8008384:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8008388:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800838a:	9805      	ldr	r0, [sp, #20]
 800838c:	f001 fe84 	bl	800a098 <_Bfree>
 8008390:	9805      	ldr	r0, [sp, #20]
 8008392:	4649      	mov	r1, r9
 8008394:	f001 fe80 	bl	800a098 <_Bfree>
 8008398:	9805      	ldr	r0, [sp, #20]
 800839a:	4641      	mov	r1, r8
 800839c:	f001 fe7c 	bl	800a098 <_Bfree>
 80083a0:	9805      	ldr	r0, [sp, #20]
 80083a2:	4621      	mov	r1, r4
 80083a4:	f001 fe78 	bl	800a098 <_Bfree>
 80083a8:	e618      	b.n	8007fdc <_strtod_l+0x644>
 80083aa:	f1ba 0f01 	cmp.w	sl, #1
 80083ae:	d103      	bne.n	80083b8 <_strtod_l+0xa20>
 80083b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	f43f ada5 	beq.w	8007f02 <_strtod_l+0x56a>
 80083b8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008468 <_strtod_l+0xad0>
 80083bc:	4f35      	ldr	r7, [pc, #212]	@ (8008494 <_strtod_l+0xafc>)
 80083be:	ed8d 7b06 	vstr	d7, [sp, #24]
 80083c2:	2600      	movs	r6, #0
 80083c4:	e7b1      	b.n	800832a <_strtod_l+0x992>
 80083c6:	4f34      	ldr	r7, [pc, #208]	@ (8008498 <_strtod_l+0xb00>)
 80083c8:	2600      	movs	r6, #0
 80083ca:	e7aa      	b.n	8008322 <_strtod_l+0x98a>
 80083cc:	4b32      	ldr	r3, [pc, #200]	@ (8008498 <_strtod_l+0xb00>)
 80083ce:	4630      	mov	r0, r6
 80083d0:	4639      	mov	r1, r7
 80083d2:	2200      	movs	r2, #0
 80083d4:	f7f8 f928 	bl	8000628 <__aeabi_dmul>
 80083d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083da:	4606      	mov	r6, r0
 80083dc:	460f      	mov	r7, r1
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d09f      	beq.n	8008322 <_strtod_l+0x98a>
 80083e2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80083e6:	e7a0      	b.n	800832a <_strtod_l+0x992>
 80083e8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008470 <_strtod_l+0xad8>
 80083ec:	ed8d 7b06 	vstr	d7, [sp, #24]
 80083f0:	ec57 6b17 	vmov	r6, r7, d7
 80083f4:	e799      	b.n	800832a <_strtod_l+0x992>
 80083f6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80083fa:	9b08      	ldr	r3, [sp, #32]
 80083fc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008400:	2b00      	cmp	r3, #0
 8008402:	d1c1      	bne.n	8008388 <_strtod_l+0x9f0>
 8008404:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008408:	0d1b      	lsrs	r3, r3, #20
 800840a:	051b      	lsls	r3, r3, #20
 800840c:	429d      	cmp	r5, r3
 800840e:	d1bb      	bne.n	8008388 <_strtod_l+0x9f0>
 8008410:	4630      	mov	r0, r6
 8008412:	4639      	mov	r1, r7
 8008414:	f7f8 fc68 	bl	8000ce8 <__aeabi_d2lz>
 8008418:	f7f8 f8d8 	bl	80005cc <__aeabi_l2d>
 800841c:	4602      	mov	r2, r0
 800841e:	460b      	mov	r3, r1
 8008420:	4630      	mov	r0, r6
 8008422:	4639      	mov	r1, r7
 8008424:	f7f7 ff48 	bl	80002b8 <__aeabi_dsub>
 8008428:	460b      	mov	r3, r1
 800842a:	4602      	mov	r2, r0
 800842c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008430:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008434:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008436:	ea46 060a 	orr.w	r6, r6, sl
 800843a:	431e      	orrs	r6, r3
 800843c:	d06f      	beq.n	800851e <_strtod_l+0xb86>
 800843e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008478 <_strtod_l+0xae0>)
 8008440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008444:	f7f8 fb62 	bl	8000b0c <__aeabi_dcmplt>
 8008448:	2800      	cmp	r0, #0
 800844a:	f47f accf 	bne.w	8007dec <_strtod_l+0x454>
 800844e:	a30c      	add	r3, pc, #48	@ (adr r3, 8008480 <_strtod_l+0xae8>)
 8008450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008454:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008458:	f7f8 fb76 	bl	8000b48 <__aeabi_dcmpgt>
 800845c:	2800      	cmp	r0, #0
 800845e:	d093      	beq.n	8008388 <_strtod_l+0x9f0>
 8008460:	e4c4      	b.n	8007dec <_strtod_l+0x454>
 8008462:	bf00      	nop
 8008464:	f3af 8000 	nop.w
 8008468:	00000000 	.word	0x00000000
 800846c:	bff00000 	.word	0xbff00000
 8008470:	00000000 	.word	0x00000000
 8008474:	3ff00000 	.word	0x3ff00000
 8008478:	94a03595 	.word	0x94a03595
 800847c:	3fdfffff 	.word	0x3fdfffff
 8008480:	35afe535 	.word	0x35afe535
 8008484:	3fe00000 	.word	0x3fe00000
 8008488:	000fffff 	.word	0x000fffff
 800848c:	7ff00000 	.word	0x7ff00000
 8008490:	7fefffff 	.word	0x7fefffff
 8008494:	3ff00000 	.word	0x3ff00000
 8008498:	3fe00000 	.word	0x3fe00000
 800849c:	7fe00000 	.word	0x7fe00000
 80084a0:	7c9fffff 	.word	0x7c9fffff
 80084a4:	9b08      	ldr	r3, [sp, #32]
 80084a6:	b323      	cbz	r3, 80084f2 <_strtod_l+0xb5a>
 80084a8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80084ac:	d821      	bhi.n	80084f2 <_strtod_l+0xb5a>
 80084ae:	a328      	add	r3, pc, #160	@ (adr r3, 8008550 <_strtod_l+0xbb8>)
 80084b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084b4:	4630      	mov	r0, r6
 80084b6:	4639      	mov	r1, r7
 80084b8:	f7f8 fb32 	bl	8000b20 <__aeabi_dcmple>
 80084bc:	b1a0      	cbz	r0, 80084e8 <_strtod_l+0xb50>
 80084be:	4639      	mov	r1, r7
 80084c0:	4630      	mov	r0, r6
 80084c2:	f7f8 fb89 	bl	8000bd8 <__aeabi_d2uiz>
 80084c6:	2801      	cmp	r0, #1
 80084c8:	bf38      	it	cc
 80084ca:	2001      	movcc	r0, #1
 80084cc:	f7f8 f832 	bl	8000534 <__aeabi_ui2d>
 80084d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80084d2:	4606      	mov	r6, r0
 80084d4:	460f      	mov	r7, r1
 80084d6:	b9fb      	cbnz	r3, 8008518 <_strtod_l+0xb80>
 80084d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80084dc:	9014      	str	r0, [sp, #80]	@ 0x50
 80084de:	9315      	str	r3, [sp, #84]	@ 0x54
 80084e0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80084e4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80084e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80084ea:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80084ee:	1b5b      	subs	r3, r3, r5
 80084f0:	9311      	str	r3, [sp, #68]	@ 0x44
 80084f2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80084f6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80084fa:	f002 f901 	bl	800a700 <__ulp>
 80084fe:	4650      	mov	r0, sl
 8008500:	ec53 2b10 	vmov	r2, r3, d0
 8008504:	4659      	mov	r1, fp
 8008506:	f7f8 f88f 	bl	8000628 <__aeabi_dmul>
 800850a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800850e:	f7f7 fed5 	bl	80002bc <__adddf3>
 8008512:	4682      	mov	sl, r0
 8008514:	468b      	mov	fp, r1
 8008516:	e770      	b.n	80083fa <_strtod_l+0xa62>
 8008518:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800851c:	e7e0      	b.n	80084e0 <_strtod_l+0xb48>
 800851e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008558 <_strtod_l+0xbc0>)
 8008520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008524:	f7f8 faf2 	bl	8000b0c <__aeabi_dcmplt>
 8008528:	e798      	b.n	800845c <_strtod_l+0xac4>
 800852a:	2300      	movs	r3, #0
 800852c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800852e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008530:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008532:	6013      	str	r3, [r2, #0]
 8008534:	f7ff ba6d 	b.w	8007a12 <_strtod_l+0x7a>
 8008538:	2a65      	cmp	r2, #101	@ 0x65
 800853a:	f43f ab66 	beq.w	8007c0a <_strtod_l+0x272>
 800853e:	2a45      	cmp	r2, #69	@ 0x45
 8008540:	f43f ab63 	beq.w	8007c0a <_strtod_l+0x272>
 8008544:	2301      	movs	r3, #1
 8008546:	f7ff bb9e 	b.w	8007c86 <_strtod_l+0x2ee>
 800854a:	bf00      	nop
 800854c:	f3af 8000 	nop.w
 8008550:	ffc00000 	.word	0xffc00000
 8008554:	41dfffff 	.word	0x41dfffff
 8008558:	94a03595 	.word	0x94a03595
 800855c:	3fcfffff 	.word	0x3fcfffff

08008560 <_strtod_r>:
 8008560:	4b01      	ldr	r3, [pc, #4]	@ (8008568 <_strtod_r+0x8>)
 8008562:	f7ff ba19 	b.w	8007998 <_strtod_l>
 8008566:	bf00      	nop
 8008568:	20000018 	.word	0x20000018

0800856c <_strtol_l.constprop.0>:
 800856c:	2b24      	cmp	r3, #36	@ 0x24
 800856e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008572:	4686      	mov	lr, r0
 8008574:	4690      	mov	r8, r2
 8008576:	d801      	bhi.n	800857c <_strtol_l.constprop.0+0x10>
 8008578:	2b01      	cmp	r3, #1
 800857a:	d106      	bne.n	800858a <_strtol_l.constprop.0+0x1e>
 800857c:	f000 f8ae 	bl	80086dc <__errno>
 8008580:	2316      	movs	r3, #22
 8008582:	6003      	str	r3, [r0, #0]
 8008584:	2000      	movs	r0, #0
 8008586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800858a:	4834      	ldr	r0, [pc, #208]	@ (800865c <_strtol_l.constprop.0+0xf0>)
 800858c:	460d      	mov	r5, r1
 800858e:	462a      	mov	r2, r5
 8008590:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008594:	5d06      	ldrb	r6, [r0, r4]
 8008596:	f016 0608 	ands.w	r6, r6, #8
 800859a:	d1f8      	bne.n	800858e <_strtol_l.constprop.0+0x22>
 800859c:	2c2d      	cmp	r4, #45	@ 0x2d
 800859e:	d12d      	bne.n	80085fc <_strtol_l.constprop.0+0x90>
 80085a0:	782c      	ldrb	r4, [r5, #0]
 80085a2:	2601      	movs	r6, #1
 80085a4:	1c95      	adds	r5, r2, #2
 80085a6:	f033 0210 	bics.w	r2, r3, #16
 80085aa:	d109      	bne.n	80085c0 <_strtol_l.constprop.0+0x54>
 80085ac:	2c30      	cmp	r4, #48	@ 0x30
 80085ae:	d12a      	bne.n	8008606 <_strtol_l.constprop.0+0x9a>
 80085b0:	782a      	ldrb	r2, [r5, #0]
 80085b2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80085b6:	2a58      	cmp	r2, #88	@ 0x58
 80085b8:	d125      	bne.n	8008606 <_strtol_l.constprop.0+0x9a>
 80085ba:	786c      	ldrb	r4, [r5, #1]
 80085bc:	2310      	movs	r3, #16
 80085be:	3502      	adds	r5, #2
 80085c0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80085c4:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80085c8:	2200      	movs	r2, #0
 80085ca:	fbbc f9f3 	udiv	r9, ip, r3
 80085ce:	4610      	mov	r0, r2
 80085d0:	fb03 ca19 	mls	sl, r3, r9, ip
 80085d4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80085d8:	2f09      	cmp	r7, #9
 80085da:	d81b      	bhi.n	8008614 <_strtol_l.constprop.0+0xa8>
 80085dc:	463c      	mov	r4, r7
 80085de:	42a3      	cmp	r3, r4
 80085e0:	dd27      	ble.n	8008632 <_strtol_l.constprop.0+0xc6>
 80085e2:	1c57      	adds	r7, r2, #1
 80085e4:	d007      	beq.n	80085f6 <_strtol_l.constprop.0+0x8a>
 80085e6:	4581      	cmp	r9, r0
 80085e8:	d320      	bcc.n	800862c <_strtol_l.constprop.0+0xc0>
 80085ea:	d101      	bne.n	80085f0 <_strtol_l.constprop.0+0x84>
 80085ec:	45a2      	cmp	sl, r4
 80085ee:	db1d      	blt.n	800862c <_strtol_l.constprop.0+0xc0>
 80085f0:	fb00 4003 	mla	r0, r0, r3, r4
 80085f4:	2201      	movs	r2, #1
 80085f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80085fa:	e7eb      	b.n	80085d4 <_strtol_l.constprop.0+0x68>
 80085fc:	2c2b      	cmp	r4, #43	@ 0x2b
 80085fe:	bf04      	itt	eq
 8008600:	782c      	ldrbeq	r4, [r5, #0]
 8008602:	1c95      	addeq	r5, r2, #2
 8008604:	e7cf      	b.n	80085a6 <_strtol_l.constprop.0+0x3a>
 8008606:	2b00      	cmp	r3, #0
 8008608:	d1da      	bne.n	80085c0 <_strtol_l.constprop.0+0x54>
 800860a:	2c30      	cmp	r4, #48	@ 0x30
 800860c:	bf0c      	ite	eq
 800860e:	2308      	moveq	r3, #8
 8008610:	230a      	movne	r3, #10
 8008612:	e7d5      	b.n	80085c0 <_strtol_l.constprop.0+0x54>
 8008614:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008618:	2f19      	cmp	r7, #25
 800861a:	d801      	bhi.n	8008620 <_strtol_l.constprop.0+0xb4>
 800861c:	3c37      	subs	r4, #55	@ 0x37
 800861e:	e7de      	b.n	80085de <_strtol_l.constprop.0+0x72>
 8008620:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008624:	2f19      	cmp	r7, #25
 8008626:	d804      	bhi.n	8008632 <_strtol_l.constprop.0+0xc6>
 8008628:	3c57      	subs	r4, #87	@ 0x57
 800862a:	e7d8      	b.n	80085de <_strtol_l.constprop.0+0x72>
 800862c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008630:	e7e1      	b.n	80085f6 <_strtol_l.constprop.0+0x8a>
 8008632:	1c53      	adds	r3, r2, #1
 8008634:	d108      	bne.n	8008648 <_strtol_l.constprop.0+0xdc>
 8008636:	2322      	movs	r3, #34	@ 0x22
 8008638:	f8ce 3000 	str.w	r3, [lr]
 800863c:	4660      	mov	r0, ip
 800863e:	f1b8 0f00 	cmp.w	r8, #0
 8008642:	d0a0      	beq.n	8008586 <_strtol_l.constprop.0+0x1a>
 8008644:	1e69      	subs	r1, r5, #1
 8008646:	e006      	b.n	8008656 <_strtol_l.constprop.0+0xea>
 8008648:	b106      	cbz	r6, 800864c <_strtol_l.constprop.0+0xe0>
 800864a:	4240      	negs	r0, r0
 800864c:	f1b8 0f00 	cmp.w	r8, #0
 8008650:	d099      	beq.n	8008586 <_strtol_l.constprop.0+0x1a>
 8008652:	2a00      	cmp	r2, #0
 8008654:	d1f6      	bne.n	8008644 <_strtol_l.constprop.0+0xd8>
 8008656:	f8c8 1000 	str.w	r1, [r8]
 800865a:	e794      	b.n	8008586 <_strtol_l.constprop.0+0x1a>
 800865c:	0800b339 	.word	0x0800b339

08008660 <_strtol_r>:
 8008660:	f7ff bf84 	b.w	800856c <_strtol_l.constprop.0>

08008664 <_fwalk_sglue>:
 8008664:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008668:	4607      	mov	r7, r0
 800866a:	4688      	mov	r8, r1
 800866c:	4614      	mov	r4, r2
 800866e:	2600      	movs	r6, #0
 8008670:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008674:	f1b9 0901 	subs.w	r9, r9, #1
 8008678:	d505      	bpl.n	8008686 <_fwalk_sglue+0x22>
 800867a:	6824      	ldr	r4, [r4, #0]
 800867c:	2c00      	cmp	r4, #0
 800867e:	d1f7      	bne.n	8008670 <_fwalk_sglue+0xc>
 8008680:	4630      	mov	r0, r6
 8008682:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008686:	89ab      	ldrh	r3, [r5, #12]
 8008688:	2b01      	cmp	r3, #1
 800868a:	d907      	bls.n	800869c <_fwalk_sglue+0x38>
 800868c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008690:	3301      	adds	r3, #1
 8008692:	d003      	beq.n	800869c <_fwalk_sglue+0x38>
 8008694:	4629      	mov	r1, r5
 8008696:	4638      	mov	r0, r7
 8008698:	47c0      	blx	r8
 800869a:	4306      	orrs	r6, r0
 800869c:	3568      	adds	r5, #104	@ 0x68
 800869e:	e7e9      	b.n	8008674 <_fwalk_sglue+0x10>

080086a0 <strncmp>:
 80086a0:	b510      	push	{r4, lr}
 80086a2:	b16a      	cbz	r2, 80086c0 <strncmp+0x20>
 80086a4:	3901      	subs	r1, #1
 80086a6:	1884      	adds	r4, r0, r2
 80086a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086ac:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80086b0:	429a      	cmp	r2, r3
 80086b2:	d103      	bne.n	80086bc <strncmp+0x1c>
 80086b4:	42a0      	cmp	r0, r4
 80086b6:	d001      	beq.n	80086bc <strncmp+0x1c>
 80086b8:	2a00      	cmp	r2, #0
 80086ba:	d1f5      	bne.n	80086a8 <strncmp+0x8>
 80086bc:	1ad0      	subs	r0, r2, r3
 80086be:	bd10      	pop	{r4, pc}
 80086c0:	4610      	mov	r0, r2
 80086c2:	e7fc      	b.n	80086be <strncmp+0x1e>

080086c4 <memset>:
 80086c4:	4402      	add	r2, r0
 80086c6:	4603      	mov	r3, r0
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d100      	bne.n	80086ce <memset+0xa>
 80086cc:	4770      	bx	lr
 80086ce:	f803 1b01 	strb.w	r1, [r3], #1
 80086d2:	e7f9      	b.n	80086c8 <memset+0x4>

080086d4 <_localeconv_r>:
 80086d4:	4800      	ldr	r0, [pc, #0]	@ (80086d8 <_localeconv_r+0x4>)
 80086d6:	4770      	bx	lr
 80086d8:	20000108 	.word	0x20000108

080086dc <__errno>:
 80086dc:	4b01      	ldr	r3, [pc, #4]	@ (80086e4 <__errno+0x8>)
 80086de:	6818      	ldr	r0, [r3, #0]
 80086e0:	4770      	bx	lr
 80086e2:	bf00      	nop
 80086e4:	20000184 	.word	0x20000184

080086e8 <__libc_init_array>:
 80086e8:	b570      	push	{r4, r5, r6, lr}
 80086ea:	4d0d      	ldr	r5, [pc, #52]	@ (8008720 <__libc_init_array+0x38>)
 80086ec:	4c0d      	ldr	r4, [pc, #52]	@ (8008724 <__libc_init_array+0x3c>)
 80086ee:	1b64      	subs	r4, r4, r5
 80086f0:	10a4      	asrs	r4, r4, #2
 80086f2:	2600      	movs	r6, #0
 80086f4:	42a6      	cmp	r6, r4
 80086f6:	d109      	bne.n	800870c <__libc_init_array+0x24>
 80086f8:	4d0b      	ldr	r5, [pc, #44]	@ (8008728 <__libc_init_array+0x40>)
 80086fa:	4c0c      	ldr	r4, [pc, #48]	@ (800872c <__libc_init_array+0x44>)
 80086fc:	f002 fd66 	bl	800b1cc <_init>
 8008700:	1b64      	subs	r4, r4, r5
 8008702:	10a4      	asrs	r4, r4, #2
 8008704:	2600      	movs	r6, #0
 8008706:	42a6      	cmp	r6, r4
 8008708:	d105      	bne.n	8008716 <__libc_init_array+0x2e>
 800870a:	bd70      	pop	{r4, r5, r6, pc}
 800870c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008710:	4798      	blx	r3
 8008712:	3601      	adds	r6, #1
 8008714:	e7ee      	b.n	80086f4 <__libc_init_array+0xc>
 8008716:	f855 3b04 	ldr.w	r3, [r5], #4
 800871a:	4798      	blx	r3
 800871c:	3601      	adds	r6, #1
 800871e:	e7f2      	b.n	8008706 <__libc_init_array+0x1e>
 8008720:	0800b6d4 	.word	0x0800b6d4
 8008724:	0800b6d4 	.word	0x0800b6d4
 8008728:	0800b6d4 	.word	0x0800b6d4
 800872c:	0800b6d8 	.word	0x0800b6d8

08008730 <__retarget_lock_init_recursive>:
 8008730:	4770      	bx	lr

08008732 <__retarget_lock_acquire_recursive>:
 8008732:	4770      	bx	lr

08008734 <__retarget_lock_release_recursive>:
 8008734:	4770      	bx	lr

08008736 <memcpy>:
 8008736:	440a      	add	r2, r1
 8008738:	4291      	cmp	r1, r2
 800873a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800873e:	d100      	bne.n	8008742 <memcpy+0xc>
 8008740:	4770      	bx	lr
 8008742:	b510      	push	{r4, lr}
 8008744:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008748:	f803 4f01 	strb.w	r4, [r3, #1]!
 800874c:	4291      	cmp	r1, r2
 800874e:	d1f9      	bne.n	8008744 <memcpy+0xe>
 8008750:	bd10      	pop	{r4, pc}
 8008752:	0000      	movs	r0, r0
 8008754:	0000      	movs	r0, r0
	...

08008758 <nan>:
 8008758:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008760 <nan+0x8>
 800875c:	4770      	bx	lr
 800875e:	bf00      	nop
 8008760:	00000000 	.word	0x00000000
 8008764:	7ff80000 	.word	0x7ff80000

08008768 <nanf>:
 8008768:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008770 <nanf+0x8>
 800876c:	4770      	bx	lr
 800876e:	bf00      	nop
 8008770:	7fc00000 	.word	0x7fc00000

08008774 <quorem>:
 8008774:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008778:	6903      	ldr	r3, [r0, #16]
 800877a:	690c      	ldr	r4, [r1, #16]
 800877c:	42a3      	cmp	r3, r4
 800877e:	4607      	mov	r7, r0
 8008780:	db7e      	blt.n	8008880 <quorem+0x10c>
 8008782:	3c01      	subs	r4, #1
 8008784:	f101 0814 	add.w	r8, r1, #20
 8008788:	00a3      	lsls	r3, r4, #2
 800878a:	f100 0514 	add.w	r5, r0, #20
 800878e:	9300      	str	r3, [sp, #0]
 8008790:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008794:	9301      	str	r3, [sp, #4]
 8008796:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800879a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800879e:	3301      	adds	r3, #1
 80087a0:	429a      	cmp	r2, r3
 80087a2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80087a6:	fbb2 f6f3 	udiv	r6, r2, r3
 80087aa:	d32e      	bcc.n	800880a <quorem+0x96>
 80087ac:	f04f 0a00 	mov.w	sl, #0
 80087b0:	46c4      	mov	ip, r8
 80087b2:	46ae      	mov	lr, r5
 80087b4:	46d3      	mov	fp, sl
 80087b6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80087ba:	b298      	uxth	r0, r3
 80087bc:	fb06 a000 	mla	r0, r6, r0, sl
 80087c0:	0c02      	lsrs	r2, r0, #16
 80087c2:	0c1b      	lsrs	r3, r3, #16
 80087c4:	fb06 2303 	mla	r3, r6, r3, r2
 80087c8:	f8de 2000 	ldr.w	r2, [lr]
 80087cc:	b280      	uxth	r0, r0
 80087ce:	b292      	uxth	r2, r2
 80087d0:	1a12      	subs	r2, r2, r0
 80087d2:	445a      	add	r2, fp
 80087d4:	f8de 0000 	ldr.w	r0, [lr]
 80087d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80087dc:	b29b      	uxth	r3, r3
 80087de:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80087e2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80087e6:	b292      	uxth	r2, r2
 80087e8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80087ec:	45e1      	cmp	r9, ip
 80087ee:	f84e 2b04 	str.w	r2, [lr], #4
 80087f2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80087f6:	d2de      	bcs.n	80087b6 <quorem+0x42>
 80087f8:	9b00      	ldr	r3, [sp, #0]
 80087fa:	58eb      	ldr	r3, [r5, r3]
 80087fc:	b92b      	cbnz	r3, 800880a <quorem+0x96>
 80087fe:	9b01      	ldr	r3, [sp, #4]
 8008800:	3b04      	subs	r3, #4
 8008802:	429d      	cmp	r5, r3
 8008804:	461a      	mov	r2, r3
 8008806:	d32f      	bcc.n	8008868 <quorem+0xf4>
 8008808:	613c      	str	r4, [r7, #16]
 800880a:	4638      	mov	r0, r7
 800880c:	f001 fec8 	bl	800a5a0 <__mcmp>
 8008810:	2800      	cmp	r0, #0
 8008812:	db25      	blt.n	8008860 <quorem+0xec>
 8008814:	4629      	mov	r1, r5
 8008816:	2000      	movs	r0, #0
 8008818:	f858 2b04 	ldr.w	r2, [r8], #4
 800881c:	f8d1 c000 	ldr.w	ip, [r1]
 8008820:	fa1f fe82 	uxth.w	lr, r2
 8008824:	fa1f f38c 	uxth.w	r3, ip
 8008828:	eba3 030e 	sub.w	r3, r3, lr
 800882c:	4403      	add	r3, r0
 800882e:	0c12      	lsrs	r2, r2, #16
 8008830:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008834:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008838:	b29b      	uxth	r3, r3
 800883a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800883e:	45c1      	cmp	r9, r8
 8008840:	f841 3b04 	str.w	r3, [r1], #4
 8008844:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008848:	d2e6      	bcs.n	8008818 <quorem+0xa4>
 800884a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800884e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008852:	b922      	cbnz	r2, 800885e <quorem+0xea>
 8008854:	3b04      	subs	r3, #4
 8008856:	429d      	cmp	r5, r3
 8008858:	461a      	mov	r2, r3
 800885a:	d30b      	bcc.n	8008874 <quorem+0x100>
 800885c:	613c      	str	r4, [r7, #16]
 800885e:	3601      	adds	r6, #1
 8008860:	4630      	mov	r0, r6
 8008862:	b003      	add	sp, #12
 8008864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008868:	6812      	ldr	r2, [r2, #0]
 800886a:	3b04      	subs	r3, #4
 800886c:	2a00      	cmp	r2, #0
 800886e:	d1cb      	bne.n	8008808 <quorem+0x94>
 8008870:	3c01      	subs	r4, #1
 8008872:	e7c6      	b.n	8008802 <quorem+0x8e>
 8008874:	6812      	ldr	r2, [r2, #0]
 8008876:	3b04      	subs	r3, #4
 8008878:	2a00      	cmp	r2, #0
 800887a:	d1ef      	bne.n	800885c <quorem+0xe8>
 800887c:	3c01      	subs	r4, #1
 800887e:	e7ea      	b.n	8008856 <quorem+0xe2>
 8008880:	2000      	movs	r0, #0
 8008882:	e7ee      	b.n	8008862 <quorem+0xee>
 8008884:	0000      	movs	r0, r0
	...

08008888 <_dtoa_r>:
 8008888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800888c:	69c7      	ldr	r7, [r0, #28]
 800888e:	b099      	sub	sp, #100	@ 0x64
 8008890:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008894:	ec55 4b10 	vmov	r4, r5, d0
 8008898:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800889a:	9109      	str	r1, [sp, #36]	@ 0x24
 800889c:	4683      	mov	fp, r0
 800889e:	920e      	str	r2, [sp, #56]	@ 0x38
 80088a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80088a2:	b97f      	cbnz	r7, 80088c4 <_dtoa_r+0x3c>
 80088a4:	2010      	movs	r0, #16
 80088a6:	f001 fa43 	bl	8009d30 <malloc>
 80088aa:	4602      	mov	r2, r0
 80088ac:	f8cb 001c 	str.w	r0, [fp, #28]
 80088b0:	b920      	cbnz	r0, 80088bc <_dtoa_r+0x34>
 80088b2:	4ba7      	ldr	r3, [pc, #668]	@ (8008b50 <_dtoa_r+0x2c8>)
 80088b4:	21ef      	movs	r1, #239	@ 0xef
 80088b6:	48a7      	ldr	r0, [pc, #668]	@ (8008b54 <_dtoa_r+0x2cc>)
 80088b8:	f002 f94e 	bl	800ab58 <__assert_func>
 80088bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80088c0:	6007      	str	r7, [r0, #0]
 80088c2:	60c7      	str	r7, [r0, #12]
 80088c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80088c8:	6819      	ldr	r1, [r3, #0]
 80088ca:	b159      	cbz	r1, 80088e4 <_dtoa_r+0x5c>
 80088cc:	685a      	ldr	r2, [r3, #4]
 80088ce:	604a      	str	r2, [r1, #4]
 80088d0:	2301      	movs	r3, #1
 80088d2:	4093      	lsls	r3, r2
 80088d4:	608b      	str	r3, [r1, #8]
 80088d6:	4658      	mov	r0, fp
 80088d8:	f001 fbde 	bl	800a098 <_Bfree>
 80088dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80088e0:	2200      	movs	r2, #0
 80088e2:	601a      	str	r2, [r3, #0]
 80088e4:	1e2b      	subs	r3, r5, #0
 80088e6:	bfb9      	ittee	lt
 80088e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80088ec:	9303      	strlt	r3, [sp, #12]
 80088ee:	2300      	movge	r3, #0
 80088f0:	6033      	strge	r3, [r6, #0]
 80088f2:	9f03      	ldr	r7, [sp, #12]
 80088f4:	4b98      	ldr	r3, [pc, #608]	@ (8008b58 <_dtoa_r+0x2d0>)
 80088f6:	bfbc      	itt	lt
 80088f8:	2201      	movlt	r2, #1
 80088fa:	6032      	strlt	r2, [r6, #0]
 80088fc:	43bb      	bics	r3, r7
 80088fe:	d112      	bne.n	8008926 <_dtoa_r+0x9e>
 8008900:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008902:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008906:	6013      	str	r3, [r2, #0]
 8008908:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800890c:	4323      	orrs	r3, r4
 800890e:	f000 854d 	beq.w	80093ac <_dtoa_r+0xb24>
 8008912:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008914:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008b6c <_dtoa_r+0x2e4>
 8008918:	2b00      	cmp	r3, #0
 800891a:	f000 854f 	beq.w	80093bc <_dtoa_r+0xb34>
 800891e:	f10a 0303 	add.w	r3, sl, #3
 8008922:	f000 bd49 	b.w	80093b8 <_dtoa_r+0xb30>
 8008926:	ed9d 7b02 	vldr	d7, [sp, #8]
 800892a:	2200      	movs	r2, #0
 800892c:	ec51 0b17 	vmov	r0, r1, d7
 8008930:	2300      	movs	r3, #0
 8008932:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008936:	f7f8 f8df 	bl	8000af8 <__aeabi_dcmpeq>
 800893a:	4680      	mov	r8, r0
 800893c:	b158      	cbz	r0, 8008956 <_dtoa_r+0xce>
 800893e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008940:	2301      	movs	r3, #1
 8008942:	6013      	str	r3, [r2, #0]
 8008944:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008946:	b113      	cbz	r3, 800894e <_dtoa_r+0xc6>
 8008948:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800894a:	4b84      	ldr	r3, [pc, #528]	@ (8008b5c <_dtoa_r+0x2d4>)
 800894c:	6013      	str	r3, [r2, #0]
 800894e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008b70 <_dtoa_r+0x2e8>
 8008952:	f000 bd33 	b.w	80093bc <_dtoa_r+0xb34>
 8008956:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800895a:	aa16      	add	r2, sp, #88	@ 0x58
 800895c:	a917      	add	r1, sp, #92	@ 0x5c
 800895e:	4658      	mov	r0, fp
 8008960:	f001 ff3e 	bl	800a7e0 <__d2b>
 8008964:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008968:	4681      	mov	r9, r0
 800896a:	2e00      	cmp	r6, #0
 800896c:	d077      	beq.n	8008a5e <_dtoa_r+0x1d6>
 800896e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008970:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008974:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008978:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800897c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008980:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008984:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008988:	4619      	mov	r1, r3
 800898a:	2200      	movs	r2, #0
 800898c:	4b74      	ldr	r3, [pc, #464]	@ (8008b60 <_dtoa_r+0x2d8>)
 800898e:	f7f7 fc93 	bl	80002b8 <__aeabi_dsub>
 8008992:	a369      	add	r3, pc, #420	@ (adr r3, 8008b38 <_dtoa_r+0x2b0>)
 8008994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008998:	f7f7 fe46 	bl	8000628 <__aeabi_dmul>
 800899c:	a368      	add	r3, pc, #416	@ (adr r3, 8008b40 <_dtoa_r+0x2b8>)
 800899e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089a2:	f7f7 fc8b 	bl	80002bc <__adddf3>
 80089a6:	4604      	mov	r4, r0
 80089a8:	4630      	mov	r0, r6
 80089aa:	460d      	mov	r5, r1
 80089ac:	f7f7 fdd2 	bl	8000554 <__aeabi_i2d>
 80089b0:	a365      	add	r3, pc, #404	@ (adr r3, 8008b48 <_dtoa_r+0x2c0>)
 80089b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089b6:	f7f7 fe37 	bl	8000628 <__aeabi_dmul>
 80089ba:	4602      	mov	r2, r0
 80089bc:	460b      	mov	r3, r1
 80089be:	4620      	mov	r0, r4
 80089c0:	4629      	mov	r1, r5
 80089c2:	f7f7 fc7b 	bl	80002bc <__adddf3>
 80089c6:	4604      	mov	r4, r0
 80089c8:	460d      	mov	r5, r1
 80089ca:	f7f8 f8dd 	bl	8000b88 <__aeabi_d2iz>
 80089ce:	2200      	movs	r2, #0
 80089d0:	4607      	mov	r7, r0
 80089d2:	2300      	movs	r3, #0
 80089d4:	4620      	mov	r0, r4
 80089d6:	4629      	mov	r1, r5
 80089d8:	f7f8 f898 	bl	8000b0c <__aeabi_dcmplt>
 80089dc:	b140      	cbz	r0, 80089f0 <_dtoa_r+0x168>
 80089de:	4638      	mov	r0, r7
 80089e0:	f7f7 fdb8 	bl	8000554 <__aeabi_i2d>
 80089e4:	4622      	mov	r2, r4
 80089e6:	462b      	mov	r3, r5
 80089e8:	f7f8 f886 	bl	8000af8 <__aeabi_dcmpeq>
 80089ec:	b900      	cbnz	r0, 80089f0 <_dtoa_r+0x168>
 80089ee:	3f01      	subs	r7, #1
 80089f0:	2f16      	cmp	r7, #22
 80089f2:	d851      	bhi.n	8008a98 <_dtoa_r+0x210>
 80089f4:	4b5b      	ldr	r3, [pc, #364]	@ (8008b64 <_dtoa_r+0x2dc>)
 80089f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80089fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a02:	f7f8 f883 	bl	8000b0c <__aeabi_dcmplt>
 8008a06:	2800      	cmp	r0, #0
 8008a08:	d048      	beq.n	8008a9c <_dtoa_r+0x214>
 8008a0a:	3f01      	subs	r7, #1
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008a10:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008a12:	1b9b      	subs	r3, r3, r6
 8008a14:	1e5a      	subs	r2, r3, #1
 8008a16:	bf44      	itt	mi
 8008a18:	f1c3 0801 	rsbmi	r8, r3, #1
 8008a1c:	2300      	movmi	r3, #0
 8008a1e:	9208      	str	r2, [sp, #32]
 8008a20:	bf54      	ite	pl
 8008a22:	f04f 0800 	movpl.w	r8, #0
 8008a26:	9308      	strmi	r3, [sp, #32]
 8008a28:	2f00      	cmp	r7, #0
 8008a2a:	db39      	blt.n	8008aa0 <_dtoa_r+0x218>
 8008a2c:	9b08      	ldr	r3, [sp, #32]
 8008a2e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008a30:	443b      	add	r3, r7
 8008a32:	9308      	str	r3, [sp, #32]
 8008a34:	2300      	movs	r3, #0
 8008a36:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a3a:	2b09      	cmp	r3, #9
 8008a3c:	d864      	bhi.n	8008b08 <_dtoa_r+0x280>
 8008a3e:	2b05      	cmp	r3, #5
 8008a40:	bfc4      	itt	gt
 8008a42:	3b04      	subgt	r3, #4
 8008a44:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008a46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a48:	f1a3 0302 	sub.w	r3, r3, #2
 8008a4c:	bfcc      	ite	gt
 8008a4e:	2400      	movgt	r4, #0
 8008a50:	2401      	movle	r4, #1
 8008a52:	2b03      	cmp	r3, #3
 8008a54:	d863      	bhi.n	8008b1e <_dtoa_r+0x296>
 8008a56:	e8df f003 	tbb	[pc, r3]
 8008a5a:	372a      	.short	0x372a
 8008a5c:	5535      	.short	0x5535
 8008a5e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008a62:	441e      	add	r6, r3
 8008a64:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008a68:	2b20      	cmp	r3, #32
 8008a6a:	bfc1      	itttt	gt
 8008a6c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008a70:	409f      	lslgt	r7, r3
 8008a72:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008a76:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008a7a:	bfd6      	itet	le
 8008a7c:	f1c3 0320 	rsble	r3, r3, #32
 8008a80:	ea47 0003 	orrgt.w	r0, r7, r3
 8008a84:	fa04 f003 	lslle.w	r0, r4, r3
 8008a88:	f7f7 fd54 	bl	8000534 <__aeabi_ui2d>
 8008a8c:	2201      	movs	r2, #1
 8008a8e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008a92:	3e01      	subs	r6, #1
 8008a94:	9214      	str	r2, [sp, #80]	@ 0x50
 8008a96:	e777      	b.n	8008988 <_dtoa_r+0x100>
 8008a98:	2301      	movs	r3, #1
 8008a9a:	e7b8      	b.n	8008a0e <_dtoa_r+0x186>
 8008a9c:	9012      	str	r0, [sp, #72]	@ 0x48
 8008a9e:	e7b7      	b.n	8008a10 <_dtoa_r+0x188>
 8008aa0:	427b      	negs	r3, r7
 8008aa2:	930a      	str	r3, [sp, #40]	@ 0x28
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	eba8 0807 	sub.w	r8, r8, r7
 8008aaa:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008aac:	e7c4      	b.n	8008a38 <_dtoa_r+0x1b0>
 8008aae:	2300      	movs	r3, #0
 8008ab0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008ab2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	dc35      	bgt.n	8008b24 <_dtoa_r+0x29c>
 8008ab8:	2301      	movs	r3, #1
 8008aba:	9300      	str	r3, [sp, #0]
 8008abc:	9307      	str	r3, [sp, #28]
 8008abe:	461a      	mov	r2, r3
 8008ac0:	920e      	str	r2, [sp, #56]	@ 0x38
 8008ac2:	e00b      	b.n	8008adc <_dtoa_r+0x254>
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	e7f3      	b.n	8008ab0 <_dtoa_r+0x228>
 8008ac8:	2300      	movs	r3, #0
 8008aca:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008acc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ace:	18fb      	adds	r3, r7, r3
 8008ad0:	9300      	str	r3, [sp, #0]
 8008ad2:	3301      	adds	r3, #1
 8008ad4:	2b01      	cmp	r3, #1
 8008ad6:	9307      	str	r3, [sp, #28]
 8008ad8:	bfb8      	it	lt
 8008ada:	2301      	movlt	r3, #1
 8008adc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008ae0:	2100      	movs	r1, #0
 8008ae2:	2204      	movs	r2, #4
 8008ae4:	f102 0514 	add.w	r5, r2, #20
 8008ae8:	429d      	cmp	r5, r3
 8008aea:	d91f      	bls.n	8008b2c <_dtoa_r+0x2a4>
 8008aec:	6041      	str	r1, [r0, #4]
 8008aee:	4658      	mov	r0, fp
 8008af0:	f001 fa92 	bl	800a018 <_Balloc>
 8008af4:	4682      	mov	sl, r0
 8008af6:	2800      	cmp	r0, #0
 8008af8:	d13c      	bne.n	8008b74 <_dtoa_r+0x2ec>
 8008afa:	4b1b      	ldr	r3, [pc, #108]	@ (8008b68 <_dtoa_r+0x2e0>)
 8008afc:	4602      	mov	r2, r0
 8008afe:	f240 11af 	movw	r1, #431	@ 0x1af
 8008b02:	e6d8      	b.n	80088b6 <_dtoa_r+0x2e>
 8008b04:	2301      	movs	r3, #1
 8008b06:	e7e0      	b.n	8008aca <_dtoa_r+0x242>
 8008b08:	2401      	movs	r4, #1
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b0e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008b10:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008b14:	9300      	str	r3, [sp, #0]
 8008b16:	9307      	str	r3, [sp, #28]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	2312      	movs	r3, #18
 8008b1c:	e7d0      	b.n	8008ac0 <_dtoa_r+0x238>
 8008b1e:	2301      	movs	r3, #1
 8008b20:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b22:	e7f5      	b.n	8008b10 <_dtoa_r+0x288>
 8008b24:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b26:	9300      	str	r3, [sp, #0]
 8008b28:	9307      	str	r3, [sp, #28]
 8008b2a:	e7d7      	b.n	8008adc <_dtoa_r+0x254>
 8008b2c:	3101      	adds	r1, #1
 8008b2e:	0052      	lsls	r2, r2, #1
 8008b30:	e7d8      	b.n	8008ae4 <_dtoa_r+0x25c>
 8008b32:	bf00      	nop
 8008b34:	f3af 8000 	nop.w
 8008b38:	636f4361 	.word	0x636f4361
 8008b3c:	3fd287a7 	.word	0x3fd287a7
 8008b40:	8b60c8b3 	.word	0x8b60c8b3
 8008b44:	3fc68a28 	.word	0x3fc68a28
 8008b48:	509f79fb 	.word	0x509f79fb
 8008b4c:	3fd34413 	.word	0x3fd34413
 8008b50:	0800b446 	.word	0x0800b446
 8008b54:	0800b45d 	.word	0x0800b45d
 8008b58:	7ff00000 	.word	0x7ff00000
 8008b5c:	0800b2b5 	.word	0x0800b2b5
 8008b60:	3ff80000 	.word	0x3ff80000
 8008b64:	0800b5c8 	.word	0x0800b5c8
 8008b68:	0800b4b5 	.word	0x0800b4b5
 8008b6c:	0800b442 	.word	0x0800b442
 8008b70:	0800b2b4 	.word	0x0800b2b4
 8008b74:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008b78:	6018      	str	r0, [r3, #0]
 8008b7a:	9b07      	ldr	r3, [sp, #28]
 8008b7c:	2b0e      	cmp	r3, #14
 8008b7e:	f200 80a4 	bhi.w	8008cca <_dtoa_r+0x442>
 8008b82:	2c00      	cmp	r4, #0
 8008b84:	f000 80a1 	beq.w	8008cca <_dtoa_r+0x442>
 8008b88:	2f00      	cmp	r7, #0
 8008b8a:	dd33      	ble.n	8008bf4 <_dtoa_r+0x36c>
 8008b8c:	4bad      	ldr	r3, [pc, #692]	@ (8008e44 <_dtoa_r+0x5bc>)
 8008b8e:	f007 020f 	and.w	r2, r7, #15
 8008b92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b96:	ed93 7b00 	vldr	d7, [r3]
 8008b9a:	05f8      	lsls	r0, r7, #23
 8008b9c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008ba0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008ba4:	d516      	bpl.n	8008bd4 <_dtoa_r+0x34c>
 8008ba6:	4ba8      	ldr	r3, [pc, #672]	@ (8008e48 <_dtoa_r+0x5c0>)
 8008ba8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008bac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008bb0:	f7f7 fe64 	bl	800087c <__aeabi_ddiv>
 8008bb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008bb8:	f004 040f 	and.w	r4, r4, #15
 8008bbc:	2603      	movs	r6, #3
 8008bbe:	4da2      	ldr	r5, [pc, #648]	@ (8008e48 <_dtoa_r+0x5c0>)
 8008bc0:	b954      	cbnz	r4, 8008bd8 <_dtoa_r+0x350>
 8008bc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008bc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008bca:	f7f7 fe57 	bl	800087c <__aeabi_ddiv>
 8008bce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008bd2:	e028      	b.n	8008c26 <_dtoa_r+0x39e>
 8008bd4:	2602      	movs	r6, #2
 8008bd6:	e7f2      	b.n	8008bbe <_dtoa_r+0x336>
 8008bd8:	07e1      	lsls	r1, r4, #31
 8008bda:	d508      	bpl.n	8008bee <_dtoa_r+0x366>
 8008bdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008be0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008be4:	f7f7 fd20 	bl	8000628 <__aeabi_dmul>
 8008be8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008bec:	3601      	adds	r6, #1
 8008bee:	1064      	asrs	r4, r4, #1
 8008bf0:	3508      	adds	r5, #8
 8008bf2:	e7e5      	b.n	8008bc0 <_dtoa_r+0x338>
 8008bf4:	f000 80d2 	beq.w	8008d9c <_dtoa_r+0x514>
 8008bf8:	427c      	negs	r4, r7
 8008bfa:	4b92      	ldr	r3, [pc, #584]	@ (8008e44 <_dtoa_r+0x5bc>)
 8008bfc:	4d92      	ldr	r5, [pc, #584]	@ (8008e48 <_dtoa_r+0x5c0>)
 8008bfe:	f004 020f 	and.w	r2, r4, #15
 8008c02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c0a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c0e:	f7f7 fd0b 	bl	8000628 <__aeabi_dmul>
 8008c12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c16:	1124      	asrs	r4, r4, #4
 8008c18:	2300      	movs	r3, #0
 8008c1a:	2602      	movs	r6, #2
 8008c1c:	2c00      	cmp	r4, #0
 8008c1e:	f040 80b2 	bne.w	8008d86 <_dtoa_r+0x4fe>
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d1d3      	bne.n	8008bce <_dtoa_r+0x346>
 8008c26:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008c28:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	f000 80b7 	beq.w	8008da0 <_dtoa_r+0x518>
 8008c32:	4b86      	ldr	r3, [pc, #536]	@ (8008e4c <_dtoa_r+0x5c4>)
 8008c34:	2200      	movs	r2, #0
 8008c36:	4620      	mov	r0, r4
 8008c38:	4629      	mov	r1, r5
 8008c3a:	f7f7 ff67 	bl	8000b0c <__aeabi_dcmplt>
 8008c3e:	2800      	cmp	r0, #0
 8008c40:	f000 80ae 	beq.w	8008da0 <_dtoa_r+0x518>
 8008c44:	9b07      	ldr	r3, [sp, #28]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	f000 80aa 	beq.w	8008da0 <_dtoa_r+0x518>
 8008c4c:	9b00      	ldr	r3, [sp, #0]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	dd37      	ble.n	8008cc2 <_dtoa_r+0x43a>
 8008c52:	1e7b      	subs	r3, r7, #1
 8008c54:	9304      	str	r3, [sp, #16]
 8008c56:	4620      	mov	r0, r4
 8008c58:	4b7d      	ldr	r3, [pc, #500]	@ (8008e50 <_dtoa_r+0x5c8>)
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	4629      	mov	r1, r5
 8008c5e:	f7f7 fce3 	bl	8000628 <__aeabi_dmul>
 8008c62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c66:	9c00      	ldr	r4, [sp, #0]
 8008c68:	3601      	adds	r6, #1
 8008c6a:	4630      	mov	r0, r6
 8008c6c:	f7f7 fc72 	bl	8000554 <__aeabi_i2d>
 8008c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c74:	f7f7 fcd8 	bl	8000628 <__aeabi_dmul>
 8008c78:	4b76      	ldr	r3, [pc, #472]	@ (8008e54 <_dtoa_r+0x5cc>)
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	f7f7 fb1e 	bl	80002bc <__adddf3>
 8008c80:	4605      	mov	r5, r0
 8008c82:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008c86:	2c00      	cmp	r4, #0
 8008c88:	f040 808d 	bne.w	8008da6 <_dtoa_r+0x51e>
 8008c8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c90:	4b71      	ldr	r3, [pc, #452]	@ (8008e58 <_dtoa_r+0x5d0>)
 8008c92:	2200      	movs	r2, #0
 8008c94:	f7f7 fb10 	bl	80002b8 <__aeabi_dsub>
 8008c98:	4602      	mov	r2, r0
 8008c9a:	460b      	mov	r3, r1
 8008c9c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008ca0:	462a      	mov	r2, r5
 8008ca2:	4633      	mov	r3, r6
 8008ca4:	f7f7 ff50 	bl	8000b48 <__aeabi_dcmpgt>
 8008ca8:	2800      	cmp	r0, #0
 8008caa:	f040 828b 	bne.w	80091c4 <_dtoa_r+0x93c>
 8008cae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008cb2:	462a      	mov	r2, r5
 8008cb4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008cb8:	f7f7 ff28 	bl	8000b0c <__aeabi_dcmplt>
 8008cbc:	2800      	cmp	r0, #0
 8008cbe:	f040 8128 	bne.w	8008f12 <_dtoa_r+0x68a>
 8008cc2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008cc6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008cca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	f2c0 815a 	blt.w	8008f86 <_dtoa_r+0x6fe>
 8008cd2:	2f0e      	cmp	r7, #14
 8008cd4:	f300 8157 	bgt.w	8008f86 <_dtoa_r+0x6fe>
 8008cd8:	4b5a      	ldr	r3, [pc, #360]	@ (8008e44 <_dtoa_r+0x5bc>)
 8008cda:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008cde:	ed93 7b00 	vldr	d7, [r3]
 8008ce2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	ed8d 7b00 	vstr	d7, [sp]
 8008cea:	da03      	bge.n	8008cf4 <_dtoa_r+0x46c>
 8008cec:	9b07      	ldr	r3, [sp, #28]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	f340 8101 	ble.w	8008ef6 <_dtoa_r+0x66e>
 8008cf4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008cf8:	4656      	mov	r6, sl
 8008cfa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008cfe:	4620      	mov	r0, r4
 8008d00:	4629      	mov	r1, r5
 8008d02:	f7f7 fdbb 	bl	800087c <__aeabi_ddiv>
 8008d06:	f7f7 ff3f 	bl	8000b88 <__aeabi_d2iz>
 8008d0a:	4680      	mov	r8, r0
 8008d0c:	f7f7 fc22 	bl	8000554 <__aeabi_i2d>
 8008d10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d14:	f7f7 fc88 	bl	8000628 <__aeabi_dmul>
 8008d18:	4602      	mov	r2, r0
 8008d1a:	460b      	mov	r3, r1
 8008d1c:	4620      	mov	r0, r4
 8008d1e:	4629      	mov	r1, r5
 8008d20:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008d24:	f7f7 fac8 	bl	80002b8 <__aeabi_dsub>
 8008d28:	f806 4b01 	strb.w	r4, [r6], #1
 8008d2c:	9d07      	ldr	r5, [sp, #28]
 8008d2e:	eba6 040a 	sub.w	r4, r6, sl
 8008d32:	42a5      	cmp	r5, r4
 8008d34:	4602      	mov	r2, r0
 8008d36:	460b      	mov	r3, r1
 8008d38:	f040 8117 	bne.w	8008f6a <_dtoa_r+0x6e2>
 8008d3c:	f7f7 fabe 	bl	80002bc <__adddf3>
 8008d40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d44:	4604      	mov	r4, r0
 8008d46:	460d      	mov	r5, r1
 8008d48:	f7f7 fefe 	bl	8000b48 <__aeabi_dcmpgt>
 8008d4c:	2800      	cmp	r0, #0
 8008d4e:	f040 80f9 	bne.w	8008f44 <_dtoa_r+0x6bc>
 8008d52:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d56:	4620      	mov	r0, r4
 8008d58:	4629      	mov	r1, r5
 8008d5a:	f7f7 fecd 	bl	8000af8 <__aeabi_dcmpeq>
 8008d5e:	b118      	cbz	r0, 8008d68 <_dtoa_r+0x4e0>
 8008d60:	f018 0f01 	tst.w	r8, #1
 8008d64:	f040 80ee 	bne.w	8008f44 <_dtoa_r+0x6bc>
 8008d68:	4649      	mov	r1, r9
 8008d6a:	4658      	mov	r0, fp
 8008d6c:	f001 f994 	bl	800a098 <_Bfree>
 8008d70:	2300      	movs	r3, #0
 8008d72:	7033      	strb	r3, [r6, #0]
 8008d74:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008d76:	3701      	adds	r7, #1
 8008d78:	601f      	str	r7, [r3, #0]
 8008d7a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	f000 831d 	beq.w	80093bc <_dtoa_r+0xb34>
 8008d82:	601e      	str	r6, [r3, #0]
 8008d84:	e31a      	b.n	80093bc <_dtoa_r+0xb34>
 8008d86:	07e2      	lsls	r2, r4, #31
 8008d88:	d505      	bpl.n	8008d96 <_dtoa_r+0x50e>
 8008d8a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008d8e:	f7f7 fc4b 	bl	8000628 <__aeabi_dmul>
 8008d92:	3601      	adds	r6, #1
 8008d94:	2301      	movs	r3, #1
 8008d96:	1064      	asrs	r4, r4, #1
 8008d98:	3508      	adds	r5, #8
 8008d9a:	e73f      	b.n	8008c1c <_dtoa_r+0x394>
 8008d9c:	2602      	movs	r6, #2
 8008d9e:	e742      	b.n	8008c26 <_dtoa_r+0x39e>
 8008da0:	9c07      	ldr	r4, [sp, #28]
 8008da2:	9704      	str	r7, [sp, #16]
 8008da4:	e761      	b.n	8008c6a <_dtoa_r+0x3e2>
 8008da6:	4b27      	ldr	r3, [pc, #156]	@ (8008e44 <_dtoa_r+0x5bc>)
 8008da8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008daa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008dae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008db2:	4454      	add	r4, sl
 8008db4:	2900      	cmp	r1, #0
 8008db6:	d053      	beq.n	8008e60 <_dtoa_r+0x5d8>
 8008db8:	4928      	ldr	r1, [pc, #160]	@ (8008e5c <_dtoa_r+0x5d4>)
 8008dba:	2000      	movs	r0, #0
 8008dbc:	f7f7 fd5e 	bl	800087c <__aeabi_ddiv>
 8008dc0:	4633      	mov	r3, r6
 8008dc2:	462a      	mov	r2, r5
 8008dc4:	f7f7 fa78 	bl	80002b8 <__aeabi_dsub>
 8008dc8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008dcc:	4656      	mov	r6, sl
 8008dce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008dd2:	f7f7 fed9 	bl	8000b88 <__aeabi_d2iz>
 8008dd6:	4605      	mov	r5, r0
 8008dd8:	f7f7 fbbc 	bl	8000554 <__aeabi_i2d>
 8008ddc:	4602      	mov	r2, r0
 8008dde:	460b      	mov	r3, r1
 8008de0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008de4:	f7f7 fa68 	bl	80002b8 <__aeabi_dsub>
 8008de8:	3530      	adds	r5, #48	@ 0x30
 8008dea:	4602      	mov	r2, r0
 8008dec:	460b      	mov	r3, r1
 8008dee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008df2:	f806 5b01 	strb.w	r5, [r6], #1
 8008df6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008dfa:	f7f7 fe87 	bl	8000b0c <__aeabi_dcmplt>
 8008dfe:	2800      	cmp	r0, #0
 8008e00:	d171      	bne.n	8008ee6 <_dtoa_r+0x65e>
 8008e02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e06:	4911      	ldr	r1, [pc, #68]	@ (8008e4c <_dtoa_r+0x5c4>)
 8008e08:	2000      	movs	r0, #0
 8008e0a:	f7f7 fa55 	bl	80002b8 <__aeabi_dsub>
 8008e0e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008e12:	f7f7 fe7b 	bl	8000b0c <__aeabi_dcmplt>
 8008e16:	2800      	cmp	r0, #0
 8008e18:	f040 8095 	bne.w	8008f46 <_dtoa_r+0x6be>
 8008e1c:	42a6      	cmp	r6, r4
 8008e1e:	f43f af50 	beq.w	8008cc2 <_dtoa_r+0x43a>
 8008e22:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008e26:	4b0a      	ldr	r3, [pc, #40]	@ (8008e50 <_dtoa_r+0x5c8>)
 8008e28:	2200      	movs	r2, #0
 8008e2a:	f7f7 fbfd 	bl	8000628 <__aeabi_dmul>
 8008e2e:	4b08      	ldr	r3, [pc, #32]	@ (8008e50 <_dtoa_r+0x5c8>)
 8008e30:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008e34:	2200      	movs	r2, #0
 8008e36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e3a:	f7f7 fbf5 	bl	8000628 <__aeabi_dmul>
 8008e3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e42:	e7c4      	b.n	8008dce <_dtoa_r+0x546>
 8008e44:	0800b5c8 	.word	0x0800b5c8
 8008e48:	0800b5a0 	.word	0x0800b5a0
 8008e4c:	3ff00000 	.word	0x3ff00000
 8008e50:	40240000 	.word	0x40240000
 8008e54:	401c0000 	.word	0x401c0000
 8008e58:	40140000 	.word	0x40140000
 8008e5c:	3fe00000 	.word	0x3fe00000
 8008e60:	4631      	mov	r1, r6
 8008e62:	4628      	mov	r0, r5
 8008e64:	f7f7 fbe0 	bl	8000628 <__aeabi_dmul>
 8008e68:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008e6c:	9415      	str	r4, [sp, #84]	@ 0x54
 8008e6e:	4656      	mov	r6, sl
 8008e70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e74:	f7f7 fe88 	bl	8000b88 <__aeabi_d2iz>
 8008e78:	4605      	mov	r5, r0
 8008e7a:	f7f7 fb6b 	bl	8000554 <__aeabi_i2d>
 8008e7e:	4602      	mov	r2, r0
 8008e80:	460b      	mov	r3, r1
 8008e82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e86:	f7f7 fa17 	bl	80002b8 <__aeabi_dsub>
 8008e8a:	3530      	adds	r5, #48	@ 0x30
 8008e8c:	f806 5b01 	strb.w	r5, [r6], #1
 8008e90:	4602      	mov	r2, r0
 8008e92:	460b      	mov	r3, r1
 8008e94:	42a6      	cmp	r6, r4
 8008e96:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008e9a:	f04f 0200 	mov.w	r2, #0
 8008e9e:	d124      	bne.n	8008eea <_dtoa_r+0x662>
 8008ea0:	4bac      	ldr	r3, [pc, #688]	@ (8009154 <_dtoa_r+0x8cc>)
 8008ea2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008ea6:	f7f7 fa09 	bl	80002bc <__adddf3>
 8008eaa:	4602      	mov	r2, r0
 8008eac:	460b      	mov	r3, r1
 8008eae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008eb2:	f7f7 fe49 	bl	8000b48 <__aeabi_dcmpgt>
 8008eb6:	2800      	cmp	r0, #0
 8008eb8:	d145      	bne.n	8008f46 <_dtoa_r+0x6be>
 8008eba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008ebe:	49a5      	ldr	r1, [pc, #660]	@ (8009154 <_dtoa_r+0x8cc>)
 8008ec0:	2000      	movs	r0, #0
 8008ec2:	f7f7 f9f9 	bl	80002b8 <__aeabi_dsub>
 8008ec6:	4602      	mov	r2, r0
 8008ec8:	460b      	mov	r3, r1
 8008eca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ece:	f7f7 fe1d 	bl	8000b0c <__aeabi_dcmplt>
 8008ed2:	2800      	cmp	r0, #0
 8008ed4:	f43f aef5 	beq.w	8008cc2 <_dtoa_r+0x43a>
 8008ed8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008eda:	1e73      	subs	r3, r6, #1
 8008edc:	9315      	str	r3, [sp, #84]	@ 0x54
 8008ede:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008ee2:	2b30      	cmp	r3, #48	@ 0x30
 8008ee4:	d0f8      	beq.n	8008ed8 <_dtoa_r+0x650>
 8008ee6:	9f04      	ldr	r7, [sp, #16]
 8008ee8:	e73e      	b.n	8008d68 <_dtoa_r+0x4e0>
 8008eea:	4b9b      	ldr	r3, [pc, #620]	@ (8009158 <_dtoa_r+0x8d0>)
 8008eec:	f7f7 fb9c 	bl	8000628 <__aeabi_dmul>
 8008ef0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ef4:	e7bc      	b.n	8008e70 <_dtoa_r+0x5e8>
 8008ef6:	d10c      	bne.n	8008f12 <_dtoa_r+0x68a>
 8008ef8:	4b98      	ldr	r3, [pc, #608]	@ (800915c <_dtoa_r+0x8d4>)
 8008efa:	2200      	movs	r2, #0
 8008efc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008f00:	f7f7 fb92 	bl	8000628 <__aeabi_dmul>
 8008f04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008f08:	f7f7 fe14 	bl	8000b34 <__aeabi_dcmpge>
 8008f0c:	2800      	cmp	r0, #0
 8008f0e:	f000 8157 	beq.w	80091c0 <_dtoa_r+0x938>
 8008f12:	2400      	movs	r4, #0
 8008f14:	4625      	mov	r5, r4
 8008f16:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f18:	43db      	mvns	r3, r3
 8008f1a:	9304      	str	r3, [sp, #16]
 8008f1c:	4656      	mov	r6, sl
 8008f1e:	2700      	movs	r7, #0
 8008f20:	4621      	mov	r1, r4
 8008f22:	4658      	mov	r0, fp
 8008f24:	f001 f8b8 	bl	800a098 <_Bfree>
 8008f28:	2d00      	cmp	r5, #0
 8008f2a:	d0dc      	beq.n	8008ee6 <_dtoa_r+0x65e>
 8008f2c:	b12f      	cbz	r7, 8008f3a <_dtoa_r+0x6b2>
 8008f2e:	42af      	cmp	r7, r5
 8008f30:	d003      	beq.n	8008f3a <_dtoa_r+0x6b2>
 8008f32:	4639      	mov	r1, r7
 8008f34:	4658      	mov	r0, fp
 8008f36:	f001 f8af 	bl	800a098 <_Bfree>
 8008f3a:	4629      	mov	r1, r5
 8008f3c:	4658      	mov	r0, fp
 8008f3e:	f001 f8ab 	bl	800a098 <_Bfree>
 8008f42:	e7d0      	b.n	8008ee6 <_dtoa_r+0x65e>
 8008f44:	9704      	str	r7, [sp, #16]
 8008f46:	4633      	mov	r3, r6
 8008f48:	461e      	mov	r6, r3
 8008f4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f4e:	2a39      	cmp	r2, #57	@ 0x39
 8008f50:	d107      	bne.n	8008f62 <_dtoa_r+0x6da>
 8008f52:	459a      	cmp	sl, r3
 8008f54:	d1f8      	bne.n	8008f48 <_dtoa_r+0x6c0>
 8008f56:	9a04      	ldr	r2, [sp, #16]
 8008f58:	3201      	adds	r2, #1
 8008f5a:	9204      	str	r2, [sp, #16]
 8008f5c:	2230      	movs	r2, #48	@ 0x30
 8008f5e:	f88a 2000 	strb.w	r2, [sl]
 8008f62:	781a      	ldrb	r2, [r3, #0]
 8008f64:	3201      	adds	r2, #1
 8008f66:	701a      	strb	r2, [r3, #0]
 8008f68:	e7bd      	b.n	8008ee6 <_dtoa_r+0x65e>
 8008f6a:	4b7b      	ldr	r3, [pc, #492]	@ (8009158 <_dtoa_r+0x8d0>)
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	f7f7 fb5b 	bl	8000628 <__aeabi_dmul>
 8008f72:	2200      	movs	r2, #0
 8008f74:	2300      	movs	r3, #0
 8008f76:	4604      	mov	r4, r0
 8008f78:	460d      	mov	r5, r1
 8008f7a:	f7f7 fdbd 	bl	8000af8 <__aeabi_dcmpeq>
 8008f7e:	2800      	cmp	r0, #0
 8008f80:	f43f aebb 	beq.w	8008cfa <_dtoa_r+0x472>
 8008f84:	e6f0      	b.n	8008d68 <_dtoa_r+0x4e0>
 8008f86:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008f88:	2a00      	cmp	r2, #0
 8008f8a:	f000 80db 	beq.w	8009144 <_dtoa_r+0x8bc>
 8008f8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f90:	2a01      	cmp	r2, #1
 8008f92:	f300 80bf 	bgt.w	8009114 <_dtoa_r+0x88c>
 8008f96:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008f98:	2a00      	cmp	r2, #0
 8008f9a:	f000 80b7 	beq.w	800910c <_dtoa_r+0x884>
 8008f9e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008fa2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008fa4:	4646      	mov	r6, r8
 8008fa6:	9a08      	ldr	r2, [sp, #32]
 8008fa8:	2101      	movs	r1, #1
 8008faa:	441a      	add	r2, r3
 8008fac:	4658      	mov	r0, fp
 8008fae:	4498      	add	r8, r3
 8008fb0:	9208      	str	r2, [sp, #32]
 8008fb2:	f001 f96f 	bl	800a294 <__i2b>
 8008fb6:	4605      	mov	r5, r0
 8008fb8:	b15e      	cbz	r6, 8008fd2 <_dtoa_r+0x74a>
 8008fba:	9b08      	ldr	r3, [sp, #32]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	dd08      	ble.n	8008fd2 <_dtoa_r+0x74a>
 8008fc0:	42b3      	cmp	r3, r6
 8008fc2:	9a08      	ldr	r2, [sp, #32]
 8008fc4:	bfa8      	it	ge
 8008fc6:	4633      	movge	r3, r6
 8008fc8:	eba8 0803 	sub.w	r8, r8, r3
 8008fcc:	1af6      	subs	r6, r6, r3
 8008fce:	1ad3      	subs	r3, r2, r3
 8008fd0:	9308      	str	r3, [sp, #32]
 8008fd2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008fd4:	b1f3      	cbz	r3, 8009014 <_dtoa_r+0x78c>
 8008fd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	f000 80b7 	beq.w	800914c <_dtoa_r+0x8c4>
 8008fde:	b18c      	cbz	r4, 8009004 <_dtoa_r+0x77c>
 8008fe0:	4629      	mov	r1, r5
 8008fe2:	4622      	mov	r2, r4
 8008fe4:	4658      	mov	r0, fp
 8008fe6:	f001 fa15 	bl	800a414 <__pow5mult>
 8008fea:	464a      	mov	r2, r9
 8008fec:	4601      	mov	r1, r0
 8008fee:	4605      	mov	r5, r0
 8008ff0:	4658      	mov	r0, fp
 8008ff2:	f001 f965 	bl	800a2c0 <__multiply>
 8008ff6:	4649      	mov	r1, r9
 8008ff8:	9004      	str	r0, [sp, #16]
 8008ffa:	4658      	mov	r0, fp
 8008ffc:	f001 f84c 	bl	800a098 <_Bfree>
 8009000:	9b04      	ldr	r3, [sp, #16]
 8009002:	4699      	mov	r9, r3
 8009004:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009006:	1b1a      	subs	r2, r3, r4
 8009008:	d004      	beq.n	8009014 <_dtoa_r+0x78c>
 800900a:	4649      	mov	r1, r9
 800900c:	4658      	mov	r0, fp
 800900e:	f001 fa01 	bl	800a414 <__pow5mult>
 8009012:	4681      	mov	r9, r0
 8009014:	2101      	movs	r1, #1
 8009016:	4658      	mov	r0, fp
 8009018:	f001 f93c 	bl	800a294 <__i2b>
 800901c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800901e:	4604      	mov	r4, r0
 8009020:	2b00      	cmp	r3, #0
 8009022:	f000 81cf 	beq.w	80093c4 <_dtoa_r+0xb3c>
 8009026:	461a      	mov	r2, r3
 8009028:	4601      	mov	r1, r0
 800902a:	4658      	mov	r0, fp
 800902c:	f001 f9f2 	bl	800a414 <__pow5mult>
 8009030:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009032:	2b01      	cmp	r3, #1
 8009034:	4604      	mov	r4, r0
 8009036:	f300 8095 	bgt.w	8009164 <_dtoa_r+0x8dc>
 800903a:	9b02      	ldr	r3, [sp, #8]
 800903c:	2b00      	cmp	r3, #0
 800903e:	f040 8087 	bne.w	8009150 <_dtoa_r+0x8c8>
 8009042:	9b03      	ldr	r3, [sp, #12]
 8009044:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009048:	2b00      	cmp	r3, #0
 800904a:	f040 8089 	bne.w	8009160 <_dtoa_r+0x8d8>
 800904e:	9b03      	ldr	r3, [sp, #12]
 8009050:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009054:	0d1b      	lsrs	r3, r3, #20
 8009056:	051b      	lsls	r3, r3, #20
 8009058:	b12b      	cbz	r3, 8009066 <_dtoa_r+0x7de>
 800905a:	9b08      	ldr	r3, [sp, #32]
 800905c:	3301      	adds	r3, #1
 800905e:	9308      	str	r3, [sp, #32]
 8009060:	f108 0801 	add.w	r8, r8, #1
 8009064:	2301      	movs	r3, #1
 8009066:	930a      	str	r3, [sp, #40]	@ 0x28
 8009068:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800906a:	2b00      	cmp	r3, #0
 800906c:	f000 81b0 	beq.w	80093d0 <_dtoa_r+0xb48>
 8009070:	6923      	ldr	r3, [r4, #16]
 8009072:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009076:	6918      	ldr	r0, [r3, #16]
 8009078:	f001 f8c0 	bl	800a1fc <__hi0bits>
 800907c:	f1c0 0020 	rsb	r0, r0, #32
 8009080:	9b08      	ldr	r3, [sp, #32]
 8009082:	4418      	add	r0, r3
 8009084:	f010 001f 	ands.w	r0, r0, #31
 8009088:	d077      	beq.n	800917a <_dtoa_r+0x8f2>
 800908a:	f1c0 0320 	rsb	r3, r0, #32
 800908e:	2b04      	cmp	r3, #4
 8009090:	dd6b      	ble.n	800916a <_dtoa_r+0x8e2>
 8009092:	9b08      	ldr	r3, [sp, #32]
 8009094:	f1c0 001c 	rsb	r0, r0, #28
 8009098:	4403      	add	r3, r0
 800909a:	4480      	add	r8, r0
 800909c:	4406      	add	r6, r0
 800909e:	9308      	str	r3, [sp, #32]
 80090a0:	f1b8 0f00 	cmp.w	r8, #0
 80090a4:	dd05      	ble.n	80090b2 <_dtoa_r+0x82a>
 80090a6:	4649      	mov	r1, r9
 80090a8:	4642      	mov	r2, r8
 80090aa:	4658      	mov	r0, fp
 80090ac:	f001 fa0c 	bl	800a4c8 <__lshift>
 80090b0:	4681      	mov	r9, r0
 80090b2:	9b08      	ldr	r3, [sp, #32]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	dd05      	ble.n	80090c4 <_dtoa_r+0x83c>
 80090b8:	4621      	mov	r1, r4
 80090ba:	461a      	mov	r2, r3
 80090bc:	4658      	mov	r0, fp
 80090be:	f001 fa03 	bl	800a4c8 <__lshift>
 80090c2:	4604      	mov	r4, r0
 80090c4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d059      	beq.n	800917e <_dtoa_r+0x8f6>
 80090ca:	4621      	mov	r1, r4
 80090cc:	4648      	mov	r0, r9
 80090ce:	f001 fa67 	bl	800a5a0 <__mcmp>
 80090d2:	2800      	cmp	r0, #0
 80090d4:	da53      	bge.n	800917e <_dtoa_r+0x8f6>
 80090d6:	1e7b      	subs	r3, r7, #1
 80090d8:	9304      	str	r3, [sp, #16]
 80090da:	4649      	mov	r1, r9
 80090dc:	2300      	movs	r3, #0
 80090de:	220a      	movs	r2, #10
 80090e0:	4658      	mov	r0, fp
 80090e2:	f000 fffb 	bl	800a0dc <__multadd>
 80090e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80090e8:	4681      	mov	r9, r0
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	f000 8172 	beq.w	80093d4 <_dtoa_r+0xb4c>
 80090f0:	2300      	movs	r3, #0
 80090f2:	4629      	mov	r1, r5
 80090f4:	220a      	movs	r2, #10
 80090f6:	4658      	mov	r0, fp
 80090f8:	f000 fff0 	bl	800a0dc <__multadd>
 80090fc:	9b00      	ldr	r3, [sp, #0]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	4605      	mov	r5, r0
 8009102:	dc67      	bgt.n	80091d4 <_dtoa_r+0x94c>
 8009104:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009106:	2b02      	cmp	r3, #2
 8009108:	dc41      	bgt.n	800918e <_dtoa_r+0x906>
 800910a:	e063      	b.n	80091d4 <_dtoa_r+0x94c>
 800910c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800910e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009112:	e746      	b.n	8008fa2 <_dtoa_r+0x71a>
 8009114:	9b07      	ldr	r3, [sp, #28]
 8009116:	1e5c      	subs	r4, r3, #1
 8009118:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800911a:	42a3      	cmp	r3, r4
 800911c:	bfbf      	itttt	lt
 800911e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009120:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009122:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009124:	1ae3      	sublt	r3, r4, r3
 8009126:	bfb4      	ite	lt
 8009128:	18d2      	addlt	r2, r2, r3
 800912a:	1b1c      	subge	r4, r3, r4
 800912c:	9b07      	ldr	r3, [sp, #28]
 800912e:	bfbc      	itt	lt
 8009130:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009132:	2400      	movlt	r4, #0
 8009134:	2b00      	cmp	r3, #0
 8009136:	bfb5      	itete	lt
 8009138:	eba8 0603 	sublt.w	r6, r8, r3
 800913c:	9b07      	ldrge	r3, [sp, #28]
 800913e:	2300      	movlt	r3, #0
 8009140:	4646      	movge	r6, r8
 8009142:	e730      	b.n	8008fa6 <_dtoa_r+0x71e>
 8009144:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009146:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009148:	4646      	mov	r6, r8
 800914a:	e735      	b.n	8008fb8 <_dtoa_r+0x730>
 800914c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800914e:	e75c      	b.n	800900a <_dtoa_r+0x782>
 8009150:	2300      	movs	r3, #0
 8009152:	e788      	b.n	8009066 <_dtoa_r+0x7de>
 8009154:	3fe00000 	.word	0x3fe00000
 8009158:	40240000 	.word	0x40240000
 800915c:	40140000 	.word	0x40140000
 8009160:	9b02      	ldr	r3, [sp, #8]
 8009162:	e780      	b.n	8009066 <_dtoa_r+0x7de>
 8009164:	2300      	movs	r3, #0
 8009166:	930a      	str	r3, [sp, #40]	@ 0x28
 8009168:	e782      	b.n	8009070 <_dtoa_r+0x7e8>
 800916a:	d099      	beq.n	80090a0 <_dtoa_r+0x818>
 800916c:	9a08      	ldr	r2, [sp, #32]
 800916e:	331c      	adds	r3, #28
 8009170:	441a      	add	r2, r3
 8009172:	4498      	add	r8, r3
 8009174:	441e      	add	r6, r3
 8009176:	9208      	str	r2, [sp, #32]
 8009178:	e792      	b.n	80090a0 <_dtoa_r+0x818>
 800917a:	4603      	mov	r3, r0
 800917c:	e7f6      	b.n	800916c <_dtoa_r+0x8e4>
 800917e:	9b07      	ldr	r3, [sp, #28]
 8009180:	9704      	str	r7, [sp, #16]
 8009182:	2b00      	cmp	r3, #0
 8009184:	dc20      	bgt.n	80091c8 <_dtoa_r+0x940>
 8009186:	9300      	str	r3, [sp, #0]
 8009188:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800918a:	2b02      	cmp	r3, #2
 800918c:	dd1e      	ble.n	80091cc <_dtoa_r+0x944>
 800918e:	9b00      	ldr	r3, [sp, #0]
 8009190:	2b00      	cmp	r3, #0
 8009192:	f47f aec0 	bne.w	8008f16 <_dtoa_r+0x68e>
 8009196:	4621      	mov	r1, r4
 8009198:	2205      	movs	r2, #5
 800919a:	4658      	mov	r0, fp
 800919c:	f000 ff9e 	bl	800a0dc <__multadd>
 80091a0:	4601      	mov	r1, r0
 80091a2:	4604      	mov	r4, r0
 80091a4:	4648      	mov	r0, r9
 80091a6:	f001 f9fb 	bl	800a5a0 <__mcmp>
 80091aa:	2800      	cmp	r0, #0
 80091ac:	f77f aeb3 	ble.w	8008f16 <_dtoa_r+0x68e>
 80091b0:	4656      	mov	r6, sl
 80091b2:	2331      	movs	r3, #49	@ 0x31
 80091b4:	f806 3b01 	strb.w	r3, [r6], #1
 80091b8:	9b04      	ldr	r3, [sp, #16]
 80091ba:	3301      	adds	r3, #1
 80091bc:	9304      	str	r3, [sp, #16]
 80091be:	e6ae      	b.n	8008f1e <_dtoa_r+0x696>
 80091c0:	9c07      	ldr	r4, [sp, #28]
 80091c2:	9704      	str	r7, [sp, #16]
 80091c4:	4625      	mov	r5, r4
 80091c6:	e7f3      	b.n	80091b0 <_dtoa_r+0x928>
 80091c8:	9b07      	ldr	r3, [sp, #28]
 80091ca:	9300      	str	r3, [sp, #0]
 80091cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	f000 8104 	beq.w	80093dc <_dtoa_r+0xb54>
 80091d4:	2e00      	cmp	r6, #0
 80091d6:	dd05      	ble.n	80091e4 <_dtoa_r+0x95c>
 80091d8:	4629      	mov	r1, r5
 80091da:	4632      	mov	r2, r6
 80091dc:	4658      	mov	r0, fp
 80091de:	f001 f973 	bl	800a4c8 <__lshift>
 80091e2:	4605      	mov	r5, r0
 80091e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d05a      	beq.n	80092a0 <_dtoa_r+0xa18>
 80091ea:	6869      	ldr	r1, [r5, #4]
 80091ec:	4658      	mov	r0, fp
 80091ee:	f000 ff13 	bl	800a018 <_Balloc>
 80091f2:	4606      	mov	r6, r0
 80091f4:	b928      	cbnz	r0, 8009202 <_dtoa_r+0x97a>
 80091f6:	4b84      	ldr	r3, [pc, #528]	@ (8009408 <_dtoa_r+0xb80>)
 80091f8:	4602      	mov	r2, r0
 80091fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80091fe:	f7ff bb5a 	b.w	80088b6 <_dtoa_r+0x2e>
 8009202:	692a      	ldr	r2, [r5, #16]
 8009204:	3202      	adds	r2, #2
 8009206:	0092      	lsls	r2, r2, #2
 8009208:	f105 010c 	add.w	r1, r5, #12
 800920c:	300c      	adds	r0, #12
 800920e:	f7ff fa92 	bl	8008736 <memcpy>
 8009212:	2201      	movs	r2, #1
 8009214:	4631      	mov	r1, r6
 8009216:	4658      	mov	r0, fp
 8009218:	f001 f956 	bl	800a4c8 <__lshift>
 800921c:	f10a 0301 	add.w	r3, sl, #1
 8009220:	9307      	str	r3, [sp, #28]
 8009222:	9b00      	ldr	r3, [sp, #0]
 8009224:	4453      	add	r3, sl
 8009226:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009228:	9b02      	ldr	r3, [sp, #8]
 800922a:	f003 0301 	and.w	r3, r3, #1
 800922e:	462f      	mov	r7, r5
 8009230:	930a      	str	r3, [sp, #40]	@ 0x28
 8009232:	4605      	mov	r5, r0
 8009234:	9b07      	ldr	r3, [sp, #28]
 8009236:	4621      	mov	r1, r4
 8009238:	3b01      	subs	r3, #1
 800923a:	4648      	mov	r0, r9
 800923c:	9300      	str	r3, [sp, #0]
 800923e:	f7ff fa99 	bl	8008774 <quorem>
 8009242:	4639      	mov	r1, r7
 8009244:	9002      	str	r0, [sp, #8]
 8009246:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800924a:	4648      	mov	r0, r9
 800924c:	f001 f9a8 	bl	800a5a0 <__mcmp>
 8009250:	462a      	mov	r2, r5
 8009252:	9008      	str	r0, [sp, #32]
 8009254:	4621      	mov	r1, r4
 8009256:	4658      	mov	r0, fp
 8009258:	f001 f9be 	bl	800a5d8 <__mdiff>
 800925c:	68c2      	ldr	r2, [r0, #12]
 800925e:	4606      	mov	r6, r0
 8009260:	bb02      	cbnz	r2, 80092a4 <_dtoa_r+0xa1c>
 8009262:	4601      	mov	r1, r0
 8009264:	4648      	mov	r0, r9
 8009266:	f001 f99b 	bl	800a5a0 <__mcmp>
 800926a:	4602      	mov	r2, r0
 800926c:	4631      	mov	r1, r6
 800926e:	4658      	mov	r0, fp
 8009270:	920e      	str	r2, [sp, #56]	@ 0x38
 8009272:	f000 ff11 	bl	800a098 <_Bfree>
 8009276:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009278:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800927a:	9e07      	ldr	r6, [sp, #28]
 800927c:	ea43 0102 	orr.w	r1, r3, r2
 8009280:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009282:	4319      	orrs	r1, r3
 8009284:	d110      	bne.n	80092a8 <_dtoa_r+0xa20>
 8009286:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800928a:	d029      	beq.n	80092e0 <_dtoa_r+0xa58>
 800928c:	9b08      	ldr	r3, [sp, #32]
 800928e:	2b00      	cmp	r3, #0
 8009290:	dd02      	ble.n	8009298 <_dtoa_r+0xa10>
 8009292:	9b02      	ldr	r3, [sp, #8]
 8009294:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009298:	9b00      	ldr	r3, [sp, #0]
 800929a:	f883 8000 	strb.w	r8, [r3]
 800929e:	e63f      	b.n	8008f20 <_dtoa_r+0x698>
 80092a0:	4628      	mov	r0, r5
 80092a2:	e7bb      	b.n	800921c <_dtoa_r+0x994>
 80092a4:	2201      	movs	r2, #1
 80092a6:	e7e1      	b.n	800926c <_dtoa_r+0x9e4>
 80092a8:	9b08      	ldr	r3, [sp, #32]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	db04      	blt.n	80092b8 <_dtoa_r+0xa30>
 80092ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80092b0:	430b      	orrs	r3, r1
 80092b2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80092b4:	430b      	orrs	r3, r1
 80092b6:	d120      	bne.n	80092fa <_dtoa_r+0xa72>
 80092b8:	2a00      	cmp	r2, #0
 80092ba:	dded      	ble.n	8009298 <_dtoa_r+0xa10>
 80092bc:	4649      	mov	r1, r9
 80092be:	2201      	movs	r2, #1
 80092c0:	4658      	mov	r0, fp
 80092c2:	f001 f901 	bl	800a4c8 <__lshift>
 80092c6:	4621      	mov	r1, r4
 80092c8:	4681      	mov	r9, r0
 80092ca:	f001 f969 	bl	800a5a0 <__mcmp>
 80092ce:	2800      	cmp	r0, #0
 80092d0:	dc03      	bgt.n	80092da <_dtoa_r+0xa52>
 80092d2:	d1e1      	bne.n	8009298 <_dtoa_r+0xa10>
 80092d4:	f018 0f01 	tst.w	r8, #1
 80092d8:	d0de      	beq.n	8009298 <_dtoa_r+0xa10>
 80092da:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80092de:	d1d8      	bne.n	8009292 <_dtoa_r+0xa0a>
 80092e0:	9a00      	ldr	r2, [sp, #0]
 80092e2:	2339      	movs	r3, #57	@ 0x39
 80092e4:	7013      	strb	r3, [r2, #0]
 80092e6:	4633      	mov	r3, r6
 80092e8:	461e      	mov	r6, r3
 80092ea:	3b01      	subs	r3, #1
 80092ec:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80092f0:	2a39      	cmp	r2, #57	@ 0x39
 80092f2:	d052      	beq.n	800939a <_dtoa_r+0xb12>
 80092f4:	3201      	adds	r2, #1
 80092f6:	701a      	strb	r2, [r3, #0]
 80092f8:	e612      	b.n	8008f20 <_dtoa_r+0x698>
 80092fa:	2a00      	cmp	r2, #0
 80092fc:	dd07      	ble.n	800930e <_dtoa_r+0xa86>
 80092fe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009302:	d0ed      	beq.n	80092e0 <_dtoa_r+0xa58>
 8009304:	9a00      	ldr	r2, [sp, #0]
 8009306:	f108 0301 	add.w	r3, r8, #1
 800930a:	7013      	strb	r3, [r2, #0]
 800930c:	e608      	b.n	8008f20 <_dtoa_r+0x698>
 800930e:	9b07      	ldr	r3, [sp, #28]
 8009310:	9a07      	ldr	r2, [sp, #28]
 8009312:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009316:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009318:	4293      	cmp	r3, r2
 800931a:	d028      	beq.n	800936e <_dtoa_r+0xae6>
 800931c:	4649      	mov	r1, r9
 800931e:	2300      	movs	r3, #0
 8009320:	220a      	movs	r2, #10
 8009322:	4658      	mov	r0, fp
 8009324:	f000 feda 	bl	800a0dc <__multadd>
 8009328:	42af      	cmp	r7, r5
 800932a:	4681      	mov	r9, r0
 800932c:	f04f 0300 	mov.w	r3, #0
 8009330:	f04f 020a 	mov.w	r2, #10
 8009334:	4639      	mov	r1, r7
 8009336:	4658      	mov	r0, fp
 8009338:	d107      	bne.n	800934a <_dtoa_r+0xac2>
 800933a:	f000 fecf 	bl	800a0dc <__multadd>
 800933e:	4607      	mov	r7, r0
 8009340:	4605      	mov	r5, r0
 8009342:	9b07      	ldr	r3, [sp, #28]
 8009344:	3301      	adds	r3, #1
 8009346:	9307      	str	r3, [sp, #28]
 8009348:	e774      	b.n	8009234 <_dtoa_r+0x9ac>
 800934a:	f000 fec7 	bl	800a0dc <__multadd>
 800934e:	4629      	mov	r1, r5
 8009350:	4607      	mov	r7, r0
 8009352:	2300      	movs	r3, #0
 8009354:	220a      	movs	r2, #10
 8009356:	4658      	mov	r0, fp
 8009358:	f000 fec0 	bl	800a0dc <__multadd>
 800935c:	4605      	mov	r5, r0
 800935e:	e7f0      	b.n	8009342 <_dtoa_r+0xaba>
 8009360:	9b00      	ldr	r3, [sp, #0]
 8009362:	2b00      	cmp	r3, #0
 8009364:	bfcc      	ite	gt
 8009366:	461e      	movgt	r6, r3
 8009368:	2601      	movle	r6, #1
 800936a:	4456      	add	r6, sl
 800936c:	2700      	movs	r7, #0
 800936e:	4649      	mov	r1, r9
 8009370:	2201      	movs	r2, #1
 8009372:	4658      	mov	r0, fp
 8009374:	f001 f8a8 	bl	800a4c8 <__lshift>
 8009378:	4621      	mov	r1, r4
 800937a:	4681      	mov	r9, r0
 800937c:	f001 f910 	bl	800a5a0 <__mcmp>
 8009380:	2800      	cmp	r0, #0
 8009382:	dcb0      	bgt.n	80092e6 <_dtoa_r+0xa5e>
 8009384:	d102      	bne.n	800938c <_dtoa_r+0xb04>
 8009386:	f018 0f01 	tst.w	r8, #1
 800938a:	d1ac      	bne.n	80092e6 <_dtoa_r+0xa5e>
 800938c:	4633      	mov	r3, r6
 800938e:	461e      	mov	r6, r3
 8009390:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009394:	2a30      	cmp	r2, #48	@ 0x30
 8009396:	d0fa      	beq.n	800938e <_dtoa_r+0xb06>
 8009398:	e5c2      	b.n	8008f20 <_dtoa_r+0x698>
 800939a:	459a      	cmp	sl, r3
 800939c:	d1a4      	bne.n	80092e8 <_dtoa_r+0xa60>
 800939e:	9b04      	ldr	r3, [sp, #16]
 80093a0:	3301      	adds	r3, #1
 80093a2:	9304      	str	r3, [sp, #16]
 80093a4:	2331      	movs	r3, #49	@ 0x31
 80093a6:	f88a 3000 	strb.w	r3, [sl]
 80093aa:	e5b9      	b.n	8008f20 <_dtoa_r+0x698>
 80093ac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80093ae:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800940c <_dtoa_r+0xb84>
 80093b2:	b11b      	cbz	r3, 80093bc <_dtoa_r+0xb34>
 80093b4:	f10a 0308 	add.w	r3, sl, #8
 80093b8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80093ba:	6013      	str	r3, [r2, #0]
 80093bc:	4650      	mov	r0, sl
 80093be:	b019      	add	sp, #100	@ 0x64
 80093c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093c6:	2b01      	cmp	r3, #1
 80093c8:	f77f ae37 	ble.w	800903a <_dtoa_r+0x7b2>
 80093cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80093ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80093d0:	2001      	movs	r0, #1
 80093d2:	e655      	b.n	8009080 <_dtoa_r+0x7f8>
 80093d4:	9b00      	ldr	r3, [sp, #0]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	f77f aed6 	ble.w	8009188 <_dtoa_r+0x900>
 80093dc:	4656      	mov	r6, sl
 80093de:	4621      	mov	r1, r4
 80093e0:	4648      	mov	r0, r9
 80093e2:	f7ff f9c7 	bl	8008774 <quorem>
 80093e6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80093ea:	f806 8b01 	strb.w	r8, [r6], #1
 80093ee:	9b00      	ldr	r3, [sp, #0]
 80093f0:	eba6 020a 	sub.w	r2, r6, sl
 80093f4:	4293      	cmp	r3, r2
 80093f6:	ddb3      	ble.n	8009360 <_dtoa_r+0xad8>
 80093f8:	4649      	mov	r1, r9
 80093fa:	2300      	movs	r3, #0
 80093fc:	220a      	movs	r2, #10
 80093fe:	4658      	mov	r0, fp
 8009400:	f000 fe6c 	bl	800a0dc <__multadd>
 8009404:	4681      	mov	r9, r0
 8009406:	e7ea      	b.n	80093de <_dtoa_r+0xb56>
 8009408:	0800b4b5 	.word	0x0800b4b5
 800940c:	0800b439 	.word	0x0800b439

08009410 <rshift>:
 8009410:	6903      	ldr	r3, [r0, #16]
 8009412:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009416:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800941a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800941e:	f100 0414 	add.w	r4, r0, #20
 8009422:	dd45      	ble.n	80094b0 <rshift+0xa0>
 8009424:	f011 011f 	ands.w	r1, r1, #31
 8009428:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800942c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009430:	d10c      	bne.n	800944c <rshift+0x3c>
 8009432:	f100 0710 	add.w	r7, r0, #16
 8009436:	4629      	mov	r1, r5
 8009438:	42b1      	cmp	r1, r6
 800943a:	d334      	bcc.n	80094a6 <rshift+0x96>
 800943c:	1a9b      	subs	r3, r3, r2
 800943e:	009b      	lsls	r3, r3, #2
 8009440:	1eea      	subs	r2, r5, #3
 8009442:	4296      	cmp	r6, r2
 8009444:	bf38      	it	cc
 8009446:	2300      	movcc	r3, #0
 8009448:	4423      	add	r3, r4
 800944a:	e015      	b.n	8009478 <rshift+0x68>
 800944c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009450:	f1c1 0820 	rsb	r8, r1, #32
 8009454:	40cf      	lsrs	r7, r1
 8009456:	f105 0e04 	add.w	lr, r5, #4
 800945a:	46a1      	mov	r9, r4
 800945c:	4576      	cmp	r6, lr
 800945e:	46f4      	mov	ip, lr
 8009460:	d815      	bhi.n	800948e <rshift+0x7e>
 8009462:	1a9a      	subs	r2, r3, r2
 8009464:	0092      	lsls	r2, r2, #2
 8009466:	3a04      	subs	r2, #4
 8009468:	3501      	adds	r5, #1
 800946a:	42ae      	cmp	r6, r5
 800946c:	bf38      	it	cc
 800946e:	2200      	movcc	r2, #0
 8009470:	18a3      	adds	r3, r4, r2
 8009472:	50a7      	str	r7, [r4, r2]
 8009474:	b107      	cbz	r7, 8009478 <rshift+0x68>
 8009476:	3304      	adds	r3, #4
 8009478:	1b1a      	subs	r2, r3, r4
 800947a:	42a3      	cmp	r3, r4
 800947c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009480:	bf08      	it	eq
 8009482:	2300      	moveq	r3, #0
 8009484:	6102      	str	r2, [r0, #16]
 8009486:	bf08      	it	eq
 8009488:	6143      	streq	r3, [r0, #20]
 800948a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800948e:	f8dc c000 	ldr.w	ip, [ip]
 8009492:	fa0c fc08 	lsl.w	ip, ip, r8
 8009496:	ea4c 0707 	orr.w	r7, ip, r7
 800949a:	f849 7b04 	str.w	r7, [r9], #4
 800949e:	f85e 7b04 	ldr.w	r7, [lr], #4
 80094a2:	40cf      	lsrs	r7, r1
 80094a4:	e7da      	b.n	800945c <rshift+0x4c>
 80094a6:	f851 cb04 	ldr.w	ip, [r1], #4
 80094aa:	f847 cf04 	str.w	ip, [r7, #4]!
 80094ae:	e7c3      	b.n	8009438 <rshift+0x28>
 80094b0:	4623      	mov	r3, r4
 80094b2:	e7e1      	b.n	8009478 <rshift+0x68>

080094b4 <__hexdig_fun>:
 80094b4:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80094b8:	2b09      	cmp	r3, #9
 80094ba:	d802      	bhi.n	80094c2 <__hexdig_fun+0xe>
 80094bc:	3820      	subs	r0, #32
 80094be:	b2c0      	uxtb	r0, r0
 80094c0:	4770      	bx	lr
 80094c2:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80094c6:	2b05      	cmp	r3, #5
 80094c8:	d801      	bhi.n	80094ce <__hexdig_fun+0x1a>
 80094ca:	3847      	subs	r0, #71	@ 0x47
 80094cc:	e7f7      	b.n	80094be <__hexdig_fun+0xa>
 80094ce:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80094d2:	2b05      	cmp	r3, #5
 80094d4:	d801      	bhi.n	80094da <__hexdig_fun+0x26>
 80094d6:	3827      	subs	r0, #39	@ 0x27
 80094d8:	e7f1      	b.n	80094be <__hexdig_fun+0xa>
 80094da:	2000      	movs	r0, #0
 80094dc:	4770      	bx	lr
	...

080094e0 <__gethex>:
 80094e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094e4:	b085      	sub	sp, #20
 80094e6:	468a      	mov	sl, r1
 80094e8:	9302      	str	r3, [sp, #8]
 80094ea:	680b      	ldr	r3, [r1, #0]
 80094ec:	9001      	str	r0, [sp, #4]
 80094ee:	4690      	mov	r8, r2
 80094f0:	1c9c      	adds	r4, r3, #2
 80094f2:	46a1      	mov	r9, r4
 80094f4:	f814 0b01 	ldrb.w	r0, [r4], #1
 80094f8:	2830      	cmp	r0, #48	@ 0x30
 80094fa:	d0fa      	beq.n	80094f2 <__gethex+0x12>
 80094fc:	eba9 0303 	sub.w	r3, r9, r3
 8009500:	f1a3 0b02 	sub.w	fp, r3, #2
 8009504:	f7ff ffd6 	bl	80094b4 <__hexdig_fun>
 8009508:	4605      	mov	r5, r0
 800950a:	2800      	cmp	r0, #0
 800950c:	d168      	bne.n	80095e0 <__gethex+0x100>
 800950e:	49a0      	ldr	r1, [pc, #640]	@ (8009790 <__gethex+0x2b0>)
 8009510:	2201      	movs	r2, #1
 8009512:	4648      	mov	r0, r9
 8009514:	f7ff f8c4 	bl	80086a0 <strncmp>
 8009518:	4607      	mov	r7, r0
 800951a:	2800      	cmp	r0, #0
 800951c:	d167      	bne.n	80095ee <__gethex+0x10e>
 800951e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009522:	4626      	mov	r6, r4
 8009524:	f7ff ffc6 	bl	80094b4 <__hexdig_fun>
 8009528:	2800      	cmp	r0, #0
 800952a:	d062      	beq.n	80095f2 <__gethex+0x112>
 800952c:	4623      	mov	r3, r4
 800952e:	7818      	ldrb	r0, [r3, #0]
 8009530:	2830      	cmp	r0, #48	@ 0x30
 8009532:	4699      	mov	r9, r3
 8009534:	f103 0301 	add.w	r3, r3, #1
 8009538:	d0f9      	beq.n	800952e <__gethex+0x4e>
 800953a:	f7ff ffbb 	bl	80094b4 <__hexdig_fun>
 800953e:	fab0 f580 	clz	r5, r0
 8009542:	096d      	lsrs	r5, r5, #5
 8009544:	f04f 0b01 	mov.w	fp, #1
 8009548:	464a      	mov	r2, r9
 800954a:	4616      	mov	r6, r2
 800954c:	3201      	adds	r2, #1
 800954e:	7830      	ldrb	r0, [r6, #0]
 8009550:	f7ff ffb0 	bl	80094b4 <__hexdig_fun>
 8009554:	2800      	cmp	r0, #0
 8009556:	d1f8      	bne.n	800954a <__gethex+0x6a>
 8009558:	498d      	ldr	r1, [pc, #564]	@ (8009790 <__gethex+0x2b0>)
 800955a:	2201      	movs	r2, #1
 800955c:	4630      	mov	r0, r6
 800955e:	f7ff f89f 	bl	80086a0 <strncmp>
 8009562:	2800      	cmp	r0, #0
 8009564:	d13f      	bne.n	80095e6 <__gethex+0x106>
 8009566:	b944      	cbnz	r4, 800957a <__gethex+0x9a>
 8009568:	1c74      	adds	r4, r6, #1
 800956a:	4622      	mov	r2, r4
 800956c:	4616      	mov	r6, r2
 800956e:	3201      	adds	r2, #1
 8009570:	7830      	ldrb	r0, [r6, #0]
 8009572:	f7ff ff9f 	bl	80094b4 <__hexdig_fun>
 8009576:	2800      	cmp	r0, #0
 8009578:	d1f8      	bne.n	800956c <__gethex+0x8c>
 800957a:	1ba4      	subs	r4, r4, r6
 800957c:	00a7      	lsls	r7, r4, #2
 800957e:	7833      	ldrb	r3, [r6, #0]
 8009580:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009584:	2b50      	cmp	r3, #80	@ 0x50
 8009586:	d13e      	bne.n	8009606 <__gethex+0x126>
 8009588:	7873      	ldrb	r3, [r6, #1]
 800958a:	2b2b      	cmp	r3, #43	@ 0x2b
 800958c:	d033      	beq.n	80095f6 <__gethex+0x116>
 800958e:	2b2d      	cmp	r3, #45	@ 0x2d
 8009590:	d034      	beq.n	80095fc <__gethex+0x11c>
 8009592:	1c71      	adds	r1, r6, #1
 8009594:	2400      	movs	r4, #0
 8009596:	7808      	ldrb	r0, [r1, #0]
 8009598:	f7ff ff8c 	bl	80094b4 <__hexdig_fun>
 800959c:	1e43      	subs	r3, r0, #1
 800959e:	b2db      	uxtb	r3, r3
 80095a0:	2b18      	cmp	r3, #24
 80095a2:	d830      	bhi.n	8009606 <__gethex+0x126>
 80095a4:	f1a0 0210 	sub.w	r2, r0, #16
 80095a8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80095ac:	f7ff ff82 	bl	80094b4 <__hexdig_fun>
 80095b0:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 80095b4:	fa5f fc8c 	uxtb.w	ip, ip
 80095b8:	f1bc 0f18 	cmp.w	ip, #24
 80095bc:	f04f 030a 	mov.w	r3, #10
 80095c0:	d91e      	bls.n	8009600 <__gethex+0x120>
 80095c2:	b104      	cbz	r4, 80095c6 <__gethex+0xe6>
 80095c4:	4252      	negs	r2, r2
 80095c6:	4417      	add	r7, r2
 80095c8:	f8ca 1000 	str.w	r1, [sl]
 80095cc:	b1ed      	cbz	r5, 800960a <__gethex+0x12a>
 80095ce:	f1bb 0f00 	cmp.w	fp, #0
 80095d2:	bf0c      	ite	eq
 80095d4:	2506      	moveq	r5, #6
 80095d6:	2500      	movne	r5, #0
 80095d8:	4628      	mov	r0, r5
 80095da:	b005      	add	sp, #20
 80095dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095e0:	2500      	movs	r5, #0
 80095e2:	462c      	mov	r4, r5
 80095e4:	e7b0      	b.n	8009548 <__gethex+0x68>
 80095e6:	2c00      	cmp	r4, #0
 80095e8:	d1c7      	bne.n	800957a <__gethex+0x9a>
 80095ea:	4627      	mov	r7, r4
 80095ec:	e7c7      	b.n	800957e <__gethex+0x9e>
 80095ee:	464e      	mov	r6, r9
 80095f0:	462f      	mov	r7, r5
 80095f2:	2501      	movs	r5, #1
 80095f4:	e7c3      	b.n	800957e <__gethex+0x9e>
 80095f6:	2400      	movs	r4, #0
 80095f8:	1cb1      	adds	r1, r6, #2
 80095fa:	e7cc      	b.n	8009596 <__gethex+0xb6>
 80095fc:	2401      	movs	r4, #1
 80095fe:	e7fb      	b.n	80095f8 <__gethex+0x118>
 8009600:	fb03 0002 	mla	r0, r3, r2, r0
 8009604:	e7ce      	b.n	80095a4 <__gethex+0xc4>
 8009606:	4631      	mov	r1, r6
 8009608:	e7de      	b.n	80095c8 <__gethex+0xe8>
 800960a:	eba6 0309 	sub.w	r3, r6, r9
 800960e:	3b01      	subs	r3, #1
 8009610:	4629      	mov	r1, r5
 8009612:	2b07      	cmp	r3, #7
 8009614:	dc0a      	bgt.n	800962c <__gethex+0x14c>
 8009616:	9801      	ldr	r0, [sp, #4]
 8009618:	f000 fcfe 	bl	800a018 <_Balloc>
 800961c:	4604      	mov	r4, r0
 800961e:	b940      	cbnz	r0, 8009632 <__gethex+0x152>
 8009620:	4b5c      	ldr	r3, [pc, #368]	@ (8009794 <__gethex+0x2b4>)
 8009622:	4602      	mov	r2, r0
 8009624:	21e4      	movs	r1, #228	@ 0xe4
 8009626:	485c      	ldr	r0, [pc, #368]	@ (8009798 <__gethex+0x2b8>)
 8009628:	f001 fa96 	bl	800ab58 <__assert_func>
 800962c:	3101      	adds	r1, #1
 800962e:	105b      	asrs	r3, r3, #1
 8009630:	e7ef      	b.n	8009612 <__gethex+0x132>
 8009632:	f100 0a14 	add.w	sl, r0, #20
 8009636:	2300      	movs	r3, #0
 8009638:	4655      	mov	r5, sl
 800963a:	469b      	mov	fp, r3
 800963c:	45b1      	cmp	r9, r6
 800963e:	d337      	bcc.n	80096b0 <__gethex+0x1d0>
 8009640:	f845 bb04 	str.w	fp, [r5], #4
 8009644:	eba5 050a 	sub.w	r5, r5, sl
 8009648:	10ad      	asrs	r5, r5, #2
 800964a:	6125      	str	r5, [r4, #16]
 800964c:	4658      	mov	r0, fp
 800964e:	f000 fdd5 	bl	800a1fc <__hi0bits>
 8009652:	016d      	lsls	r5, r5, #5
 8009654:	f8d8 6000 	ldr.w	r6, [r8]
 8009658:	1a2d      	subs	r5, r5, r0
 800965a:	42b5      	cmp	r5, r6
 800965c:	dd54      	ble.n	8009708 <__gethex+0x228>
 800965e:	1bad      	subs	r5, r5, r6
 8009660:	4629      	mov	r1, r5
 8009662:	4620      	mov	r0, r4
 8009664:	f001 f969 	bl	800a93a <__any_on>
 8009668:	4681      	mov	r9, r0
 800966a:	b178      	cbz	r0, 800968c <__gethex+0x1ac>
 800966c:	1e6b      	subs	r3, r5, #1
 800966e:	1159      	asrs	r1, r3, #5
 8009670:	f003 021f 	and.w	r2, r3, #31
 8009674:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009678:	f04f 0901 	mov.w	r9, #1
 800967c:	fa09 f202 	lsl.w	r2, r9, r2
 8009680:	420a      	tst	r2, r1
 8009682:	d003      	beq.n	800968c <__gethex+0x1ac>
 8009684:	454b      	cmp	r3, r9
 8009686:	dc36      	bgt.n	80096f6 <__gethex+0x216>
 8009688:	f04f 0902 	mov.w	r9, #2
 800968c:	4629      	mov	r1, r5
 800968e:	4620      	mov	r0, r4
 8009690:	f7ff febe 	bl	8009410 <rshift>
 8009694:	442f      	add	r7, r5
 8009696:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800969a:	42bb      	cmp	r3, r7
 800969c:	da42      	bge.n	8009724 <__gethex+0x244>
 800969e:	9801      	ldr	r0, [sp, #4]
 80096a0:	4621      	mov	r1, r4
 80096a2:	f000 fcf9 	bl	800a098 <_Bfree>
 80096a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80096a8:	2300      	movs	r3, #0
 80096aa:	6013      	str	r3, [r2, #0]
 80096ac:	25a3      	movs	r5, #163	@ 0xa3
 80096ae:	e793      	b.n	80095d8 <__gethex+0xf8>
 80096b0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80096b4:	2a2e      	cmp	r2, #46	@ 0x2e
 80096b6:	d012      	beq.n	80096de <__gethex+0x1fe>
 80096b8:	2b20      	cmp	r3, #32
 80096ba:	d104      	bne.n	80096c6 <__gethex+0x1e6>
 80096bc:	f845 bb04 	str.w	fp, [r5], #4
 80096c0:	f04f 0b00 	mov.w	fp, #0
 80096c4:	465b      	mov	r3, fp
 80096c6:	7830      	ldrb	r0, [r6, #0]
 80096c8:	9303      	str	r3, [sp, #12]
 80096ca:	f7ff fef3 	bl	80094b4 <__hexdig_fun>
 80096ce:	9b03      	ldr	r3, [sp, #12]
 80096d0:	f000 000f 	and.w	r0, r0, #15
 80096d4:	4098      	lsls	r0, r3
 80096d6:	ea4b 0b00 	orr.w	fp, fp, r0
 80096da:	3304      	adds	r3, #4
 80096dc:	e7ae      	b.n	800963c <__gethex+0x15c>
 80096de:	45b1      	cmp	r9, r6
 80096e0:	d8ea      	bhi.n	80096b8 <__gethex+0x1d8>
 80096e2:	492b      	ldr	r1, [pc, #172]	@ (8009790 <__gethex+0x2b0>)
 80096e4:	9303      	str	r3, [sp, #12]
 80096e6:	2201      	movs	r2, #1
 80096e8:	4630      	mov	r0, r6
 80096ea:	f7fe ffd9 	bl	80086a0 <strncmp>
 80096ee:	9b03      	ldr	r3, [sp, #12]
 80096f0:	2800      	cmp	r0, #0
 80096f2:	d1e1      	bne.n	80096b8 <__gethex+0x1d8>
 80096f4:	e7a2      	b.n	800963c <__gethex+0x15c>
 80096f6:	1ea9      	subs	r1, r5, #2
 80096f8:	4620      	mov	r0, r4
 80096fa:	f001 f91e 	bl	800a93a <__any_on>
 80096fe:	2800      	cmp	r0, #0
 8009700:	d0c2      	beq.n	8009688 <__gethex+0x1a8>
 8009702:	f04f 0903 	mov.w	r9, #3
 8009706:	e7c1      	b.n	800968c <__gethex+0x1ac>
 8009708:	da09      	bge.n	800971e <__gethex+0x23e>
 800970a:	1b75      	subs	r5, r6, r5
 800970c:	4621      	mov	r1, r4
 800970e:	9801      	ldr	r0, [sp, #4]
 8009710:	462a      	mov	r2, r5
 8009712:	f000 fed9 	bl	800a4c8 <__lshift>
 8009716:	1b7f      	subs	r7, r7, r5
 8009718:	4604      	mov	r4, r0
 800971a:	f100 0a14 	add.w	sl, r0, #20
 800971e:	f04f 0900 	mov.w	r9, #0
 8009722:	e7b8      	b.n	8009696 <__gethex+0x1b6>
 8009724:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009728:	42bd      	cmp	r5, r7
 800972a:	dd6f      	ble.n	800980c <__gethex+0x32c>
 800972c:	1bed      	subs	r5, r5, r7
 800972e:	42ae      	cmp	r6, r5
 8009730:	dc34      	bgt.n	800979c <__gethex+0x2bc>
 8009732:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009736:	2b02      	cmp	r3, #2
 8009738:	d022      	beq.n	8009780 <__gethex+0x2a0>
 800973a:	2b03      	cmp	r3, #3
 800973c:	d024      	beq.n	8009788 <__gethex+0x2a8>
 800973e:	2b01      	cmp	r3, #1
 8009740:	d115      	bne.n	800976e <__gethex+0x28e>
 8009742:	42ae      	cmp	r6, r5
 8009744:	d113      	bne.n	800976e <__gethex+0x28e>
 8009746:	2e01      	cmp	r6, #1
 8009748:	d10b      	bne.n	8009762 <__gethex+0x282>
 800974a:	9a02      	ldr	r2, [sp, #8]
 800974c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009750:	6013      	str	r3, [r2, #0]
 8009752:	2301      	movs	r3, #1
 8009754:	6123      	str	r3, [r4, #16]
 8009756:	f8ca 3000 	str.w	r3, [sl]
 800975a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800975c:	2562      	movs	r5, #98	@ 0x62
 800975e:	601c      	str	r4, [r3, #0]
 8009760:	e73a      	b.n	80095d8 <__gethex+0xf8>
 8009762:	1e71      	subs	r1, r6, #1
 8009764:	4620      	mov	r0, r4
 8009766:	f001 f8e8 	bl	800a93a <__any_on>
 800976a:	2800      	cmp	r0, #0
 800976c:	d1ed      	bne.n	800974a <__gethex+0x26a>
 800976e:	9801      	ldr	r0, [sp, #4]
 8009770:	4621      	mov	r1, r4
 8009772:	f000 fc91 	bl	800a098 <_Bfree>
 8009776:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009778:	2300      	movs	r3, #0
 800977a:	6013      	str	r3, [r2, #0]
 800977c:	2550      	movs	r5, #80	@ 0x50
 800977e:	e72b      	b.n	80095d8 <__gethex+0xf8>
 8009780:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009782:	2b00      	cmp	r3, #0
 8009784:	d1f3      	bne.n	800976e <__gethex+0x28e>
 8009786:	e7e0      	b.n	800974a <__gethex+0x26a>
 8009788:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800978a:	2b00      	cmp	r3, #0
 800978c:	d1dd      	bne.n	800974a <__gethex+0x26a>
 800978e:	e7ee      	b.n	800976e <__gethex+0x28e>
 8009790:	0800b2dd 	.word	0x0800b2dd
 8009794:	0800b4b5 	.word	0x0800b4b5
 8009798:	0800b4c6 	.word	0x0800b4c6
 800979c:	1e6f      	subs	r7, r5, #1
 800979e:	f1b9 0f00 	cmp.w	r9, #0
 80097a2:	d130      	bne.n	8009806 <__gethex+0x326>
 80097a4:	b127      	cbz	r7, 80097b0 <__gethex+0x2d0>
 80097a6:	4639      	mov	r1, r7
 80097a8:	4620      	mov	r0, r4
 80097aa:	f001 f8c6 	bl	800a93a <__any_on>
 80097ae:	4681      	mov	r9, r0
 80097b0:	117a      	asrs	r2, r7, #5
 80097b2:	2301      	movs	r3, #1
 80097b4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80097b8:	f007 071f 	and.w	r7, r7, #31
 80097bc:	40bb      	lsls	r3, r7
 80097be:	4213      	tst	r3, r2
 80097c0:	4629      	mov	r1, r5
 80097c2:	4620      	mov	r0, r4
 80097c4:	bf18      	it	ne
 80097c6:	f049 0902 	orrne.w	r9, r9, #2
 80097ca:	f7ff fe21 	bl	8009410 <rshift>
 80097ce:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80097d2:	1b76      	subs	r6, r6, r5
 80097d4:	2502      	movs	r5, #2
 80097d6:	f1b9 0f00 	cmp.w	r9, #0
 80097da:	d047      	beq.n	800986c <__gethex+0x38c>
 80097dc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80097e0:	2b02      	cmp	r3, #2
 80097e2:	d015      	beq.n	8009810 <__gethex+0x330>
 80097e4:	2b03      	cmp	r3, #3
 80097e6:	d017      	beq.n	8009818 <__gethex+0x338>
 80097e8:	2b01      	cmp	r3, #1
 80097ea:	d109      	bne.n	8009800 <__gethex+0x320>
 80097ec:	f019 0f02 	tst.w	r9, #2
 80097f0:	d006      	beq.n	8009800 <__gethex+0x320>
 80097f2:	f8da 3000 	ldr.w	r3, [sl]
 80097f6:	ea49 0903 	orr.w	r9, r9, r3
 80097fa:	f019 0f01 	tst.w	r9, #1
 80097fe:	d10e      	bne.n	800981e <__gethex+0x33e>
 8009800:	f045 0510 	orr.w	r5, r5, #16
 8009804:	e032      	b.n	800986c <__gethex+0x38c>
 8009806:	f04f 0901 	mov.w	r9, #1
 800980a:	e7d1      	b.n	80097b0 <__gethex+0x2d0>
 800980c:	2501      	movs	r5, #1
 800980e:	e7e2      	b.n	80097d6 <__gethex+0x2f6>
 8009810:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009812:	f1c3 0301 	rsb	r3, r3, #1
 8009816:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009818:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800981a:	2b00      	cmp	r3, #0
 800981c:	d0f0      	beq.n	8009800 <__gethex+0x320>
 800981e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009822:	f104 0314 	add.w	r3, r4, #20
 8009826:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800982a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800982e:	f04f 0c00 	mov.w	ip, #0
 8009832:	4618      	mov	r0, r3
 8009834:	f853 2b04 	ldr.w	r2, [r3], #4
 8009838:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800983c:	d01b      	beq.n	8009876 <__gethex+0x396>
 800983e:	3201      	adds	r2, #1
 8009840:	6002      	str	r2, [r0, #0]
 8009842:	2d02      	cmp	r5, #2
 8009844:	f104 0314 	add.w	r3, r4, #20
 8009848:	d13c      	bne.n	80098c4 <__gethex+0x3e4>
 800984a:	f8d8 2000 	ldr.w	r2, [r8]
 800984e:	3a01      	subs	r2, #1
 8009850:	42b2      	cmp	r2, r6
 8009852:	d109      	bne.n	8009868 <__gethex+0x388>
 8009854:	1171      	asrs	r1, r6, #5
 8009856:	2201      	movs	r2, #1
 8009858:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800985c:	f006 061f 	and.w	r6, r6, #31
 8009860:	fa02 f606 	lsl.w	r6, r2, r6
 8009864:	421e      	tst	r6, r3
 8009866:	d13a      	bne.n	80098de <__gethex+0x3fe>
 8009868:	f045 0520 	orr.w	r5, r5, #32
 800986c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800986e:	601c      	str	r4, [r3, #0]
 8009870:	9b02      	ldr	r3, [sp, #8]
 8009872:	601f      	str	r7, [r3, #0]
 8009874:	e6b0      	b.n	80095d8 <__gethex+0xf8>
 8009876:	4299      	cmp	r1, r3
 8009878:	f843 cc04 	str.w	ip, [r3, #-4]
 800987c:	d8d9      	bhi.n	8009832 <__gethex+0x352>
 800987e:	68a3      	ldr	r3, [r4, #8]
 8009880:	459b      	cmp	fp, r3
 8009882:	db17      	blt.n	80098b4 <__gethex+0x3d4>
 8009884:	6861      	ldr	r1, [r4, #4]
 8009886:	9801      	ldr	r0, [sp, #4]
 8009888:	3101      	adds	r1, #1
 800988a:	f000 fbc5 	bl	800a018 <_Balloc>
 800988e:	4681      	mov	r9, r0
 8009890:	b918      	cbnz	r0, 800989a <__gethex+0x3ba>
 8009892:	4b1a      	ldr	r3, [pc, #104]	@ (80098fc <__gethex+0x41c>)
 8009894:	4602      	mov	r2, r0
 8009896:	2184      	movs	r1, #132	@ 0x84
 8009898:	e6c5      	b.n	8009626 <__gethex+0x146>
 800989a:	6922      	ldr	r2, [r4, #16]
 800989c:	3202      	adds	r2, #2
 800989e:	f104 010c 	add.w	r1, r4, #12
 80098a2:	0092      	lsls	r2, r2, #2
 80098a4:	300c      	adds	r0, #12
 80098a6:	f7fe ff46 	bl	8008736 <memcpy>
 80098aa:	4621      	mov	r1, r4
 80098ac:	9801      	ldr	r0, [sp, #4]
 80098ae:	f000 fbf3 	bl	800a098 <_Bfree>
 80098b2:	464c      	mov	r4, r9
 80098b4:	6923      	ldr	r3, [r4, #16]
 80098b6:	1c5a      	adds	r2, r3, #1
 80098b8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80098bc:	6122      	str	r2, [r4, #16]
 80098be:	2201      	movs	r2, #1
 80098c0:	615a      	str	r2, [r3, #20]
 80098c2:	e7be      	b.n	8009842 <__gethex+0x362>
 80098c4:	6922      	ldr	r2, [r4, #16]
 80098c6:	455a      	cmp	r2, fp
 80098c8:	dd0b      	ble.n	80098e2 <__gethex+0x402>
 80098ca:	2101      	movs	r1, #1
 80098cc:	4620      	mov	r0, r4
 80098ce:	f7ff fd9f 	bl	8009410 <rshift>
 80098d2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80098d6:	3701      	adds	r7, #1
 80098d8:	42bb      	cmp	r3, r7
 80098da:	f6ff aee0 	blt.w	800969e <__gethex+0x1be>
 80098de:	2501      	movs	r5, #1
 80098e0:	e7c2      	b.n	8009868 <__gethex+0x388>
 80098e2:	f016 061f 	ands.w	r6, r6, #31
 80098e6:	d0fa      	beq.n	80098de <__gethex+0x3fe>
 80098e8:	4453      	add	r3, sl
 80098ea:	f1c6 0620 	rsb	r6, r6, #32
 80098ee:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80098f2:	f000 fc83 	bl	800a1fc <__hi0bits>
 80098f6:	42b0      	cmp	r0, r6
 80098f8:	dbe7      	blt.n	80098ca <__gethex+0x3ea>
 80098fa:	e7f0      	b.n	80098de <__gethex+0x3fe>
 80098fc:	0800b4b5 	.word	0x0800b4b5

08009900 <L_shift>:
 8009900:	f1c2 0208 	rsb	r2, r2, #8
 8009904:	0092      	lsls	r2, r2, #2
 8009906:	b570      	push	{r4, r5, r6, lr}
 8009908:	f1c2 0620 	rsb	r6, r2, #32
 800990c:	6843      	ldr	r3, [r0, #4]
 800990e:	6804      	ldr	r4, [r0, #0]
 8009910:	fa03 f506 	lsl.w	r5, r3, r6
 8009914:	432c      	orrs	r4, r5
 8009916:	40d3      	lsrs	r3, r2
 8009918:	6004      	str	r4, [r0, #0]
 800991a:	f840 3f04 	str.w	r3, [r0, #4]!
 800991e:	4288      	cmp	r0, r1
 8009920:	d3f4      	bcc.n	800990c <L_shift+0xc>
 8009922:	bd70      	pop	{r4, r5, r6, pc}

08009924 <__match>:
 8009924:	b530      	push	{r4, r5, lr}
 8009926:	6803      	ldr	r3, [r0, #0]
 8009928:	3301      	adds	r3, #1
 800992a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800992e:	b914      	cbnz	r4, 8009936 <__match+0x12>
 8009930:	6003      	str	r3, [r0, #0]
 8009932:	2001      	movs	r0, #1
 8009934:	bd30      	pop	{r4, r5, pc}
 8009936:	f813 2b01 	ldrb.w	r2, [r3], #1
 800993a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800993e:	2d19      	cmp	r5, #25
 8009940:	bf98      	it	ls
 8009942:	3220      	addls	r2, #32
 8009944:	42a2      	cmp	r2, r4
 8009946:	d0f0      	beq.n	800992a <__match+0x6>
 8009948:	2000      	movs	r0, #0
 800994a:	e7f3      	b.n	8009934 <__match+0x10>

0800994c <__hexnan>:
 800994c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009950:	680b      	ldr	r3, [r1, #0]
 8009952:	6801      	ldr	r1, [r0, #0]
 8009954:	115e      	asrs	r6, r3, #5
 8009956:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800995a:	f013 031f 	ands.w	r3, r3, #31
 800995e:	b087      	sub	sp, #28
 8009960:	bf18      	it	ne
 8009962:	3604      	addne	r6, #4
 8009964:	2500      	movs	r5, #0
 8009966:	1f37      	subs	r7, r6, #4
 8009968:	4682      	mov	sl, r0
 800996a:	4690      	mov	r8, r2
 800996c:	9301      	str	r3, [sp, #4]
 800996e:	f846 5c04 	str.w	r5, [r6, #-4]
 8009972:	46b9      	mov	r9, r7
 8009974:	463c      	mov	r4, r7
 8009976:	9502      	str	r5, [sp, #8]
 8009978:	46ab      	mov	fp, r5
 800997a:	784a      	ldrb	r2, [r1, #1]
 800997c:	1c4b      	adds	r3, r1, #1
 800997e:	9303      	str	r3, [sp, #12]
 8009980:	b342      	cbz	r2, 80099d4 <__hexnan+0x88>
 8009982:	4610      	mov	r0, r2
 8009984:	9105      	str	r1, [sp, #20]
 8009986:	9204      	str	r2, [sp, #16]
 8009988:	f7ff fd94 	bl	80094b4 <__hexdig_fun>
 800998c:	2800      	cmp	r0, #0
 800998e:	d151      	bne.n	8009a34 <__hexnan+0xe8>
 8009990:	9a04      	ldr	r2, [sp, #16]
 8009992:	9905      	ldr	r1, [sp, #20]
 8009994:	2a20      	cmp	r2, #32
 8009996:	d818      	bhi.n	80099ca <__hexnan+0x7e>
 8009998:	9b02      	ldr	r3, [sp, #8]
 800999a:	459b      	cmp	fp, r3
 800999c:	dd13      	ble.n	80099c6 <__hexnan+0x7a>
 800999e:	454c      	cmp	r4, r9
 80099a0:	d206      	bcs.n	80099b0 <__hexnan+0x64>
 80099a2:	2d07      	cmp	r5, #7
 80099a4:	dc04      	bgt.n	80099b0 <__hexnan+0x64>
 80099a6:	462a      	mov	r2, r5
 80099a8:	4649      	mov	r1, r9
 80099aa:	4620      	mov	r0, r4
 80099ac:	f7ff ffa8 	bl	8009900 <L_shift>
 80099b0:	4544      	cmp	r4, r8
 80099b2:	d952      	bls.n	8009a5a <__hexnan+0x10e>
 80099b4:	2300      	movs	r3, #0
 80099b6:	f1a4 0904 	sub.w	r9, r4, #4
 80099ba:	f844 3c04 	str.w	r3, [r4, #-4]
 80099be:	f8cd b008 	str.w	fp, [sp, #8]
 80099c2:	464c      	mov	r4, r9
 80099c4:	461d      	mov	r5, r3
 80099c6:	9903      	ldr	r1, [sp, #12]
 80099c8:	e7d7      	b.n	800997a <__hexnan+0x2e>
 80099ca:	2a29      	cmp	r2, #41	@ 0x29
 80099cc:	d157      	bne.n	8009a7e <__hexnan+0x132>
 80099ce:	3102      	adds	r1, #2
 80099d0:	f8ca 1000 	str.w	r1, [sl]
 80099d4:	f1bb 0f00 	cmp.w	fp, #0
 80099d8:	d051      	beq.n	8009a7e <__hexnan+0x132>
 80099da:	454c      	cmp	r4, r9
 80099dc:	d206      	bcs.n	80099ec <__hexnan+0xa0>
 80099de:	2d07      	cmp	r5, #7
 80099e0:	dc04      	bgt.n	80099ec <__hexnan+0xa0>
 80099e2:	462a      	mov	r2, r5
 80099e4:	4649      	mov	r1, r9
 80099e6:	4620      	mov	r0, r4
 80099e8:	f7ff ff8a 	bl	8009900 <L_shift>
 80099ec:	4544      	cmp	r4, r8
 80099ee:	d936      	bls.n	8009a5e <__hexnan+0x112>
 80099f0:	f1a8 0204 	sub.w	r2, r8, #4
 80099f4:	4623      	mov	r3, r4
 80099f6:	f853 1b04 	ldr.w	r1, [r3], #4
 80099fa:	f842 1f04 	str.w	r1, [r2, #4]!
 80099fe:	429f      	cmp	r7, r3
 8009a00:	d2f9      	bcs.n	80099f6 <__hexnan+0xaa>
 8009a02:	1b3b      	subs	r3, r7, r4
 8009a04:	f023 0303 	bic.w	r3, r3, #3
 8009a08:	3304      	adds	r3, #4
 8009a0a:	3401      	adds	r4, #1
 8009a0c:	3e03      	subs	r6, #3
 8009a0e:	42b4      	cmp	r4, r6
 8009a10:	bf88      	it	hi
 8009a12:	2304      	movhi	r3, #4
 8009a14:	4443      	add	r3, r8
 8009a16:	2200      	movs	r2, #0
 8009a18:	f843 2b04 	str.w	r2, [r3], #4
 8009a1c:	429f      	cmp	r7, r3
 8009a1e:	d2fb      	bcs.n	8009a18 <__hexnan+0xcc>
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	b91b      	cbnz	r3, 8009a2c <__hexnan+0xe0>
 8009a24:	4547      	cmp	r7, r8
 8009a26:	d128      	bne.n	8009a7a <__hexnan+0x12e>
 8009a28:	2301      	movs	r3, #1
 8009a2a:	603b      	str	r3, [r7, #0]
 8009a2c:	2005      	movs	r0, #5
 8009a2e:	b007      	add	sp, #28
 8009a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a34:	3501      	adds	r5, #1
 8009a36:	2d08      	cmp	r5, #8
 8009a38:	f10b 0b01 	add.w	fp, fp, #1
 8009a3c:	dd06      	ble.n	8009a4c <__hexnan+0x100>
 8009a3e:	4544      	cmp	r4, r8
 8009a40:	d9c1      	bls.n	80099c6 <__hexnan+0x7a>
 8009a42:	2300      	movs	r3, #0
 8009a44:	f844 3c04 	str.w	r3, [r4, #-4]
 8009a48:	2501      	movs	r5, #1
 8009a4a:	3c04      	subs	r4, #4
 8009a4c:	6822      	ldr	r2, [r4, #0]
 8009a4e:	f000 000f 	and.w	r0, r0, #15
 8009a52:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009a56:	6020      	str	r0, [r4, #0]
 8009a58:	e7b5      	b.n	80099c6 <__hexnan+0x7a>
 8009a5a:	2508      	movs	r5, #8
 8009a5c:	e7b3      	b.n	80099c6 <__hexnan+0x7a>
 8009a5e:	9b01      	ldr	r3, [sp, #4]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d0dd      	beq.n	8009a20 <__hexnan+0xd4>
 8009a64:	f1c3 0320 	rsb	r3, r3, #32
 8009a68:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009a6c:	40da      	lsrs	r2, r3
 8009a6e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009a72:	4013      	ands	r3, r2
 8009a74:	f846 3c04 	str.w	r3, [r6, #-4]
 8009a78:	e7d2      	b.n	8009a20 <__hexnan+0xd4>
 8009a7a:	3f04      	subs	r7, #4
 8009a7c:	e7d0      	b.n	8009a20 <__hexnan+0xd4>
 8009a7e:	2004      	movs	r0, #4
 8009a80:	e7d5      	b.n	8009a2e <__hexnan+0xe2>

08009a82 <__ssputs_r>:
 8009a82:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a86:	688e      	ldr	r6, [r1, #8]
 8009a88:	461f      	mov	r7, r3
 8009a8a:	42be      	cmp	r6, r7
 8009a8c:	680b      	ldr	r3, [r1, #0]
 8009a8e:	4682      	mov	sl, r0
 8009a90:	460c      	mov	r4, r1
 8009a92:	4690      	mov	r8, r2
 8009a94:	d82d      	bhi.n	8009af2 <__ssputs_r+0x70>
 8009a96:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a9a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009a9e:	d026      	beq.n	8009aee <__ssputs_r+0x6c>
 8009aa0:	6965      	ldr	r5, [r4, #20]
 8009aa2:	6909      	ldr	r1, [r1, #16]
 8009aa4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009aa8:	eba3 0901 	sub.w	r9, r3, r1
 8009aac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009ab0:	1c7b      	adds	r3, r7, #1
 8009ab2:	444b      	add	r3, r9
 8009ab4:	106d      	asrs	r5, r5, #1
 8009ab6:	429d      	cmp	r5, r3
 8009ab8:	bf38      	it	cc
 8009aba:	461d      	movcc	r5, r3
 8009abc:	0553      	lsls	r3, r2, #21
 8009abe:	d527      	bpl.n	8009b10 <__ssputs_r+0x8e>
 8009ac0:	4629      	mov	r1, r5
 8009ac2:	f000 f95f 	bl	8009d84 <_malloc_r>
 8009ac6:	4606      	mov	r6, r0
 8009ac8:	b360      	cbz	r0, 8009b24 <__ssputs_r+0xa2>
 8009aca:	6921      	ldr	r1, [r4, #16]
 8009acc:	464a      	mov	r2, r9
 8009ace:	f7fe fe32 	bl	8008736 <memcpy>
 8009ad2:	89a3      	ldrh	r3, [r4, #12]
 8009ad4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009ad8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009adc:	81a3      	strh	r3, [r4, #12]
 8009ade:	6126      	str	r6, [r4, #16]
 8009ae0:	6165      	str	r5, [r4, #20]
 8009ae2:	444e      	add	r6, r9
 8009ae4:	eba5 0509 	sub.w	r5, r5, r9
 8009ae8:	6026      	str	r6, [r4, #0]
 8009aea:	60a5      	str	r5, [r4, #8]
 8009aec:	463e      	mov	r6, r7
 8009aee:	42be      	cmp	r6, r7
 8009af0:	d900      	bls.n	8009af4 <__ssputs_r+0x72>
 8009af2:	463e      	mov	r6, r7
 8009af4:	6820      	ldr	r0, [r4, #0]
 8009af6:	4632      	mov	r2, r6
 8009af8:	4641      	mov	r1, r8
 8009afa:	f000 ffbd 	bl	800aa78 <memmove>
 8009afe:	68a3      	ldr	r3, [r4, #8]
 8009b00:	1b9b      	subs	r3, r3, r6
 8009b02:	60a3      	str	r3, [r4, #8]
 8009b04:	6823      	ldr	r3, [r4, #0]
 8009b06:	4433      	add	r3, r6
 8009b08:	6023      	str	r3, [r4, #0]
 8009b0a:	2000      	movs	r0, #0
 8009b0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b10:	462a      	mov	r2, r5
 8009b12:	f000 ff76 	bl	800aa02 <_realloc_r>
 8009b16:	4606      	mov	r6, r0
 8009b18:	2800      	cmp	r0, #0
 8009b1a:	d1e0      	bne.n	8009ade <__ssputs_r+0x5c>
 8009b1c:	6921      	ldr	r1, [r4, #16]
 8009b1e:	4650      	mov	r0, sl
 8009b20:	f001 f84c 	bl	800abbc <_free_r>
 8009b24:	230c      	movs	r3, #12
 8009b26:	f8ca 3000 	str.w	r3, [sl]
 8009b2a:	89a3      	ldrh	r3, [r4, #12]
 8009b2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b30:	81a3      	strh	r3, [r4, #12]
 8009b32:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009b36:	e7e9      	b.n	8009b0c <__ssputs_r+0x8a>

08009b38 <_svfiprintf_r>:
 8009b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b3c:	4698      	mov	r8, r3
 8009b3e:	898b      	ldrh	r3, [r1, #12]
 8009b40:	061b      	lsls	r3, r3, #24
 8009b42:	b09d      	sub	sp, #116	@ 0x74
 8009b44:	4607      	mov	r7, r0
 8009b46:	460d      	mov	r5, r1
 8009b48:	4614      	mov	r4, r2
 8009b4a:	d510      	bpl.n	8009b6e <_svfiprintf_r+0x36>
 8009b4c:	690b      	ldr	r3, [r1, #16]
 8009b4e:	b973      	cbnz	r3, 8009b6e <_svfiprintf_r+0x36>
 8009b50:	2140      	movs	r1, #64	@ 0x40
 8009b52:	f000 f917 	bl	8009d84 <_malloc_r>
 8009b56:	6028      	str	r0, [r5, #0]
 8009b58:	6128      	str	r0, [r5, #16]
 8009b5a:	b930      	cbnz	r0, 8009b6a <_svfiprintf_r+0x32>
 8009b5c:	230c      	movs	r3, #12
 8009b5e:	603b      	str	r3, [r7, #0]
 8009b60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009b64:	b01d      	add	sp, #116	@ 0x74
 8009b66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b6a:	2340      	movs	r3, #64	@ 0x40
 8009b6c:	616b      	str	r3, [r5, #20]
 8009b6e:	2300      	movs	r3, #0
 8009b70:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b72:	2320      	movs	r3, #32
 8009b74:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009b78:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b7c:	2330      	movs	r3, #48	@ 0x30
 8009b7e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009d1c <_svfiprintf_r+0x1e4>
 8009b82:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009b86:	f04f 0901 	mov.w	r9, #1
 8009b8a:	4623      	mov	r3, r4
 8009b8c:	469a      	mov	sl, r3
 8009b8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b92:	b10a      	cbz	r2, 8009b98 <_svfiprintf_r+0x60>
 8009b94:	2a25      	cmp	r2, #37	@ 0x25
 8009b96:	d1f9      	bne.n	8009b8c <_svfiprintf_r+0x54>
 8009b98:	ebba 0b04 	subs.w	fp, sl, r4
 8009b9c:	d00b      	beq.n	8009bb6 <_svfiprintf_r+0x7e>
 8009b9e:	465b      	mov	r3, fp
 8009ba0:	4622      	mov	r2, r4
 8009ba2:	4629      	mov	r1, r5
 8009ba4:	4638      	mov	r0, r7
 8009ba6:	f7ff ff6c 	bl	8009a82 <__ssputs_r>
 8009baa:	3001      	adds	r0, #1
 8009bac:	f000 80a7 	beq.w	8009cfe <_svfiprintf_r+0x1c6>
 8009bb0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009bb2:	445a      	add	r2, fp
 8009bb4:	9209      	str	r2, [sp, #36]	@ 0x24
 8009bb6:	f89a 3000 	ldrb.w	r3, [sl]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	f000 809f 	beq.w	8009cfe <_svfiprintf_r+0x1c6>
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009bc6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009bca:	f10a 0a01 	add.w	sl, sl, #1
 8009bce:	9304      	str	r3, [sp, #16]
 8009bd0:	9307      	str	r3, [sp, #28]
 8009bd2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009bd6:	931a      	str	r3, [sp, #104]	@ 0x68
 8009bd8:	4654      	mov	r4, sl
 8009bda:	2205      	movs	r2, #5
 8009bdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009be0:	484e      	ldr	r0, [pc, #312]	@ (8009d1c <_svfiprintf_r+0x1e4>)
 8009be2:	f7f6 fb0d 	bl	8000200 <memchr>
 8009be6:	9a04      	ldr	r2, [sp, #16]
 8009be8:	b9d8      	cbnz	r0, 8009c22 <_svfiprintf_r+0xea>
 8009bea:	06d0      	lsls	r0, r2, #27
 8009bec:	bf44      	itt	mi
 8009bee:	2320      	movmi	r3, #32
 8009bf0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009bf4:	0711      	lsls	r1, r2, #28
 8009bf6:	bf44      	itt	mi
 8009bf8:	232b      	movmi	r3, #43	@ 0x2b
 8009bfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009bfe:	f89a 3000 	ldrb.w	r3, [sl]
 8009c02:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c04:	d015      	beq.n	8009c32 <_svfiprintf_r+0xfa>
 8009c06:	9a07      	ldr	r2, [sp, #28]
 8009c08:	4654      	mov	r4, sl
 8009c0a:	2000      	movs	r0, #0
 8009c0c:	f04f 0c0a 	mov.w	ip, #10
 8009c10:	4621      	mov	r1, r4
 8009c12:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c16:	3b30      	subs	r3, #48	@ 0x30
 8009c18:	2b09      	cmp	r3, #9
 8009c1a:	d94b      	bls.n	8009cb4 <_svfiprintf_r+0x17c>
 8009c1c:	b1b0      	cbz	r0, 8009c4c <_svfiprintf_r+0x114>
 8009c1e:	9207      	str	r2, [sp, #28]
 8009c20:	e014      	b.n	8009c4c <_svfiprintf_r+0x114>
 8009c22:	eba0 0308 	sub.w	r3, r0, r8
 8009c26:	fa09 f303 	lsl.w	r3, r9, r3
 8009c2a:	4313      	orrs	r3, r2
 8009c2c:	9304      	str	r3, [sp, #16]
 8009c2e:	46a2      	mov	sl, r4
 8009c30:	e7d2      	b.n	8009bd8 <_svfiprintf_r+0xa0>
 8009c32:	9b03      	ldr	r3, [sp, #12]
 8009c34:	1d19      	adds	r1, r3, #4
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	9103      	str	r1, [sp, #12]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	bfbb      	ittet	lt
 8009c3e:	425b      	neglt	r3, r3
 8009c40:	f042 0202 	orrlt.w	r2, r2, #2
 8009c44:	9307      	strge	r3, [sp, #28]
 8009c46:	9307      	strlt	r3, [sp, #28]
 8009c48:	bfb8      	it	lt
 8009c4a:	9204      	strlt	r2, [sp, #16]
 8009c4c:	7823      	ldrb	r3, [r4, #0]
 8009c4e:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c50:	d10a      	bne.n	8009c68 <_svfiprintf_r+0x130>
 8009c52:	7863      	ldrb	r3, [r4, #1]
 8009c54:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c56:	d132      	bne.n	8009cbe <_svfiprintf_r+0x186>
 8009c58:	9b03      	ldr	r3, [sp, #12]
 8009c5a:	1d1a      	adds	r2, r3, #4
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	9203      	str	r2, [sp, #12]
 8009c60:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009c64:	3402      	adds	r4, #2
 8009c66:	9305      	str	r3, [sp, #20]
 8009c68:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009d2c <_svfiprintf_r+0x1f4>
 8009c6c:	7821      	ldrb	r1, [r4, #0]
 8009c6e:	2203      	movs	r2, #3
 8009c70:	4650      	mov	r0, sl
 8009c72:	f7f6 fac5 	bl	8000200 <memchr>
 8009c76:	b138      	cbz	r0, 8009c88 <_svfiprintf_r+0x150>
 8009c78:	9b04      	ldr	r3, [sp, #16]
 8009c7a:	eba0 000a 	sub.w	r0, r0, sl
 8009c7e:	2240      	movs	r2, #64	@ 0x40
 8009c80:	4082      	lsls	r2, r0
 8009c82:	4313      	orrs	r3, r2
 8009c84:	3401      	adds	r4, #1
 8009c86:	9304      	str	r3, [sp, #16]
 8009c88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c8c:	4824      	ldr	r0, [pc, #144]	@ (8009d20 <_svfiprintf_r+0x1e8>)
 8009c8e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009c92:	2206      	movs	r2, #6
 8009c94:	f7f6 fab4 	bl	8000200 <memchr>
 8009c98:	2800      	cmp	r0, #0
 8009c9a:	d036      	beq.n	8009d0a <_svfiprintf_r+0x1d2>
 8009c9c:	4b21      	ldr	r3, [pc, #132]	@ (8009d24 <_svfiprintf_r+0x1ec>)
 8009c9e:	bb1b      	cbnz	r3, 8009ce8 <_svfiprintf_r+0x1b0>
 8009ca0:	9b03      	ldr	r3, [sp, #12]
 8009ca2:	3307      	adds	r3, #7
 8009ca4:	f023 0307 	bic.w	r3, r3, #7
 8009ca8:	3308      	adds	r3, #8
 8009caa:	9303      	str	r3, [sp, #12]
 8009cac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cae:	4433      	add	r3, r6
 8009cb0:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cb2:	e76a      	b.n	8009b8a <_svfiprintf_r+0x52>
 8009cb4:	fb0c 3202 	mla	r2, ip, r2, r3
 8009cb8:	460c      	mov	r4, r1
 8009cba:	2001      	movs	r0, #1
 8009cbc:	e7a8      	b.n	8009c10 <_svfiprintf_r+0xd8>
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	3401      	adds	r4, #1
 8009cc2:	9305      	str	r3, [sp, #20]
 8009cc4:	4619      	mov	r1, r3
 8009cc6:	f04f 0c0a 	mov.w	ip, #10
 8009cca:	4620      	mov	r0, r4
 8009ccc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009cd0:	3a30      	subs	r2, #48	@ 0x30
 8009cd2:	2a09      	cmp	r2, #9
 8009cd4:	d903      	bls.n	8009cde <_svfiprintf_r+0x1a6>
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d0c6      	beq.n	8009c68 <_svfiprintf_r+0x130>
 8009cda:	9105      	str	r1, [sp, #20]
 8009cdc:	e7c4      	b.n	8009c68 <_svfiprintf_r+0x130>
 8009cde:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ce2:	4604      	mov	r4, r0
 8009ce4:	2301      	movs	r3, #1
 8009ce6:	e7f0      	b.n	8009cca <_svfiprintf_r+0x192>
 8009ce8:	ab03      	add	r3, sp, #12
 8009cea:	9300      	str	r3, [sp, #0]
 8009cec:	462a      	mov	r2, r5
 8009cee:	4b0e      	ldr	r3, [pc, #56]	@ (8009d28 <_svfiprintf_r+0x1f0>)
 8009cf0:	a904      	add	r1, sp, #16
 8009cf2:	4638      	mov	r0, r7
 8009cf4:	f7fc ffa2 	bl	8006c3c <_printf_float>
 8009cf8:	1c42      	adds	r2, r0, #1
 8009cfa:	4606      	mov	r6, r0
 8009cfc:	d1d6      	bne.n	8009cac <_svfiprintf_r+0x174>
 8009cfe:	89ab      	ldrh	r3, [r5, #12]
 8009d00:	065b      	lsls	r3, r3, #25
 8009d02:	f53f af2d 	bmi.w	8009b60 <_svfiprintf_r+0x28>
 8009d06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009d08:	e72c      	b.n	8009b64 <_svfiprintf_r+0x2c>
 8009d0a:	ab03      	add	r3, sp, #12
 8009d0c:	9300      	str	r3, [sp, #0]
 8009d0e:	462a      	mov	r2, r5
 8009d10:	4b05      	ldr	r3, [pc, #20]	@ (8009d28 <_svfiprintf_r+0x1f0>)
 8009d12:	a904      	add	r1, sp, #16
 8009d14:	4638      	mov	r0, r7
 8009d16:	f7fd fa29 	bl	800716c <_printf_i>
 8009d1a:	e7ed      	b.n	8009cf8 <_svfiprintf_r+0x1c0>
 8009d1c:	0800b526 	.word	0x0800b526
 8009d20:	0800b530 	.word	0x0800b530
 8009d24:	08006c3d 	.word	0x08006c3d
 8009d28:	08009a83 	.word	0x08009a83
 8009d2c:	0800b52c 	.word	0x0800b52c

08009d30 <malloc>:
 8009d30:	4b02      	ldr	r3, [pc, #8]	@ (8009d3c <malloc+0xc>)
 8009d32:	4601      	mov	r1, r0
 8009d34:	6818      	ldr	r0, [r3, #0]
 8009d36:	f000 b825 	b.w	8009d84 <_malloc_r>
 8009d3a:	bf00      	nop
 8009d3c:	20000184 	.word	0x20000184

08009d40 <sbrk_aligned>:
 8009d40:	b570      	push	{r4, r5, r6, lr}
 8009d42:	4e0f      	ldr	r6, [pc, #60]	@ (8009d80 <sbrk_aligned+0x40>)
 8009d44:	460c      	mov	r4, r1
 8009d46:	6831      	ldr	r1, [r6, #0]
 8009d48:	4605      	mov	r5, r0
 8009d4a:	b911      	cbnz	r1, 8009d52 <sbrk_aligned+0x12>
 8009d4c:	f000 fee2 	bl	800ab14 <_sbrk_r>
 8009d50:	6030      	str	r0, [r6, #0]
 8009d52:	4621      	mov	r1, r4
 8009d54:	4628      	mov	r0, r5
 8009d56:	f000 fedd 	bl	800ab14 <_sbrk_r>
 8009d5a:	1c43      	adds	r3, r0, #1
 8009d5c:	d103      	bne.n	8009d66 <sbrk_aligned+0x26>
 8009d5e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009d62:	4620      	mov	r0, r4
 8009d64:	bd70      	pop	{r4, r5, r6, pc}
 8009d66:	1cc4      	adds	r4, r0, #3
 8009d68:	f024 0403 	bic.w	r4, r4, #3
 8009d6c:	42a0      	cmp	r0, r4
 8009d6e:	d0f8      	beq.n	8009d62 <sbrk_aligned+0x22>
 8009d70:	1a21      	subs	r1, r4, r0
 8009d72:	4628      	mov	r0, r5
 8009d74:	f000 fece 	bl	800ab14 <_sbrk_r>
 8009d78:	3001      	adds	r0, #1
 8009d7a:	d1f2      	bne.n	8009d62 <sbrk_aligned+0x22>
 8009d7c:	e7ef      	b.n	8009d5e <sbrk_aligned+0x1e>
 8009d7e:	bf00      	nop
 8009d80:	20000438 	.word	0x20000438

08009d84 <_malloc_r>:
 8009d84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d88:	1ccd      	adds	r5, r1, #3
 8009d8a:	f025 0503 	bic.w	r5, r5, #3
 8009d8e:	3508      	adds	r5, #8
 8009d90:	2d0c      	cmp	r5, #12
 8009d92:	bf38      	it	cc
 8009d94:	250c      	movcc	r5, #12
 8009d96:	2d00      	cmp	r5, #0
 8009d98:	4606      	mov	r6, r0
 8009d9a:	db01      	blt.n	8009da0 <_malloc_r+0x1c>
 8009d9c:	42a9      	cmp	r1, r5
 8009d9e:	d904      	bls.n	8009daa <_malloc_r+0x26>
 8009da0:	230c      	movs	r3, #12
 8009da2:	6033      	str	r3, [r6, #0]
 8009da4:	2000      	movs	r0, #0
 8009da6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009daa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009e80 <_malloc_r+0xfc>
 8009dae:	f000 f927 	bl	800a000 <__malloc_lock>
 8009db2:	f8d8 3000 	ldr.w	r3, [r8]
 8009db6:	461c      	mov	r4, r3
 8009db8:	bb44      	cbnz	r4, 8009e0c <_malloc_r+0x88>
 8009dba:	4629      	mov	r1, r5
 8009dbc:	4630      	mov	r0, r6
 8009dbe:	f7ff ffbf 	bl	8009d40 <sbrk_aligned>
 8009dc2:	1c43      	adds	r3, r0, #1
 8009dc4:	4604      	mov	r4, r0
 8009dc6:	d158      	bne.n	8009e7a <_malloc_r+0xf6>
 8009dc8:	f8d8 4000 	ldr.w	r4, [r8]
 8009dcc:	4627      	mov	r7, r4
 8009dce:	2f00      	cmp	r7, #0
 8009dd0:	d143      	bne.n	8009e5a <_malloc_r+0xd6>
 8009dd2:	2c00      	cmp	r4, #0
 8009dd4:	d04b      	beq.n	8009e6e <_malloc_r+0xea>
 8009dd6:	6823      	ldr	r3, [r4, #0]
 8009dd8:	4639      	mov	r1, r7
 8009dda:	4630      	mov	r0, r6
 8009ddc:	eb04 0903 	add.w	r9, r4, r3
 8009de0:	f000 fe98 	bl	800ab14 <_sbrk_r>
 8009de4:	4581      	cmp	r9, r0
 8009de6:	d142      	bne.n	8009e6e <_malloc_r+0xea>
 8009de8:	6821      	ldr	r1, [r4, #0]
 8009dea:	1a6d      	subs	r5, r5, r1
 8009dec:	4629      	mov	r1, r5
 8009dee:	4630      	mov	r0, r6
 8009df0:	f7ff ffa6 	bl	8009d40 <sbrk_aligned>
 8009df4:	3001      	adds	r0, #1
 8009df6:	d03a      	beq.n	8009e6e <_malloc_r+0xea>
 8009df8:	6823      	ldr	r3, [r4, #0]
 8009dfa:	442b      	add	r3, r5
 8009dfc:	6023      	str	r3, [r4, #0]
 8009dfe:	f8d8 3000 	ldr.w	r3, [r8]
 8009e02:	685a      	ldr	r2, [r3, #4]
 8009e04:	bb62      	cbnz	r2, 8009e60 <_malloc_r+0xdc>
 8009e06:	f8c8 7000 	str.w	r7, [r8]
 8009e0a:	e00f      	b.n	8009e2c <_malloc_r+0xa8>
 8009e0c:	6822      	ldr	r2, [r4, #0]
 8009e0e:	1b52      	subs	r2, r2, r5
 8009e10:	d420      	bmi.n	8009e54 <_malloc_r+0xd0>
 8009e12:	2a0b      	cmp	r2, #11
 8009e14:	d917      	bls.n	8009e46 <_malloc_r+0xc2>
 8009e16:	1961      	adds	r1, r4, r5
 8009e18:	42a3      	cmp	r3, r4
 8009e1a:	6025      	str	r5, [r4, #0]
 8009e1c:	bf18      	it	ne
 8009e1e:	6059      	strne	r1, [r3, #4]
 8009e20:	6863      	ldr	r3, [r4, #4]
 8009e22:	bf08      	it	eq
 8009e24:	f8c8 1000 	streq.w	r1, [r8]
 8009e28:	5162      	str	r2, [r4, r5]
 8009e2a:	604b      	str	r3, [r1, #4]
 8009e2c:	4630      	mov	r0, r6
 8009e2e:	f000 f8ed 	bl	800a00c <__malloc_unlock>
 8009e32:	f104 000b 	add.w	r0, r4, #11
 8009e36:	1d23      	adds	r3, r4, #4
 8009e38:	f020 0007 	bic.w	r0, r0, #7
 8009e3c:	1ac2      	subs	r2, r0, r3
 8009e3e:	bf1c      	itt	ne
 8009e40:	1a1b      	subne	r3, r3, r0
 8009e42:	50a3      	strne	r3, [r4, r2]
 8009e44:	e7af      	b.n	8009da6 <_malloc_r+0x22>
 8009e46:	6862      	ldr	r2, [r4, #4]
 8009e48:	42a3      	cmp	r3, r4
 8009e4a:	bf0c      	ite	eq
 8009e4c:	f8c8 2000 	streq.w	r2, [r8]
 8009e50:	605a      	strne	r2, [r3, #4]
 8009e52:	e7eb      	b.n	8009e2c <_malloc_r+0xa8>
 8009e54:	4623      	mov	r3, r4
 8009e56:	6864      	ldr	r4, [r4, #4]
 8009e58:	e7ae      	b.n	8009db8 <_malloc_r+0x34>
 8009e5a:	463c      	mov	r4, r7
 8009e5c:	687f      	ldr	r7, [r7, #4]
 8009e5e:	e7b6      	b.n	8009dce <_malloc_r+0x4a>
 8009e60:	461a      	mov	r2, r3
 8009e62:	685b      	ldr	r3, [r3, #4]
 8009e64:	42a3      	cmp	r3, r4
 8009e66:	d1fb      	bne.n	8009e60 <_malloc_r+0xdc>
 8009e68:	2300      	movs	r3, #0
 8009e6a:	6053      	str	r3, [r2, #4]
 8009e6c:	e7de      	b.n	8009e2c <_malloc_r+0xa8>
 8009e6e:	230c      	movs	r3, #12
 8009e70:	6033      	str	r3, [r6, #0]
 8009e72:	4630      	mov	r0, r6
 8009e74:	f000 f8ca 	bl	800a00c <__malloc_unlock>
 8009e78:	e794      	b.n	8009da4 <_malloc_r+0x20>
 8009e7a:	6005      	str	r5, [r0, #0]
 8009e7c:	e7d6      	b.n	8009e2c <_malloc_r+0xa8>
 8009e7e:	bf00      	nop
 8009e80:	2000043c 	.word	0x2000043c

08009e84 <__ascii_mbtowc>:
 8009e84:	b082      	sub	sp, #8
 8009e86:	b901      	cbnz	r1, 8009e8a <__ascii_mbtowc+0x6>
 8009e88:	a901      	add	r1, sp, #4
 8009e8a:	b142      	cbz	r2, 8009e9e <__ascii_mbtowc+0x1a>
 8009e8c:	b14b      	cbz	r3, 8009ea2 <__ascii_mbtowc+0x1e>
 8009e8e:	7813      	ldrb	r3, [r2, #0]
 8009e90:	600b      	str	r3, [r1, #0]
 8009e92:	7812      	ldrb	r2, [r2, #0]
 8009e94:	1e10      	subs	r0, r2, #0
 8009e96:	bf18      	it	ne
 8009e98:	2001      	movne	r0, #1
 8009e9a:	b002      	add	sp, #8
 8009e9c:	4770      	bx	lr
 8009e9e:	4610      	mov	r0, r2
 8009ea0:	e7fb      	b.n	8009e9a <__ascii_mbtowc+0x16>
 8009ea2:	f06f 0001 	mvn.w	r0, #1
 8009ea6:	e7f8      	b.n	8009e9a <__ascii_mbtowc+0x16>

08009ea8 <__sflush_r>:
 8009ea8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009eac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009eb0:	0716      	lsls	r6, r2, #28
 8009eb2:	4605      	mov	r5, r0
 8009eb4:	460c      	mov	r4, r1
 8009eb6:	d454      	bmi.n	8009f62 <__sflush_r+0xba>
 8009eb8:	684b      	ldr	r3, [r1, #4]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	dc02      	bgt.n	8009ec4 <__sflush_r+0x1c>
 8009ebe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	dd48      	ble.n	8009f56 <__sflush_r+0xae>
 8009ec4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ec6:	2e00      	cmp	r6, #0
 8009ec8:	d045      	beq.n	8009f56 <__sflush_r+0xae>
 8009eca:	2300      	movs	r3, #0
 8009ecc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009ed0:	682f      	ldr	r7, [r5, #0]
 8009ed2:	6a21      	ldr	r1, [r4, #32]
 8009ed4:	602b      	str	r3, [r5, #0]
 8009ed6:	d030      	beq.n	8009f3a <__sflush_r+0x92>
 8009ed8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009eda:	89a3      	ldrh	r3, [r4, #12]
 8009edc:	0759      	lsls	r1, r3, #29
 8009ede:	d505      	bpl.n	8009eec <__sflush_r+0x44>
 8009ee0:	6863      	ldr	r3, [r4, #4]
 8009ee2:	1ad2      	subs	r2, r2, r3
 8009ee4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009ee6:	b10b      	cbz	r3, 8009eec <__sflush_r+0x44>
 8009ee8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009eea:	1ad2      	subs	r2, r2, r3
 8009eec:	2300      	movs	r3, #0
 8009eee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ef0:	6a21      	ldr	r1, [r4, #32]
 8009ef2:	4628      	mov	r0, r5
 8009ef4:	47b0      	blx	r6
 8009ef6:	1c43      	adds	r3, r0, #1
 8009ef8:	89a3      	ldrh	r3, [r4, #12]
 8009efa:	d106      	bne.n	8009f0a <__sflush_r+0x62>
 8009efc:	6829      	ldr	r1, [r5, #0]
 8009efe:	291d      	cmp	r1, #29
 8009f00:	d82b      	bhi.n	8009f5a <__sflush_r+0xb2>
 8009f02:	4a2a      	ldr	r2, [pc, #168]	@ (8009fac <__sflush_r+0x104>)
 8009f04:	410a      	asrs	r2, r1
 8009f06:	07d6      	lsls	r6, r2, #31
 8009f08:	d427      	bmi.n	8009f5a <__sflush_r+0xb2>
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	6062      	str	r2, [r4, #4]
 8009f0e:	04d9      	lsls	r1, r3, #19
 8009f10:	6922      	ldr	r2, [r4, #16]
 8009f12:	6022      	str	r2, [r4, #0]
 8009f14:	d504      	bpl.n	8009f20 <__sflush_r+0x78>
 8009f16:	1c42      	adds	r2, r0, #1
 8009f18:	d101      	bne.n	8009f1e <__sflush_r+0x76>
 8009f1a:	682b      	ldr	r3, [r5, #0]
 8009f1c:	b903      	cbnz	r3, 8009f20 <__sflush_r+0x78>
 8009f1e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009f20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009f22:	602f      	str	r7, [r5, #0]
 8009f24:	b1b9      	cbz	r1, 8009f56 <__sflush_r+0xae>
 8009f26:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009f2a:	4299      	cmp	r1, r3
 8009f2c:	d002      	beq.n	8009f34 <__sflush_r+0x8c>
 8009f2e:	4628      	mov	r0, r5
 8009f30:	f000 fe44 	bl	800abbc <_free_r>
 8009f34:	2300      	movs	r3, #0
 8009f36:	6363      	str	r3, [r4, #52]	@ 0x34
 8009f38:	e00d      	b.n	8009f56 <__sflush_r+0xae>
 8009f3a:	2301      	movs	r3, #1
 8009f3c:	4628      	mov	r0, r5
 8009f3e:	47b0      	blx	r6
 8009f40:	4602      	mov	r2, r0
 8009f42:	1c50      	adds	r0, r2, #1
 8009f44:	d1c9      	bne.n	8009eda <__sflush_r+0x32>
 8009f46:	682b      	ldr	r3, [r5, #0]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d0c6      	beq.n	8009eda <__sflush_r+0x32>
 8009f4c:	2b1d      	cmp	r3, #29
 8009f4e:	d001      	beq.n	8009f54 <__sflush_r+0xac>
 8009f50:	2b16      	cmp	r3, #22
 8009f52:	d11e      	bne.n	8009f92 <__sflush_r+0xea>
 8009f54:	602f      	str	r7, [r5, #0]
 8009f56:	2000      	movs	r0, #0
 8009f58:	e022      	b.n	8009fa0 <__sflush_r+0xf8>
 8009f5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f5e:	b21b      	sxth	r3, r3
 8009f60:	e01b      	b.n	8009f9a <__sflush_r+0xf2>
 8009f62:	690f      	ldr	r7, [r1, #16]
 8009f64:	2f00      	cmp	r7, #0
 8009f66:	d0f6      	beq.n	8009f56 <__sflush_r+0xae>
 8009f68:	0793      	lsls	r3, r2, #30
 8009f6a:	680e      	ldr	r6, [r1, #0]
 8009f6c:	bf08      	it	eq
 8009f6e:	694b      	ldreq	r3, [r1, #20]
 8009f70:	600f      	str	r7, [r1, #0]
 8009f72:	bf18      	it	ne
 8009f74:	2300      	movne	r3, #0
 8009f76:	eba6 0807 	sub.w	r8, r6, r7
 8009f7a:	608b      	str	r3, [r1, #8]
 8009f7c:	f1b8 0f00 	cmp.w	r8, #0
 8009f80:	dde9      	ble.n	8009f56 <__sflush_r+0xae>
 8009f82:	6a21      	ldr	r1, [r4, #32]
 8009f84:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009f86:	4643      	mov	r3, r8
 8009f88:	463a      	mov	r2, r7
 8009f8a:	4628      	mov	r0, r5
 8009f8c:	47b0      	blx	r6
 8009f8e:	2800      	cmp	r0, #0
 8009f90:	dc08      	bgt.n	8009fa4 <__sflush_r+0xfc>
 8009f92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f9a:	81a3      	strh	r3, [r4, #12]
 8009f9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009fa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fa4:	4407      	add	r7, r0
 8009fa6:	eba8 0800 	sub.w	r8, r8, r0
 8009faa:	e7e7      	b.n	8009f7c <__sflush_r+0xd4>
 8009fac:	dfbffffe 	.word	0xdfbffffe

08009fb0 <_fflush_r>:
 8009fb0:	b538      	push	{r3, r4, r5, lr}
 8009fb2:	690b      	ldr	r3, [r1, #16]
 8009fb4:	4605      	mov	r5, r0
 8009fb6:	460c      	mov	r4, r1
 8009fb8:	b913      	cbnz	r3, 8009fc0 <_fflush_r+0x10>
 8009fba:	2500      	movs	r5, #0
 8009fbc:	4628      	mov	r0, r5
 8009fbe:	bd38      	pop	{r3, r4, r5, pc}
 8009fc0:	b118      	cbz	r0, 8009fca <_fflush_r+0x1a>
 8009fc2:	6a03      	ldr	r3, [r0, #32]
 8009fc4:	b90b      	cbnz	r3, 8009fca <_fflush_r+0x1a>
 8009fc6:	f7fd fcb1 	bl	800792c <__sinit>
 8009fca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d0f3      	beq.n	8009fba <_fflush_r+0xa>
 8009fd2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009fd4:	07d0      	lsls	r0, r2, #31
 8009fd6:	d404      	bmi.n	8009fe2 <_fflush_r+0x32>
 8009fd8:	0599      	lsls	r1, r3, #22
 8009fda:	d402      	bmi.n	8009fe2 <_fflush_r+0x32>
 8009fdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009fde:	f7fe fba8 	bl	8008732 <__retarget_lock_acquire_recursive>
 8009fe2:	4628      	mov	r0, r5
 8009fe4:	4621      	mov	r1, r4
 8009fe6:	f7ff ff5f 	bl	8009ea8 <__sflush_r>
 8009fea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009fec:	07da      	lsls	r2, r3, #31
 8009fee:	4605      	mov	r5, r0
 8009ff0:	d4e4      	bmi.n	8009fbc <_fflush_r+0xc>
 8009ff2:	89a3      	ldrh	r3, [r4, #12]
 8009ff4:	059b      	lsls	r3, r3, #22
 8009ff6:	d4e1      	bmi.n	8009fbc <_fflush_r+0xc>
 8009ff8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ffa:	f7fe fb9b 	bl	8008734 <__retarget_lock_release_recursive>
 8009ffe:	e7dd      	b.n	8009fbc <_fflush_r+0xc>

0800a000 <__malloc_lock>:
 800a000:	4801      	ldr	r0, [pc, #4]	@ (800a008 <__malloc_lock+0x8>)
 800a002:	f7fe bb96 	b.w	8008732 <__retarget_lock_acquire_recursive>
 800a006:	bf00      	nop
 800a008:	20000434 	.word	0x20000434

0800a00c <__malloc_unlock>:
 800a00c:	4801      	ldr	r0, [pc, #4]	@ (800a014 <__malloc_unlock+0x8>)
 800a00e:	f7fe bb91 	b.w	8008734 <__retarget_lock_release_recursive>
 800a012:	bf00      	nop
 800a014:	20000434 	.word	0x20000434

0800a018 <_Balloc>:
 800a018:	b570      	push	{r4, r5, r6, lr}
 800a01a:	69c6      	ldr	r6, [r0, #28]
 800a01c:	4604      	mov	r4, r0
 800a01e:	460d      	mov	r5, r1
 800a020:	b976      	cbnz	r6, 800a040 <_Balloc+0x28>
 800a022:	2010      	movs	r0, #16
 800a024:	f7ff fe84 	bl	8009d30 <malloc>
 800a028:	4602      	mov	r2, r0
 800a02a:	61e0      	str	r0, [r4, #28]
 800a02c:	b920      	cbnz	r0, 800a038 <_Balloc+0x20>
 800a02e:	4b18      	ldr	r3, [pc, #96]	@ (800a090 <_Balloc+0x78>)
 800a030:	4818      	ldr	r0, [pc, #96]	@ (800a094 <_Balloc+0x7c>)
 800a032:	216b      	movs	r1, #107	@ 0x6b
 800a034:	f000 fd90 	bl	800ab58 <__assert_func>
 800a038:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a03c:	6006      	str	r6, [r0, #0]
 800a03e:	60c6      	str	r6, [r0, #12]
 800a040:	69e6      	ldr	r6, [r4, #28]
 800a042:	68f3      	ldr	r3, [r6, #12]
 800a044:	b183      	cbz	r3, 800a068 <_Balloc+0x50>
 800a046:	69e3      	ldr	r3, [r4, #28]
 800a048:	68db      	ldr	r3, [r3, #12]
 800a04a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a04e:	b9b8      	cbnz	r0, 800a080 <_Balloc+0x68>
 800a050:	2101      	movs	r1, #1
 800a052:	fa01 f605 	lsl.w	r6, r1, r5
 800a056:	1d72      	adds	r2, r6, #5
 800a058:	0092      	lsls	r2, r2, #2
 800a05a:	4620      	mov	r0, r4
 800a05c:	f000 fd9a 	bl	800ab94 <_calloc_r>
 800a060:	b160      	cbz	r0, 800a07c <_Balloc+0x64>
 800a062:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a066:	e00e      	b.n	800a086 <_Balloc+0x6e>
 800a068:	2221      	movs	r2, #33	@ 0x21
 800a06a:	2104      	movs	r1, #4
 800a06c:	4620      	mov	r0, r4
 800a06e:	f000 fd91 	bl	800ab94 <_calloc_r>
 800a072:	69e3      	ldr	r3, [r4, #28]
 800a074:	60f0      	str	r0, [r6, #12]
 800a076:	68db      	ldr	r3, [r3, #12]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d1e4      	bne.n	800a046 <_Balloc+0x2e>
 800a07c:	2000      	movs	r0, #0
 800a07e:	bd70      	pop	{r4, r5, r6, pc}
 800a080:	6802      	ldr	r2, [r0, #0]
 800a082:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a086:	2300      	movs	r3, #0
 800a088:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a08c:	e7f7      	b.n	800a07e <_Balloc+0x66>
 800a08e:	bf00      	nop
 800a090:	0800b446 	.word	0x0800b446
 800a094:	0800b537 	.word	0x0800b537

0800a098 <_Bfree>:
 800a098:	b570      	push	{r4, r5, r6, lr}
 800a09a:	69c6      	ldr	r6, [r0, #28]
 800a09c:	4605      	mov	r5, r0
 800a09e:	460c      	mov	r4, r1
 800a0a0:	b976      	cbnz	r6, 800a0c0 <_Bfree+0x28>
 800a0a2:	2010      	movs	r0, #16
 800a0a4:	f7ff fe44 	bl	8009d30 <malloc>
 800a0a8:	4602      	mov	r2, r0
 800a0aa:	61e8      	str	r0, [r5, #28]
 800a0ac:	b920      	cbnz	r0, 800a0b8 <_Bfree+0x20>
 800a0ae:	4b09      	ldr	r3, [pc, #36]	@ (800a0d4 <_Bfree+0x3c>)
 800a0b0:	4809      	ldr	r0, [pc, #36]	@ (800a0d8 <_Bfree+0x40>)
 800a0b2:	218f      	movs	r1, #143	@ 0x8f
 800a0b4:	f000 fd50 	bl	800ab58 <__assert_func>
 800a0b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a0bc:	6006      	str	r6, [r0, #0]
 800a0be:	60c6      	str	r6, [r0, #12]
 800a0c0:	b13c      	cbz	r4, 800a0d2 <_Bfree+0x3a>
 800a0c2:	69eb      	ldr	r3, [r5, #28]
 800a0c4:	6862      	ldr	r2, [r4, #4]
 800a0c6:	68db      	ldr	r3, [r3, #12]
 800a0c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a0cc:	6021      	str	r1, [r4, #0]
 800a0ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a0d2:	bd70      	pop	{r4, r5, r6, pc}
 800a0d4:	0800b446 	.word	0x0800b446
 800a0d8:	0800b537 	.word	0x0800b537

0800a0dc <__multadd>:
 800a0dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0e0:	690d      	ldr	r5, [r1, #16]
 800a0e2:	4607      	mov	r7, r0
 800a0e4:	460c      	mov	r4, r1
 800a0e6:	461e      	mov	r6, r3
 800a0e8:	f101 0c14 	add.w	ip, r1, #20
 800a0ec:	2000      	movs	r0, #0
 800a0ee:	f8dc 3000 	ldr.w	r3, [ip]
 800a0f2:	b299      	uxth	r1, r3
 800a0f4:	fb02 6101 	mla	r1, r2, r1, r6
 800a0f8:	0c1e      	lsrs	r6, r3, #16
 800a0fa:	0c0b      	lsrs	r3, r1, #16
 800a0fc:	fb02 3306 	mla	r3, r2, r6, r3
 800a100:	b289      	uxth	r1, r1
 800a102:	3001      	adds	r0, #1
 800a104:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a108:	4285      	cmp	r5, r0
 800a10a:	f84c 1b04 	str.w	r1, [ip], #4
 800a10e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a112:	dcec      	bgt.n	800a0ee <__multadd+0x12>
 800a114:	b30e      	cbz	r6, 800a15a <__multadd+0x7e>
 800a116:	68a3      	ldr	r3, [r4, #8]
 800a118:	42ab      	cmp	r3, r5
 800a11a:	dc19      	bgt.n	800a150 <__multadd+0x74>
 800a11c:	6861      	ldr	r1, [r4, #4]
 800a11e:	4638      	mov	r0, r7
 800a120:	3101      	adds	r1, #1
 800a122:	f7ff ff79 	bl	800a018 <_Balloc>
 800a126:	4680      	mov	r8, r0
 800a128:	b928      	cbnz	r0, 800a136 <__multadd+0x5a>
 800a12a:	4602      	mov	r2, r0
 800a12c:	4b0c      	ldr	r3, [pc, #48]	@ (800a160 <__multadd+0x84>)
 800a12e:	480d      	ldr	r0, [pc, #52]	@ (800a164 <__multadd+0x88>)
 800a130:	21ba      	movs	r1, #186	@ 0xba
 800a132:	f000 fd11 	bl	800ab58 <__assert_func>
 800a136:	6922      	ldr	r2, [r4, #16]
 800a138:	3202      	adds	r2, #2
 800a13a:	f104 010c 	add.w	r1, r4, #12
 800a13e:	0092      	lsls	r2, r2, #2
 800a140:	300c      	adds	r0, #12
 800a142:	f7fe faf8 	bl	8008736 <memcpy>
 800a146:	4621      	mov	r1, r4
 800a148:	4638      	mov	r0, r7
 800a14a:	f7ff ffa5 	bl	800a098 <_Bfree>
 800a14e:	4644      	mov	r4, r8
 800a150:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a154:	3501      	adds	r5, #1
 800a156:	615e      	str	r6, [r3, #20]
 800a158:	6125      	str	r5, [r4, #16]
 800a15a:	4620      	mov	r0, r4
 800a15c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a160:	0800b4b5 	.word	0x0800b4b5
 800a164:	0800b537 	.word	0x0800b537

0800a168 <__s2b>:
 800a168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a16c:	460c      	mov	r4, r1
 800a16e:	4615      	mov	r5, r2
 800a170:	461f      	mov	r7, r3
 800a172:	2209      	movs	r2, #9
 800a174:	3308      	adds	r3, #8
 800a176:	4606      	mov	r6, r0
 800a178:	fb93 f3f2 	sdiv	r3, r3, r2
 800a17c:	2100      	movs	r1, #0
 800a17e:	2201      	movs	r2, #1
 800a180:	429a      	cmp	r2, r3
 800a182:	db09      	blt.n	800a198 <__s2b+0x30>
 800a184:	4630      	mov	r0, r6
 800a186:	f7ff ff47 	bl	800a018 <_Balloc>
 800a18a:	b940      	cbnz	r0, 800a19e <__s2b+0x36>
 800a18c:	4602      	mov	r2, r0
 800a18e:	4b19      	ldr	r3, [pc, #100]	@ (800a1f4 <__s2b+0x8c>)
 800a190:	4819      	ldr	r0, [pc, #100]	@ (800a1f8 <__s2b+0x90>)
 800a192:	21d3      	movs	r1, #211	@ 0xd3
 800a194:	f000 fce0 	bl	800ab58 <__assert_func>
 800a198:	0052      	lsls	r2, r2, #1
 800a19a:	3101      	adds	r1, #1
 800a19c:	e7f0      	b.n	800a180 <__s2b+0x18>
 800a19e:	9b08      	ldr	r3, [sp, #32]
 800a1a0:	6143      	str	r3, [r0, #20]
 800a1a2:	2d09      	cmp	r5, #9
 800a1a4:	f04f 0301 	mov.w	r3, #1
 800a1a8:	6103      	str	r3, [r0, #16]
 800a1aa:	dd16      	ble.n	800a1da <__s2b+0x72>
 800a1ac:	f104 0909 	add.w	r9, r4, #9
 800a1b0:	46c8      	mov	r8, r9
 800a1b2:	442c      	add	r4, r5
 800a1b4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a1b8:	4601      	mov	r1, r0
 800a1ba:	3b30      	subs	r3, #48	@ 0x30
 800a1bc:	220a      	movs	r2, #10
 800a1be:	4630      	mov	r0, r6
 800a1c0:	f7ff ff8c 	bl	800a0dc <__multadd>
 800a1c4:	45a0      	cmp	r8, r4
 800a1c6:	d1f5      	bne.n	800a1b4 <__s2b+0x4c>
 800a1c8:	f1a5 0408 	sub.w	r4, r5, #8
 800a1cc:	444c      	add	r4, r9
 800a1ce:	1b2d      	subs	r5, r5, r4
 800a1d0:	1963      	adds	r3, r4, r5
 800a1d2:	42bb      	cmp	r3, r7
 800a1d4:	db04      	blt.n	800a1e0 <__s2b+0x78>
 800a1d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1da:	340a      	adds	r4, #10
 800a1dc:	2509      	movs	r5, #9
 800a1de:	e7f6      	b.n	800a1ce <__s2b+0x66>
 800a1e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a1e4:	4601      	mov	r1, r0
 800a1e6:	3b30      	subs	r3, #48	@ 0x30
 800a1e8:	220a      	movs	r2, #10
 800a1ea:	4630      	mov	r0, r6
 800a1ec:	f7ff ff76 	bl	800a0dc <__multadd>
 800a1f0:	e7ee      	b.n	800a1d0 <__s2b+0x68>
 800a1f2:	bf00      	nop
 800a1f4:	0800b4b5 	.word	0x0800b4b5
 800a1f8:	0800b537 	.word	0x0800b537

0800a1fc <__hi0bits>:
 800a1fc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a200:	4603      	mov	r3, r0
 800a202:	bf36      	itet	cc
 800a204:	0403      	lslcc	r3, r0, #16
 800a206:	2000      	movcs	r0, #0
 800a208:	2010      	movcc	r0, #16
 800a20a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a20e:	bf3c      	itt	cc
 800a210:	021b      	lslcc	r3, r3, #8
 800a212:	3008      	addcc	r0, #8
 800a214:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a218:	bf3c      	itt	cc
 800a21a:	011b      	lslcc	r3, r3, #4
 800a21c:	3004      	addcc	r0, #4
 800a21e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a222:	bf3c      	itt	cc
 800a224:	009b      	lslcc	r3, r3, #2
 800a226:	3002      	addcc	r0, #2
 800a228:	2b00      	cmp	r3, #0
 800a22a:	db05      	blt.n	800a238 <__hi0bits+0x3c>
 800a22c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a230:	f100 0001 	add.w	r0, r0, #1
 800a234:	bf08      	it	eq
 800a236:	2020      	moveq	r0, #32
 800a238:	4770      	bx	lr

0800a23a <__lo0bits>:
 800a23a:	6803      	ldr	r3, [r0, #0]
 800a23c:	4602      	mov	r2, r0
 800a23e:	f013 0007 	ands.w	r0, r3, #7
 800a242:	d00b      	beq.n	800a25c <__lo0bits+0x22>
 800a244:	07d9      	lsls	r1, r3, #31
 800a246:	d421      	bmi.n	800a28c <__lo0bits+0x52>
 800a248:	0798      	lsls	r0, r3, #30
 800a24a:	bf49      	itett	mi
 800a24c:	085b      	lsrmi	r3, r3, #1
 800a24e:	089b      	lsrpl	r3, r3, #2
 800a250:	2001      	movmi	r0, #1
 800a252:	6013      	strmi	r3, [r2, #0]
 800a254:	bf5c      	itt	pl
 800a256:	6013      	strpl	r3, [r2, #0]
 800a258:	2002      	movpl	r0, #2
 800a25a:	4770      	bx	lr
 800a25c:	b299      	uxth	r1, r3
 800a25e:	b909      	cbnz	r1, 800a264 <__lo0bits+0x2a>
 800a260:	0c1b      	lsrs	r3, r3, #16
 800a262:	2010      	movs	r0, #16
 800a264:	b2d9      	uxtb	r1, r3
 800a266:	b909      	cbnz	r1, 800a26c <__lo0bits+0x32>
 800a268:	3008      	adds	r0, #8
 800a26a:	0a1b      	lsrs	r3, r3, #8
 800a26c:	0719      	lsls	r1, r3, #28
 800a26e:	bf04      	itt	eq
 800a270:	091b      	lsreq	r3, r3, #4
 800a272:	3004      	addeq	r0, #4
 800a274:	0799      	lsls	r1, r3, #30
 800a276:	bf04      	itt	eq
 800a278:	089b      	lsreq	r3, r3, #2
 800a27a:	3002      	addeq	r0, #2
 800a27c:	07d9      	lsls	r1, r3, #31
 800a27e:	d403      	bmi.n	800a288 <__lo0bits+0x4e>
 800a280:	085b      	lsrs	r3, r3, #1
 800a282:	f100 0001 	add.w	r0, r0, #1
 800a286:	d003      	beq.n	800a290 <__lo0bits+0x56>
 800a288:	6013      	str	r3, [r2, #0]
 800a28a:	4770      	bx	lr
 800a28c:	2000      	movs	r0, #0
 800a28e:	4770      	bx	lr
 800a290:	2020      	movs	r0, #32
 800a292:	4770      	bx	lr

0800a294 <__i2b>:
 800a294:	b510      	push	{r4, lr}
 800a296:	460c      	mov	r4, r1
 800a298:	2101      	movs	r1, #1
 800a29a:	f7ff febd 	bl	800a018 <_Balloc>
 800a29e:	4602      	mov	r2, r0
 800a2a0:	b928      	cbnz	r0, 800a2ae <__i2b+0x1a>
 800a2a2:	4b05      	ldr	r3, [pc, #20]	@ (800a2b8 <__i2b+0x24>)
 800a2a4:	4805      	ldr	r0, [pc, #20]	@ (800a2bc <__i2b+0x28>)
 800a2a6:	f240 1145 	movw	r1, #325	@ 0x145
 800a2aa:	f000 fc55 	bl	800ab58 <__assert_func>
 800a2ae:	2301      	movs	r3, #1
 800a2b0:	6144      	str	r4, [r0, #20]
 800a2b2:	6103      	str	r3, [r0, #16]
 800a2b4:	bd10      	pop	{r4, pc}
 800a2b6:	bf00      	nop
 800a2b8:	0800b4b5 	.word	0x0800b4b5
 800a2bc:	0800b537 	.word	0x0800b537

0800a2c0 <__multiply>:
 800a2c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2c4:	4614      	mov	r4, r2
 800a2c6:	690a      	ldr	r2, [r1, #16]
 800a2c8:	6923      	ldr	r3, [r4, #16]
 800a2ca:	429a      	cmp	r2, r3
 800a2cc:	bfa8      	it	ge
 800a2ce:	4623      	movge	r3, r4
 800a2d0:	460f      	mov	r7, r1
 800a2d2:	bfa4      	itt	ge
 800a2d4:	460c      	movge	r4, r1
 800a2d6:	461f      	movge	r7, r3
 800a2d8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a2dc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a2e0:	68a3      	ldr	r3, [r4, #8]
 800a2e2:	6861      	ldr	r1, [r4, #4]
 800a2e4:	eb0a 0609 	add.w	r6, sl, r9
 800a2e8:	42b3      	cmp	r3, r6
 800a2ea:	b085      	sub	sp, #20
 800a2ec:	bfb8      	it	lt
 800a2ee:	3101      	addlt	r1, #1
 800a2f0:	f7ff fe92 	bl	800a018 <_Balloc>
 800a2f4:	b930      	cbnz	r0, 800a304 <__multiply+0x44>
 800a2f6:	4602      	mov	r2, r0
 800a2f8:	4b44      	ldr	r3, [pc, #272]	@ (800a40c <__multiply+0x14c>)
 800a2fa:	4845      	ldr	r0, [pc, #276]	@ (800a410 <__multiply+0x150>)
 800a2fc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a300:	f000 fc2a 	bl	800ab58 <__assert_func>
 800a304:	f100 0514 	add.w	r5, r0, #20
 800a308:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a30c:	462b      	mov	r3, r5
 800a30e:	2200      	movs	r2, #0
 800a310:	4543      	cmp	r3, r8
 800a312:	d321      	bcc.n	800a358 <__multiply+0x98>
 800a314:	f107 0114 	add.w	r1, r7, #20
 800a318:	f104 0214 	add.w	r2, r4, #20
 800a31c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a320:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a324:	9302      	str	r3, [sp, #8]
 800a326:	1b13      	subs	r3, r2, r4
 800a328:	3b15      	subs	r3, #21
 800a32a:	f023 0303 	bic.w	r3, r3, #3
 800a32e:	3304      	adds	r3, #4
 800a330:	f104 0715 	add.w	r7, r4, #21
 800a334:	42ba      	cmp	r2, r7
 800a336:	bf38      	it	cc
 800a338:	2304      	movcc	r3, #4
 800a33a:	9301      	str	r3, [sp, #4]
 800a33c:	9b02      	ldr	r3, [sp, #8]
 800a33e:	9103      	str	r1, [sp, #12]
 800a340:	428b      	cmp	r3, r1
 800a342:	d80c      	bhi.n	800a35e <__multiply+0x9e>
 800a344:	2e00      	cmp	r6, #0
 800a346:	dd03      	ble.n	800a350 <__multiply+0x90>
 800a348:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d05b      	beq.n	800a408 <__multiply+0x148>
 800a350:	6106      	str	r6, [r0, #16]
 800a352:	b005      	add	sp, #20
 800a354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a358:	f843 2b04 	str.w	r2, [r3], #4
 800a35c:	e7d8      	b.n	800a310 <__multiply+0x50>
 800a35e:	f8b1 a000 	ldrh.w	sl, [r1]
 800a362:	f1ba 0f00 	cmp.w	sl, #0
 800a366:	d024      	beq.n	800a3b2 <__multiply+0xf2>
 800a368:	f104 0e14 	add.w	lr, r4, #20
 800a36c:	46a9      	mov	r9, r5
 800a36e:	f04f 0c00 	mov.w	ip, #0
 800a372:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a376:	f8d9 3000 	ldr.w	r3, [r9]
 800a37a:	fa1f fb87 	uxth.w	fp, r7
 800a37e:	b29b      	uxth	r3, r3
 800a380:	fb0a 330b 	mla	r3, sl, fp, r3
 800a384:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a388:	f8d9 7000 	ldr.w	r7, [r9]
 800a38c:	4463      	add	r3, ip
 800a38e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a392:	fb0a c70b 	mla	r7, sl, fp, ip
 800a396:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a39a:	b29b      	uxth	r3, r3
 800a39c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a3a0:	4572      	cmp	r2, lr
 800a3a2:	f849 3b04 	str.w	r3, [r9], #4
 800a3a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a3aa:	d8e2      	bhi.n	800a372 <__multiply+0xb2>
 800a3ac:	9b01      	ldr	r3, [sp, #4]
 800a3ae:	f845 c003 	str.w	ip, [r5, r3]
 800a3b2:	9b03      	ldr	r3, [sp, #12]
 800a3b4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a3b8:	3104      	adds	r1, #4
 800a3ba:	f1b9 0f00 	cmp.w	r9, #0
 800a3be:	d021      	beq.n	800a404 <__multiply+0x144>
 800a3c0:	682b      	ldr	r3, [r5, #0]
 800a3c2:	f104 0c14 	add.w	ip, r4, #20
 800a3c6:	46ae      	mov	lr, r5
 800a3c8:	f04f 0a00 	mov.w	sl, #0
 800a3cc:	f8bc b000 	ldrh.w	fp, [ip]
 800a3d0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a3d4:	fb09 770b 	mla	r7, r9, fp, r7
 800a3d8:	4457      	add	r7, sl
 800a3da:	b29b      	uxth	r3, r3
 800a3dc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a3e0:	f84e 3b04 	str.w	r3, [lr], #4
 800a3e4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a3e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a3ec:	f8be 3000 	ldrh.w	r3, [lr]
 800a3f0:	fb09 330a 	mla	r3, r9, sl, r3
 800a3f4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a3f8:	4562      	cmp	r2, ip
 800a3fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a3fe:	d8e5      	bhi.n	800a3cc <__multiply+0x10c>
 800a400:	9f01      	ldr	r7, [sp, #4]
 800a402:	51eb      	str	r3, [r5, r7]
 800a404:	3504      	adds	r5, #4
 800a406:	e799      	b.n	800a33c <__multiply+0x7c>
 800a408:	3e01      	subs	r6, #1
 800a40a:	e79b      	b.n	800a344 <__multiply+0x84>
 800a40c:	0800b4b5 	.word	0x0800b4b5
 800a410:	0800b537 	.word	0x0800b537

0800a414 <__pow5mult>:
 800a414:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a418:	4615      	mov	r5, r2
 800a41a:	f012 0203 	ands.w	r2, r2, #3
 800a41e:	4607      	mov	r7, r0
 800a420:	460e      	mov	r6, r1
 800a422:	d007      	beq.n	800a434 <__pow5mult+0x20>
 800a424:	4c25      	ldr	r4, [pc, #148]	@ (800a4bc <__pow5mult+0xa8>)
 800a426:	3a01      	subs	r2, #1
 800a428:	2300      	movs	r3, #0
 800a42a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a42e:	f7ff fe55 	bl	800a0dc <__multadd>
 800a432:	4606      	mov	r6, r0
 800a434:	10ad      	asrs	r5, r5, #2
 800a436:	d03d      	beq.n	800a4b4 <__pow5mult+0xa0>
 800a438:	69fc      	ldr	r4, [r7, #28]
 800a43a:	b97c      	cbnz	r4, 800a45c <__pow5mult+0x48>
 800a43c:	2010      	movs	r0, #16
 800a43e:	f7ff fc77 	bl	8009d30 <malloc>
 800a442:	4602      	mov	r2, r0
 800a444:	61f8      	str	r0, [r7, #28]
 800a446:	b928      	cbnz	r0, 800a454 <__pow5mult+0x40>
 800a448:	4b1d      	ldr	r3, [pc, #116]	@ (800a4c0 <__pow5mult+0xac>)
 800a44a:	481e      	ldr	r0, [pc, #120]	@ (800a4c4 <__pow5mult+0xb0>)
 800a44c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a450:	f000 fb82 	bl	800ab58 <__assert_func>
 800a454:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a458:	6004      	str	r4, [r0, #0]
 800a45a:	60c4      	str	r4, [r0, #12]
 800a45c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a460:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a464:	b94c      	cbnz	r4, 800a47a <__pow5mult+0x66>
 800a466:	f240 2171 	movw	r1, #625	@ 0x271
 800a46a:	4638      	mov	r0, r7
 800a46c:	f7ff ff12 	bl	800a294 <__i2b>
 800a470:	2300      	movs	r3, #0
 800a472:	f8c8 0008 	str.w	r0, [r8, #8]
 800a476:	4604      	mov	r4, r0
 800a478:	6003      	str	r3, [r0, #0]
 800a47a:	f04f 0900 	mov.w	r9, #0
 800a47e:	07eb      	lsls	r3, r5, #31
 800a480:	d50a      	bpl.n	800a498 <__pow5mult+0x84>
 800a482:	4631      	mov	r1, r6
 800a484:	4622      	mov	r2, r4
 800a486:	4638      	mov	r0, r7
 800a488:	f7ff ff1a 	bl	800a2c0 <__multiply>
 800a48c:	4631      	mov	r1, r6
 800a48e:	4680      	mov	r8, r0
 800a490:	4638      	mov	r0, r7
 800a492:	f7ff fe01 	bl	800a098 <_Bfree>
 800a496:	4646      	mov	r6, r8
 800a498:	106d      	asrs	r5, r5, #1
 800a49a:	d00b      	beq.n	800a4b4 <__pow5mult+0xa0>
 800a49c:	6820      	ldr	r0, [r4, #0]
 800a49e:	b938      	cbnz	r0, 800a4b0 <__pow5mult+0x9c>
 800a4a0:	4622      	mov	r2, r4
 800a4a2:	4621      	mov	r1, r4
 800a4a4:	4638      	mov	r0, r7
 800a4a6:	f7ff ff0b 	bl	800a2c0 <__multiply>
 800a4aa:	6020      	str	r0, [r4, #0]
 800a4ac:	f8c0 9000 	str.w	r9, [r0]
 800a4b0:	4604      	mov	r4, r0
 800a4b2:	e7e4      	b.n	800a47e <__pow5mult+0x6a>
 800a4b4:	4630      	mov	r0, r6
 800a4b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4ba:	bf00      	nop
 800a4bc:	0800b590 	.word	0x0800b590
 800a4c0:	0800b446 	.word	0x0800b446
 800a4c4:	0800b537 	.word	0x0800b537

0800a4c8 <__lshift>:
 800a4c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4cc:	460c      	mov	r4, r1
 800a4ce:	6849      	ldr	r1, [r1, #4]
 800a4d0:	6923      	ldr	r3, [r4, #16]
 800a4d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a4d6:	68a3      	ldr	r3, [r4, #8]
 800a4d8:	4607      	mov	r7, r0
 800a4da:	4691      	mov	r9, r2
 800a4dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a4e0:	f108 0601 	add.w	r6, r8, #1
 800a4e4:	42b3      	cmp	r3, r6
 800a4e6:	db0b      	blt.n	800a500 <__lshift+0x38>
 800a4e8:	4638      	mov	r0, r7
 800a4ea:	f7ff fd95 	bl	800a018 <_Balloc>
 800a4ee:	4605      	mov	r5, r0
 800a4f0:	b948      	cbnz	r0, 800a506 <__lshift+0x3e>
 800a4f2:	4602      	mov	r2, r0
 800a4f4:	4b28      	ldr	r3, [pc, #160]	@ (800a598 <__lshift+0xd0>)
 800a4f6:	4829      	ldr	r0, [pc, #164]	@ (800a59c <__lshift+0xd4>)
 800a4f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a4fc:	f000 fb2c 	bl	800ab58 <__assert_func>
 800a500:	3101      	adds	r1, #1
 800a502:	005b      	lsls	r3, r3, #1
 800a504:	e7ee      	b.n	800a4e4 <__lshift+0x1c>
 800a506:	2300      	movs	r3, #0
 800a508:	f100 0114 	add.w	r1, r0, #20
 800a50c:	f100 0210 	add.w	r2, r0, #16
 800a510:	4618      	mov	r0, r3
 800a512:	4553      	cmp	r3, sl
 800a514:	db33      	blt.n	800a57e <__lshift+0xb6>
 800a516:	6920      	ldr	r0, [r4, #16]
 800a518:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a51c:	f104 0314 	add.w	r3, r4, #20
 800a520:	f019 091f 	ands.w	r9, r9, #31
 800a524:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a528:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a52c:	d02b      	beq.n	800a586 <__lshift+0xbe>
 800a52e:	f1c9 0e20 	rsb	lr, r9, #32
 800a532:	468a      	mov	sl, r1
 800a534:	2200      	movs	r2, #0
 800a536:	6818      	ldr	r0, [r3, #0]
 800a538:	fa00 f009 	lsl.w	r0, r0, r9
 800a53c:	4310      	orrs	r0, r2
 800a53e:	f84a 0b04 	str.w	r0, [sl], #4
 800a542:	f853 2b04 	ldr.w	r2, [r3], #4
 800a546:	459c      	cmp	ip, r3
 800a548:	fa22 f20e 	lsr.w	r2, r2, lr
 800a54c:	d8f3      	bhi.n	800a536 <__lshift+0x6e>
 800a54e:	ebac 0304 	sub.w	r3, ip, r4
 800a552:	3b15      	subs	r3, #21
 800a554:	f023 0303 	bic.w	r3, r3, #3
 800a558:	3304      	adds	r3, #4
 800a55a:	f104 0015 	add.w	r0, r4, #21
 800a55e:	4584      	cmp	ip, r0
 800a560:	bf38      	it	cc
 800a562:	2304      	movcc	r3, #4
 800a564:	50ca      	str	r2, [r1, r3]
 800a566:	b10a      	cbz	r2, 800a56c <__lshift+0xa4>
 800a568:	f108 0602 	add.w	r6, r8, #2
 800a56c:	3e01      	subs	r6, #1
 800a56e:	4638      	mov	r0, r7
 800a570:	612e      	str	r6, [r5, #16]
 800a572:	4621      	mov	r1, r4
 800a574:	f7ff fd90 	bl	800a098 <_Bfree>
 800a578:	4628      	mov	r0, r5
 800a57a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a57e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a582:	3301      	adds	r3, #1
 800a584:	e7c5      	b.n	800a512 <__lshift+0x4a>
 800a586:	3904      	subs	r1, #4
 800a588:	f853 2b04 	ldr.w	r2, [r3], #4
 800a58c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a590:	459c      	cmp	ip, r3
 800a592:	d8f9      	bhi.n	800a588 <__lshift+0xc0>
 800a594:	e7ea      	b.n	800a56c <__lshift+0xa4>
 800a596:	bf00      	nop
 800a598:	0800b4b5 	.word	0x0800b4b5
 800a59c:	0800b537 	.word	0x0800b537

0800a5a0 <__mcmp>:
 800a5a0:	690a      	ldr	r2, [r1, #16]
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	6900      	ldr	r0, [r0, #16]
 800a5a6:	1a80      	subs	r0, r0, r2
 800a5a8:	b530      	push	{r4, r5, lr}
 800a5aa:	d10e      	bne.n	800a5ca <__mcmp+0x2a>
 800a5ac:	3314      	adds	r3, #20
 800a5ae:	3114      	adds	r1, #20
 800a5b0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a5b4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a5b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a5bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a5c0:	4295      	cmp	r5, r2
 800a5c2:	d003      	beq.n	800a5cc <__mcmp+0x2c>
 800a5c4:	d205      	bcs.n	800a5d2 <__mcmp+0x32>
 800a5c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a5ca:	bd30      	pop	{r4, r5, pc}
 800a5cc:	42a3      	cmp	r3, r4
 800a5ce:	d3f3      	bcc.n	800a5b8 <__mcmp+0x18>
 800a5d0:	e7fb      	b.n	800a5ca <__mcmp+0x2a>
 800a5d2:	2001      	movs	r0, #1
 800a5d4:	e7f9      	b.n	800a5ca <__mcmp+0x2a>
	...

0800a5d8 <__mdiff>:
 800a5d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5dc:	4689      	mov	r9, r1
 800a5de:	4606      	mov	r6, r0
 800a5e0:	4611      	mov	r1, r2
 800a5e2:	4648      	mov	r0, r9
 800a5e4:	4614      	mov	r4, r2
 800a5e6:	f7ff ffdb 	bl	800a5a0 <__mcmp>
 800a5ea:	1e05      	subs	r5, r0, #0
 800a5ec:	d112      	bne.n	800a614 <__mdiff+0x3c>
 800a5ee:	4629      	mov	r1, r5
 800a5f0:	4630      	mov	r0, r6
 800a5f2:	f7ff fd11 	bl	800a018 <_Balloc>
 800a5f6:	4602      	mov	r2, r0
 800a5f8:	b928      	cbnz	r0, 800a606 <__mdiff+0x2e>
 800a5fa:	4b3f      	ldr	r3, [pc, #252]	@ (800a6f8 <__mdiff+0x120>)
 800a5fc:	f240 2137 	movw	r1, #567	@ 0x237
 800a600:	483e      	ldr	r0, [pc, #248]	@ (800a6fc <__mdiff+0x124>)
 800a602:	f000 faa9 	bl	800ab58 <__assert_func>
 800a606:	2301      	movs	r3, #1
 800a608:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a60c:	4610      	mov	r0, r2
 800a60e:	b003      	add	sp, #12
 800a610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a614:	bfbc      	itt	lt
 800a616:	464b      	movlt	r3, r9
 800a618:	46a1      	movlt	r9, r4
 800a61a:	4630      	mov	r0, r6
 800a61c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a620:	bfba      	itte	lt
 800a622:	461c      	movlt	r4, r3
 800a624:	2501      	movlt	r5, #1
 800a626:	2500      	movge	r5, #0
 800a628:	f7ff fcf6 	bl	800a018 <_Balloc>
 800a62c:	4602      	mov	r2, r0
 800a62e:	b918      	cbnz	r0, 800a638 <__mdiff+0x60>
 800a630:	4b31      	ldr	r3, [pc, #196]	@ (800a6f8 <__mdiff+0x120>)
 800a632:	f240 2145 	movw	r1, #581	@ 0x245
 800a636:	e7e3      	b.n	800a600 <__mdiff+0x28>
 800a638:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a63c:	6926      	ldr	r6, [r4, #16]
 800a63e:	60c5      	str	r5, [r0, #12]
 800a640:	f109 0310 	add.w	r3, r9, #16
 800a644:	f109 0514 	add.w	r5, r9, #20
 800a648:	f104 0e14 	add.w	lr, r4, #20
 800a64c:	f100 0b14 	add.w	fp, r0, #20
 800a650:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a654:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a658:	9301      	str	r3, [sp, #4]
 800a65a:	46d9      	mov	r9, fp
 800a65c:	f04f 0c00 	mov.w	ip, #0
 800a660:	9b01      	ldr	r3, [sp, #4]
 800a662:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a666:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a66a:	9301      	str	r3, [sp, #4]
 800a66c:	fa1f f38a 	uxth.w	r3, sl
 800a670:	4619      	mov	r1, r3
 800a672:	b283      	uxth	r3, r0
 800a674:	1acb      	subs	r3, r1, r3
 800a676:	0c00      	lsrs	r0, r0, #16
 800a678:	4463      	add	r3, ip
 800a67a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a67e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a682:	b29b      	uxth	r3, r3
 800a684:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a688:	4576      	cmp	r6, lr
 800a68a:	f849 3b04 	str.w	r3, [r9], #4
 800a68e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a692:	d8e5      	bhi.n	800a660 <__mdiff+0x88>
 800a694:	1b33      	subs	r3, r6, r4
 800a696:	3b15      	subs	r3, #21
 800a698:	f023 0303 	bic.w	r3, r3, #3
 800a69c:	3415      	adds	r4, #21
 800a69e:	3304      	adds	r3, #4
 800a6a0:	42a6      	cmp	r6, r4
 800a6a2:	bf38      	it	cc
 800a6a4:	2304      	movcc	r3, #4
 800a6a6:	441d      	add	r5, r3
 800a6a8:	445b      	add	r3, fp
 800a6aa:	461e      	mov	r6, r3
 800a6ac:	462c      	mov	r4, r5
 800a6ae:	4544      	cmp	r4, r8
 800a6b0:	d30e      	bcc.n	800a6d0 <__mdiff+0xf8>
 800a6b2:	f108 0103 	add.w	r1, r8, #3
 800a6b6:	1b49      	subs	r1, r1, r5
 800a6b8:	f021 0103 	bic.w	r1, r1, #3
 800a6bc:	3d03      	subs	r5, #3
 800a6be:	45a8      	cmp	r8, r5
 800a6c0:	bf38      	it	cc
 800a6c2:	2100      	movcc	r1, #0
 800a6c4:	440b      	add	r3, r1
 800a6c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a6ca:	b191      	cbz	r1, 800a6f2 <__mdiff+0x11a>
 800a6cc:	6117      	str	r7, [r2, #16]
 800a6ce:	e79d      	b.n	800a60c <__mdiff+0x34>
 800a6d0:	f854 1b04 	ldr.w	r1, [r4], #4
 800a6d4:	46e6      	mov	lr, ip
 800a6d6:	0c08      	lsrs	r0, r1, #16
 800a6d8:	fa1c fc81 	uxtah	ip, ip, r1
 800a6dc:	4471      	add	r1, lr
 800a6de:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a6e2:	b289      	uxth	r1, r1
 800a6e4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a6e8:	f846 1b04 	str.w	r1, [r6], #4
 800a6ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a6f0:	e7dd      	b.n	800a6ae <__mdiff+0xd6>
 800a6f2:	3f01      	subs	r7, #1
 800a6f4:	e7e7      	b.n	800a6c6 <__mdiff+0xee>
 800a6f6:	bf00      	nop
 800a6f8:	0800b4b5 	.word	0x0800b4b5
 800a6fc:	0800b537 	.word	0x0800b537

0800a700 <__ulp>:
 800a700:	b082      	sub	sp, #8
 800a702:	ed8d 0b00 	vstr	d0, [sp]
 800a706:	9a01      	ldr	r2, [sp, #4]
 800a708:	4b0f      	ldr	r3, [pc, #60]	@ (800a748 <__ulp+0x48>)
 800a70a:	4013      	ands	r3, r2
 800a70c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a710:	2b00      	cmp	r3, #0
 800a712:	dc08      	bgt.n	800a726 <__ulp+0x26>
 800a714:	425b      	negs	r3, r3
 800a716:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a71a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a71e:	da04      	bge.n	800a72a <__ulp+0x2a>
 800a720:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a724:	4113      	asrs	r3, r2
 800a726:	2200      	movs	r2, #0
 800a728:	e008      	b.n	800a73c <__ulp+0x3c>
 800a72a:	f1a2 0314 	sub.w	r3, r2, #20
 800a72e:	2b1e      	cmp	r3, #30
 800a730:	bfda      	itte	le
 800a732:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a736:	40da      	lsrle	r2, r3
 800a738:	2201      	movgt	r2, #1
 800a73a:	2300      	movs	r3, #0
 800a73c:	4619      	mov	r1, r3
 800a73e:	4610      	mov	r0, r2
 800a740:	ec41 0b10 	vmov	d0, r0, r1
 800a744:	b002      	add	sp, #8
 800a746:	4770      	bx	lr
 800a748:	7ff00000 	.word	0x7ff00000

0800a74c <__b2d>:
 800a74c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a750:	6906      	ldr	r6, [r0, #16]
 800a752:	f100 0814 	add.w	r8, r0, #20
 800a756:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a75a:	1f37      	subs	r7, r6, #4
 800a75c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a760:	4610      	mov	r0, r2
 800a762:	f7ff fd4b 	bl	800a1fc <__hi0bits>
 800a766:	f1c0 0320 	rsb	r3, r0, #32
 800a76a:	280a      	cmp	r0, #10
 800a76c:	600b      	str	r3, [r1, #0]
 800a76e:	491b      	ldr	r1, [pc, #108]	@ (800a7dc <__b2d+0x90>)
 800a770:	dc15      	bgt.n	800a79e <__b2d+0x52>
 800a772:	f1c0 0c0b 	rsb	ip, r0, #11
 800a776:	fa22 f30c 	lsr.w	r3, r2, ip
 800a77a:	45b8      	cmp	r8, r7
 800a77c:	ea43 0501 	orr.w	r5, r3, r1
 800a780:	bf34      	ite	cc
 800a782:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a786:	2300      	movcs	r3, #0
 800a788:	3015      	adds	r0, #21
 800a78a:	fa02 f000 	lsl.w	r0, r2, r0
 800a78e:	fa23 f30c 	lsr.w	r3, r3, ip
 800a792:	4303      	orrs	r3, r0
 800a794:	461c      	mov	r4, r3
 800a796:	ec45 4b10 	vmov	d0, r4, r5
 800a79a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a79e:	45b8      	cmp	r8, r7
 800a7a0:	bf3a      	itte	cc
 800a7a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a7a6:	f1a6 0708 	subcc.w	r7, r6, #8
 800a7aa:	2300      	movcs	r3, #0
 800a7ac:	380b      	subs	r0, #11
 800a7ae:	d012      	beq.n	800a7d6 <__b2d+0x8a>
 800a7b0:	f1c0 0120 	rsb	r1, r0, #32
 800a7b4:	fa23 f401 	lsr.w	r4, r3, r1
 800a7b8:	4082      	lsls	r2, r0
 800a7ba:	4322      	orrs	r2, r4
 800a7bc:	4547      	cmp	r7, r8
 800a7be:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a7c2:	bf8c      	ite	hi
 800a7c4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a7c8:	2200      	movls	r2, #0
 800a7ca:	4083      	lsls	r3, r0
 800a7cc:	40ca      	lsrs	r2, r1
 800a7ce:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a7d2:	4313      	orrs	r3, r2
 800a7d4:	e7de      	b.n	800a794 <__b2d+0x48>
 800a7d6:	ea42 0501 	orr.w	r5, r2, r1
 800a7da:	e7db      	b.n	800a794 <__b2d+0x48>
 800a7dc:	3ff00000 	.word	0x3ff00000

0800a7e0 <__d2b>:
 800a7e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a7e4:	460f      	mov	r7, r1
 800a7e6:	2101      	movs	r1, #1
 800a7e8:	ec59 8b10 	vmov	r8, r9, d0
 800a7ec:	4616      	mov	r6, r2
 800a7ee:	f7ff fc13 	bl	800a018 <_Balloc>
 800a7f2:	4604      	mov	r4, r0
 800a7f4:	b930      	cbnz	r0, 800a804 <__d2b+0x24>
 800a7f6:	4602      	mov	r2, r0
 800a7f8:	4b23      	ldr	r3, [pc, #140]	@ (800a888 <__d2b+0xa8>)
 800a7fa:	4824      	ldr	r0, [pc, #144]	@ (800a88c <__d2b+0xac>)
 800a7fc:	f240 310f 	movw	r1, #783	@ 0x30f
 800a800:	f000 f9aa 	bl	800ab58 <__assert_func>
 800a804:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a808:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a80c:	b10d      	cbz	r5, 800a812 <__d2b+0x32>
 800a80e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a812:	9301      	str	r3, [sp, #4]
 800a814:	f1b8 0300 	subs.w	r3, r8, #0
 800a818:	d023      	beq.n	800a862 <__d2b+0x82>
 800a81a:	4668      	mov	r0, sp
 800a81c:	9300      	str	r3, [sp, #0]
 800a81e:	f7ff fd0c 	bl	800a23a <__lo0bits>
 800a822:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a826:	b1d0      	cbz	r0, 800a85e <__d2b+0x7e>
 800a828:	f1c0 0320 	rsb	r3, r0, #32
 800a82c:	fa02 f303 	lsl.w	r3, r2, r3
 800a830:	430b      	orrs	r3, r1
 800a832:	40c2      	lsrs	r2, r0
 800a834:	6163      	str	r3, [r4, #20]
 800a836:	9201      	str	r2, [sp, #4]
 800a838:	9b01      	ldr	r3, [sp, #4]
 800a83a:	61a3      	str	r3, [r4, #24]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	bf0c      	ite	eq
 800a840:	2201      	moveq	r2, #1
 800a842:	2202      	movne	r2, #2
 800a844:	6122      	str	r2, [r4, #16]
 800a846:	b1a5      	cbz	r5, 800a872 <__d2b+0x92>
 800a848:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a84c:	4405      	add	r5, r0
 800a84e:	603d      	str	r5, [r7, #0]
 800a850:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a854:	6030      	str	r0, [r6, #0]
 800a856:	4620      	mov	r0, r4
 800a858:	b003      	add	sp, #12
 800a85a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a85e:	6161      	str	r1, [r4, #20]
 800a860:	e7ea      	b.n	800a838 <__d2b+0x58>
 800a862:	a801      	add	r0, sp, #4
 800a864:	f7ff fce9 	bl	800a23a <__lo0bits>
 800a868:	9b01      	ldr	r3, [sp, #4]
 800a86a:	6163      	str	r3, [r4, #20]
 800a86c:	3020      	adds	r0, #32
 800a86e:	2201      	movs	r2, #1
 800a870:	e7e8      	b.n	800a844 <__d2b+0x64>
 800a872:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a876:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a87a:	6038      	str	r0, [r7, #0]
 800a87c:	6918      	ldr	r0, [r3, #16]
 800a87e:	f7ff fcbd 	bl	800a1fc <__hi0bits>
 800a882:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a886:	e7e5      	b.n	800a854 <__d2b+0x74>
 800a888:	0800b4b5 	.word	0x0800b4b5
 800a88c:	0800b537 	.word	0x0800b537

0800a890 <__ratio>:
 800a890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a894:	b085      	sub	sp, #20
 800a896:	e9cd 1000 	strd	r1, r0, [sp]
 800a89a:	a902      	add	r1, sp, #8
 800a89c:	f7ff ff56 	bl	800a74c <__b2d>
 800a8a0:	9800      	ldr	r0, [sp, #0]
 800a8a2:	a903      	add	r1, sp, #12
 800a8a4:	ec55 4b10 	vmov	r4, r5, d0
 800a8a8:	f7ff ff50 	bl	800a74c <__b2d>
 800a8ac:	9b01      	ldr	r3, [sp, #4]
 800a8ae:	6919      	ldr	r1, [r3, #16]
 800a8b0:	9b00      	ldr	r3, [sp, #0]
 800a8b2:	691b      	ldr	r3, [r3, #16]
 800a8b4:	1ac9      	subs	r1, r1, r3
 800a8b6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a8ba:	1a9b      	subs	r3, r3, r2
 800a8bc:	ec5b ab10 	vmov	sl, fp, d0
 800a8c0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	bfce      	itee	gt
 800a8c8:	462a      	movgt	r2, r5
 800a8ca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a8ce:	465a      	movle	r2, fp
 800a8d0:	462f      	mov	r7, r5
 800a8d2:	46d9      	mov	r9, fp
 800a8d4:	bfcc      	ite	gt
 800a8d6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a8da:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a8de:	464b      	mov	r3, r9
 800a8e0:	4652      	mov	r2, sl
 800a8e2:	4620      	mov	r0, r4
 800a8e4:	4639      	mov	r1, r7
 800a8e6:	f7f5 ffc9 	bl	800087c <__aeabi_ddiv>
 800a8ea:	ec41 0b10 	vmov	d0, r0, r1
 800a8ee:	b005      	add	sp, #20
 800a8f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a8f4 <__copybits>:
 800a8f4:	3901      	subs	r1, #1
 800a8f6:	b570      	push	{r4, r5, r6, lr}
 800a8f8:	1149      	asrs	r1, r1, #5
 800a8fa:	6914      	ldr	r4, [r2, #16]
 800a8fc:	3101      	adds	r1, #1
 800a8fe:	f102 0314 	add.w	r3, r2, #20
 800a902:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a906:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a90a:	1f05      	subs	r5, r0, #4
 800a90c:	42a3      	cmp	r3, r4
 800a90e:	d30c      	bcc.n	800a92a <__copybits+0x36>
 800a910:	1aa3      	subs	r3, r4, r2
 800a912:	3b11      	subs	r3, #17
 800a914:	f023 0303 	bic.w	r3, r3, #3
 800a918:	3211      	adds	r2, #17
 800a91a:	42a2      	cmp	r2, r4
 800a91c:	bf88      	it	hi
 800a91e:	2300      	movhi	r3, #0
 800a920:	4418      	add	r0, r3
 800a922:	2300      	movs	r3, #0
 800a924:	4288      	cmp	r0, r1
 800a926:	d305      	bcc.n	800a934 <__copybits+0x40>
 800a928:	bd70      	pop	{r4, r5, r6, pc}
 800a92a:	f853 6b04 	ldr.w	r6, [r3], #4
 800a92e:	f845 6f04 	str.w	r6, [r5, #4]!
 800a932:	e7eb      	b.n	800a90c <__copybits+0x18>
 800a934:	f840 3b04 	str.w	r3, [r0], #4
 800a938:	e7f4      	b.n	800a924 <__copybits+0x30>

0800a93a <__any_on>:
 800a93a:	f100 0214 	add.w	r2, r0, #20
 800a93e:	6900      	ldr	r0, [r0, #16]
 800a940:	114b      	asrs	r3, r1, #5
 800a942:	4298      	cmp	r0, r3
 800a944:	b510      	push	{r4, lr}
 800a946:	db11      	blt.n	800a96c <__any_on+0x32>
 800a948:	dd0a      	ble.n	800a960 <__any_on+0x26>
 800a94a:	f011 011f 	ands.w	r1, r1, #31
 800a94e:	d007      	beq.n	800a960 <__any_on+0x26>
 800a950:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a954:	fa24 f001 	lsr.w	r0, r4, r1
 800a958:	fa00 f101 	lsl.w	r1, r0, r1
 800a95c:	428c      	cmp	r4, r1
 800a95e:	d10b      	bne.n	800a978 <__any_on+0x3e>
 800a960:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a964:	4293      	cmp	r3, r2
 800a966:	d803      	bhi.n	800a970 <__any_on+0x36>
 800a968:	2000      	movs	r0, #0
 800a96a:	bd10      	pop	{r4, pc}
 800a96c:	4603      	mov	r3, r0
 800a96e:	e7f7      	b.n	800a960 <__any_on+0x26>
 800a970:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a974:	2900      	cmp	r1, #0
 800a976:	d0f5      	beq.n	800a964 <__any_on+0x2a>
 800a978:	2001      	movs	r0, #1
 800a97a:	e7f6      	b.n	800a96a <__any_on+0x30>

0800a97c <__sread>:
 800a97c:	b510      	push	{r4, lr}
 800a97e:	460c      	mov	r4, r1
 800a980:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a984:	f000 f8b4 	bl	800aaf0 <_read_r>
 800a988:	2800      	cmp	r0, #0
 800a98a:	bfab      	itete	ge
 800a98c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a98e:	89a3      	ldrhlt	r3, [r4, #12]
 800a990:	181b      	addge	r3, r3, r0
 800a992:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a996:	bfac      	ite	ge
 800a998:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a99a:	81a3      	strhlt	r3, [r4, #12]
 800a99c:	bd10      	pop	{r4, pc}

0800a99e <__swrite>:
 800a99e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9a2:	461f      	mov	r7, r3
 800a9a4:	898b      	ldrh	r3, [r1, #12]
 800a9a6:	05db      	lsls	r3, r3, #23
 800a9a8:	4605      	mov	r5, r0
 800a9aa:	460c      	mov	r4, r1
 800a9ac:	4616      	mov	r6, r2
 800a9ae:	d505      	bpl.n	800a9bc <__swrite+0x1e>
 800a9b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9b4:	2302      	movs	r3, #2
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	f000 f888 	bl	800aacc <_lseek_r>
 800a9bc:	89a3      	ldrh	r3, [r4, #12]
 800a9be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a9c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a9c6:	81a3      	strh	r3, [r4, #12]
 800a9c8:	4632      	mov	r2, r6
 800a9ca:	463b      	mov	r3, r7
 800a9cc:	4628      	mov	r0, r5
 800a9ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9d2:	f000 b8af 	b.w	800ab34 <_write_r>

0800a9d6 <__sseek>:
 800a9d6:	b510      	push	{r4, lr}
 800a9d8:	460c      	mov	r4, r1
 800a9da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9de:	f000 f875 	bl	800aacc <_lseek_r>
 800a9e2:	1c43      	adds	r3, r0, #1
 800a9e4:	89a3      	ldrh	r3, [r4, #12]
 800a9e6:	bf15      	itete	ne
 800a9e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a9ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a9ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a9f2:	81a3      	strheq	r3, [r4, #12]
 800a9f4:	bf18      	it	ne
 800a9f6:	81a3      	strhne	r3, [r4, #12]
 800a9f8:	bd10      	pop	{r4, pc}

0800a9fa <__sclose>:
 800a9fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9fe:	f000 b855 	b.w	800aaac <_close_r>

0800aa02 <_realloc_r>:
 800aa02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa06:	4680      	mov	r8, r0
 800aa08:	4615      	mov	r5, r2
 800aa0a:	460c      	mov	r4, r1
 800aa0c:	b921      	cbnz	r1, 800aa18 <_realloc_r+0x16>
 800aa0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa12:	4611      	mov	r1, r2
 800aa14:	f7ff b9b6 	b.w	8009d84 <_malloc_r>
 800aa18:	b92a      	cbnz	r2, 800aa26 <_realloc_r+0x24>
 800aa1a:	f000 f8cf 	bl	800abbc <_free_r>
 800aa1e:	2400      	movs	r4, #0
 800aa20:	4620      	mov	r0, r4
 800aa22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa26:	f000 f913 	bl	800ac50 <_malloc_usable_size_r>
 800aa2a:	4285      	cmp	r5, r0
 800aa2c:	4606      	mov	r6, r0
 800aa2e:	d802      	bhi.n	800aa36 <_realloc_r+0x34>
 800aa30:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800aa34:	d8f4      	bhi.n	800aa20 <_realloc_r+0x1e>
 800aa36:	4629      	mov	r1, r5
 800aa38:	4640      	mov	r0, r8
 800aa3a:	f7ff f9a3 	bl	8009d84 <_malloc_r>
 800aa3e:	4607      	mov	r7, r0
 800aa40:	2800      	cmp	r0, #0
 800aa42:	d0ec      	beq.n	800aa1e <_realloc_r+0x1c>
 800aa44:	42b5      	cmp	r5, r6
 800aa46:	462a      	mov	r2, r5
 800aa48:	4621      	mov	r1, r4
 800aa4a:	bf28      	it	cs
 800aa4c:	4632      	movcs	r2, r6
 800aa4e:	f7fd fe72 	bl	8008736 <memcpy>
 800aa52:	4621      	mov	r1, r4
 800aa54:	4640      	mov	r0, r8
 800aa56:	f000 f8b1 	bl	800abbc <_free_r>
 800aa5a:	463c      	mov	r4, r7
 800aa5c:	e7e0      	b.n	800aa20 <_realloc_r+0x1e>

0800aa5e <__ascii_wctomb>:
 800aa5e:	4603      	mov	r3, r0
 800aa60:	4608      	mov	r0, r1
 800aa62:	b141      	cbz	r1, 800aa76 <__ascii_wctomb+0x18>
 800aa64:	2aff      	cmp	r2, #255	@ 0xff
 800aa66:	d904      	bls.n	800aa72 <__ascii_wctomb+0x14>
 800aa68:	228a      	movs	r2, #138	@ 0x8a
 800aa6a:	601a      	str	r2, [r3, #0]
 800aa6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aa70:	4770      	bx	lr
 800aa72:	700a      	strb	r2, [r1, #0]
 800aa74:	2001      	movs	r0, #1
 800aa76:	4770      	bx	lr

0800aa78 <memmove>:
 800aa78:	4288      	cmp	r0, r1
 800aa7a:	b510      	push	{r4, lr}
 800aa7c:	eb01 0402 	add.w	r4, r1, r2
 800aa80:	d902      	bls.n	800aa88 <memmove+0x10>
 800aa82:	4284      	cmp	r4, r0
 800aa84:	4623      	mov	r3, r4
 800aa86:	d807      	bhi.n	800aa98 <memmove+0x20>
 800aa88:	1e43      	subs	r3, r0, #1
 800aa8a:	42a1      	cmp	r1, r4
 800aa8c:	d008      	beq.n	800aaa0 <memmove+0x28>
 800aa8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aa92:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aa96:	e7f8      	b.n	800aa8a <memmove+0x12>
 800aa98:	4402      	add	r2, r0
 800aa9a:	4601      	mov	r1, r0
 800aa9c:	428a      	cmp	r2, r1
 800aa9e:	d100      	bne.n	800aaa2 <memmove+0x2a>
 800aaa0:	bd10      	pop	{r4, pc}
 800aaa2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aaa6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aaaa:	e7f7      	b.n	800aa9c <memmove+0x24>

0800aaac <_close_r>:
 800aaac:	b538      	push	{r3, r4, r5, lr}
 800aaae:	4d06      	ldr	r5, [pc, #24]	@ (800aac8 <_close_r+0x1c>)
 800aab0:	2300      	movs	r3, #0
 800aab2:	4604      	mov	r4, r0
 800aab4:	4608      	mov	r0, r1
 800aab6:	602b      	str	r3, [r5, #0]
 800aab8:	f7f6 ff33 	bl	8001922 <_close>
 800aabc:	1c43      	adds	r3, r0, #1
 800aabe:	d102      	bne.n	800aac6 <_close_r+0x1a>
 800aac0:	682b      	ldr	r3, [r5, #0]
 800aac2:	b103      	cbz	r3, 800aac6 <_close_r+0x1a>
 800aac4:	6023      	str	r3, [r4, #0]
 800aac6:	bd38      	pop	{r3, r4, r5, pc}
 800aac8:	20000440 	.word	0x20000440

0800aacc <_lseek_r>:
 800aacc:	b538      	push	{r3, r4, r5, lr}
 800aace:	4d07      	ldr	r5, [pc, #28]	@ (800aaec <_lseek_r+0x20>)
 800aad0:	4604      	mov	r4, r0
 800aad2:	4608      	mov	r0, r1
 800aad4:	4611      	mov	r1, r2
 800aad6:	2200      	movs	r2, #0
 800aad8:	602a      	str	r2, [r5, #0]
 800aada:	461a      	mov	r2, r3
 800aadc:	f7f6 ff48 	bl	8001970 <_lseek>
 800aae0:	1c43      	adds	r3, r0, #1
 800aae2:	d102      	bne.n	800aaea <_lseek_r+0x1e>
 800aae4:	682b      	ldr	r3, [r5, #0]
 800aae6:	b103      	cbz	r3, 800aaea <_lseek_r+0x1e>
 800aae8:	6023      	str	r3, [r4, #0]
 800aaea:	bd38      	pop	{r3, r4, r5, pc}
 800aaec:	20000440 	.word	0x20000440

0800aaf0 <_read_r>:
 800aaf0:	b538      	push	{r3, r4, r5, lr}
 800aaf2:	4d07      	ldr	r5, [pc, #28]	@ (800ab10 <_read_r+0x20>)
 800aaf4:	4604      	mov	r4, r0
 800aaf6:	4608      	mov	r0, r1
 800aaf8:	4611      	mov	r1, r2
 800aafa:	2200      	movs	r2, #0
 800aafc:	602a      	str	r2, [r5, #0]
 800aafe:	461a      	mov	r2, r3
 800ab00:	f7f6 fed6 	bl	80018b0 <_read>
 800ab04:	1c43      	adds	r3, r0, #1
 800ab06:	d102      	bne.n	800ab0e <_read_r+0x1e>
 800ab08:	682b      	ldr	r3, [r5, #0]
 800ab0a:	b103      	cbz	r3, 800ab0e <_read_r+0x1e>
 800ab0c:	6023      	str	r3, [r4, #0]
 800ab0e:	bd38      	pop	{r3, r4, r5, pc}
 800ab10:	20000440 	.word	0x20000440

0800ab14 <_sbrk_r>:
 800ab14:	b538      	push	{r3, r4, r5, lr}
 800ab16:	4d06      	ldr	r5, [pc, #24]	@ (800ab30 <_sbrk_r+0x1c>)
 800ab18:	2300      	movs	r3, #0
 800ab1a:	4604      	mov	r4, r0
 800ab1c:	4608      	mov	r0, r1
 800ab1e:	602b      	str	r3, [r5, #0]
 800ab20:	f7f6 ff34 	bl	800198c <_sbrk>
 800ab24:	1c43      	adds	r3, r0, #1
 800ab26:	d102      	bne.n	800ab2e <_sbrk_r+0x1a>
 800ab28:	682b      	ldr	r3, [r5, #0]
 800ab2a:	b103      	cbz	r3, 800ab2e <_sbrk_r+0x1a>
 800ab2c:	6023      	str	r3, [r4, #0]
 800ab2e:	bd38      	pop	{r3, r4, r5, pc}
 800ab30:	20000440 	.word	0x20000440

0800ab34 <_write_r>:
 800ab34:	b538      	push	{r3, r4, r5, lr}
 800ab36:	4d07      	ldr	r5, [pc, #28]	@ (800ab54 <_write_r+0x20>)
 800ab38:	4604      	mov	r4, r0
 800ab3a:	4608      	mov	r0, r1
 800ab3c:	4611      	mov	r1, r2
 800ab3e:	2200      	movs	r2, #0
 800ab40:	602a      	str	r2, [r5, #0]
 800ab42:	461a      	mov	r2, r3
 800ab44:	f7f6 fed1 	bl	80018ea <_write>
 800ab48:	1c43      	adds	r3, r0, #1
 800ab4a:	d102      	bne.n	800ab52 <_write_r+0x1e>
 800ab4c:	682b      	ldr	r3, [r5, #0]
 800ab4e:	b103      	cbz	r3, 800ab52 <_write_r+0x1e>
 800ab50:	6023      	str	r3, [r4, #0]
 800ab52:	bd38      	pop	{r3, r4, r5, pc}
 800ab54:	20000440 	.word	0x20000440

0800ab58 <__assert_func>:
 800ab58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ab5a:	4614      	mov	r4, r2
 800ab5c:	461a      	mov	r2, r3
 800ab5e:	4b09      	ldr	r3, [pc, #36]	@ (800ab84 <__assert_func+0x2c>)
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	4605      	mov	r5, r0
 800ab64:	68d8      	ldr	r0, [r3, #12]
 800ab66:	b954      	cbnz	r4, 800ab7e <__assert_func+0x26>
 800ab68:	4b07      	ldr	r3, [pc, #28]	@ (800ab88 <__assert_func+0x30>)
 800ab6a:	461c      	mov	r4, r3
 800ab6c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ab70:	9100      	str	r1, [sp, #0]
 800ab72:	462b      	mov	r3, r5
 800ab74:	4905      	ldr	r1, [pc, #20]	@ (800ab8c <__assert_func+0x34>)
 800ab76:	f000 f873 	bl	800ac60 <fiprintf>
 800ab7a:	f000 f883 	bl	800ac84 <abort>
 800ab7e:	4b04      	ldr	r3, [pc, #16]	@ (800ab90 <__assert_func+0x38>)
 800ab80:	e7f4      	b.n	800ab6c <__assert_func+0x14>
 800ab82:	bf00      	nop
 800ab84:	20000184 	.word	0x20000184
 800ab88:	0800b6cb 	.word	0x0800b6cb
 800ab8c:	0800b69d 	.word	0x0800b69d
 800ab90:	0800b690 	.word	0x0800b690

0800ab94 <_calloc_r>:
 800ab94:	b570      	push	{r4, r5, r6, lr}
 800ab96:	fba1 5402 	umull	r5, r4, r1, r2
 800ab9a:	b93c      	cbnz	r4, 800abac <_calloc_r+0x18>
 800ab9c:	4629      	mov	r1, r5
 800ab9e:	f7ff f8f1 	bl	8009d84 <_malloc_r>
 800aba2:	4606      	mov	r6, r0
 800aba4:	b928      	cbnz	r0, 800abb2 <_calloc_r+0x1e>
 800aba6:	2600      	movs	r6, #0
 800aba8:	4630      	mov	r0, r6
 800abaa:	bd70      	pop	{r4, r5, r6, pc}
 800abac:	220c      	movs	r2, #12
 800abae:	6002      	str	r2, [r0, #0]
 800abb0:	e7f9      	b.n	800aba6 <_calloc_r+0x12>
 800abb2:	462a      	mov	r2, r5
 800abb4:	4621      	mov	r1, r4
 800abb6:	f7fd fd85 	bl	80086c4 <memset>
 800abba:	e7f5      	b.n	800aba8 <_calloc_r+0x14>

0800abbc <_free_r>:
 800abbc:	b538      	push	{r3, r4, r5, lr}
 800abbe:	4605      	mov	r5, r0
 800abc0:	2900      	cmp	r1, #0
 800abc2:	d041      	beq.n	800ac48 <_free_r+0x8c>
 800abc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800abc8:	1f0c      	subs	r4, r1, #4
 800abca:	2b00      	cmp	r3, #0
 800abcc:	bfb8      	it	lt
 800abce:	18e4      	addlt	r4, r4, r3
 800abd0:	f7ff fa16 	bl	800a000 <__malloc_lock>
 800abd4:	4a1d      	ldr	r2, [pc, #116]	@ (800ac4c <_free_r+0x90>)
 800abd6:	6813      	ldr	r3, [r2, #0]
 800abd8:	b933      	cbnz	r3, 800abe8 <_free_r+0x2c>
 800abda:	6063      	str	r3, [r4, #4]
 800abdc:	6014      	str	r4, [r2, #0]
 800abde:	4628      	mov	r0, r5
 800abe0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800abe4:	f7ff ba12 	b.w	800a00c <__malloc_unlock>
 800abe8:	42a3      	cmp	r3, r4
 800abea:	d908      	bls.n	800abfe <_free_r+0x42>
 800abec:	6820      	ldr	r0, [r4, #0]
 800abee:	1821      	adds	r1, r4, r0
 800abf0:	428b      	cmp	r3, r1
 800abf2:	bf01      	itttt	eq
 800abf4:	6819      	ldreq	r1, [r3, #0]
 800abf6:	685b      	ldreq	r3, [r3, #4]
 800abf8:	1809      	addeq	r1, r1, r0
 800abfa:	6021      	streq	r1, [r4, #0]
 800abfc:	e7ed      	b.n	800abda <_free_r+0x1e>
 800abfe:	461a      	mov	r2, r3
 800ac00:	685b      	ldr	r3, [r3, #4]
 800ac02:	b10b      	cbz	r3, 800ac08 <_free_r+0x4c>
 800ac04:	42a3      	cmp	r3, r4
 800ac06:	d9fa      	bls.n	800abfe <_free_r+0x42>
 800ac08:	6811      	ldr	r1, [r2, #0]
 800ac0a:	1850      	adds	r0, r2, r1
 800ac0c:	42a0      	cmp	r0, r4
 800ac0e:	d10b      	bne.n	800ac28 <_free_r+0x6c>
 800ac10:	6820      	ldr	r0, [r4, #0]
 800ac12:	4401      	add	r1, r0
 800ac14:	1850      	adds	r0, r2, r1
 800ac16:	4283      	cmp	r3, r0
 800ac18:	6011      	str	r1, [r2, #0]
 800ac1a:	d1e0      	bne.n	800abde <_free_r+0x22>
 800ac1c:	6818      	ldr	r0, [r3, #0]
 800ac1e:	685b      	ldr	r3, [r3, #4]
 800ac20:	6053      	str	r3, [r2, #4]
 800ac22:	4408      	add	r0, r1
 800ac24:	6010      	str	r0, [r2, #0]
 800ac26:	e7da      	b.n	800abde <_free_r+0x22>
 800ac28:	d902      	bls.n	800ac30 <_free_r+0x74>
 800ac2a:	230c      	movs	r3, #12
 800ac2c:	602b      	str	r3, [r5, #0]
 800ac2e:	e7d6      	b.n	800abde <_free_r+0x22>
 800ac30:	6820      	ldr	r0, [r4, #0]
 800ac32:	1821      	adds	r1, r4, r0
 800ac34:	428b      	cmp	r3, r1
 800ac36:	bf04      	itt	eq
 800ac38:	6819      	ldreq	r1, [r3, #0]
 800ac3a:	685b      	ldreq	r3, [r3, #4]
 800ac3c:	6063      	str	r3, [r4, #4]
 800ac3e:	bf04      	itt	eq
 800ac40:	1809      	addeq	r1, r1, r0
 800ac42:	6021      	streq	r1, [r4, #0]
 800ac44:	6054      	str	r4, [r2, #4]
 800ac46:	e7ca      	b.n	800abde <_free_r+0x22>
 800ac48:	bd38      	pop	{r3, r4, r5, pc}
 800ac4a:	bf00      	nop
 800ac4c:	2000043c 	.word	0x2000043c

0800ac50 <_malloc_usable_size_r>:
 800ac50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac54:	1f18      	subs	r0, r3, #4
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	bfbc      	itt	lt
 800ac5a:	580b      	ldrlt	r3, [r1, r0]
 800ac5c:	18c0      	addlt	r0, r0, r3
 800ac5e:	4770      	bx	lr

0800ac60 <fiprintf>:
 800ac60:	b40e      	push	{r1, r2, r3}
 800ac62:	b503      	push	{r0, r1, lr}
 800ac64:	4601      	mov	r1, r0
 800ac66:	ab03      	add	r3, sp, #12
 800ac68:	4805      	ldr	r0, [pc, #20]	@ (800ac80 <fiprintf+0x20>)
 800ac6a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac6e:	6800      	ldr	r0, [r0, #0]
 800ac70:	9301      	str	r3, [sp, #4]
 800ac72:	f000 f837 	bl	800ace4 <_vfiprintf_r>
 800ac76:	b002      	add	sp, #8
 800ac78:	f85d eb04 	ldr.w	lr, [sp], #4
 800ac7c:	b003      	add	sp, #12
 800ac7e:	4770      	bx	lr
 800ac80:	20000184 	.word	0x20000184

0800ac84 <abort>:
 800ac84:	b508      	push	{r3, lr}
 800ac86:	2006      	movs	r0, #6
 800ac88:	f000 fa84 	bl	800b194 <raise>
 800ac8c:	2001      	movs	r0, #1
 800ac8e:	f7f6 fe04 	bl	800189a <_exit>

0800ac92 <__sfputc_r>:
 800ac92:	6893      	ldr	r3, [r2, #8]
 800ac94:	3b01      	subs	r3, #1
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	b410      	push	{r4}
 800ac9a:	6093      	str	r3, [r2, #8]
 800ac9c:	da08      	bge.n	800acb0 <__sfputc_r+0x1e>
 800ac9e:	6994      	ldr	r4, [r2, #24]
 800aca0:	42a3      	cmp	r3, r4
 800aca2:	db01      	blt.n	800aca8 <__sfputc_r+0x16>
 800aca4:	290a      	cmp	r1, #10
 800aca6:	d103      	bne.n	800acb0 <__sfputc_r+0x1e>
 800aca8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800acac:	f000 b932 	b.w	800af14 <__swbuf_r>
 800acb0:	6813      	ldr	r3, [r2, #0]
 800acb2:	1c58      	adds	r0, r3, #1
 800acb4:	6010      	str	r0, [r2, #0]
 800acb6:	7019      	strb	r1, [r3, #0]
 800acb8:	4608      	mov	r0, r1
 800acba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800acbe:	4770      	bx	lr

0800acc0 <__sfputs_r>:
 800acc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acc2:	4606      	mov	r6, r0
 800acc4:	460f      	mov	r7, r1
 800acc6:	4614      	mov	r4, r2
 800acc8:	18d5      	adds	r5, r2, r3
 800acca:	42ac      	cmp	r4, r5
 800accc:	d101      	bne.n	800acd2 <__sfputs_r+0x12>
 800acce:	2000      	movs	r0, #0
 800acd0:	e007      	b.n	800ace2 <__sfputs_r+0x22>
 800acd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acd6:	463a      	mov	r2, r7
 800acd8:	4630      	mov	r0, r6
 800acda:	f7ff ffda 	bl	800ac92 <__sfputc_r>
 800acde:	1c43      	adds	r3, r0, #1
 800ace0:	d1f3      	bne.n	800acca <__sfputs_r+0xa>
 800ace2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ace4 <_vfiprintf_r>:
 800ace4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ace8:	460d      	mov	r5, r1
 800acea:	b09d      	sub	sp, #116	@ 0x74
 800acec:	4614      	mov	r4, r2
 800acee:	4698      	mov	r8, r3
 800acf0:	4606      	mov	r6, r0
 800acf2:	b118      	cbz	r0, 800acfc <_vfiprintf_r+0x18>
 800acf4:	6a03      	ldr	r3, [r0, #32]
 800acf6:	b90b      	cbnz	r3, 800acfc <_vfiprintf_r+0x18>
 800acf8:	f7fc fe18 	bl	800792c <__sinit>
 800acfc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800acfe:	07d9      	lsls	r1, r3, #31
 800ad00:	d405      	bmi.n	800ad0e <_vfiprintf_r+0x2a>
 800ad02:	89ab      	ldrh	r3, [r5, #12]
 800ad04:	059a      	lsls	r2, r3, #22
 800ad06:	d402      	bmi.n	800ad0e <_vfiprintf_r+0x2a>
 800ad08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ad0a:	f7fd fd12 	bl	8008732 <__retarget_lock_acquire_recursive>
 800ad0e:	89ab      	ldrh	r3, [r5, #12]
 800ad10:	071b      	lsls	r3, r3, #28
 800ad12:	d501      	bpl.n	800ad18 <_vfiprintf_r+0x34>
 800ad14:	692b      	ldr	r3, [r5, #16]
 800ad16:	b99b      	cbnz	r3, 800ad40 <_vfiprintf_r+0x5c>
 800ad18:	4629      	mov	r1, r5
 800ad1a:	4630      	mov	r0, r6
 800ad1c:	f000 f938 	bl	800af90 <__swsetup_r>
 800ad20:	b170      	cbz	r0, 800ad40 <_vfiprintf_r+0x5c>
 800ad22:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad24:	07dc      	lsls	r4, r3, #31
 800ad26:	d504      	bpl.n	800ad32 <_vfiprintf_r+0x4e>
 800ad28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ad2c:	b01d      	add	sp, #116	@ 0x74
 800ad2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad32:	89ab      	ldrh	r3, [r5, #12]
 800ad34:	0598      	lsls	r0, r3, #22
 800ad36:	d4f7      	bmi.n	800ad28 <_vfiprintf_r+0x44>
 800ad38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ad3a:	f7fd fcfb 	bl	8008734 <__retarget_lock_release_recursive>
 800ad3e:	e7f3      	b.n	800ad28 <_vfiprintf_r+0x44>
 800ad40:	2300      	movs	r3, #0
 800ad42:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad44:	2320      	movs	r3, #32
 800ad46:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ad4a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad4e:	2330      	movs	r3, #48	@ 0x30
 800ad50:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800af00 <_vfiprintf_r+0x21c>
 800ad54:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ad58:	f04f 0901 	mov.w	r9, #1
 800ad5c:	4623      	mov	r3, r4
 800ad5e:	469a      	mov	sl, r3
 800ad60:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad64:	b10a      	cbz	r2, 800ad6a <_vfiprintf_r+0x86>
 800ad66:	2a25      	cmp	r2, #37	@ 0x25
 800ad68:	d1f9      	bne.n	800ad5e <_vfiprintf_r+0x7a>
 800ad6a:	ebba 0b04 	subs.w	fp, sl, r4
 800ad6e:	d00b      	beq.n	800ad88 <_vfiprintf_r+0xa4>
 800ad70:	465b      	mov	r3, fp
 800ad72:	4622      	mov	r2, r4
 800ad74:	4629      	mov	r1, r5
 800ad76:	4630      	mov	r0, r6
 800ad78:	f7ff ffa2 	bl	800acc0 <__sfputs_r>
 800ad7c:	3001      	adds	r0, #1
 800ad7e:	f000 80a7 	beq.w	800aed0 <_vfiprintf_r+0x1ec>
 800ad82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad84:	445a      	add	r2, fp
 800ad86:	9209      	str	r2, [sp, #36]	@ 0x24
 800ad88:	f89a 3000 	ldrb.w	r3, [sl]
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	f000 809f 	beq.w	800aed0 <_vfiprintf_r+0x1ec>
 800ad92:	2300      	movs	r3, #0
 800ad94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ad98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad9c:	f10a 0a01 	add.w	sl, sl, #1
 800ada0:	9304      	str	r3, [sp, #16]
 800ada2:	9307      	str	r3, [sp, #28]
 800ada4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ada8:	931a      	str	r3, [sp, #104]	@ 0x68
 800adaa:	4654      	mov	r4, sl
 800adac:	2205      	movs	r2, #5
 800adae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adb2:	4853      	ldr	r0, [pc, #332]	@ (800af00 <_vfiprintf_r+0x21c>)
 800adb4:	f7f5 fa24 	bl	8000200 <memchr>
 800adb8:	9a04      	ldr	r2, [sp, #16]
 800adba:	b9d8      	cbnz	r0, 800adf4 <_vfiprintf_r+0x110>
 800adbc:	06d1      	lsls	r1, r2, #27
 800adbe:	bf44      	itt	mi
 800adc0:	2320      	movmi	r3, #32
 800adc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800adc6:	0713      	lsls	r3, r2, #28
 800adc8:	bf44      	itt	mi
 800adca:	232b      	movmi	r3, #43	@ 0x2b
 800adcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800add0:	f89a 3000 	ldrb.w	r3, [sl]
 800add4:	2b2a      	cmp	r3, #42	@ 0x2a
 800add6:	d015      	beq.n	800ae04 <_vfiprintf_r+0x120>
 800add8:	9a07      	ldr	r2, [sp, #28]
 800adda:	4654      	mov	r4, sl
 800addc:	2000      	movs	r0, #0
 800adde:	f04f 0c0a 	mov.w	ip, #10
 800ade2:	4621      	mov	r1, r4
 800ade4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ade8:	3b30      	subs	r3, #48	@ 0x30
 800adea:	2b09      	cmp	r3, #9
 800adec:	d94b      	bls.n	800ae86 <_vfiprintf_r+0x1a2>
 800adee:	b1b0      	cbz	r0, 800ae1e <_vfiprintf_r+0x13a>
 800adf0:	9207      	str	r2, [sp, #28]
 800adf2:	e014      	b.n	800ae1e <_vfiprintf_r+0x13a>
 800adf4:	eba0 0308 	sub.w	r3, r0, r8
 800adf8:	fa09 f303 	lsl.w	r3, r9, r3
 800adfc:	4313      	orrs	r3, r2
 800adfe:	9304      	str	r3, [sp, #16]
 800ae00:	46a2      	mov	sl, r4
 800ae02:	e7d2      	b.n	800adaa <_vfiprintf_r+0xc6>
 800ae04:	9b03      	ldr	r3, [sp, #12]
 800ae06:	1d19      	adds	r1, r3, #4
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	9103      	str	r1, [sp, #12]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	bfbb      	ittet	lt
 800ae10:	425b      	neglt	r3, r3
 800ae12:	f042 0202 	orrlt.w	r2, r2, #2
 800ae16:	9307      	strge	r3, [sp, #28]
 800ae18:	9307      	strlt	r3, [sp, #28]
 800ae1a:	bfb8      	it	lt
 800ae1c:	9204      	strlt	r2, [sp, #16]
 800ae1e:	7823      	ldrb	r3, [r4, #0]
 800ae20:	2b2e      	cmp	r3, #46	@ 0x2e
 800ae22:	d10a      	bne.n	800ae3a <_vfiprintf_r+0x156>
 800ae24:	7863      	ldrb	r3, [r4, #1]
 800ae26:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae28:	d132      	bne.n	800ae90 <_vfiprintf_r+0x1ac>
 800ae2a:	9b03      	ldr	r3, [sp, #12]
 800ae2c:	1d1a      	adds	r2, r3, #4
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	9203      	str	r2, [sp, #12]
 800ae32:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ae36:	3402      	adds	r4, #2
 800ae38:	9305      	str	r3, [sp, #20]
 800ae3a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800af10 <_vfiprintf_r+0x22c>
 800ae3e:	7821      	ldrb	r1, [r4, #0]
 800ae40:	2203      	movs	r2, #3
 800ae42:	4650      	mov	r0, sl
 800ae44:	f7f5 f9dc 	bl	8000200 <memchr>
 800ae48:	b138      	cbz	r0, 800ae5a <_vfiprintf_r+0x176>
 800ae4a:	9b04      	ldr	r3, [sp, #16]
 800ae4c:	eba0 000a 	sub.w	r0, r0, sl
 800ae50:	2240      	movs	r2, #64	@ 0x40
 800ae52:	4082      	lsls	r2, r0
 800ae54:	4313      	orrs	r3, r2
 800ae56:	3401      	adds	r4, #1
 800ae58:	9304      	str	r3, [sp, #16]
 800ae5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae5e:	4829      	ldr	r0, [pc, #164]	@ (800af04 <_vfiprintf_r+0x220>)
 800ae60:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ae64:	2206      	movs	r2, #6
 800ae66:	f7f5 f9cb 	bl	8000200 <memchr>
 800ae6a:	2800      	cmp	r0, #0
 800ae6c:	d03f      	beq.n	800aeee <_vfiprintf_r+0x20a>
 800ae6e:	4b26      	ldr	r3, [pc, #152]	@ (800af08 <_vfiprintf_r+0x224>)
 800ae70:	bb1b      	cbnz	r3, 800aeba <_vfiprintf_r+0x1d6>
 800ae72:	9b03      	ldr	r3, [sp, #12]
 800ae74:	3307      	adds	r3, #7
 800ae76:	f023 0307 	bic.w	r3, r3, #7
 800ae7a:	3308      	adds	r3, #8
 800ae7c:	9303      	str	r3, [sp, #12]
 800ae7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae80:	443b      	add	r3, r7
 800ae82:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae84:	e76a      	b.n	800ad5c <_vfiprintf_r+0x78>
 800ae86:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae8a:	460c      	mov	r4, r1
 800ae8c:	2001      	movs	r0, #1
 800ae8e:	e7a8      	b.n	800ade2 <_vfiprintf_r+0xfe>
 800ae90:	2300      	movs	r3, #0
 800ae92:	3401      	adds	r4, #1
 800ae94:	9305      	str	r3, [sp, #20]
 800ae96:	4619      	mov	r1, r3
 800ae98:	f04f 0c0a 	mov.w	ip, #10
 800ae9c:	4620      	mov	r0, r4
 800ae9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aea2:	3a30      	subs	r2, #48	@ 0x30
 800aea4:	2a09      	cmp	r2, #9
 800aea6:	d903      	bls.n	800aeb0 <_vfiprintf_r+0x1cc>
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d0c6      	beq.n	800ae3a <_vfiprintf_r+0x156>
 800aeac:	9105      	str	r1, [sp, #20]
 800aeae:	e7c4      	b.n	800ae3a <_vfiprintf_r+0x156>
 800aeb0:	fb0c 2101 	mla	r1, ip, r1, r2
 800aeb4:	4604      	mov	r4, r0
 800aeb6:	2301      	movs	r3, #1
 800aeb8:	e7f0      	b.n	800ae9c <_vfiprintf_r+0x1b8>
 800aeba:	ab03      	add	r3, sp, #12
 800aebc:	9300      	str	r3, [sp, #0]
 800aebe:	462a      	mov	r2, r5
 800aec0:	4b12      	ldr	r3, [pc, #72]	@ (800af0c <_vfiprintf_r+0x228>)
 800aec2:	a904      	add	r1, sp, #16
 800aec4:	4630      	mov	r0, r6
 800aec6:	f7fb feb9 	bl	8006c3c <_printf_float>
 800aeca:	4607      	mov	r7, r0
 800aecc:	1c78      	adds	r0, r7, #1
 800aece:	d1d6      	bne.n	800ae7e <_vfiprintf_r+0x19a>
 800aed0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aed2:	07d9      	lsls	r1, r3, #31
 800aed4:	d405      	bmi.n	800aee2 <_vfiprintf_r+0x1fe>
 800aed6:	89ab      	ldrh	r3, [r5, #12]
 800aed8:	059a      	lsls	r2, r3, #22
 800aeda:	d402      	bmi.n	800aee2 <_vfiprintf_r+0x1fe>
 800aedc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aede:	f7fd fc29 	bl	8008734 <__retarget_lock_release_recursive>
 800aee2:	89ab      	ldrh	r3, [r5, #12]
 800aee4:	065b      	lsls	r3, r3, #25
 800aee6:	f53f af1f 	bmi.w	800ad28 <_vfiprintf_r+0x44>
 800aeea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aeec:	e71e      	b.n	800ad2c <_vfiprintf_r+0x48>
 800aeee:	ab03      	add	r3, sp, #12
 800aef0:	9300      	str	r3, [sp, #0]
 800aef2:	462a      	mov	r2, r5
 800aef4:	4b05      	ldr	r3, [pc, #20]	@ (800af0c <_vfiprintf_r+0x228>)
 800aef6:	a904      	add	r1, sp, #16
 800aef8:	4630      	mov	r0, r6
 800aefa:	f7fc f937 	bl	800716c <_printf_i>
 800aefe:	e7e4      	b.n	800aeca <_vfiprintf_r+0x1e6>
 800af00:	0800b526 	.word	0x0800b526
 800af04:	0800b530 	.word	0x0800b530
 800af08:	08006c3d 	.word	0x08006c3d
 800af0c:	0800acc1 	.word	0x0800acc1
 800af10:	0800b52c 	.word	0x0800b52c

0800af14 <__swbuf_r>:
 800af14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af16:	460e      	mov	r6, r1
 800af18:	4614      	mov	r4, r2
 800af1a:	4605      	mov	r5, r0
 800af1c:	b118      	cbz	r0, 800af26 <__swbuf_r+0x12>
 800af1e:	6a03      	ldr	r3, [r0, #32]
 800af20:	b90b      	cbnz	r3, 800af26 <__swbuf_r+0x12>
 800af22:	f7fc fd03 	bl	800792c <__sinit>
 800af26:	69a3      	ldr	r3, [r4, #24]
 800af28:	60a3      	str	r3, [r4, #8]
 800af2a:	89a3      	ldrh	r3, [r4, #12]
 800af2c:	071a      	lsls	r2, r3, #28
 800af2e:	d501      	bpl.n	800af34 <__swbuf_r+0x20>
 800af30:	6923      	ldr	r3, [r4, #16]
 800af32:	b943      	cbnz	r3, 800af46 <__swbuf_r+0x32>
 800af34:	4621      	mov	r1, r4
 800af36:	4628      	mov	r0, r5
 800af38:	f000 f82a 	bl	800af90 <__swsetup_r>
 800af3c:	b118      	cbz	r0, 800af46 <__swbuf_r+0x32>
 800af3e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800af42:	4638      	mov	r0, r7
 800af44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af46:	6823      	ldr	r3, [r4, #0]
 800af48:	6922      	ldr	r2, [r4, #16]
 800af4a:	1a98      	subs	r0, r3, r2
 800af4c:	6963      	ldr	r3, [r4, #20]
 800af4e:	b2f6      	uxtb	r6, r6
 800af50:	4283      	cmp	r3, r0
 800af52:	4637      	mov	r7, r6
 800af54:	dc05      	bgt.n	800af62 <__swbuf_r+0x4e>
 800af56:	4621      	mov	r1, r4
 800af58:	4628      	mov	r0, r5
 800af5a:	f7ff f829 	bl	8009fb0 <_fflush_r>
 800af5e:	2800      	cmp	r0, #0
 800af60:	d1ed      	bne.n	800af3e <__swbuf_r+0x2a>
 800af62:	68a3      	ldr	r3, [r4, #8]
 800af64:	3b01      	subs	r3, #1
 800af66:	60a3      	str	r3, [r4, #8]
 800af68:	6823      	ldr	r3, [r4, #0]
 800af6a:	1c5a      	adds	r2, r3, #1
 800af6c:	6022      	str	r2, [r4, #0]
 800af6e:	701e      	strb	r6, [r3, #0]
 800af70:	6962      	ldr	r2, [r4, #20]
 800af72:	1c43      	adds	r3, r0, #1
 800af74:	429a      	cmp	r2, r3
 800af76:	d004      	beq.n	800af82 <__swbuf_r+0x6e>
 800af78:	89a3      	ldrh	r3, [r4, #12]
 800af7a:	07db      	lsls	r3, r3, #31
 800af7c:	d5e1      	bpl.n	800af42 <__swbuf_r+0x2e>
 800af7e:	2e0a      	cmp	r6, #10
 800af80:	d1df      	bne.n	800af42 <__swbuf_r+0x2e>
 800af82:	4621      	mov	r1, r4
 800af84:	4628      	mov	r0, r5
 800af86:	f7ff f813 	bl	8009fb0 <_fflush_r>
 800af8a:	2800      	cmp	r0, #0
 800af8c:	d0d9      	beq.n	800af42 <__swbuf_r+0x2e>
 800af8e:	e7d6      	b.n	800af3e <__swbuf_r+0x2a>

0800af90 <__swsetup_r>:
 800af90:	b538      	push	{r3, r4, r5, lr}
 800af92:	4b29      	ldr	r3, [pc, #164]	@ (800b038 <__swsetup_r+0xa8>)
 800af94:	4605      	mov	r5, r0
 800af96:	6818      	ldr	r0, [r3, #0]
 800af98:	460c      	mov	r4, r1
 800af9a:	b118      	cbz	r0, 800afa4 <__swsetup_r+0x14>
 800af9c:	6a03      	ldr	r3, [r0, #32]
 800af9e:	b90b      	cbnz	r3, 800afa4 <__swsetup_r+0x14>
 800afa0:	f7fc fcc4 	bl	800792c <__sinit>
 800afa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afa8:	0719      	lsls	r1, r3, #28
 800afaa:	d422      	bmi.n	800aff2 <__swsetup_r+0x62>
 800afac:	06da      	lsls	r2, r3, #27
 800afae:	d407      	bmi.n	800afc0 <__swsetup_r+0x30>
 800afb0:	2209      	movs	r2, #9
 800afb2:	602a      	str	r2, [r5, #0]
 800afb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800afb8:	81a3      	strh	r3, [r4, #12]
 800afba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800afbe:	e033      	b.n	800b028 <__swsetup_r+0x98>
 800afc0:	0758      	lsls	r0, r3, #29
 800afc2:	d512      	bpl.n	800afea <__swsetup_r+0x5a>
 800afc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800afc6:	b141      	cbz	r1, 800afda <__swsetup_r+0x4a>
 800afc8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800afcc:	4299      	cmp	r1, r3
 800afce:	d002      	beq.n	800afd6 <__swsetup_r+0x46>
 800afd0:	4628      	mov	r0, r5
 800afd2:	f7ff fdf3 	bl	800abbc <_free_r>
 800afd6:	2300      	movs	r3, #0
 800afd8:	6363      	str	r3, [r4, #52]	@ 0x34
 800afda:	89a3      	ldrh	r3, [r4, #12]
 800afdc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800afe0:	81a3      	strh	r3, [r4, #12]
 800afe2:	2300      	movs	r3, #0
 800afe4:	6063      	str	r3, [r4, #4]
 800afe6:	6923      	ldr	r3, [r4, #16]
 800afe8:	6023      	str	r3, [r4, #0]
 800afea:	89a3      	ldrh	r3, [r4, #12]
 800afec:	f043 0308 	orr.w	r3, r3, #8
 800aff0:	81a3      	strh	r3, [r4, #12]
 800aff2:	6923      	ldr	r3, [r4, #16]
 800aff4:	b94b      	cbnz	r3, 800b00a <__swsetup_r+0x7a>
 800aff6:	89a3      	ldrh	r3, [r4, #12]
 800aff8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800affc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b000:	d003      	beq.n	800b00a <__swsetup_r+0x7a>
 800b002:	4621      	mov	r1, r4
 800b004:	4628      	mov	r0, r5
 800b006:	f000 f83f 	bl	800b088 <__smakebuf_r>
 800b00a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b00e:	f013 0201 	ands.w	r2, r3, #1
 800b012:	d00a      	beq.n	800b02a <__swsetup_r+0x9a>
 800b014:	2200      	movs	r2, #0
 800b016:	60a2      	str	r2, [r4, #8]
 800b018:	6962      	ldr	r2, [r4, #20]
 800b01a:	4252      	negs	r2, r2
 800b01c:	61a2      	str	r2, [r4, #24]
 800b01e:	6922      	ldr	r2, [r4, #16]
 800b020:	b942      	cbnz	r2, 800b034 <__swsetup_r+0xa4>
 800b022:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b026:	d1c5      	bne.n	800afb4 <__swsetup_r+0x24>
 800b028:	bd38      	pop	{r3, r4, r5, pc}
 800b02a:	0799      	lsls	r1, r3, #30
 800b02c:	bf58      	it	pl
 800b02e:	6962      	ldrpl	r2, [r4, #20]
 800b030:	60a2      	str	r2, [r4, #8]
 800b032:	e7f4      	b.n	800b01e <__swsetup_r+0x8e>
 800b034:	2000      	movs	r0, #0
 800b036:	e7f7      	b.n	800b028 <__swsetup_r+0x98>
 800b038:	20000184 	.word	0x20000184

0800b03c <__swhatbuf_r>:
 800b03c:	b570      	push	{r4, r5, r6, lr}
 800b03e:	460c      	mov	r4, r1
 800b040:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b044:	2900      	cmp	r1, #0
 800b046:	b096      	sub	sp, #88	@ 0x58
 800b048:	4615      	mov	r5, r2
 800b04a:	461e      	mov	r6, r3
 800b04c:	da0d      	bge.n	800b06a <__swhatbuf_r+0x2e>
 800b04e:	89a3      	ldrh	r3, [r4, #12]
 800b050:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b054:	f04f 0100 	mov.w	r1, #0
 800b058:	bf14      	ite	ne
 800b05a:	2340      	movne	r3, #64	@ 0x40
 800b05c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b060:	2000      	movs	r0, #0
 800b062:	6031      	str	r1, [r6, #0]
 800b064:	602b      	str	r3, [r5, #0]
 800b066:	b016      	add	sp, #88	@ 0x58
 800b068:	bd70      	pop	{r4, r5, r6, pc}
 800b06a:	466a      	mov	r2, sp
 800b06c:	f000 f848 	bl	800b100 <_fstat_r>
 800b070:	2800      	cmp	r0, #0
 800b072:	dbec      	blt.n	800b04e <__swhatbuf_r+0x12>
 800b074:	9901      	ldr	r1, [sp, #4]
 800b076:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b07a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b07e:	4259      	negs	r1, r3
 800b080:	4159      	adcs	r1, r3
 800b082:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b086:	e7eb      	b.n	800b060 <__swhatbuf_r+0x24>

0800b088 <__smakebuf_r>:
 800b088:	898b      	ldrh	r3, [r1, #12]
 800b08a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b08c:	079d      	lsls	r5, r3, #30
 800b08e:	4606      	mov	r6, r0
 800b090:	460c      	mov	r4, r1
 800b092:	d507      	bpl.n	800b0a4 <__smakebuf_r+0x1c>
 800b094:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b098:	6023      	str	r3, [r4, #0]
 800b09a:	6123      	str	r3, [r4, #16]
 800b09c:	2301      	movs	r3, #1
 800b09e:	6163      	str	r3, [r4, #20]
 800b0a0:	b003      	add	sp, #12
 800b0a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0a4:	ab01      	add	r3, sp, #4
 800b0a6:	466a      	mov	r2, sp
 800b0a8:	f7ff ffc8 	bl	800b03c <__swhatbuf_r>
 800b0ac:	9f00      	ldr	r7, [sp, #0]
 800b0ae:	4605      	mov	r5, r0
 800b0b0:	4639      	mov	r1, r7
 800b0b2:	4630      	mov	r0, r6
 800b0b4:	f7fe fe66 	bl	8009d84 <_malloc_r>
 800b0b8:	b948      	cbnz	r0, 800b0ce <__smakebuf_r+0x46>
 800b0ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0be:	059a      	lsls	r2, r3, #22
 800b0c0:	d4ee      	bmi.n	800b0a0 <__smakebuf_r+0x18>
 800b0c2:	f023 0303 	bic.w	r3, r3, #3
 800b0c6:	f043 0302 	orr.w	r3, r3, #2
 800b0ca:	81a3      	strh	r3, [r4, #12]
 800b0cc:	e7e2      	b.n	800b094 <__smakebuf_r+0xc>
 800b0ce:	89a3      	ldrh	r3, [r4, #12]
 800b0d0:	6020      	str	r0, [r4, #0]
 800b0d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0d6:	81a3      	strh	r3, [r4, #12]
 800b0d8:	9b01      	ldr	r3, [sp, #4]
 800b0da:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b0de:	b15b      	cbz	r3, 800b0f8 <__smakebuf_r+0x70>
 800b0e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0e4:	4630      	mov	r0, r6
 800b0e6:	f000 f81d 	bl	800b124 <_isatty_r>
 800b0ea:	b128      	cbz	r0, 800b0f8 <__smakebuf_r+0x70>
 800b0ec:	89a3      	ldrh	r3, [r4, #12]
 800b0ee:	f023 0303 	bic.w	r3, r3, #3
 800b0f2:	f043 0301 	orr.w	r3, r3, #1
 800b0f6:	81a3      	strh	r3, [r4, #12]
 800b0f8:	89a3      	ldrh	r3, [r4, #12]
 800b0fa:	431d      	orrs	r5, r3
 800b0fc:	81a5      	strh	r5, [r4, #12]
 800b0fe:	e7cf      	b.n	800b0a0 <__smakebuf_r+0x18>

0800b100 <_fstat_r>:
 800b100:	b538      	push	{r3, r4, r5, lr}
 800b102:	4d07      	ldr	r5, [pc, #28]	@ (800b120 <_fstat_r+0x20>)
 800b104:	2300      	movs	r3, #0
 800b106:	4604      	mov	r4, r0
 800b108:	4608      	mov	r0, r1
 800b10a:	4611      	mov	r1, r2
 800b10c:	602b      	str	r3, [r5, #0]
 800b10e:	f7f6 fc14 	bl	800193a <_fstat>
 800b112:	1c43      	adds	r3, r0, #1
 800b114:	d102      	bne.n	800b11c <_fstat_r+0x1c>
 800b116:	682b      	ldr	r3, [r5, #0]
 800b118:	b103      	cbz	r3, 800b11c <_fstat_r+0x1c>
 800b11a:	6023      	str	r3, [r4, #0]
 800b11c:	bd38      	pop	{r3, r4, r5, pc}
 800b11e:	bf00      	nop
 800b120:	20000440 	.word	0x20000440

0800b124 <_isatty_r>:
 800b124:	b538      	push	{r3, r4, r5, lr}
 800b126:	4d06      	ldr	r5, [pc, #24]	@ (800b140 <_isatty_r+0x1c>)
 800b128:	2300      	movs	r3, #0
 800b12a:	4604      	mov	r4, r0
 800b12c:	4608      	mov	r0, r1
 800b12e:	602b      	str	r3, [r5, #0]
 800b130:	f7f6 fc13 	bl	800195a <_isatty>
 800b134:	1c43      	adds	r3, r0, #1
 800b136:	d102      	bne.n	800b13e <_isatty_r+0x1a>
 800b138:	682b      	ldr	r3, [r5, #0]
 800b13a:	b103      	cbz	r3, 800b13e <_isatty_r+0x1a>
 800b13c:	6023      	str	r3, [r4, #0]
 800b13e:	bd38      	pop	{r3, r4, r5, pc}
 800b140:	20000440 	.word	0x20000440

0800b144 <_raise_r>:
 800b144:	291f      	cmp	r1, #31
 800b146:	b538      	push	{r3, r4, r5, lr}
 800b148:	4605      	mov	r5, r0
 800b14a:	460c      	mov	r4, r1
 800b14c:	d904      	bls.n	800b158 <_raise_r+0x14>
 800b14e:	2316      	movs	r3, #22
 800b150:	6003      	str	r3, [r0, #0]
 800b152:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b156:	bd38      	pop	{r3, r4, r5, pc}
 800b158:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b15a:	b112      	cbz	r2, 800b162 <_raise_r+0x1e>
 800b15c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b160:	b94b      	cbnz	r3, 800b176 <_raise_r+0x32>
 800b162:	4628      	mov	r0, r5
 800b164:	f000 f830 	bl	800b1c8 <_getpid_r>
 800b168:	4622      	mov	r2, r4
 800b16a:	4601      	mov	r1, r0
 800b16c:	4628      	mov	r0, r5
 800b16e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b172:	f000 b817 	b.w	800b1a4 <_kill_r>
 800b176:	2b01      	cmp	r3, #1
 800b178:	d00a      	beq.n	800b190 <_raise_r+0x4c>
 800b17a:	1c59      	adds	r1, r3, #1
 800b17c:	d103      	bne.n	800b186 <_raise_r+0x42>
 800b17e:	2316      	movs	r3, #22
 800b180:	6003      	str	r3, [r0, #0]
 800b182:	2001      	movs	r0, #1
 800b184:	e7e7      	b.n	800b156 <_raise_r+0x12>
 800b186:	2100      	movs	r1, #0
 800b188:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b18c:	4620      	mov	r0, r4
 800b18e:	4798      	blx	r3
 800b190:	2000      	movs	r0, #0
 800b192:	e7e0      	b.n	800b156 <_raise_r+0x12>

0800b194 <raise>:
 800b194:	4b02      	ldr	r3, [pc, #8]	@ (800b1a0 <raise+0xc>)
 800b196:	4601      	mov	r1, r0
 800b198:	6818      	ldr	r0, [r3, #0]
 800b19a:	f7ff bfd3 	b.w	800b144 <_raise_r>
 800b19e:	bf00      	nop
 800b1a0:	20000184 	.word	0x20000184

0800b1a4 <_kill_r>:
 800b1a4:	b538      	push	{r3, r4, r5, lr}
 800b1a6:	4d07      	ldr	r5, [pc, #28]	@ (800b1c4 <_kill_r+0x20>)
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	4604      	mov	r4, r0
 800b1ac:	4608      	mov	r0, r1
 800b1ae:	4611      	mov	r1, r2
 800b1b0:	602b      	str	r3, [r5, #0]
 800b1b2:	f7f6 fb62 	bl	800187a <_kill>
 800b1b6:	1c43      	adds	r3, r0, #1
 800b1b8:	d102      	bne.n	800b1c0 <_kill_r+0x1c>
 800b1ba:	682b      	ldr	r3, [r5, #0]
 800b1bc:	b103      	cbz	r3, 800b1c0 <_kill_r+0x1c>
 800b1be:	6023      	str	r3, [r4, #0]
 800b1c0:	bd38      	pop	{r3, r4, r5, pc}
 800b1c2:	bf00      	nop
 800b1c4:	20000440 	.word	0x20000440

0800b1c8 <_getpid_r>:
 800b1c8:	f7f6 bb4f 	b.w	800186a <_getpid>

0800b1cc <_init>:
 800b1cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1ce:	bf00      	nop
 800b1d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1d2:	bc08      	pop	{r3}
 800b1d4:	469e      	mov	lr, r3
 800b1d6:	4770      	bx	lr

0800b1d8 <_fini>:
 800b1d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1da:	bf00      	nop
 800b1dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1de:	bc08      	pop	{r3}
 800b1e0:	469e      	mov	lr, r3
 800b1e2:	4770      	bx	lr
