# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do integracao_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-6) -- Waiting for lock by "david@LENOVO-GAMING-3, pid = 24512
# ". Lockfile is "C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/INTEGRACAO/simulation/modelsim/rtl_work/_lock".
# ** Warning: (vdel-6) -- Waiting for lock by "david@LENOVO-GAMING-3, pid = 24512
# ". Lockfile is "C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/INTEGRACAO/simulation/modelsim/rtl_work/_lock".
# ** Warning: (vdel-6) -- Waiting for lock by "david@LENOVO-GAMING-3, pid = 24512
# ". Lockfile is "C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/INTEGRACAO/simulation/modelsim/rtl_work/_lock".
# ** Warning: (vdel-6) -- Waiting for lock by "david@LENOVO-GAMING-3, pid = 24512
# ". Lockfile is "C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/INTEGRACAO/simulation/modelsim/rtl_work/_lock".
# ** Warning: (vdel-6) -- Waiting for lock by "david@LENOVO-GAMING-3, pid = 24512
# ". Lockfile is "C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/INTEGRACAO/simulation/modelsim/rtl_work/_lock".
# ** Warning: (vdel-6) -- Waiting for lock by "david@LENOVO-GAMING-3, pid = 24512
# ". Lockfile is "C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/INTEGRACAO/simulation/modelsim/rtl_work/_lock".
