
---------- Begin Simulation Statistics ----------
final_tick                               190402863021                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79892                       # Simulator instruction rate (inst/s)
host_mem_usage                                4615036                       # Number of bytes of host memory used
host_op_rate                                    97059                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9041.14                       # Real time elapsed on the host
host_tick_rate                               21059617                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   722316705                       # Number of instructions simulated
sim_ops                                     877526900                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.190403                       # Number of seconds simulated
sim_ticks                                190402863021                       # Number of ticks simulated
system.cpu_cluster.cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu_cluster.cpus.branchPred.BTBHitPct    99.326342                       # BTB Hit Percentage
system.cpu_cluster.cpus.branchPred.BTBHits     31977798                       # Number of BTB hits
system.cpu_cluster.cpus.branchPred.BTBLookups     32194680                       # Number of BTB lookups
system.cpu_cluster.cpus.branchPred.RASInCorrect           11                       # Number of incorrect RAS predictions.
system.cpu_cluster.cpus.branchPred.condIncorrect      4558442                       # Number of conditional branches incorrect
system.cpu_cluster.cpus.branchPred.condPredicted     99372135                       # Number of conditional branches predicted
system.cpu_cluster.cpus.branchPred.indirectHits        63330                       # Number of indirect target hits.
system.cpu_cluster.cpus.branchPred.indirectLookups        65139                       # Number of indirect predictor lookups.
system.cpu_cluster.cpus.branchPred.indirectMisses         1809                       # Number of indirect misses.
system.cpu_cluster.cpus.branchPred.lookups    110632235                       # Number of BP lookups
system.cpu_cluster.cpus.branchPred.usedRAS      4842844                       # Number of times the RAS was used to get a target.
system.cpu_cluster.cpus.branchPredindirectMispredicted         2604                       # Number of mispredicted indirect branches.
system.cpu_cluster.cpus.cc_regfile_reads    284957691                       # number of cc regfile reads
system.cpu_cluster.cpus.cc_regfile_writes    286828098                       # number of cc regfile writes
system.cpu_cluster.cpus.commit.amos               242                       # Number of atomic instructions committed
system.cpu_cluster.cpus.commit.branchMispredicts      4542896                       # The number of times a branch was mispredicted
system.cpu_cluster.cpus.commit.branches      89077221                       # Number of branches committed
system.cpu_cluster.cpus.commit.bw_lim_events     24539023                       # number cycles where commit BW limit reached
system.cpu_cluster.cpus.commit.commitNonSpecStalls        37404                       # The number of times commit has been forced to stall to communicate backwards
system.cpu_cluster.cpus.commit.commitSquashedInsts     88963737                       # The number of squashed insts skipped by commit
system.cpu_cluster.cpus.commit.committedInsts    722327687                       # Number of instructions committed
system.cpu_cluster.cpus.commit.committedOps    877537882                       # Number of ops (including micro ops) committed
system.cpu_cluster.cpus.commit.committed_per_cycle::samples    519269038                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::mean     1.689948                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::stdev     2.142689                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::0    189644627     36.52%     36.52% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::1    144172139     27.76%     64.29% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::2     71073718     13.69%     77.97% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::3     25114971      4.84%     82.81% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::4     27263678      5.25%     88.06% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::5     21286433      4.10%     92.16% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::6      9146810      1.76%     93.92% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::7      7027639      1.35%     95.27% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::8     24539023      4.73%    100.00% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::total    519269038                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.fp_insts             0                       # Number of committed floating point instructions.
system.cpu_cluster.cpus.commit.function_calls      3767892                       # Number of function calls committed.
system.cpu_cluster.cpus.commit.int_insts    796361555                       # Number of committed integer instructions.
system.cpu_cluster.cpus.commit.loads        215572342                       # Number of loads committed
system.cpu_cluster.cpus.commit.membars            267                       # Number of memory barriers committed
system.cpu_cluster.cpus.commit.op_class_0::No_OpClass        44332      0.01%      0.01% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IntAlu    539444105     61.47%     61.48% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IntMult        16573      0.00%     61.48% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IntDiv           21      0.00%     61.48% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatAdd         3312      0.00%     61.48% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatCmp           12      0.00%     61.48% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatCvt         2209      0.00%     61.48% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMult            0      0.00%     61.48% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMultAcc            0      0.00%     61.48% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatDiv         2211      0.00%     61.48% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMisc        13525      0.00%     61.48% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.48% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAdd        12604      0.00%     61.48% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.48% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAlu        12623      0.00%     61.48% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdCmp        13550      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdCvt            2      0.00%     61.49% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdMisc        97911      0.01%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdMult            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShift            2      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdDiv            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAes            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAesMix            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdPredAlu            0      0.00%     61.50% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::MemRead    215572342     24.57%     86.06% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::MemWrite    122302548     13.94%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::total    877537882                       # Class of committed instruction
system.cpu_cluster.cpus.commit.refs         337874890                       # Number of memory references committed
system.cpu_cluster.cpus.commit.swp_count            0                       # Number of s/w prefetches committed
system.cpu_cluster.cpus.commit.vec_insts       336008                       # Number of committed Vector instructions.
system.cpu_cluster.cpus.committedInsts      722316705                       # Number of Instructions Simulated
system.cpu_cluster.cpus.committedOps        877526900                       # Number of Ops (including micro ops) Simulated
system.cpu_cluster.cpus.cpi                  0.738376                       # CPI: Cycles Per Instruction
system.cpu_cluster.cpus.cpi_total            0.738376                       # CPI: Total CPI of All Threads
system.cpu_cluster.cpus.decode.BlockedCycles     96536660                       # Number of cycles decode is blocked
system.cpu_cluster.cpus.decode.BranchMispred        15618                       # Number of times decode detected a branch misprediction
system.cpu_cluster.cpus.decode.BranchResolved     29427722                       # Number of times decode resolved a branch
system.cpu_cluster.cpus.decode.DecodedInsts   1002666508                       # Number of instructions handled by decode
system.cpu_cluster.cpus.decode.IdleCycles     49102414                       # Number of cycles decode is idle
system.cpu_cluster.cpus.decode.RunCycles    329717391                       # Number of cycles decode is running
system.cpu_cluster.cpus.decode.SquashCycles      4551207                       # Number of cycles decode is squashing
system.cpu_cluster.cpus.decode.SquashedInsts     19344661                       # Number of squashed instructions handled by decode
system.cpu_cluster.cpus.decode.UnblockCycles     53217534                       # Number of cycles decode is unblocking
system.cpu_cluster.cpus.dtb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.dtb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.dtb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.dtb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.dtb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.dtb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.fetch.Branches      110632235                       # Number of branches that fetch encountered
system.cpu_cluster.cpus.fetch.CacheLines    256408445                       # Number of cache lines fetched
system.cpu_cluster.cpus.fetch.Cycles        523430807                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu_cluster.cpus.fetch.IcacheSquashes         6979                       # Number of outstanding Icache misses that were squashed
system.cpu_cluster.cpus.fetch.IcacheWaitRetryStallCycles         2325                       # Number of stall cycles due to full MSHR
system.cpu_cluster.cpus.fetch.Insts         900297298                       # Number of instructions fetch has processed
system.cpu_cluster.cpus.fetch.MiscStallCycles         1175                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu_cluster.cpus.fetch.SquashCycles      9133506                       # Number of cycles fetch has spent squashing
system.cpu_cluster.cpus.fetch.branchRate     0.207432                       # Number of branch fetches per cycle
system.cpu_cluster.cpus.fetch.icacheStallCycles      5124146                       # Number of cycles fetch is stalled on an Icache miss
system.cpu_cluster.cpus.fetch.predictedBranches     36883972                       # Number of branches that fetch has predicted taken
system.cpu_cluster.cpus.fetch.rate           1.688032                       # Number of inst fetches per cycle
system.cpu_cluster.cpus.fetch.rateDist::samples    533125206                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::mean     2.047671                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::stdev     1.048552                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::0     40226516      7.55%      7.55% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::1    160294321     30.07%     37.61% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::2     66442654     12.46%     50.08% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::3    266161715     49.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::total    533125206                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.idleCycles             216148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu_cluster.cpus.iew.branchMispredicts      4678101                       # Number of branch mispredicts detected at execute
system.cpu_cluster.cpus.iew.exec_branches     91453127                       # Number of branches executed
system.cpu_cluster.cpus.iew.exec_nop            12043                       # number of nop insts executed
system.cpu_cluster.cpus.iew.exec_rate        1.729099                       # Inst execution rate
system.cpu_cluster.cpus.iew.exec_refs       351015455                       # number of memory reference insts executed
system.cpu_cluster.cpus.iew.exec_stores     125000648                       # Number of stores executed
system.cpu_cluster.cpus.iew.exec_swp                0                       # number of swp insts executed
system.cpu_cluster.cpus.iew.iewBlockCycles      9388096                       # Number of cycles IEW is blocking
system.cpu_cluster.cpus.iew.iewDispLoadInsts    242805193                       # Number of dispatched load instructions
system.cpu_cluster.cpus.iew.iewDispNonSpecInsts        42449                       # Number of dispatched non-speculative instructions
system.cpu_cluster.cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.cpu_cluster.cpus.iew.iewDispStoreInsts    128284442                       # Number of dispatched store instructions
system.cpu_cluster.cpus.iew.iewDispatchedInsts    974345100                       # Number of instructions dispatched to IQ
system.cpu_cluster.cpus.iew.iewExecLoadInsts    226014807                       # Number of load instructions executed
system.cpu_cluster.cpus.iew.iewExecSquashedInsts      6694352                       # Number of squashed instructions skipped in execute
system.cpu_cluster.cpus.iew.iewExecutedInsts    922200243                       # Number of executed instructions
system.cpu_cluster.cpus.iew.iewIQFullEvents         3814                       # Number of times the IQ has become full, causing a stall
system.cpu_cluster.cpus.iew.iewIdleCycles            0                       # Number of cycles IEW is idle
system.cpu_cluster.cpus.iew.iewLSQFullEvents        30864                       # Number of times the LSQ has become full, causing a stall
system.cpu_cluster.cpus.iew.iewSquashCycles      4551207                       # Number of cycles IEW is squashing
system.cpu_cluster.cpus.iew.iewUnblockCycles        38802                       # Number of cycles IEW is unblocking
system.cpu_cluster.cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu_cluster.cpus.iew.lsq.thread0.cacheBlocked         7893                       # Number of times an access to memory failed due to the cache being blocked
system.cpu_cluster.cpus.iew.lsq.thread0.forwLoads      9562282                       # Number of loads that had data forwarded from stores
system.cpu_cluster.cpus.iew.lsq.thread0.ignoredResponses       141983                       # Number of memory responses ignored because the instruction is squashed
system.cpu_cluster.cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu_cluster.cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu_cluster.cpus.iew.lsq.thread0.memOrderViolation         4707                       # Number of memory ordering violations
system.cpu_cluster.cpus.iew.lsq.thread0.rescheduledLoads       580755                       # Number of loads that were rescheduled
system.cpu_cluster.cpus.iew.lsq.thread0.squashedLoads     27232851                       # Number of loads squashed
system.cpu_cluster.cpus.iew.lsq.thread0.squashedStores      5981894                       # Number of stores squashed
system.cpu_cluster.cpus.iew.memOrderViolationEvents         4707                       # Number of memory order violations
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect      2843471                       # Number of branches that were predicted not taken incorrectly
system.cpu_cluster.cpus.iew.predictedTakenIncorrect      1834630                       # Number of branches that were predicted taken incorrectly
system.cpu_cluster.cpus.iew.wb_consumers    952754798                       # num instructions consuming a value
system.cpu_cluster.cpus.iew.wb_count        918391415                       # cumulative count of insts written-back
system.cpu_cluster.cpus.iew.wb_fanout        0.583524                       # average fanout of values written-back
system.cpu_cluster.cpus.iew.wb_producers    555954890                       # num instructions producing a value
system.cpu_cluster.cpus.iew.wb_rate          1.721958                       # insts written-back per cycle
system.cpu_cluster.cpus.iew.wb_sent         920017921                       # cumulative count of insts sent to commit
system.cpu_cluster.cpus.int_regfile_reads   1193231071                       # number of integer regfile reads
system.cpu_cluster.cpus.int_regfile_writes    780406249                       # number of integer regfile writes
system.cpu_cluster.cpus.ipc                  1.354323                       # IPC: Instructions Per Cycle
system.cpu_cluster.cpus.ipc_total            1.354323                       # IPC: Total IPC of All Threads
system.cpu_cluster.cpus.iq.FU_type_0::No_OpClass        44352      0.00%      0.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IntAlu    573752820     61.77%     61.77% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IntMult        16726      0.00%     61.77% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IntDiv           31      0.00%     61.77% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatAdd         3312      0.00%     61.77% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatCmp           12      0.00%     61.77% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatCvt         2220      0.00%     61.77% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMult            0      0.00%     61.77% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     61.77% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatDiv         2211      0.00%     61.77% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMisc        13550      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAdd        12623      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAlu        12646      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdCmp        13594      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdCvt            2      0.00%     61.78% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdMisc       101227      0.01%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdMult            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShift            2      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdDiv            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAes            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAesMix            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     61.79% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::MemRead    228817499     24.63%     86.42% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::MemWrite    126101768     13.58%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::total    928894595                       # Type of FU issued
system.cpu_cluster.cpus.iq.fp_alu_accesses            0                       # Number of floating point alu accesses
system.cpu_cluster.cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.cpu_cluster.cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu_cluster.cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.cpu_cluster.cpus.iq.fu_busy_cnt      278612512                       # FU busy when requested
system.cpu_cluster.cpus.iq.fu_busy_rate      0.299940                       # FU busy rate (busy events/executed inst)
system.cpu_cluster.cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IntAlu    107257705     38.50%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IntMult           82      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IntDiv            2      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatAdd            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatCmp            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatCvt            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMult            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMultAcc            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatDiv            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMisc            4      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatSqrt            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAdd            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAddAcc            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAlu            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdCmp            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdCvt            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdMisc            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdMult            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdMultAcc            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShift            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShiftAcc            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdDiv            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSqrt            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatAdd            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatAlu            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatCmp            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatCvt            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatDiv            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatMisc            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatMult            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdReduceAdd            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdReduceAlu            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdReduceCmp            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAes            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAesMix            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha1Hash            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha256Hash            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShaSigma2            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShaSigma3            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdPredAlu            0      0.00%     38.50% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::MemRead     95281849     34.20%     72.70% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::MemWrite     76072870     27.30%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.int_alu_accesses   1207010052                       # Number of integer alu accesses
system.cpu_cluster.cpus.iq.int_inst_queue_reads   2673053655                       # Number of integer instruction queue reads
system.cpu_cluster.cpus.iq.int_inst_queue_wakeup_accesses    918053080                       # Number of integer instruction queue wakeup accesses
system.cpu_cluster.cpus.iq.int_inst_queue_writes   1070788144                       # Number of integer instruction queue writes
system.cpu_cluster.cpus.iq.iqInstsAdded     974290607                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu_cluster.cpus.iq.iqInstsIssued    928894595                       # Number of instructions issued
system.cpu_cluster.cpus.iq.iqNonSpecInstsAdded        42450                       # Number of non-speculative instructions added to the IQ
system.cpu_cluster.cpus.iq.iqSquashedInstsExamined     96806156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu_cluster.cpus.iq.iqSquashedInstsIssued      4332422                       # Number of squashed instructions issued
system.cpu_cluster.cpus.iq.iqSquashedNonSpecRemoved         5046                       # Number of squashed non-spec instructions that were removed
system.cpu_cluster.cpus.iq.iqSquashedOperandsExamined     92636771                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu_cluster.cpus.iq.issued_per_cycle::samples    533125206                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::mean     1.742357                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::stdev     1.108052                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::0     91102297     17.09%     17.09% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::1    121512373     22.79%     39.88% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::2    172978766     32.45%     72.33% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::3    128706060     24.14%     96.47% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::4     18822040      3.53%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::5         3670      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::total    533125206                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.rate              1.741651                       # Inst issue rate
system.cpu_cluster.cpus.iq.vec_alu_accesses       452703                       # Number of vector alu accesses
system.cpu_cluster.cpus.iq.vec_inst_queue_reads       805675                       # Number of vector instruction queue reads
system.cpu_cluster.cpus.iq.vec_inst_queue_wakeup_accesses       338335                       # Number of vector instruction queue wakeup accesses
system.cpu_cluster.cpus.iq.vec_inst_queue_writes       355764                       # Number of vector instruction queue writes
system.cpu_cluster.cpus.itb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.itb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.itb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.itb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.itb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.itb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.itb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.itb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.memDep0.conflictingLoads      8258038                       # Number of conflicting loads.
system.cpu_cluster.cpus.memDep0.conflictingStores      3020982                       # Number of conflicting stores.
system.cpu_cluster.cpus.memDep0.insertedLoads    242805193                       # Number of loads inserted to the mem dependence unit.
system.cpu_cluster.cpus.memDep0.insertedStores    128284442                       # Number of stores inserted to the mem dependence unit.
system.cpu_cluster.cpus.misc_regfile_reads    915572941                       # number of misc regfile reads
system.cpu_cluster.cpus.misc_regfile_writes         8333                       # number of misc regfile writes
system.cpu_cluster.cpus.numCycles           533341354                       # number of cpu cycles simulated
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # number of work items this cpu started
system.cpu_cluster.cpus.rename.BlockCycles     28767556                       # Number of cycles rename is blocking
system.cpu_cluster.cpus.rename.CommittedMaps   1019974622                       # Number of HB maps that are committed
system.cpu_cluster.cpus.rename.FullRegisterEvents         6833                       # Number of times there has been no free registers
system.cpu_cluster.cpus.rename.IQFullEvents      1123069                       # Number of times rename has blocked due to IQ full
system.cpu_cluster.cpus.rename.IdleCycles     88253411                       # Number of cycles rename is idle
system.cpu_cluster.cpus.rename.LQFullEvents       339035                       # Number of times rename has blocked due to LQ full
system.cpu_cluster.cpus.rename.ROBFullEvents     39724914                       # Number of times rename has blocked due to ROB full
system.cpu_cluster.cpus.rename.RenameLookups   1583433243                       # Number of register rename lookups that rename has made
system.cpu_cluster.cpus.rename.RenamedInsts    982882364                       # Number of instructions processed by rename
system.cpu_cluster.cpus.rename.RenamedOperands   1152411550                       # Number of destination operands rename has renamed
system.cpu_cluster.cpus.rename.RunCycles    340782984                       # Number of cycles rename is running
system.cpu_cluster.cpus.rename.SQFullEvents     11938997                       # Number of times rename has blocked due to SQ full
system.cpu_cluster.cpus.rename.SquashCycles      4551207                       # Number of cycles rename is squashing
system.cpu_cluster.cpus.rename.SquashedInsts      8442127                       # Number of squashed instructions processed by rename
system.cpu_cluster.cpus.rename.UnblockCycles     70348878                       # Number of cycles rename is unblocking
system.cpu_cluster.cpus.rename.UndoneMaps    132436928                       # Number of HB maps that are undone due to squashing
system.cpu_cluster.cpus.rename.int_rename_lookups   1270296174                       # Number of integer rename lookups
system.cpu_cluster.cpus.rename.serializeStallCycles       421170                       # count of cycles rename stalled for serializing inst
system.cpu_cluster.cpus.rename.serializingInsts        29248                       # count of serializing insts renamed
system.cpu_cluster.cpus.rename.skidInsts    110270309                       # count of insts added to the skid buffer
system.cpu_cluster.cpus.rename.tempSerializingInsts         4547                       # count of temporary serializing insts renamed
system.cpu_cluster.cpus.rename.vec_rename_lookups       284693                       # Number of vector rename lookups
system.cpu_cluster.cpus.rob.rob_reads      1461173407                       # The number of ROB reads
system.cpu_cluster.cpus.rob.rob_writes     1946895119                       # The number of ROB writes
system.cpu_cluster.cpus.timesIdled               1519                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu_cluster.cpus.vec_regfile_reads       277412                       # number of vector regfile reads
system.cpu_cluster.cpus.vec_regfile_writes       184736                       # number of vector regfile writes
system.cpu_cluster.cpus.workload.numSyscalls         4479                       # Number of system calls
system.cpu_cluster.l2.prefetcher.num_hwpf_issued        34617                       # number of hwpf issued
system.cpu_cluster.l2.prefetcher.pfBufferHit           88                       # number of redundant prefetches already in prefetch queue
system.cpu_cluster.l2.prefetcher.pfIdentified        34718                       # number of prefetch candidates identified
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu_cluster.l2.prefetcher.pfSpanPage         4770                       # number of prefetches that crossed the page
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_requests       208387                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_snoops         1695                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.tot_requests       417796                       # Total number of requests made to the snoop filter.
system.cpu_cluster.toL2Bus.snoop_filter.tot_snoops         1695                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7333                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190402863021                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5305                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1752                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1752                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5305                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           276                       # Transaction distribution
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::system.mem_ctrls.port        14390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::total        14390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::system.mem_ctrls.port       451648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::total       451648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  451648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7333                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7333    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7333                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10026756                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 190402863021                       # Cumulative time (in ticks) in various power states
system.membus.respLayer1.occupancy           39728909                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_cluster.toL2Bus.pwrStateResidencyTicks::UNDEFINED 190402863021                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.toL2Bus.trans_dist::ReadResp       179725                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WritebackDirty       161544                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WritebackClean        46842                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::HardPFReq         6317                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExReq        28436                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExResp        28436                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadCleanReq        44319                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadSharedReq       135407                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::InvalidateReq         1248                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::InvalidateResp         1248                       # Transaction distribution
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.icache.mem_side::system.cpu_cluster.l2.cpu_side       132444                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side::system.cpu_cluster.l2.cpu_side       494761                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count::total       627205                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.icache.mem_side::system.cpu_cluster.l2.cpu_side      5640000                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side::system.cpu_cluster.l2.cpu_side     21019008                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size::total     26659008                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.snoops                6317                       # Total snoops (count)
system.cpu_cluster.toL2Bus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu_cluster.toL2Bus.snoop_fanout::samples       215727                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::mean     0.007871                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::stdev     0.088369                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::0       214029     99.21%     99.21% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::1         1698      0.79%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::2            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::total       215727                       # Request fanout histogram
system.cpu_cluster.toL2Bus.reqLayer0.occupancy    223546974                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer1.occupancy    117429794                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     31644120                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu_cluster.l2.pwrStateResidencyTicks::UNDEFINED 190402863021                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.inst        42773                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.data       161593                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::total       204366                       # number of demand (read+write) hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.inst        42773                       # number of overall hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.data       161593                       # number of overall hits
system.cpu_cluster.l2.overall_hits::total       204366                       # number of overall hits
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.inst         1546                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.data         2250                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::total         3796                       # number of demand (read+write) misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.inst         1546                       # number of overall misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.data         2250                       # number of overall misses
system.cpu_cluster.l2.overall_misses::total         3796                       # number of overall misses
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.inst    126250908                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.data    180655209                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::total    306906117                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.inst    126250908                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.data    180655209                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::total    306906117                       # number of overall miss cycles
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.inst        44319                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.data       163843                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::total       208162                       # number of demand (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.inst        44319                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.data       163843                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::total       208162                       # number of overall (read+write) accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.inst     0.034883                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.data     0.013733                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::total     0.018236                       # miss rate for demand accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.inst     0.034883                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.data     0.013733                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::total     0.018236                       # miss rate for overall accesses
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.inst 81662.941785                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.data 80291.204000                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::total 80849.872761                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.inst 81662.941785                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.data 80291.204000                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::total 80849.872761                       # average overall miss latency
system.cpu_cluster.l2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked::no_mshrs             0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.unused_prefetches          3204                       # number of HardPF blocks evicted w/o reference
system.cpu_cluster.l2.demand_mshr_hits::.cpu_cluster.cpus.data          201                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_hits::total          201                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::.cpu_cluster.cpus.data          201                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::total          201                       # number of overall MSHR hits
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.inst         1546                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.data         2049                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::total         3595                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.inst         1546                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.data         2049                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.l2.prefetcher         5158                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::total         8753                       # number of overall MSHR misses
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.inst    119348616                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.data    166784516                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::total    286133132                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.inst    119348616                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.data    166784516                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.l2.prefetcher    294498164                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::total    580631296                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.034883                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.012506                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::total     0.017270                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.034883                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.012506                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::total     0.042049                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 77198.328590                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 81398.006833                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::total 79591.969958                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 77198.328590                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 81398.006833                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.l2.prefetcher 57095.417604                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::total 66335.118931                       # average overall mshr miss latency
system.cpu_cluster.l2.replacements                  0                       # number of replacements
system.cpu_cluster.l2.WritebackDirty_hits::.writebacks       161544                       # number of WritebackDirty hits
system.cpu_cluster.l2.WritebackDirty_hits::total       161544                       # number of WritebackDirty hits
system.cpu_cluster.l2.WritebackDirty_accesses::.writebacks       161544                       # number of WritebackDirty accesses(hits+misses)
system.cpu_cluster.l2.WritebackDirty_accesses::total       161544                       # number of WritebackDirty accesses(hits+misses)
system.cpu_cluster.l2.WritebackClean_hits::.writebacks        46840                       # number of WritebackClean hits
system.cpu_cluster.l2.WritebackClean_hits::total        46840                       # number of WritebackClean hits
system.cpu_cluster.l2.WritebackClean_accesses::.writebacks        46840                       # number of WritebackClean accesses(hits+misses)
system.cpu_cluster.l2.WritebackClean_accesses::total        46840                       # number of WritebackClean accesses(hits+misses)
system.cpu_cluster.l2.HardPFReq_mshr_misses::.cpu_cluster.l2.prefetcher         5158                       # number of HardPFReq MSHR misses
system.cpu_cluster.l2.HardPFReq_mshr_misses::total         5158                       # number of HardPFReq MSHR misses
system.cpu_cluster.l2.HardPFReq_mshr_miss_latency::.cpu_cluster.l2.prefetcher    294498164                       # number of HardPFReq MSHR miss cycles
system.cpu_cluster.l2.HardPFReq_mshr_miss_latency::total    294498164                       # number of HardPFReq MSHR miss cycles
system.cpu_cluster.l2.HardPFReq_mshr_miss_rate::.cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu_cluster.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu_cluster.l2.HardPFReq_avg_mshr_miss_latency::.cpu_cluster.l2.prefetcher 57095.417604                       # average HardPFReq mshr miss latency
system.cpu_cluster.l2.HardPFReq_avg_mshr_miss_latency::total 57095.417604                       # average HardPFReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_hits::.cpu_cluster.cpus.data        26483                       # number of ReadExReq hits
system.cpu_cluster.l2.ReadExReq_hits::total        26483                       # number of ReadExReq hits
system.cpu_cluster.l2.ReadExReq_misses::.cpu_cluster.cpus.data         1953                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_misses::total         1953                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_miss_latency::.cpu_cluster.cpus.data    152324403                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_miss_latency::total    152324403                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_accesses::.cpu_cluster.cpus.data        28436                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_accesses::total        28436                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_miss_rate::.cpu_cluster.cpus.data     0.068681                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_miss_rate::total     0.068681                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::.cpu_cluster.cpus.data 77995.086022                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::total 77995.086022                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_mshr_hits::.cpu_cluster.cpus.data          201                       # number of ReadExReq MSHR hits
system.cpu_cluster.l2.ReadExReq_mshr_hits::total          201                       # number of ReadExReq MSHR hits
system.cpu_cluster.l2.ReadExReq_mshr_misses::.cpu_cluster.cpus.data         1752                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadExReq_mshr_misses::total         1752                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::.cpu_cluster.cpus.data    139779798                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::total    139779798                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.061612                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::total     0.061612                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 79782.989726                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::total 79782.989726                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadCleanReq_hits::.cpu_cluster.cpus.inst        42773                       # number of ReadCleanReq hits
system.cpu_cluster.l2.ReadCleanReq_hits::total        42773                       # number of ReadCleanReq hits
system.cpu_cluster.l2.ReadCleanReq_misses::.cpu_cluster.cpus.inst         1546                       # number of ReadCleanReq misses
system.cpu_cluster.l2.ReadCleanReq_misses::total         1546                       # number of ReadCleanReq misses
system.cpu_cluster.l2.ReadCleanReq_miss_latency::.cpu_cluster.cpus.inst    126250908                       # number of ReadCleanReq miss cycles
system.cpu_cluster.l2.ReadCleanReq_miss_latency::total    126250908                       # number of ReadCleanReq miss cycles
system.cpu_cluster.l2.ReadCleanReq_accesses::.cpu_cluster.cpus.inst        44319                       # number of ReadCleanReq accesses(hits+misses)
system.cpu_cluster.l2.ReadCleanReq_accesses::total        44319                       # number of ReadCleanReq accesses(hits+misses)
system.cpu_cluster.l2.ReadCleanReq_miss_rate::.cpu_cluster.cpus.inst     0.034883                       # miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_miss_rate::total     0.034883                       # miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_avg_miss_latency::.cpu_cluster.cpus.inst 81662.941785                       # average ReadCleanReq miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_miss_latency::total 81662.941785                       # average ReadCleanReq miss latency
system.cpu_cluster.l2.ReadCleanReq_mshr_misses::.cpu_cluster.cpus.inst         1546                       # number of ReadCleanReq MSHR misses
system.cpu_cluster.l2.ReadCleanReq_mshr_misses::total         1546                       # number of ReadCleanReq MSHR misses
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_latency::.cpu_cluster.cpus.inst    119348616                       # number of ReadCleanReq MSHR miss cycles
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_latency::total    119348616                       # number of ReadCleanReq MSHR miss cycles
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.034883                       # mshr miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_rate::total     0.034883                       # mshr miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 77198.328590                       # average ReadCleanReq mshr miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_mshr_miss_latency::total 77198.328590                       # average ReadCleanReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_hits::.cpu_cluster.cpus.data       135110                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::total       135110                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.data          297                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::total          297                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.data     28330806                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::total     28330806                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.data       135407                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::total       135407                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.data     0.002193                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::total     0.002193                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.data 95389.919192                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::total 95389.919192                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.data          297                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::total          297                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.data     27004718                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::total     27004718                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.002193                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::total     0.002193                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 90924.976431                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::total 90924.976431                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.InvalidateReq_hits::.cpu_cluster.cpus.data          961                       # number of InvalidateReq hits
system.cpu_cluster.l2.InvalidateReq_hits::total          961                       # number of InvalidateReq hits
system.cpu_cluster.l2.InvalidateReq_misses::.cpu_cluster.cpus.data          287                       # number of InvalidateReq misses
system.cpu_cluster.l2.InvalidateReq_misses::total          287                       # number of InvalidateReq misses
system.cpu_cluster.l2.InvalidateReq_miss_latency::.cpu_cluster.cpus.data       319515                       # number of InvalidateReq miss cycles
system.cpu_cluster.l2.InvalidateReq_miss_latency::total       319515                       # number of InvalidateReq miss cycles
system.cpu_cluster.l2.InvalidateReq_accesses::.cpu_cluster.cpus.data         1248                       # number of InvalidateReq accesses(hits+misses)
system.cpu_cluster.l2.InvalidateReq_accesses::total         1248                       # number of InvalidateReq accesses(hits+misses)
system.cpu_cluster.l2.InvalidateReq_miss_rate::.cpu_cluster.cpus.data     0.229968                       # miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_miss_rate::total     0.229968                       # miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_avg_miss_latency::.cpu_cluster.cpus.data  1113.292683                       # average InvalidateReq miss latency
system.cpu_cluster.l2.InvalidateReq_avg_miss_latency::total  1113.292683                       # average InvalidateReq miss latency
system.cpu_cluster.l2.InvalidateReq_mshr_hits::.cpu_cluster.cpus.data           11                       # number of InvalidateReq MSHR hits
system.cpu_cluster.l2.InvalidateReq_mshr_hits::total           11                       # number of InvalidateReq MSHR hits
system.cpu_cluster.l2.InvalidateReq_mshr_misses::.cpu_cluster.cpus.data          276                       # number of InvalidateReq MSHR misses
system.cpu_cluster.l2.InvalidateReq_mshr_misses::total          276                       # number of InvalidateReq MSHR misses
system.cpu_cluster.l2.InvalidateReq_mshr_miss_latency::.cpu_cluster.cpus.data      3827878                       # number of InvalidateReq MSHR miss cycles
system.cpu_cluster.l2.InvalidateReq_mshr_miss_latency::total      3827878                       # number of InvalidateReq MSHR miss cycles
system.cpu_cluster.l2.InvalidateReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.221154                       # mshr miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_mshr_miss_rate::total     0.221154                       # mshr miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 13869.123188                       # average InvalidateReq mshr miss latency
system.cpu_cluster.l2.InvalidateReq_avg_mshr_miss_latency::total 13869.123188                       # average InvalidateReq mshr miss latency
system.cpu_cluster.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 190402863021                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.tags.pwrStateResidencyTicks::UNDEFINED 190402863021                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.tags.tagsinuse      4530.256435                       # Cycle average of tags in use
system.cpu_cluster.l2.tags.total_refs          417174                       # Total number of references to valid blocks.
system.cpu_cluster.l2.tags.sampled_refs        211649                       # Sample count of references to valid blocks.
system.cpu_cluster.l2.tags.avg_refs          1.971065                       # Average number of references to valid blocks.
system.cpu_cluster.l2.tags.warmup_cycle       1579000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.l2.tags.occ_blocks::.writebacks  4414.361796                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_blocks::.cpu_cluster.l2.prefetcher   115.894639                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_percent::.writebacks     0.269431                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::.cpu_cluster.l2.prefetcher     0.007074                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::total     0.276505                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_task_id_blocks::1022          113                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_blocks::1024         6198                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::1           23                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::2            8                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::4           75                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::0          283                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::1         1733                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::2         2950                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::4         1232                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1022     0.006897                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1024     0.378296                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.tag_accesses       6896353                       # Number of tag accesses
system.cpu_cluster.l2.tags.data_accesses      6896353                       # Number of data accesses
system.cpu_cluster.clk_domain.clock               357                       # Clock period in ticks
system.cpu_cluster.cpus.pwrStateResidencyTicks::ON 190402863021                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.pwrStateResidencyTicks::UNDEFINED 190402863021                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.demand_hits::.cpu_cluster.cpus.inst    256359832                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.demand_hits::total    256359832                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.overall_hits::.cpu_cluster.cpus.inst    256359832                       # number of overall hits
system.cpu_cluster.cpus.icache.overall_hits::total    256359832                       # number of overall hits
system.cpu_cluster.cpus.icache.demand_misses::.cpu_cluster.cpus.inst        48604                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.demand_misses::total        48604                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.overall_misses::.cpu_cluster.cpus.inst        48604                       # number of overall misses
system.cpu_cluster.cpus.icache.overall_misses::total        48604                       # number of overall misses
system.cpu_cluster.cpus.icache.demand_miss_latency::.cpu_cluster.cpus.inst    404700517                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.demand_miss_latency::total    404700517                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::.cpu_cluster.cpus.inst    404700517                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::total    404700517                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.demand_accesses::.cpu_cluster.cpus.inst    256408436                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.demand_accesses::total    256408436                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::.cpu_cluster.cpus.inst    256408436                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::total    256408436                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::.cpu_cluster.cpus.inst     0.000190                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::total     0.000190                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::.cpu_cluster.cpus.inst     0.000190                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::total     0.000190                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::.cpu_cluster.cpus.inst  8326.485824                       # average overall miss latency
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::total  8326.485824                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::.cpu_cluster.cpus.inst  8326.485824                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::total  8326.485824                       # average overall miss latency
system.cpu_cluster.cpus.icache.blocked_cycles::no_mshrs        67310                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked_cycles::no_targets         1242                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_mshrs          822                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_targets           13                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_mshrs    81.885645                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_targets    95.538462                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.writebacks::.writebacks        43807                       # number of writebacks
system.cpu_cluster.cpus.icache.writebacks::total        43807                       # number of writebacks
system.cpu_cluster.cpus.icache.demand_mshr_hits::.cpu_cluster.cpus.inst         4285                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.icache.demand_mshr_hits::total         4285                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.icache.overall_mshr_hits::.cpu_cluster.cpus.inst         4285                       # number of overall MSHR hits
system.cpu_cluster.cpus.icache.overall_mshr_hits::total         4285                       # number of overall MSHR hits
system.cpu_cluster.cpus.icache.demand_mshr_misses::.cpu_cluster.cpus.inst        44319                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_misses::total        44319                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::.cpu_cluster.cpus.inst        44319                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::total        44319                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::.cpu_cluster.cpus.inst    356619049                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::total    356619049                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::.cpu_cluster.cpus.inst    356619049                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::total    356619049                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000173                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::total     0.000173                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000173                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::total     0.000173                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst  8046.640245                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::total  8046.640245                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst  8046.640245                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::total  8046.640245                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.replacements        43807                       # number of replacements
system.cpu_cluster.cpus.icache.ReadReq_hits::.cpu_cluster.cpus.inst    256359832                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_hits::total    256359832                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_misses::.cpu_cluster.cpus.inst        48604                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_misses::total        48604                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::.cpu_cluster.cpus.inst    404700517                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::total    404700517                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_accesses::.cpu_cluster.cpus.inst    256408436                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_accesses::total    256408436                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::.cpu_cluster.cpus.inst     0.000190                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::total     0.000190                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.inst  8326.485824                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::total  8326.485824                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_mshr_hits::.cpu_cluster.cpus.inst         4285                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.icache.ReadReq_mshr_hits::total         4285                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::.cpu_cluster.cpus.inst        44319                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::total        44319                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.inst    356619049                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::total    356619049                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000173                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::total     0.000173                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst  8046.640245                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::total  8046.640245                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.tags.pwrStateResidencyTicks::UNDEFINED 190402863021                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.tags.tagsinuse   506.907979                       # Cycle average of tags in use
system.cpu_cluster.cpus.icache.tags.total_refs    256404150                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.sampled_refs        44318                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.avg_refs  5785.553274                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.warmup_cycle        97818                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.icache.tags.occ_blocks::.cpu_cluster.cpus.inst   506.907979                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.icache.tags.occ_percent::.cpu_cluster.cpus.inst     0.990055                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_percent::total     0.990055                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::1          193                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.icache.tags.tag_accesses    512861190                       # Number of tag accesses
system.cpu_cluster.cpus.icache.tags.data_accesses    512861190                       # Number of data accesses
system.cpu_cluster.cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190402863021                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 190402863021                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190402863021                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 190402863021                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.pwrStateResidencyTicks::UNDEFINED 190402863021                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.demand_hits::.cpu_cluster.cpus.data    342068398                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.demand_hits::total    342068398                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.overall_hits::.cpu_cluster.cpus.data    342068398                       # number of overall hits
system.cpu_cluster.cpus.dcache.overall_hits::total    342068398                       # number of overall hits
system.cpu_cluster.cpus.dcache.demand_misses::.cpu_cluster.cpus.data       289083                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.demand_misses::total       289083                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.overall_misses::.cpu_cluster.cpus.data       289083                       # number of overall misses
system.cpu_cluster.cpus.dcache.overall_misses::total       289083                       # number of overall misses
system.cpu_cluster.cpus.dcache.demand_miss_latency::.cpu_cluster.cpus.data   2650015540                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.demand_miss_latency::total   2650015540                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::.cpu_cluster.cpus.data   2650015540                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::total   2650015540                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.demand_accesses::.cpu_cluster.cpus.data    342357481                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_accesses::total    342357481                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::.cpu_cluster.cpus.data    342357481                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::total    342357481                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::.cpu_cluster.cpus.data     0.000844                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::total     0.000844                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::.cpu_cluster.cpus.data     0.000844                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::total     0.000844                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::.cpu_cluster.cpus.data  9166.971216                       # average overall miss latency
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::total  9166.971216                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::.cpu_cluster.cpus.data  9166.971216                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::total  9166.971216                       # average overall miss latency
system.cpu_cluster.cpus.dcache.blocked_cycles::no_mshrs         1450                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked_cycles::no_targets       338864                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_mshrs          144                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_targets         7807                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_mshrs    10.069444                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_targets    43.405149                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.writebacks::.writebacks       164579                       # number of writebacks
system.cpu_cluster.cpus.dcache.writebacks::total       164579                       # number of writebacks
system.cpu_cluster.cpus.dcache.demand_mshr_hits::.cpu_cluster.cpus.data       123994                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_hits::total       123994                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::.cpu_cluster.cpus.data       123994                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::total       123994                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_misses::.cpu_cluster.cpus.data       165089                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_misses::total       165089                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::.cpu_cluster.cpus.data       165089                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::total       165089                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::.cpu_cluster.cpus.data   1125823694                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::total   1125823694                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus.data   1125823694                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::total   1125823694                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.000482                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::total     0.000482                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.000482                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::total     0.000482                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data  6819.495508                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::total  6819.495508                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data  6819.495508                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::total  6819.495508                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.replacements       164579                       # number of replacements
system.cpu_cluster.cpus.dcache.ReadReq_hits::.cpu_cluster.cpus.data    219874189                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_hits::total    219874189                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_misses::.cpu_cluster.cpus.data       180925                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_misses::total       180925                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::.cpu_cluster.cpus.data   1165713885                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::total   1165713885                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_accesses::.cpu_cluster.cpus.data    220055114                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_accesses::total    220055114                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::.cpu_cluster.cpus.data     0.000822                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::total     0.000822                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.data  6443.077988                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::total  6443.077988                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::.cpu_cluster.cpus.data        44906                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::total        44906                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::.cpu_cluster.cpus.data       136019                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::total       136019                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.data    808397940                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::total    808397940                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.000618                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::total     0.000618                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data  5943.272190                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::total  5943.272190                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_hits::.cpu_cluster.cpus.data    122194209                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_hits::total    122194209                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_misses::.cpu_cluster.cpus.data       108008                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_misses::total       108008                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::.cpu_cluster.cpus.data   1481184451                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::total   1481184451                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_accesses::.cpu_cluster.cpus.data    122302217                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_accesses::total    122302217                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::.cpu_cluster.cpus.data     0.000883                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::total     0.000883                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::.cpu_cluster.cpus.data 13713.655016                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::total 13713.655016                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::.cpu_cluster.cpus.data        79088                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::total        79088                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::.cpu_cluster.cpus.data        28920                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::total        28920                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::.cpu_cluster.cpus.data    314415650                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::total    314415650                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.000236                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::total     0.000236                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 10871.910443                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::total 10871.910443                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::.cpu_cluster.cpus.data          150                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::total          150                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::.cpu_cluster.cpus.data      3117204                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::total      3117204                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::.cpu_cluster.cpus.data          150                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::total          150                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::.cpu_cluster.cpus.data            1                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::.cpu_cluster.cpus.data 20781.360000                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::total 20781.360000                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::.cpu_cluster.cpus.data          150                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::total          150                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::.cpu_cluster.cpus.data      3010104                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::total      3010104                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::.cpu_cluster.cpus.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 20067.360000                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::total 20067.360000                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::.cpu_cluster.cpus.data           29                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::total           29                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::.cpu_cluster.cpus.data        86037                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::total        86037                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::.cpu_cluster.cpus.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::.cpu_cluster.cpus.data     0.033333                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::total     0.033333                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::.cpu_cluster.cpus.data        86037                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::total        86037                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::.cpu_cluster.cpus.data        85323                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::total        85323                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.033333                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::total     0.033333                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data        85323                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85323                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::.cpu_cluster.cpus.data           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::.cpu_cluster.cpus.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_hits::.cpu_cluster.cpus.data          241                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_hits::total          241                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_misses::.cpu_cluster.cpus.data            1                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_misses::total            1                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::.cpu_cluster.cpus.data         6426                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::total         6426                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_accesses::.cpu_cluster.cpus.data          242                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_accesses::total          242                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::.cpu_cluster.cpus.data     0.004132                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::total     0.004132                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::.cpu_cluster.cpus.data         6426                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::total         6426                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::.cpu_cluster.cpus.data            1                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::.cpu_cluster.cpus.data         5712                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::total         5712                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.004132                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::total     0.004132                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data         5712                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::total         5712                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190402863021                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.tags.tagsinuse   511.796324                       # Cycle average of tags in use
system.cpu_cluster.cpus.dcache.tags.total_refs    342233783                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.sampled_refs       165091                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.avg_refs  2073.000848                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.warmup_cycle       187782                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.dcache.tags.occ_blocks::.cpu_cluster.cpus.data   511.796324                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dcache.tags.occ_percent::.cpu_cluster.cpus.data     0.999602                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_percent::total     0.999602                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::1          375                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dcache.tags.tag_accesses    684880645                       # Number of tag accesses
system.cpu_cluster.cpus.dcache.tags.data_accesses    684880645                       # Number of data accesses
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190402863021                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.inst        98880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.data       131136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.l2.prefetcher       221632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             451648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu_cluster.cpus.inst        98880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         98880                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.inst         1545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.data         2049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.l2.prefetcher         3463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7057                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu_cluster.cpus.inst       519320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.cpus.data       688729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.l2.prefetcher      1164016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2372065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu_cluster.cpus.inst       519320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           519320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.inst       519320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.data       688729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.l2.prefetcher      1164016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2372065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.inst::samples      1545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.data::samples      2049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.l2.prefetcher::samples      3463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000687702                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               62296                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7057                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7057                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    157763547                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   35285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               343009797                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22355.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48605.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5318                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7057                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.549393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.653490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.686510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          664     38.36%     38.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          568     32.81%     71.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          142      8.20%     79.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           56      3.24%     82.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           52      3.00%     85.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           45      2.60%     88.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      1.50%     89.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           30      1.73%     91.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          148      8.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1731                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 451648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  451648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         2.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      2.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  190402789479                       # Total gap between requests
system.mem_ctrls.avgGap                   26980698.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.inst        98880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.data       131136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.l2.prefetcher       221632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.inst 519319.922143682663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.data 688729.139464340289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.l2.prefetcher 1164016.110280629713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.inst         1545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.data         2049                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.l2.prefetcher         3463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.inst     63932325                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.data     93181850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.l2.prefetcher    185895622                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.inst     41380.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.data     45476.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.l2.prefetcher     53680.51                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    75.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 178279249177                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10299870000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1823743844                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
