#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sat Aug 18 12:16:39 2018
# Process ID: 11375
# Current directory: /home/surya/Desktop/FPU/fpga/mkfpu_divider_pipe_32/mkfpu_divider_pipe_32.runs/core_synth_1
# Command line: vivado -log mkfpu_divider_pipe_32.vds -mode batch -messageDb vivado.pb -notrace -source mkfpu_divider_pipe_32.tcl
# Log file: /home/surya/Desktop/FPU/fpga/mkfpu_divider_pipe_32/mkfpu_divider_pipe_32.runs/core_synth_1/mkfpu_divider_pipe_32.vds
# Journal file: /home/surya/Desktop/FPU/fpga/mkfpu_divider_pipe_32/mkfpu_divider_pipe_32.runs/core_synth_1/vivado.jou
#-----------------------------------------------------------
source mkfpu_divider_pipe_32.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /tools/Vivado/Vivado/2016.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /tools/Vivado/Vivado/2016.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
Command: synth_design -top mkfpu_divider_pipe_32 -part xc7a100tcsg324-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11378 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1064.859 ; gain = 171.090 ; free physical = 558 ; free virtual = 11815
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mkfpu_divider_pipe_32' [/home/surya/Desktop/FPU/verilog/mkfpu_divider_pipe_32.v:42]
INFO: [Synth 8-638] synthesizing module 'FIFO2' [/home/surya/Desktop/FPU/verilog/FIFO2.v:51]
	Parameter width bound to: 67 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (1#1) [/home/surya/Desktop/FPU/verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/home/surya/Desktop/FPU/verilog/FIFO2.v:51]
	Parameter width bound to: 19 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (1#1) [/home/surya/Desktop/FPU/verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized1' [/home/surya/Desktop/FPU/verilog/FIFO2.v:51]
	Parameter width bound to: 74 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized1' (1#1) [/home/surya/Desktop/FPU/verilog/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized2' [/home/surya/Desktop/FPU/verilog/FIFO2.v:51]
	Parameter width bound to: 78 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized2' (1#1) [/home/surya/Desktop/FPU/verilog/FIFO2.v:51]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/FPU/verilog/mkfpu_divider_pipe_32.v:342]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized3' [/home/surya/Desktop/FPU/verilog/FIFO2.v:51]
	Parameter width bound to: 47 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized3' (1#1) [/home/surya/Desktop/FPU/verilog/FIFO2.v:51]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/surya/Desktop/FPU/verilog/mkfpu_divider_pipe_32.v:1038]
INFO: [Synth 8-256] done synthesizing module 'mkfpu_divider_pipe_32' (2#1) [/home/surya/Desktop/FPU/verilog/mkfpu_divider_pipe_32.v:42]
WARNING: [Synth 8-3917] design mkfpu_divider_pipe_32 has port RDY_flush driven by constant 1
WARNING: [Synth 8-3331] design mkfpu_divider_pipe_32 has unconnected port EN_flush
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1105.297 ; gain = 211.527 ; free physical = 516 ; free virtual = 11773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1105.297 ; gain = 211.527 ; free physical = 517 ; free virtual = 11773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/surya/Desktop/FPU/src/tcl/constraints.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'CLK' matched to 'port' objects. [/home/surya/Desktop/FPU/src/tcl/constraints.xdc:1]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/surya/Desktop/FPU/src/tcl/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/surya/Desktop/FPU/src/tcl/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mkfpu_divider_pipe_32_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mkfpu_divider_pipe_32_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1483.023 ; gain = 0.000 ; free physical = 335 ; free virtual = 11592
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1483.023 ; gain = 589.254 ; free physical = 332 ; free virtual = 11589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1483.023 ; gain = 589.254 ; free physical = 332 ; free virtual = 11589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1483.023 ; gain = 589.254 ; free physical = 332 ; free virtual = 11589
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/surya/Desktop/FPU/verilog/mkfpu_divider_pipe_32.v:676]
INFO: [Synth 8-5544] ROM "_theResult_____1_snd__h12113" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_theResult_____1_snd__h12124" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IF_ff_stage3_first__68_BIT_7_24_OR_IF_NOT_ff_s_ETC___d3450" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1483.023 ; gain = 589.254 ; free physical = 325 ; free virtual = 11582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     56 Bit       Adders := 2     
	   2 Input     56 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 1     
	   7 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               83 Bit    Registers := 1     
	               78 Bit    Registers := 2     
	               74 Bit    Registers := 2     
	               67 Bit    Registers := 2     
	               47 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     85 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     55 Bit        Muxes := 3     
	   2 Input     37 Bit        Muxes := 2     
	   4 Input     31 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 2     
	  27 Input      5 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mkfpu_divider_pipe_32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     56 Bit       Adders := 2     
	   2 Input     56 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 1     
	   7 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               83 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input     85 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     55 Bit        Muxes := 3     
	   2 Input     37 Bit        Muxes := 2     
	   4 Input     31 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 2     
	  27 Input      5 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FIFO2 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1483.023 ; gain = 589.254 ; free physical = 325 ; free virtual = 11582
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design mkfpu_divider_pipe_32 has port RDY_flush driven by constant 1
WARNING: [Synth 8-3331] design mkfpu_divider_pipe_32 has unconnected port EN_flush
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1483.023 ; gain = 589.254 ; free physical = 325 ; free virtual = 11582
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1483.023 ; gain = 589.254 ; free physical = 325 ; free virtual = 11582

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[22]) is unused and will be removed from module FIFO2__parameterized2.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[21]) is unused and will be removed from module FIFO2__parameterized2.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[22]) is unused and will be removed from module FIFO2__parameterized2.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[21]) is unused and will be removed from module FIFO2__parameterized2.
WARNING: [Synth 8-3332] Sequential element (empty_reg_reg) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (full_reg_reg) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[46]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[45]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[44]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[43]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[42]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[41]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[40]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[39]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[38]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[37]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[36]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[35]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[34]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[33]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[32]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[31]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[30]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[29]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[28]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[27]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[26]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[25]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[24]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[23]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[22]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[21]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[20]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[19]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[18]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[17]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[16]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[15]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[14]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[13]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[12]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[11]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[10]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[9]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[8]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[7]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[6]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[5]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[4]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[3]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[2]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[1]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data1_reg_reg[0]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[46]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[45]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[44]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[43]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[42]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[41]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[40]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[39]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[38]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[37]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[36]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[35]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[34]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[33]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[32]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[31]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[30]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[29]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[28]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[27]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[26]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[25]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[24]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[23]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[22]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[21]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[20]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[19]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[18]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[17]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[16]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[15]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[14]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[13]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[12]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[11]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[10]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[9]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[8]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[7]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[6]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[5]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[4]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[3]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[2]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[1]) is unused and will be removed from module FIFO2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (data0_reg_reg[0]) is unused and will be removed from module FIFO2__parameterized3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_div_rg_state_reg[4] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1483.023 ; gain = 589.254 ; free physical = 278 ; free virtual = 11535
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1483.023 ; gain = 589.254 ; free physical = 278 ; free virtual = 11535

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1483.023 ; gain = 589.254 ; free physical = 228 ; free virtual = 11485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1509.602 ; gain = 615.832 ; free physical = 180 ; free virtual = 11438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_div_rg_state_reg[5] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1517.609 ; gain = 623.840 ; free physical = 169 ; free virtual = 11427
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1517.609 ; gain = 623.840 ; free physical = 169 ; free virtual = 11427

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1517.609 ; gain = 623.840 ; free physical = 169 ; free virtual = 11427
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1517.609 ; gain = 623.840 ; free physical = 169 ; free virtual = 11427
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1517.609 ; gain = 623.840 ; free physical = 169 ; free virtual = 11427
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1517.609 ; gain = 623.840 ; free physical = 169 ; free virtual = 11427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    57|
|3     |LUT1   |    27|
|4     |LUT2   |    41|
|5     |LUT3   |    84|
|6     |LUT4   |   196|
|7     |LUT5   |   264|
|8     |LUT6   |   756|
|9     |FDRE   |   565|
|10    |IBUF   |    79|
|11    |OBUF   |    40|
+------+-------+------+

Report Instance Areas: 
+------+--------------+----------------------+------+
|      |Instance      |Module                |Cells |
+------+--------------+----------------------+------+
|1     |top           |                      |  2110|
|2     |  ff_stage1   |FIFO2                 |   209|
|3     |  ff_stage2   |FIFO2__parameterized0 |    65|
|4     |  ff_stage2_1 |FIFO2__parameterized1 |   230|
|5     |  ff_stage3   |FIFO2__parameterized2 |   233|
+------+--------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1517.609 ; gain = 623.840 ; free physical = 169 ; free virtual = 11427
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 106 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1517.609 ; gain = 147.020 ; free physical = 169 ; free virtual = 11427
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1517.617 ; gain = 623.848 ; free physical = 169 ; free virtual = 11427
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1549.625 ; gain = 569.348 ; free physical = 173 ; free virtual = 11431
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1581.641 ; gain = 0.000 ; free physical = 172 ; free virtual = 11430
INFO: [Common 17-206] Exiting Vivado at Sat Aug 18 12:17:11 2018...
