--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Temporizador.twx Temporizador.ncd -o Temporizador.twr
Temporizador.pcf -ucf Temporizador.ucf

Design file:              Temporizador.ncd
Physical constraint file: Temporizador.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_100MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1887 paths analyzed, 194 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.418ns.
--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer3/state_reg_FSM_FFd2 (SLICE_X15Y53.B4), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer4/q_reg_8 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.356ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.334 - 0.361)
  Source Clock:         CLK_100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer4/q_reg_8 to dbounce/debouncer3/state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.447   dbounce/debouncer4/q_reg<11>
                                                       dbounce/debouncer4/q_reg_8
    SLICE_X15Y47.A1      net (fanout=2)        0.603   dbounce/debouncer4/q_reg<8>
    SLICE_X15Y47.A       Tilo                  0.259   dbounce/debouncer0/m_tick<18>11
                                                       dbounce/debouncer0/m_tick<18>12
    SLICE_X14Y50.A3      net (fanout=1)        0.684   dbounce/debouncer0/m_tick<18>11
    SLICE_X14Y50.A       Tilo                  0.203   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X15Y53.B4      net (fanout=10)       0.838   dbounce/debouncer0/m_tick
    SLICE_X15Y53.CLK     Tas                   0.322   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd2-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (1.231ns logic, 2.125ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer4/q_reg_4 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.325ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.334 - 0.360)
  Source Clock:         CLK_100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer4/q_reg_4 to dbounce/debouncer3/state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.AQ      Tcko                  0.447   dbounce/debouncer4/q_reg<7>
                                                       dbounce/debouncer4/q_reg_4
    SLICE_X15Y46.A2      net (fanout=5)        0.628   dbounce/debouncer4/q_reg<4>
    SLICE_X15Y46.A       Tilo                  0.259   dbounce/debouncer0/m_tick<18>12
                                                       dbounce/debouncer0/m_tick<18>13
    SLICE_X14Y50.A6      net (fanout=1)        0.628   dbounce/debouncer0/m_tick<18>12
    SLICE_X14Y50.A       Tilo                  0.203   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X15Y53.B4      net (fanout=10)       0.838   dbounce/debouncer0/m_tick
    SLICE_X15Y53.CLK     Tas                   0.322   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd2-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.231ns logic, 2.094ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer4/q_reg_6 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.320ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.334 - 0.360)
  Source Clock:         CLK_100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer4/q_reg_6 to dbounce/debouncer3/state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.CQ      Tcko                  0.447   dbounce/debouncer4/q_reg<7>
                                                       dbounce/debouncer4/q_reg_6
    SLICE_X15Y46.A1      net (fanout=5)        0.623   dbounce/debouncer4/q_reg<6>
    SLICE_X15Y46.A       Tilo                  0.259   dbounce/debouncer0/m_tick<18>12
                                                       dbounce/debouncer0/m_tick<18>13
    SLICE_X14Y50.A6      net (fanout=1)        0.628   dbounce/debouncer0/m_tick<18>12
    SLICE_X14Y50.A       Tilo                  0.203   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X15Y53.B4      net (fanout=10)       0.838   dbounce/debouncer0/m_tick
    SLICE_X15Y53.CLK     Tas                   0.322   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd2-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (1.231ns logic, 2.089ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point mc/fd/counter_14 (SLICE_X17Y44.D2), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer4/q_reg_1 (FF)
  Destination:          mc/fd/counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.319ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.243 - 0.264)
  Source Clock:         CLK_100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer4/q_reg_1 to mc/fd/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.BQ      Tcko                  0.447   dbounce/debouncer4/q_reg<3>
                                                       dbounce/debouncer4/q_reg_1
    SLICE_X12Y46.A1      net (fanout=5)        0.861   dbounce/debouncer4/q_reg<1>
    SLICE_X12Y46.COUT    Topcya                0.409   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_lutdi
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X12Y47.BMUX    Tcinb                 0.222   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X17Y44.D2      net (fanout=7)        1.055   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<5>
    SLICE_X17Y44.CLK     Tas                   0.322   mc/fd/counter<14>
                                                       mc/fd/counter_14_rstpot
                                                       mc/fd/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      3.319ns (1.400ns logic, 1.919ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_10 (FF)
  Destination:          mc/fd/counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.338ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_10 to mc/fd/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y44.BQ      Tcko                  0.391   mc/fd/counter<14>
                                                       mc/fd/counter_10
    SLICE_X12Y46.C1      net (fanout=4)        1.050   mc/fd/counter<10>
    SLICE_X12Y46.COUT    Topcyc                0.295   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_lut<2>
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X12Y47.BMUX    Tcinb                 0.222   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X17Y44.D2      net (fanout=7)        1.055   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<5>
    SLICE_X17Y44.CLK     Tas                   0.322   mc/fd/counter<14>
                                                       mc/fd/counter_14_rstpot
                                                       mc/fd/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      3.338ns (1.230ns logic, 2.108ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer4/q_reg_1 (FF)
  Destination:          mc/fd/counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.305ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.243 - 0.264)
  Source Clock:         CLK_100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer4/q_reg_1 to mc/fd/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.BQ      Tcko                  0.447   dbounce/debouncer4/q_reg<3>
                                                       dbounce/debouncer4/q_reg_1
    SLICE_X12Y46.A1      net (fanout=5)        0.861   dbounce/debouncer4/q_reg<1>
    SLICE_X12Y46.COUT    Topcya                0.395   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_lut<0>
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X12Y47.BMUX    Tcinb                 0.222   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X17Y44.D2      net (fanout=7)        1.055   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<5>
    SLICE_X17Y44.CLK     Tas                   0.322   mc/fd/counter<14>
                                                       mc/fd/counter_14_rstpot
                                                       mc/fd/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      3.305ns (1.386ns logic, 1.919ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer3/state_reg_FSM_FFd1 (SLICE_X15Y53.A4), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer4/q_reg_8 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.302ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.334 - 0.361)
  Source Clock:         CLK_100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer4/q_reg_8 to dbounce/debouncer3/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.447   dbounce/debouncer4/q_reg<11>
                                                       dbounce/debouncer4/q_reg_8
    SLICE_X15Y47.A1      net (fanout=2)        0.603   dbounce/debouncer4/q_reg<8>
    SLICE_X15Y47.A       Tilo                  0.259   dbounce/debouncer0/m_tick<18>11
                                                       dbounce/debouncer0/m_tick<18>12
    SLICE_X14Y50.A3      net (fanout=1)        0.684   dbounce/debouncer0/m_tick<18>11
    SLICE_X14Y50.A       Tilo                  0.203   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X15Y53.A4      net (fanout=10)       0.784   dbounce/debouncer0/m_tick
    SLICE_X15Y53.CLK     Tas                   0.322   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd1-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (1.231ns logic, 2.071ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer4/q_reg_4 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.271ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.334 - 0.360)
  Source Clock:         CLK_100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer4/q_reg_4 to dbounce/debouncer3/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.AQ      Tcko                  0.447   dbounce/debouncer4/q_reg<7>
                                                       dbounce/debouncer4/q_reg_4
    SLICE_X15Y46.A2      net (fanout=5)        0.628   dbounce/debouncer4/q_reg<4>
    SLICE_X15Y46.A       Tilo                  0.259   dbounce/debouncer0/m_tick<18>12
                                                       dbounce/debouncer0/m_tick<18>13
    SLICE_X14Y50.A6      net (fanout=1)        0.628   dbounce/debouncer0/m_tick<18>12
    SLICE_X14Y50.A       Tilo                  0.203   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X15Y53.A4      net (fanout=10)       0.784   dbounce/debouncer0/m_tick
    SLICE_X15Y53.CLK     Tas                   0.322   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd1-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.271ns (1.231ns logic, 2.040ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer4/q_reg_6 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.266ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.334 - 0.360)
  Source Clock:         CLK_100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer4/q_reg_6 to dbounce/debouncer3/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.CQ      Tcko                  0.447   dbounce/debouncer4/q_reg<7>
                                                       dbounce/debouncer4/q_reg_6
    SLICE_X15Y46.A1      net (fanout=5)        0.623   dbounce/debouncer4/q_reg<6>
    SLICE_X15Y46.A       Tilo                  0.259   dbounce/debouncer0/m_tick<18>12
                                                       dbounce/debouncer0/m_tick<18>13
    SLICE_X14Y50.A6      net (fanout=1)        0.628   dbounce/debouncer0/m_tick<18>12
    SLICE_X14Y50.A       Tilo                  0.203   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X15Y53.A4      net (fanout=10)       0.784   dbounce/debouncer0/m_tick
    SLICE_X15Y53.CLK     Tas                   0.322   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd1-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.231ns logic, 2.035ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_100MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer3/state_reg_FSM_FFd3 (SLICE_X15Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dbounce/debouncer3/state_reg_FSM_FFd2 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dbounce/debouncer3/state_reg_FSM_FFd2 to dbounce/debouncer3/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y53.BQ      Tcko                  0.198   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd2
    SLICE_X15Y53.B5      net (fanout=2)        0.073   dbounce/debouncer3/state_reg_FSM_FFd2
    SLICE_X15Y53.CLK     Tah         (-Th)    -0.155   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd3-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.353ns logic, 0.073ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer4/state_reg_FSM_FFd3 (SLICE_X14Y50.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dbounce/debouncer4/state_reg_FSM_FFd2 (FF)
  Destination:          dbounce/debouncer4/state_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dbounce/debouncer4/state_reg_FSM_FFd2 to dbounce/debouncer4/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y50.CQ      Tcko                  0.234   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer4/state_reg_FSM_FFd2
    SLICE_X14Y50.C5      net (fanout=2)        0.064   dbounce/debouncer4/state_reg_FSM_FFd2
    SLICE_X14Y50.CLK     Tah         (-Th)    -0.131   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer4/state_reg_FSM_FFd3-In1
                                                       dbounce/debouncer4/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.365ns logic, 0.064ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer0/state_reg_FSM_FFd3 (SLICE_X14Y52.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dbounce/debouncer0/state_reg_FSM_FFd2 (FF)
  Destination:          dbounce/debouncer0/state_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_100MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dbounce/debouncer0/state_reg_FSM_FFd2 to dbounce/debouncer0/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.BQ      Tcko                  0.234   dbounce/debouncer0/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/state_reg_FSM_FFd2
    SLICE_X14Y52.B5      net (fanout=2)        0.064   dbounce/debouncer0/state_reg_FSM_FFd2
    SLICE_X14Y52.CLK     Tah         (-Th)    -0.131   dbounce/debouncer0/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/state_reg_FSM_FFd3-In1
                                                       dbounce/debouncer0/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.365ns logic, 0.064ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_100MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: vgap/font_unit/Mram_data/CLKA
  Logical resource: vgap/font_unit/Mram_data/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: CLK_100MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_100MHZ_BUFGP/BUFG/I0
  Logical resource: CLK_100MHZ_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_100MHZ_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mc/fd/counter<23>/CLK
  Logical resource: mc/fd/counter_22/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: CLK_100MHZ_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_100MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100MHZ     |    3.418|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1887 paths, 0 nets, and 267 connections

Design statistics:
   Minimum period:   3.418ns{1}   (Maximum frequency: 292.569MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 19 17:49:11 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



