{"vcs1":{"timestamp_begin":1681520706.746631173, "rt":1.10, "ut":0.11, "st":0.34}}
{"vcselab":{"timestamp_begin":1681520707.894549799, "rt":1.51, "ut":0.22, "st":0.63}}
{"link":{"timestamp_begin":1681520709.444600290, "rt":0.65, "ut":0.07, "st":0.55}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681520706.278121401}
{"VCS_COMP_START_TIME": 1681520706.278121401}
{"VCS_COMP_END_TIME": 1681520711.044090883}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337592}}
{"stitch_vcselab": {"peak_mem": 222628}}
