# Copyright (C) 2022  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
# File: C:\Users\Deepak\Documents\MastersDegree\EmbeddedSystems\QuartusProjects\quartus_prime_projects\LabOnePartIII\LabOnePartIII.csv
# Generated on: Wed Sep 20 20:37:44 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
M[1],Output,PIN_W16,4A,B4A_N0,PIN_W25,,,,,,,,,,,,,,
M[0],Output,PIN_V16,4A,B4A_N0,PIN_AB27,,,,,,,,,,,,,,
S0,Input,PIN_AD10,3A,B3A_N0,PIN_V25,,,,,,,,,,,,,,
S1,Input,PIN_AE12,3A,B3A_N0,PIN_AB28,,,,,,,,,,,,,,
U[1],Input,PIN_AC9,3A,B3A_N0,PIN_AA30,,,,,,,,,,,,,,
U[0],Input,PIN_AE11,3A,B3A_N0,PIN_AC28,,,,,,,,,,,,,,
V[1],Input,PIN_AD12,3A,B3A_N0,PIN_AE29,,,,,,,,,,,,,,
V[0],Input,PIN_AD11,3A,B3A_N0,PIN_AA28,,,,,,,,,,,,,,
W[1],Input,PIN_AF10,3A,B3A_N0,PIN_AC29,,,,,,,,,,,,,,
W[0],Input,PIN_AF9,3A,B3A_N0,PIN_AB30,,,,,,,,,,,,,,
X[1],Input,PIN_AC12,3A,B3A_N0,PIN_AD29,,,,,,,,,,,,,,
X[0],Input,PIN_AB12,3A,B3A_N0,PIN_AA26,,,,,,,,,,,,,,
