<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>aes</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.084</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_64_1>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>84</min>
                        <max>4465</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_64_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>9</BRAM_18K>
            <FF>1919</FF>
            <LUT>8006</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_AWVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_AWREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_AWADDR</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_WVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_WREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_WDATA</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_WSTRB</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_ARVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_ARREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_ARADDR</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_RVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_RREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_RDATA</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_RRESP</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_BVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_BREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_BRESP</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>aes</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>aes</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>key_and_plaintext_TDATA</name>
            <Object>key_and_plaintext_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>key_and_plaintext_TVALID</name>
            <Object>key_and_plaintext_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>key_and_plaintext_TREADY</name>
            <Object>key_and_plaintext_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>key_and_plaintext_TDEST</name>
            <Object>key_and_plaintext_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>key_and_plaintext_TKEEP</name>
            <Object>key_and_plaintext_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>key_and_plaintext_TSTRB</name>
            <Object>key_and_plaintext_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>key_and_plaintext_TUSER</name>
            <Object>key_and_plaintext_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>key_and_plaintext_TLAST</name>
            <Object>key_and_plaintext_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>key_and_plaintext_TID</name>
            <Object>key_and_plaintext_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ciphertext_and_decryptedtext_TDATA</name>
            <Object>ciphertext_and_decryptedtext_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ciphertext_and_decryptedtext_TVALID</name>
            <Object>ciphertext_and_decryptedtext_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ciphertext_and_decryptedtext_TREADY</name>
            <Object>ciphertext_and_decryptedtext_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ciphertext_and_decryptedtext_TDEST</name>
            <Object>ciphertext_and_decryptedtext_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ciphertext_and_decryptedtext_TKEEP</name>
            <Object>ciphertext_and_decryptedtext_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ciphertext_and_decryptedtext_TSTRB</name>
            <Object>ciphertext_and_decryptedtext_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ciphertext_and_decryptedtext_TUSER</name>
            <Object>ciphertext_and_decryptedtext_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ciphertext_and_decryptedtext_TLAST</name>
            <Object>ciphertext_and_decryptedtext_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ciphertext_and_decryptedtext_TID</name>
            <Object>ciphertext_and_decryptedtext_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>aes</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_aes_Pipeline_1_fu_273</InstName>
                    <ModuleName>aes_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>273</ID>
                    <BindInstances>empty_71_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_aes_Pipeline_2_fu_279</InstName>
                    <ModuleName>aes_Pipeline_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>279</ID>
                    <BindInstances>empty_69_fu_62_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_aes_Pipeline_3_fu_284</InstName>
                    <ModuleName>aes_Pipeline_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>284</ID>
                    <BindInstances>empty_67_fu_62_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289</InstName>
                    <ModuleName>aes_Pipeline_VITIS_LOOP_70_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>289</ID>
                    <BindInstances>add_ln70_fu_129_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312</InstName>
                    <ModuleName>aes_Pipeline_VITIS_LOOP_75_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>312</ID>
                    <BindInstances>add_ln75_fu_181_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337</InstName>
                    <ModuleName>aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>337</ID>
                    <BindInstances>add_ln475_fu_105_p2 add_ln475_1_fu_131_p2 add_ln479_fu_165_p2 add_ln479_1_fu_188_p2 add_ln478_fu_194_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_expandKey_fu_343</InstName>
                    <ModuleName>expandKey</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>343</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44</InstName>
                            <ModuleName>expandKey_Pipeline_VITIS_LOOP_227_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln227_fu_95_p2 add_ln228_fu_105_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_expandKey_Pipeline_expandKeyLoop_fu_56</InstName>
                            <ModuleName>expandKey_Pipeline_expandKeyLoop</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <BindInstances>add_ln239_fu_325_p2 add_ln239_1_fu_335_p2 add_ln239_2_fu_345_p2 add_ln239_3_fu_369_p2 rconIteration_2_fu_406_p2 sub_ln263_fu_360_p2 add_ln264_fu_475_p2 sub_ln263_1_fu_480_p2 add_ln264_1_fu_527_p2 sub_ln263_2_fu_532_p2 add_ln264_2_fu_558_p2 sub_ln263_3_fu_563_p2 add_ln264_3_fu_314_p2 sbox_U Rcon_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_aes_main_fu_358</InstName>
                    <ModuleName>aes_main</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>358</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246</InstName>
                            <ModuleName>aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>246</ID>
                            <BindInstances>add_ln398_fu_105_p2 add_ln398_2_fu_131_p2 add_ln402_fu_187_p2 add_ln402_1_fu_205_p2 add_ln401_fu_153_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254</InstName>
                            <ModuleName>aes_main_Pipeline_VITIS_LOOP_308_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>254</ID>
                            <BindInstances>add_ln308_fu_78_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261</InstName>
                            <ModuleName>aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>261</ID>
                            <BindInstances>add_ln398_fu_119_p2 add_ln398_1_fu_145_p2 add_ln402_fu_210_p2 add_ln402_1_fu_228_p2 add_ln401_fu_167_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269</InstName>
                            <ModuleName>aes_main_Pipeline_VITIS_LOOP_276_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>269</ID>
                            <BindInstances>add_ln276_fu_79_p2 sbox_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_aes_round_fu_277</InstName>
                            <ModuleName>aes_round</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>277</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158</InstName>
                                    <ModuleName>aes_round_Pipeline_VITIS_LOOP_276_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>158</ID>
                                    <BindInstances>add_ln276_fu_79_p2 sbox_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_aes_round_Pipeline_mixColumnsLoop_fu_166</InstName>
                                    <ModuleName>aes_round_Pipeline_mixColumnsLoop</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>166</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_galois_multiplication_fu_85</InstName>
                                            <ModuleName>galois_multiplication</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>85</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_galois_multiplication_fu_92</InstName>
                                            <ModuleName>galois_multiplication</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>92</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_galois_multiplication_fu_99</InstName>
                                            <ModuleName>galois_multiplication</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>99</ID>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln337_fu_128_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172</InstName>
                                    <ModuleName>aes_round_Pipeline_VITIS_LOOP_308_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>172</ID>
                                    <BindInstances>add_ln308_fu_78_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>i_5_fu_194_p2 add_ln296_fu_263_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286</InstName>
                            <ModuleName>aes_main_Pipeline_VITIS_LOOP_308_12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>286</ID>
                            <BindInstances>add_ln308_fu_78_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>roundKey_U add_ln398_1_fu_321_p2 add_ln401_fu_359_p2 add_ln402_fu_374_p2 add_ln402_2_fu_396_p2 add_ln415_fu_343_p2 i_12_fu_414_p2 add_ln296_fu_483_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368</InstName>
                    <ModuleName>aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>368</ID>
                    <BindInstances>add_ln489_fu_105_p2 add_ln489_1_fu_131_p2 add_ln493_fu_177_p2 add_ln493_1_fu_188_p2 add_ln492_fu_194_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374</InstName>
                    <ModuleName>aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>374</ID>
                    <BindInstances>add_ln665_fu_105_p2 add_ln665_1_fu_131_p2 add_ln669_fu_165_p2 add_ln669_1_fu_188_p2 add_ln668_fu_194_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_aes_invMain_fu_380</InstName>
                    <ModuleName>aes_invMain</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>380</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249</InstName>
                            <ModuleName>aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>249</ID>
                            <BindInstances>add_ln398_fu_105_p2 add_ln398_3_fu_131_p2 add_ln402_fu_187_p2 add_ln402_3_fu_205_p2 add_ln401_fu_153_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_aes_invRound_fu_256</InstName>
                            <ModuleName>aes_invRound</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>256</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104</InstName>
                                    <ModuleName>aes_invRound_Pipeline_VITIS_LOOP_507_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>104</ID>
                                    <BindInstances>add_ln507_fu_79_p2 rsbox_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112</InstName>
                                    <ModuleName>aes_invRound_Pipeline_invShiftRowLoop</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>112</ID>
                                    <BindInstances>add_ln525_fu_171_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127</InstName>
                                    <ModuleName>aes_invRound_Pipeline_VITIS_LOOP_308_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>127</ID>
                                    <BindInstances>add_ln308_fu_78_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135</InstName>
                                    <ModuleName>aes_invRound_Pipeline_invMixColumnsLoop</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>135</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_galois_multiplication_fu_87</InstName>
                                            <ModuleName>galois_multiplication</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>87</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_galois_multiplication_fu_94</InstName>
                                            <ModuleName>galois_multiplication</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>94</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_galois_multiplication_fu_101</InstName>
                                            <ModuleName>galois_multiplication</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>101</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_galois_multiplication_fu_108</InstName>
                                            <ModuleName>galois_multiplication</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>108</ID>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln542_fu_134_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>i_17_fu_159_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265</InstName>
                            <ModuleName>aes_invMain_Pipeline_VITIS_LOOP_507_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>265</ID>
                            <BindInstances>add_ln507_fu_79_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273</InstName>
                            <ModuleName>aes_invMain_Pipeline_invShiftRowLoop</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>273</ID>
                            <BindInstances>add_ln525_fu_171_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288</InstName>
                            <ModuleName>aes_invMain_Pipeline_VITIS_LOOP_308_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>288</ID>
                            <BindInstances>add_ln308_fu_78_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>roundKey_U add_ln398_fu_313_p2 add_ln401_fu_346_p2 add_ln402_fu_361_p2 add_ln402_4_fu_383_p2 add_ln308_fu_411_p2 add_ln605_fu_422_p2 add_ln398_3_fu_467_p2 add_ln401_1_fu_505_p2 add_ln402_5_fu_524_p2 add_ln402_6_fu_546_p2 add_ln605_1_fu_489_p2 i_28_fu_568_p2 rsbox_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390</InstName>
                    <ModuleName>aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>390</ID>
                    <BindInstances>add_ln679_fu_105_p2 add_ln679_1_fu_131_p2 add_ln683_fu_177_p2 add_ln683_1_fu_188_p2 add_ln682_fu_194_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396</InstName>
                    <ModuleName>aes_Pipeline_VITIS_LOOP_85_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>396</ID>
                    <BindInstances>add_ln85_fu_154_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420</InstName>
                    <ModuleName>aes_Pipeline_VITIS_LOOP_94_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>420</ID>
                    <BindInstances>add_ln94_fu_154_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>key_array128_U expandedKey_U block_U expandedKey_1_U block_1_U plaintext_array_U ciphertext_array_U decryptedtext_array_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>aes_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.618</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>50</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_71_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_71"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.618</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26</Best-caseLatency>
                    <Average-caseLatency>26</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>24</TripCount>
                        <Latency>24</Latency>
                        <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_69_fu_62_p2" SOURCE="" URAM="0" VARIABLE="empty_69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.681</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_67_fu_62_p2" SOURCE="" URAM="0" VARIABLE="empty_67"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_Pipeline_VITIS_LOOP_70_2</Name>
            <Loops>
                <VITIS_LOOP_70_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.681</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18 ~ 34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_70_2>
                        <Name>VITIS_LOOP_70_2</Name>
                        <TripCount>
                            <range>
                                <min>16</min>
                                <max>32</max>
                            </range>
                        </TripCount>
                        <Latency>16 ~ 32</Latency>
                        <AbsoluteTimeLatency>0.160 us ~ 0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_70_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_129_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:70" URAM="0" VARIABLE="add_ln70"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_Pipeline_VITIS_LOOP_75_3</Name>
            <Loops>
                <VITIS_LOOP_75_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.686</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_3>
                        <Name>VITIS_LOOP_75_3</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_75_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>63</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_181_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:75" URAM="0" VARIABLE="add_ln75"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2</Name>
            <Loops>
                <VITIS_LOOP_475_1_VITIS_LOOP_478_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.687</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_475_1_VITIS_LOOP_478_2>
                        <Name>VITIS_LOOP_475_1_VITIS_LOOP_478_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_475_1_VITIS_LOOP_478_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_475_1_VITIS_LOOP_478_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln475_fu_105_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475" URAM="0" VARIABLE="add_ln475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_475_1_VITIS_LOOP_478_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln475_1_fu_131_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475" URAM="0" VARIABLE="add_ln475_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_475_1_VITIS_LOOP_478_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln479_fu_165_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:479" URAM="0" VARIABLE="add_ln479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_475_1_VITIS_LOOP_478_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln479_1_fu_188_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:479" URAM="0" VARIABLE="add_ln479_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_475_1_VITIS_LOOP_478_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln478_fu_194_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:478" URAM="0" VARIABLE="add_ln478"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>expandKey_Pipeline_VITIS_LOOP_227_1</Name>
            <Loops>
                <VITIS_LOOP_227_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18 ~ 34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_227_1>
                        <Name>VITIS_LOOP_227_1</Name>
                        <TripCount>
                            <range>
                                <min>16</min>
                                <max>32</max>
                            </range>
                        </TripCount>
                        <Latency>16 ~ 32</Latency>
                        <AbsoluteTimeLatency>0.160 us ~ 0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_227_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_227_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_95_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:227" URAM="0" VARIABLE="add_ln227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_227_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln228_fu_105_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228" URAM="0" VARIABLE="add_ln228"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>expandKey_Pipeline_expandKeyLoop</Name>
            <Loops>
                <expandKeyLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <expandKeyLoop>
                        <Name>expandKeyLoop</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>15</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </expandKeyLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>462</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>780</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="expandKeyLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_fu_325_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239" URAM="0" VARIABLE="add_ln239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="expandKeyLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_1_fu_335_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239" URAM="0" VARIABLE="add_ln239_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="expandKeyLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_2_fu_345_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239" URAM="0" VARIABLE="add_ln239_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="expandKeyLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_3_fu_369_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239" URAM="0" VARIABLE="add_ln239_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="expandKeyLoop" OPTYPE="add" PRAGMA="" RTLNAME="rconIteration_2_fu_406_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:247" URAM="0" VARIABLE="rconIteration_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="expandKeyLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln263_fu_360_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263" URAM="0" VARIABLE="sub_ln263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="expandKeyLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_fu_475_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264" URAM="0" VARIABLE="add_ln264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="expandKeyLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln263_1_fu_480_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263" URAM="0" VARIABLE="sub_ln263_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="expandKeyLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_1_fu_527_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264" URAM="0" VARIABLE="add_ln264_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="expandKeyLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln263_2_fu_532_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263" URAM="0" VARIABLE="sub_ln263_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="expandKeyLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_2_fu_558_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264" URAM="0" VARIABLE="add_ln264_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="expandKeyLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln263_3_fu_563_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263" URAM="0" VARIABLE="sub_ln263_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="expandKeyLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_3_fu_314_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264" URAM="0" VARIABLE="add_ln264_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sbox_U" SOURCE="" URAM="0" VARIABLE="sbox"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="Rcon_U" SOURCE="" URAM="0" VARIABLE="Rcon"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>expandKey</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>484</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>954</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2</Name>
            <Loops>
                <VITIS_LOOP_398_1_VITIS_LOOP_401_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_398_1_VITIS_LOOP_401_2>
                        <Name>VITIS_LOOP_398_1_VITIS_LOOP_401_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_398_1_VITIS_LOOP_401_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>30</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_1_VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln398_fu_105_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398" URAM="0" VARIABLE="add_ln398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_1_VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln398_2_fu_131_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398" URAM="0" VARIABLE="add_ln398_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_1_VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_fu_187_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402" URAM="0" VARIABLE="add_ln402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_1_VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_1_fu_205_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402" URAM="0" VARIABLE="add_ln402_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_1_VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_fu_153_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401" URAM="0" VARIABLE="add_ln401"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_main_Pipeline_VITIS_LOOP_308_1</Name>
            <Loops>
                <VITIS_LOOP_308_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_308_1>
                        <Name>VITIS_LOOP_308_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_308_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln308_fu_78_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308" URAM="0" VARIABLE="add_ln308"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_round_Pipeline_VITIS_LOOP_276_1</Name>
            <Loops>
                <VITIS_LOOP_276_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_276_1>
                        <Name>VITIS_LOOP_276_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_276_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_276_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_fu_79_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:276" URAM="0" VARIABLE="add_ln276"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sbox_U" SOURCE="" URAM="0" VARIABLE="sbox"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>galois_multiplication</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.992</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>104</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>aes_round_Pipeline_mixColumnsLoop</Name>
            <Loops>
                <mixColumnsLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.982</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30</Best-caseLatency>
                    <Average-caseLatency>30</Average-caseLatency>
                    <Worst-caseLatency>30</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>30</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <mixColumnsLoop>
                        <Name>mixColumnsLoop</Name>
                        <TripCount>4</TripCount>
                        <Latency>28</Latency>
                        <AbsoluteTimeLatency>0.280 us</AbsoluteTimeLatency>
                        <PipelineII>7</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_galois_multiplication_fu_85</Instance>
                            <Instance>grp_galois_multiplication_fu_92</Instance>
                            <Instance>grp_galois_multiplication_fu_99</Instance>
                        </InstanceList>
                    </mixColumnsLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>142</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>375</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mixColumnsLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_fu_128_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:337" URAM="0" VARIABLE="add_ln337"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_round_Pipeline_VITIS_LOOP_308_1</Name>
            <Loops>
                <VITIS_LOOP_308_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_308_1>
                        <Name>VITIS_LOOP_308_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_308_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln308_fu_78_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308" URAM="0" VARIABLE="add_ln308"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_round</Name>
            <Loops>
                <shiftRowsLoop>
                    <VITIS_LOOP_296_1/>
                </shiftRowsLoop>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.982</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>80</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>104</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.800 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>80 ~ 104</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <shiftRowsLoop>
                        <Name>shiftRowsLoop</Name>
                        <TripCount>4</TripCount>
                        <Latency>8 ~ 32</Latency>
                        <AbsoluteTimeLatency>80.000 ns ~ 0.320 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>8</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 8</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_296_1>
                            <Name>VITIS_LOOP_296_1</Name>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>3</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 3</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 30.000 ns</AbsoluteTimeLatency>
                            <IterationLatency>1</IterationLatency>
                            <PipelineDepth>1</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_296_1>
                    </shiftRowsLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>252</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>900</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="shiftRowsLoop" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_194_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285" URAM="0" VARIABLE="i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_296_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_fu_263_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296" URAM="0" VARIABLE="add_ln296"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21</Name>
            <Loops>
                <VITIS_LOOP_398_1_VITIS_LOOP_401_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_398_1_VITIS_LOOP_401_2>
                        <Name>VITIS_LOOP_398_1_VITIS_LOOP_401_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_398_1_VITIS_LOOP_401_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>30</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>162</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_1_VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln398_fu_119_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398" URAM="0" VARIABLE="add_ln398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_1_VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln398_1_fu_145_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398" URAM="0" VARIABLE="add_ln398_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_1_VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_fu_210_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402" URAM="0" VARIABLE="add_ln402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_1_VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_1_fu_228_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402" URAM="0" VARIABLE="add_ln402_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_1_VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_fu_167_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401" URAM="0" VARIABLE="add_ln401"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_main_Pipeline_VITIS_LOOP_276_1</Name>
            <Loops>
                <VITIS_LOOP_276_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_276_1>
                        <Name>VITIS_LOOP_276_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_276_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_276_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_fu_79_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:276" URAM="0" VARIABLE="add_ln276"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sbox_U" SOURCE="" URAM="0" VARIABLE="sbox"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_main_Pipeline_VITIS_LOOP_308_12</Name>
            <Loops>
                <VITIS_LOOP_308_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_308_1>
                        <Name>VITIS_LOOP_308_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_308_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln308_fu_78_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308" URAM="0" VARIABLE="add_ln308"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_main</Name>
            <Loops>
                <VITIS_LOOP_415_1>
                    <VITIS_LOOP_398_1>
                        <VITIS_LOOP_401_2/>
                    </VITIS_LOOP_398_1>
                </VITIS_LOOP_415_1>
                <shiftRowsLoop>
                    <VITIS_LOOP_296_1/>
                </shiftRowsLoop>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.982</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1196</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>2024</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.960 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1196 ~ 2024</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_415_1>
                        <Name>VITIS_LOOP_415_1</Name>
                        <TripCount>
                            <range>
                                <min>9</min>
                                <max>13</max>
                            </range>
                        </TripCount>
                        <Latency>1107 ~ 1911</Latency>
                        <AbsoluteTimeLatency>11.070 us ~ 19.110 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>123</min>
                                <max>147</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>123 ~ 147</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_aes_round_fu_277</Instance>
                        </InstanceList>
                        <VITIS_LOOP_398_1>
                            <Name>VITIS_LOOP_398_1</Name>
                            <TripCount>4</TripCount>
                            <Latency>40</Latency>
                            <AbsoluteTimeLatency>0.400 us</AbsoluteTimeLatency>
                            <IterationLatency>10</IterationLatency>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_401_2>
                                <Name>VITIS_LOOP_401_2</Name>
                                <TripCount>4</TripCount>
                                <Latency>8</Latency>
                                <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_401_2>
                        </VITIS_LOOP_398_1>
                    </VITIS_LOOP_415_1>
                    <shiftRowsLoop>
                        <Name>shiftRowsLoop</Name>
                        <TripCount>4</TripCount>
                        <Latency>8 ~ 32</Latency>
                        <AbsoluteTimeLatency>80.000 ns ~ 0.320 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>8</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 8</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_296_1>
                            <Name>VITIS_LOOP_296_1</Name>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>3</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 3</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 30.000 ns</AbsoluteTimeLatency>
                            <IterationLatency>1</IterationLatency>
                            <PipelineDepth>1</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_296_1>
                    </shiftRowsLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>480</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2149</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="roundKey_U" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:410" URAM="0" VARIABLE="roundKey"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln398_1_fu_321_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398" URAM="0" VARIABLE="add_ln398_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_fu_359_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401" URAM="0" VARIABLE="add_ln401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_fu_374_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402" URAM="0" VARIABLE="add_ln402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_2_fu_396_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402" URAM="0" VARIABLE="add_ln402_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_415_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_fu_343_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415" URAM="0" VARIABLE="add_ln415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="shiftRowsLoop" OPTYPE="add" PRAGMA="" RTLNAME="i_12_fu_414_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285" URAM="0" VARIABLE="i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_296_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_fu_483_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296" URAM="0" VARIABLE="add_ln296"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4</Name>
            <Loops>
                <VITIS_LOOP_489_3_VITIS_LOOP_492_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.687</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_489_3_VITIS_LOOP_492_4>
                        <Name>VITIS_LOOP_489_3_VITIS_LOOP_492_4</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_489_3_VITIS_LOOP_492_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_489_3_VITIS_LOOP_492_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln489_fu_105_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:489" URAM="0" VARIABLE="add_ln489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_489_3_VITIS_LOOP_492_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln489_1_fu_131_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:489" URAM="0" VARIABLE="add_ln489_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_489_3_VITIS_LOOP_492_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln493_fu_177_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:493" URAM="0" VARIABLE="add_ln493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_489_3_VITIS_LOOP_492_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln493_1_fu_188_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:493" URAM="0" VARIABLE="add_ln493_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_489_3_VITIS_LOOP_492_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln492_fu_194_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:492" URAM="0" VARIABLE="add_ln492"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2</Name>
            <Loops>
                <VITIS_LOOP_665_1_VITIS_LOOP_668_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.687</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_665_1_VITIS_LOOP_668_2>
                        <Name>VITIS_LOOP_665_1_VITIS_LOOP_668_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_665_1_VITIS_LOOP_668_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_665_1_VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln665_fu_105_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665" URAM="0" VARIABLE="add_ln665"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_665_1_VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln665_1_fu_131_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665" URAM="0" VARIABLE="add_ln665_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_665_1_VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln669_fu_165_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669" URAM="0" VARIABLE="add_ln669"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_665_1_VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln669_1_fu_188_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669" URAM="0" VARIABLE="add_ln669_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_665_1_VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln668_fu_194_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:668" URAM="0" VARIABLE="add_ln668"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_invRound_Pipeline_invShiftRowLoop</Name>
            <Loops>
                <invShiftRowLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.153</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <invShiftRowLoop>
                        <Name>invShiftRowLoop</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 3</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </invShiftRowLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="invShiftRowLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_171_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525" URAM="0" VARIABLE="add_ln525"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_invRound_Pipeline_VITIS_LOOP_507_1</Name>
            <Loops>
                <VITIS_LOOP_507_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_507_1>
                        <Name>VITIS_LOOP_507_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_507_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_507_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln507_fu_79_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:507" URAM="0" VARIABLE="add_ln507"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="rsbox_U" SOURCE="" URAM="0" VARIABLE="rsbox"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_invRound_Pipeline_VITIS_LOOP_308_1</Name>
            <Loops>
                <VITIS_LOOP_308_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_308_1>
                        <Name>VITIS_LOOP_308_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_308_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln308_fu_78_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308" URAM="0" VARIABLE="add_ln308"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_invRound_Pipeline_invMixColumnsLoop</Name>
            <Loops>
                <invMixColumnsLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.982</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30</Best-caseLatency>
                    <Average-caseLatency>30</Average-caseLatency>
                    <Worst-caseLatency>30</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>30</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <invMixColumnsLoop>
                        <Name>invMixColumnsLoop</Name>
                        <TripCount>4</TripCount>
                        <Latency>28</Latency>
                        <AbsoluteTimeLatency>0.280 us</AbsoluteTimeLatency>
                        <PipelineII>7</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_galois_multiplication_fu_87</Instance>
                            <Instance>grp_galois_multiplication_fu_94</Instance>
                            <Instance>grp_galois_multiplication_fu_101</Instance>
                            <Instance>grp_galois_multiplication_fu_108</Instance>
                        </InstanceList>
                    </invMixColumnsLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>126</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>507</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="invMixColumnsLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln542_fu_134_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:542" URAM="0" VARIABLE="add_ln542"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_invRound</Name>
            <Loops>
                <VITIS_LOOP_515_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.982</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>81</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>117</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.810 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>81 ~ 117</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_515_1>
                        <Name>VITIS_LOOP_515_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>8 ~ 44</Latency>
                        <AbsoluteTimeLatency>80.000 ns ~ 0.440 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>11</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 11</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112</Instance>
                        </InstanceList>
                    </VITIS_LOOP_515_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>260</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1053</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_515_1" OPTYPE="add" PRAGMA="" RTLNAME="i_17_fu_159_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515" URAM="0" VARIABLE="i_17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2</Name>
            <Loops>
                <VITIS_LOOP_398_1_VITIS_LOOP_401_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_398_1_VITIS_LOOP_401_2>
                        <Name>VITIS_LOOP_398_1_VITIS_LOOP_401_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_398_1_VITIS_LOOP_401_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>30</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_1_VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln398_fu_105_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398" URAM="0" VARIABLE="add_ln398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_1_VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln398_3_fu_131_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398" URAM="0" VARIABLE="add_ln398_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_1_VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_fu_187_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402" URAM="0" VARIABLE="add_ln402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_1_VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_3_fu_205_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402" URAM="0" VARIABLE="add_ln402_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_1_VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_fu_153_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401" URAM="0" VARIABLE="add_ln401"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_invMain_Pipeline_invShiftRowLoop</Name>
            <Loops>
                <invShiftRowLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.153</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <invShiftRowLoop>
                        <Name>invShiftRowLoop</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 3</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </invShiftRowLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="invShiftRowLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_171_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525" URAM="0" VARIABLE="add_ln525"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_invMain_Pipeline_VITIS_LOOP_507_1</Name>
            <Loops>
                <VITIS_LOOP_507_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_507_1>
                        <Name>VITIS_LOOP_507_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_507_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_507_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln507_fu_79_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:507" URAM="0" VARIABLE="add_ln507"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_invMain_Pipeline_VITIS_LOOP_308_1</Name>
            <Loops>
                <VITIS_LOOP_308_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_308_1>
                        <Name>VITIS_LOOP_308_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_308_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln308_fu_78_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308" URAM="0" VARIABLE="add_ln308"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_invMain</Name>
            <Loops>
                <VITIS_LOOP_398_1>
                    <VITIS_LOOP_401_2/>
                </VITIS_LOOP_398_1>
                <VITIS_LOOP_308_1/>
                <VITIS_LOOP_605_1>
                    <VITIS_LOOP_398_1>
                        <VITIS_LOOP_401_2/>
                    </VITIS_LOOP_398_1>
                </VITIS_LOOP_605_1>
                <VITIS_LOOP_515_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.982</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1260</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>2260</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.600 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>22.600 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1260 ~ 2260</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_398_1>
                        <Name>VITIS_LOOP_398_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.400 us</AbsoluteTimeLatency>
                        <IterationLatency>10</IterationLatency>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_401_2>
                            <Name>VITIS_LOOP_401_2</Name>
                            <TripCount>4</TripCount>
                            <Latency>8</Latency>
                            <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_401_2>
                    </VITIS_LOOP_398_1>
                    <VITIS_LOOP_308_1>
                        <Name>VITIS_LOOP_308_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_308_1>
                    <VITIS_LOOP_605_1>
                        <Name>VITIS_LOOP_605_1</Name>
                        <TripCount>
                            <range>
                                <min>9</min>
                                <max>13</max>
                            </range>
                        </TripCount>
                        <Latency>1116 ~ 2080</Latency>
                        <AbsoluteTimeLatency>11.160 us ~ 20.800 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>124</min>
                                <max>160</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>124 ~ 160</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_aes_invRound_fu_256</Instance>
                        </InstanceList>
                        <VITIS_LOOP_398_1>
                            <Name>VITIS_LOOP_398_1</Name>
                            <TripCount>4</TripCount>
                            <Latency>40</Latency>
                            <AbsoluteTimeLatency>0.400 us</AbsoluteTimeLatency>
                            <IterationLatency>10</IterationLatency>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_401_2>
                                <Name>VITIS_LOOP_401_2</Name>
                                <TripCount>4</TripCount>
                                <Latency>8</Latency>
                                <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_401_2>
                        </VITIS_LOOP_398_1>
                    </VITIS_LOOP_605_1>
                    <VITIS_LOOP_515_1>
                        <Name>VITIS_LOOP_515_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>8 ~ 44</Latency>
                        <AbsoluteTimeLatency>80.000 ns ~ 0.440 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>11</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 11</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273</Instance>
                        </InstanceList>
                    </VITIS_LOOP_515_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>503</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2229</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="roundKey_U" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:600" URAM="0" VARIABLE="roundKey"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln398_fu_313_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398" URAM="0" VARIABLE="add_ln398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_fu_346_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401" URAM="0" VARIABLE="add_ln401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_fu_361_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402" URAM="0" VARIABLE="add_ln402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_4_fu_383_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402" URAM="0" VARIABLE="add_ln402_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln308_fu_411_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308" URAM="0" VARIABLE="add_ln308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln605_fu_422_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:605" URAM="0" VARIABLE="add_ln605"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_398_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln398_3_fu_467_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398" URAM="0" VARIABLE="add_ln398_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_1_fu_505_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401" URAM="0" VARIABLE="add_ln401_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_5_fu_524_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402" URAM="0" VARIABLE="add_ln402_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_401_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_6_fu_546_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402" URAM="0" VARIABLE="add_ln402_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_605_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln605_1_fu_489_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:605" URAM="0" VARIABLE="add_ln605_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_515_1" OPTYPE="add" PRAGMA="" RTLNAME="i_28_fu_568_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515" URAM="0" VARIABLE="i_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="rsbox_U" SOURCE="" URAM="0" VARIABLE="rsbox"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4</Name>
            <Loops>
                <VITIS_LOOP_679_3_VITIS_LOOP_682_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.687</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_679_3_VITIS_LOOP_682_4>
                        <Name>VITIS_LOOP_679_3_VITIS_LOOP_682_4</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_679_3_VITIS_LOOP_682_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_679_3_VITIS_LOOP_682_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln679_fu_105_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:679" URAM="0" VARIABLE="add_ln679"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_679_3_VITIS_LOOP_682_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln679_1_fu_131_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:679" URAM="0" VARIABLE="add_ln679_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_679_3_VITIS_LOOP_682_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln683_fu_177_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:683" URAM="0" VARIABLE="add_ln683"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_679_3_VITIS_LOOP_682_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln683_1_fu_188_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:683" URAM="0" VARIABLE="add_ln683_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_679_3_VITIS_LOOP_682_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln682_fu_194_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:682" URAM="0" VARIABLE="add_ln682"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_Pipeline_VITIS_LOOP_85_4</Name>
            <Loops>
                <VITIS_LOOP_85_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.368</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_85_4>
                        <Name>VITIS_LOOP_85_4</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_85_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>72</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_154_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:85" URAM="0" VARIABLE="add_ln85"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_Pipeline_VITIS_LOOP_94_5</Name>
            <Loops>
                <VITIS_LOOP_94_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.368</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_94_5>
                        <Name>VITIS_LOOP_94_5</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_94_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>72</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_154_p2" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:94" URAM="0" VARIABLE="add_ln94"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes</Name>
            <Loops>
                <VITIS_LOOP_64_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_1>
                        <Name>VITIS_LOOP_64_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>84</min>
                                <max>4465</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>84 ~ 4465</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289</Instance>
                            <Instance>grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312</Instance>
                            <Instance>grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337</Instance>
                            <Instance>grp_expandKey_fu_343</Instance>
                            <Instance>grp_aes_main_fu_358</Instance>
                            <Instance>grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368</Instance>
                            <Instance>grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374</Instance>
                            <Instance>grp_aes_invMain_fu_380</Instance>
                            <Instance>grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390</Instance>
                            <Instance>grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396</Instance>
                            <Instance>grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420</Instance>
                        </InstanceList>
                    </VITIS_LOOP_64_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>9</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <FF>1919</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>8006</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="key_array128_U" SOURCE="" URAM="0" VARIABLE="key_array128"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="expandedKey_U" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:629" URAM="0" VARIABLE="expandedKey"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="block_U" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:632" URAM="0" VARIABLE="block"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="expandedKey_1_U" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:439" URAM="0" VARIABLE="expandedKey_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="block_1_U" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:442" URAM="0" VARIABLE="block_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="plaintext_array_U" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:58" URAM="0" VARIABLE="plaintext_array"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ciphertext_array_U" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:59" URAM="0" VARIABLE="ciphertext_array"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="decryptedtext_array_U" SOURCE="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:60" URAM="0" VARIABLE="decryptedtext_array"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_export vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="key_and_plaintext" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;8&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="56">
            <hwRefs>
                <hwRef type="interface" interface="key_and_plaintext" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ciphertext_and_decryptedtext" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_int&lt;8&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="56">
            <hwRefs>
                <hwRef type="interface" interface="ciphertext_and_decryptedtext" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mode" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL_BUS" name="mode" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="enable_in" index="3" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL_BUS" name="enable_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="enable_out" index="4" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="enable_out" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="power_reading_in" index="5" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="power_reading_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="power_reading_out" index="6" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL_BUS" name="power_reading_out" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL_BUS" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_CTRL_BUS_" paramPrefix="C_S_AXI_CTRL_BUS_">
            <ports>
                <port>s_axi_CTRL_BUS_ARADDR</port>
                <port>s_axi_CTRL_BUS_ARREADY</port>
                <port>s_axi_CTRL_BUS_ARVALID</port>
                <port>s_axi_CTRL_BUS_AWADDR</port>
                <port>s_axi_CTRL_BUS_AWREADY</port>
                <port>s_axi_CTRL_BUS_AWVALID</port>
                <port>s_axi_CTRL_BUS_BREADY</port>
                <port>s_axi_CTRL_BUS_BRESP</port>
                <port>s_axi_CTRL_BUS_BVALID</port>
                <port>s_axi_CTRL_BUS_RDATA</port>
                <port>s_axi_CTRL_BUS_RREADY</port>
                <port>s_axi_CTRL_BUS_RRESP</port>
                <port>s_axi_CTRL_BUS_RVALID</port>
                <port>s_axi_CTRL_BUS_WDATA</port>
                <port>s_axi_CTRL_BUS_WREADY</port>
                <port>s_axi_CTRL_BUS_WSTRB</port>
                <port>s_axi_CTRL_BUS_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="mode" access="W" description="Data signal of mode" range="32">
                    <fields>
                        <field offset="0" width="32" name="mode" access="W" description="Bit 31 to 0 of mode"/>
                    </fields>
                </register>
                <register offset="0x18" name="enable_in" access="W" description="Data signal of enable_in" range="32">
                    <fields>
                        <field offset="0" width="8" name="enable_in" access="W" description="Bit 7 to 0 of enable_in"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="power_reading_out" access="W" description="Data signal of power_reading_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="power_reading_out" access="W" description="Bit 31 to 0 of power_reading_out"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="mode"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="enable_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="power_reading_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="enable_out" access="W" description="Data signal of enable_out" range="32">
                    <fields>
                        <field offset="0" width="8" name="enable_out" access="W" description="Bit 7 to 0 of enable_out"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="power_reading_in" access="W" description="Data signal of power_reading_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="power_reading_in" access="W" description="Bit 31 to 0 of power_reading_in"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="enable_out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="power_reading_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL_BUS:s_axi_control:key_and_plaintext:ciphertext_and_decryptedtext</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="key_and_plaintext" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="key_and_plaintext_">
            <ports>
                <port>key_and_plaintext_TDATA</port>
                <port>key_and_plaintext_TDEST</port>
                <port>key_and_plaintext_TID</port>
                <port>key_and_plaintext_TKEEP</port>
                <port>key_and_plaintext_TLAST</port>
                <port>key_and_plaintext_TREADY</port>
                <port>key_and_plaintext_TSTRB</port>
                <port>key_and_plaintext_TUSER</port>
                <port>key_and_plaintext_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="key_and_plaintext"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ciphertext_and_decryptedtext" type="axi4stream" busTypeName="axis" mode="master" dataWidth="8" portPrefix="ciphertext_and_decryptedtext_">
            <ports>
                <port>ciphertext_and_decryptedtext_TDATA</port>
                <port>ciphertext_and_decryptedtext_TDEST</port>
                <port>ciphertext_and_decryptedtext_TID</port>
                <port>ciphertext_and_decryptedtext_TKEEP</port>
                <port>ciphertext_and_decryptedtext_TLAST</port>
                <port>ciphertext_and_decryptedtext_TREADY</port>
                <port>ciphertext_and_decryptedtext_TSTRB</port>
                <port>ciphertext_and_decryptedtext_TUSER</port>
                <port>ciphertext_and_decryptedtext_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="ciphertext_and_decryptedtext"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL_BUS">32, 6, 16, 0, , , , , </column>
                    <column name="s_axi_control">32, 5, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="6">Interface, Register, Offset, Width, Access, Description</keys>
                    <column name="s_axi_CTRL_BUS">mode, 0x10, 32, W, Data signal of mode, </column>
                    <column name="s_axi_CTRL_BUS">enable_in, 0x18, 32, W, Data signal of enable_in, </column>
                    <column name="s_axi_CTRL_BUS">power_reading_out, 0x20, 32, W, Data signal of power_reading_out, </column>
                    <column name="s_axi_control">enable_out, 0x10, 32, W, Data signal of enable_out, </column>
                    <column name="s_axi_control">power_reading_in, 0x18, 32, W, Data signal of power_reading_in, </column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="11">Interface, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="ciphertext_and_decryptedtext">both, 8, 1, 1, 1, 1, 1, 1, 1, 1, </column>
                    <column name="key_and_plaintext">both, 8, 1, 1, 1, 1, 1, 1, 1, 1, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_none, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="key_and_plaintext">in, stream&lt;hls::axis&lt;ap_int&lt;8&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="ciphertext_and_decryptedtext">out, stream&lt;hls::axis&lt;ap_int&lt;8&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="mode">in, int</column>
                    <column name="enable_in">in, unsigned char</column>
                    <column name="enable_out">in, unsigned char</column>
                    <column name="power_reading_in">in, unsigned int</column>
                    <column name="power_reading_out">in, unsigned int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="key_and_plaintext">key_and_plaintext, interface, , </column>
                    <column name="ciphertext_and_decryptedtext">ciphertext_and_decryptedtext, interface, , </column>
                    <column name="mode">s_axi_CTRL_BUS, register, name=mode offset=0x10 range=32, </column>
                    <column name="enable_in">s_axi_CTRL_BUS, register, name=enable_in offset=0x18 range=32, </column>
                    <column name="enable_out">s_axi_control, register, name=enable_out offset=0x10 range=32, </column>
                    <column name="power_reading_in">s_axi_control, register, name=power_reading_in offset=0x18 range=32, </column>
                    <column name="power_reading_out">s_axi_CTRL_BUS, register, name=power_reading_out offset=0x20 range=32, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:17" status="valid" parentFunction="aes" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="interface" location="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:18" status="valid" parentFunction="aes" variable="key_and_plaintext" isDirective="0" options="axis port=key_and_plaintext"/>
        <Pragma type="interface" location="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:19" status="valid" parentFunction="aes" variable="ciphertext_and_decryptedtext" isDirective="0" options="axis port=ciphertext_and_decryptedtext"/>
        <Pragma type="interface" location="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:20" status="valid" parentFunction="aes" variable="mode" isDirective="0" options="s_axilite port=mode bundle=CTRL_BUS"/>
        <Pragma type="interface" location="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:21" status="valid" parentFunction="aes" variable="enable_out" isDirective="0" options="s_axilite port=enable_out"/>
        <Pragma type="interface" location="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:22" status="valid" parentFunction="aes" variable="power_reading_in" isDirective="0" options="s_axilite port=power_reading_in"/>
        <Pragma type="interface" location="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:23" status="valid" parentFunction="aes" variable="enable_in" isDirective="0" options="s_axilite port=enable_in bundle=CTRL_BUS"/>
        <Pragma type="interface" location="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:24" status="valid" parentFunction="aes" variable="power_reading_out" isDirective="0" options="s_axilite port=power_reading_out bundle=CTRL_BUS"/>
        <Pragma type="interface" location="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:25" status="valid" parentFunction="aes" variable="return" isDirective="0" options="s_axilite port=return bundle=CTRL_BUS"/>
        <Pragma type="pipeline" location="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:235" status="valid" parentFunction="expandkey" variable="" isDirective="0" options="II=15"/>
        <Pragma type="pipeline" location="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:286" status="valid" parentFunction="shiftrows" variable="" isDirective="0" options="II=4"/>
        <Pragma type="pipeline" location="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:339" status="valid" parentFunction="mixcolumns" variable="" isDirective="0" options="II=7"/>
        <Pragma type="pipeline" location="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:527" status="valid" parentFunction="invshiftrow" variable="" isDirective="0" options="II=5"/>
        <Pragma type="pipeline" location="AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:544" status="valid" parentFunction="invmixcolumns" variable="" isDirective="0" options="II=8"/>
    </PragmaReport>
</profile>

