[
    {
        "content": "<p>I've been trying to get use multicore on an embedded device (LPC55S69). I followed jorge's <a href=\"https://github.com/japaric/lpcxpresso55S69\">https://github.com/japaric/lpcxpresso55S69</a> repo and with some minor modifications got the examples working. With some google-fu, I got gdb debugging working on both cores as well.</p>\n<p>But after that, I tried to call the same function from both the cores.</p>\n<div class=\"codehilite\" data-code-language=\"Rust\"><pre><span></span><code><span class=\"cp\">#![no_main]</span><span class=\"w\"></span>\n<span class=\"cp\">#![no_std]</span><span class=\"w\"></span>\n\n<span class=\"k\">use</span><span class=\"w\"> </span><span class=\"n\">lpc55s6x</span>::<span class=\"p\">{</span><span class=\"n\">BLUE</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">GREEN</span><span class=\"p\">};</span><span class=\"w\"></span>\n<span class=\"k\">use</span><span class=\"w\"> </span><span class=\"n\">panic_halt</span><span class=\"w\"> </span><span class=\"k\">as</span><span class=\"w\"> </span><span class=\"n\">_</span><span class=\"p\">;</span><span class=\"w\"></span>\n\n<span class=\"cp\">#[inline(never)]</span><span class=\"w\"></span>\n<span class=\"k\">fn</span> <span class=\"nf\">toggle</span><span class=\"p\">(</span><span class=\"n\">col</span>: <span class=\"kt\">u8</span><span class=\"p\">)</span><span class=\"w\"> </span><span class=\"p\">{</span><span class=\"w\"></span>\n<span class=\"w\">    </span><span class=\"k\">if</span><span class=\"w\"> </span><span class=\"n\">col</span><span class=\"w\"> </span><span class=\"o\">==</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"w\"> </span><span class=\"p\">{</span><span class=\"w\"></span>\n<span class=\"w\">        </span><span class=\"n\">GREEN</span><span class=\"p\">.</span><span class=\"n\">toggle</span><span class=\"p\">();</span><span class=\"w\"></span>\n<span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"> </span><span class=\"k\">else</span><span class=\"w\"> </span><span class=\"p\">{</span><span class=\"w\"></span>\n<span class=\"w\">        </span><span class=\"n\">BLUE</span><span class=\"p\">.</span><span class=\"n\">toggle</span><span class=\"p\">();</span><span class=\"w\"></span>\n<span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"></span>\n<span class=\"p\">}</span><span class=\"w\"></span>\n\n<span class=\"cp\">#[no_mangle]#[link_section = </span><span class=\"s\">\".text_0.1\"</span><span class=\"cp\">]</span><span class=\"w\"></span>\n<span class=\"k\">unsafe</span><span class=\"w\"> </span><span class=\"k\">extern</span><span class=\"w\"> </span><span class=\"s\">\"C\"</span><span class=\"w\"> </span><span class=\"k\">fn</span> <span class=\"nf\">main_0</span><span class=\"p\">()</span><span class=\"w\"> </span>-&gt; <span class=\"o\">!</span><span class=\"w\"> </span><span class=\"p\">{</span><span class=\"w\"></span>\n<span class=\"w\">    </span><span class=\"n\">GREEN</span><span class=\"p\">.</span><span class=\"n\">on</span><span class=\"p\">();</span><span class=\"w\"></span>\n\n<span class=\"w\">    </span><span class=\"k\">loop</span><span class=\"w\"> </span><span class=\"p\">{</span><span class=\"w\"></span>\n<span class=\"w\">        </span><span class=\"k\">for</span><span class=\"w\"> </span><span class=\"n\">_</span><span class=\"w\"> </span><span class=\"k\">in</span><span class=\"w\"> </span><span class=\"mi\">1</span><span class=\"o\">..</span><span class=\"mi\">10000</span><span class=\"w\"> </span><span class=\"p\">{}</span><span class=\"w\"></span>\n<span class=\"w\">        </span><span class=\"c1\">// GREEN.toggle();</span>\n<span class=\"w\">        </span><span class=\"n\">toggle</span><span class=\"p\">(</span><span class=\"mi\">0</span><span class=\"p\">);</span><span class=\"w\"></span>\n<span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"></span>\n<span class=\"p\">}</span><span class=\"w\"></span>\n\n<span class=\"cp\">#[no_mangle]</span><span class=\"w\"></span>\n<span class=\"cp\">#[link_section = </span><span class=\"s\">\".text_1.1\"</span><span class=\"cp\">]</span><span class=\"w\"></span>\n<span class=\"k\">unsafe</span><span class=\"w\"> </span><span class=\"k\">extern</span><span class=\"w\"> </span><span class=\"s\">\"C\"</span><span class=\"w\"> </span><span class=\"k\">fn</span> <span class=\"nf\">main_1</span><span class=\"p\">()</span><span class=\"w\"> </span>-&gt; <span class=\"o\">!</span><span class=\"w\"> </span><span class=\"p\">{</span><span class=\"w\"></span>\n<span class=\"w\">    </span><span class=\"n\">BLUE</span><span class=\"p\">.</span><span class=\"n\">on</span><span class=\"p\">();</span><span class=\"w\"></span>\n\n<span class=\"w\">    </span><span class=\"k\">loop</span><span class=\"w\"> </span><span class=\"p\">{</span><span class=\"w\"></span>\n<span class=\"w\">        </span><span class=\"k\">for</span><span class=\"w\"> </span><span class=\"n\">_</span><span class=\"w\"> </span><span class=\"k\">in</span><span class=\"w\"> </span><span class=\"mi\">1</span><span class=\"o\">..</span><span class=\"mi\">10000</span><span class=\"w\"> </span><span class=\"p\">{}</span><span class=\"w\"></span>\n<span class=\"w\">        </span><span class=\"c1\">// BLUE.toggle();</span>\n<span class=\"w\">        </span><span class=\"n\">toggle</span><span class=\"p\">(</span><span class=\"mi\">1</span><span class=\"p\">);</span><span class=\"w\"></span>\n<span class=\"w\">    </span><span class=\"p\">}</span><span class=\"w\"></span>\n<span class=\"p\">}</span><span class=\"w\"></span>\n</code></pre></div>\n<p>This code panics on 2nd core but 1st core runs fine.</p>\n<p>The cause of panic is also confusing but I think y'all may be able to shed some light.</p>\n<p>The backtrace is</p>\n<div class=\"codehilite\"><pre><span></span><code>(gdb) bt\n#0  lpc55s6x::DefaultHandler () at /home/vn-ki/git/harsark-lpc55S69-multicore-examples/src/lib.rs:330\n#1  &lt;signal handler called&gt;\n#2  0x2001013c in led::main_1 () at /home/vn-ki/git/harsark-lpc55S69-multicore-examples/examples/led.rs:37\n#3  0x2001016c in lpc55s6x::_start_1 () at /home/vn-ki/git/harsark-lpc55S69-multicore-examples/src/lib.rs:263\n#4  0xfffffffe in ?? ()\n</code></pre></div>\n<p>main_1:</p>\n<div class=\"codehilite\"><pre><span></span><code>(gdb) disass led::main_1\nDump of assembler code for function led::main_1:\n   0x20010130 &lt;+0&gt;:     push    {r7, lr}\n   0x20010132 &lt;+2&gt;:     mov     r7, sp\n   0x20010134 &lt;+4&gt;:     ldr     r0, [pc, #12]   ; (0x20010144 &lt;led::main_1+20&gt;)\n   0x20010136 &lt;+6&gt;:     movs    r1, #16\n   0x20010138 &lt;+8&gt;:     str     r1, [r0, #0]\n   0x2001013a &lt;+10&gt;:    movs    r0, #1\n   0x2001013c &lt;+12&gt;:    blx     0x20010174 &lt;__ARMv5ABSLongThunk__ZN3led6toggle17h8b94eb1569c0cb62E&gt;\n   0x20010140 &lt;+16&gt;:    b.n     0x2001013a &lt;led::main_1+10&gt;\n   0x20010142 &lt;+18&gt;:    nop\n   0x20010144 &lt;+20&gt;:    b.n     0x20010650\n   0x20010146 &lt;+22&gt;:    ands    r0, r1\n</code></pre></div>\n<div class=\"codehilite\"><pre><span></span><code>(gdb) disass 0x20010174\nDump of assembler code for function __ARMv5ABSLongThunk__ZN3led6toggle17h8b94eb1569c0cb62E:\n   0x20010174 &lt;+0&gt;:     bfcsel  0, 0x20010bb4, 2, ne\n   0x20010178 &lt;+4&gt;:     lsls    r1, r1, #5\n   0x2001017a &lt;+6&gt;:     movs    r0, r0\nEnd of assembler dump.\n(gdb) x/16bx 0x20010174\n0x20010174 &lt;__ARMv5ABSLongThunk__ZN3led6toggle17h8b94eb1569c0cb62E&gt;:    0x04    0xf0    0x1f    0xe5    0x49   0x01     0x00    0x00\n</code></pre></div>\n<p>Those instructions did not make any sense, so I opened the elf in ghidra and</p>\n<div class=\"codehilite\"><pre><span></span><code>                                 *************************************************************************\n                                 *                            THUNK FUNCTION                             *\n                                 *************************************************************************\n                                 thunk undefined __ARMv5ABSLongThunk__ZN3led6toggle17h8b94eb1569c0c\n                                     Thunked-Function: led::toggle::h8b94eb1569c0cb62\n               undefined            r0:1             &lt;RETURN&gt;\n                                 __ARMv5ABSLongThunk__ZN3led6toggle17h8b94eb1569c0cb62E  XREF[1]:       main_1:2001013c(c)\n           20010174 04 f0 1f e5       ldr          pc=&gt;led::toggle::h8b94eb1569c0cb62,[DAT_20010178]        = 00000149h\n                                 DAT_20010178                                            XREF[1]:       __ARMv5ABSLongThunk__ZN3led6toggle17h8\n           20010178 49 01 00 00       undefined4   00000149h\n</code></pre></div>\n<p>I don't really understand why this is happening (?) Is this compiler confused and generating incompatible code?</p>\n<p>Upon further investigation this <code>__ARMv5</code> problem affects a lot more things. For example, I can't print anything from core 1 because the hprintln compiles down to</p>\n<div class=\"codehilite\"><pre><span></span><code> 0x20010162  led::main_1+50 movs    r0, #1\n 0x20010164  led::main_1+52 blx    0x200101e4 &lt;__ARMv5ABSLongThunk___c_m_sh_syscall&gt;\n....\n&gt;&gt;&gt; disass 0x200101e4\nDump of assembler code for function __ARMv5ABSLongThunk___c_m_sh_syscall:\n   0x200101e4 &lt;+0&gt;:     bfcsel  0, 0x20010c24, 2, ne\n   0x200101e8 &lt;+4&gt;:     lsls    r7, r3, #9\n   0x200101ea &lt;+6&gt;:     movs    r0, r0\n</code></pre></div>\n<p>which panics</p>",
        "id": 226347211,
        "sender_full_name": "vn-ki",
        "timestamp": 1613367621
    },
    {
        "content": "<p>.cargo/config</p>\n<div class=\"codehilite\"><pre><span></span><code>[target.&#39;cfg(all(target_arch = &quot;arm&quot;, target_os = &quot;none&quot;))&#39;]\nrunner = &quot;arm-none-eabi-gdb -q -x jlink.gdb&quot;\n\nrustflags = [\n  &quot;-C&quot;, &quot;link-arg=-Tlink.x&quot;,\n]\n\n[build]\ntarget = &quot;thumbv8m.main-none-eabi&quot;\n</code></pre></div>",
        "id": 226347228,
        "sender_full_name": "vn-ki",
        "timestamp": 1613367690
    },
    {
        "content": "<p>I tried switching from rust-lld to gnu ld and it seems to generate the correct code but there are (unknown issue) which is causing the core to not boot. When I manually boot the core, the thunk (/veneer) works correctly</p>\n<p>What gnu ld generates:</p>\n<div class=\"codehilite\"><pre><span></span><code>20010178 &lt;___ZN3led6toggle17h27d172181cf2f671E_veneer&gt;:\n20010178:       b401            push    {r0}\n2001017a:       4802            ldr     r0, [pc, #8]    ; (20010184 &lt;___ZN3led6toggle17h27d172181cf2f671E_veneer+0xc&gt;)\n2001017c:       4684            mov     ip, r0\n2001017e:       bc01            pop     {r0}\n20010180:       4760            bx      ip\n20010182:       bf00            nop\n20010184:       00000149        .word   0x00000149\n</code></pre></div>",
        "id": 226489326,
        "sender_full_name": "vn-ki",
        "timestamp": 1613467266
    },
    {
        "content": "<p>So this confirms that it has to do with rust-lld</p>\n<p>I looked at some cli options of lld to see if there is some flag that could force it to output the correct stub code but couldnt find any.</p>",
        "id": 226489503,
        "sender_full_name": "vn-ki",
        "timestamp": 1613467367
    },
    {
        "content": "<p>Just a guess, but is it possible that LLD create a non-thumb thunk?</p>",
        "id": 226489536,
        "sender_full_name": "bjorn3",
        "timestamp": 1613467401
    },
    {
        "content": "<p>Hmm, that's a possibility. Wonder how lld chooses to generate which version.</p>",
        "id": 226490236,
        "sender_full_name": "vn-ki",
        "timestamp": 1613467799
    },
    {
        "content": "<p>Another observation (that may or may not be helpful) is that the name of the thunk generated by LLD says ARMv5. The board I'm using have Cortex M-33 cores which is ARMv8 AFAIK</p>",
        "id": 226493371,
        "sender_full_name": "vn-ki",
        "timestamp": 1613469619
    },
    {
        "content": "<p>32-bit arm architecture is backwards compatible, core that's capable executing v8 will execute v5 just as fine (provided its in the ARM mode)</p>",
        "id": 226494301,
        "sender_full_name": "nagisa",
        "timestamp": 1613470081
    },
    {
        "content": "<p>but presence of v5 would suggest that your veneer is indeed ARM, not thumb.</p>",
        "id": 226494489,
        "sender_full_name": "nagisa",
        "timestamp": 1613470177
    },
    {
        "content": "<p>Does this mean that my core 0 code is thumb and core 1 code is ARM?</p>",
        "id": 226494616,
        "sender_full_name": "vn-ki",
        "timestamp": 1613470243
    },
    {
        "content": "<p>ARM cores switch modes almost transparently (based on whether the last bit is set when the function is called). The only case I can think where this could cause issues is maybe some MSR flags that control whether thumb is enabled or not.</p>",
        "id": 226494770,
        "sender_full_name": "nagisa",
        "timestamp": 1613470362
    },
    {
        "content": "<p>You should probably set up exception handlers for at least some common hardware interrupts cores might execute when encountering invalid code: usage fault, bus fault, etc.</p>",
        "id": 226494933,
        "sender_full_name": "nagisa",
        "timestamp": 1613470458
    },
    {
        "content": "<p>(you can still figure out what exception you're executing without doing so, but its more difficult than just running <code>bt</code> and involves looking at certain registers)</p>",
        "id": 226495015,
        "sender_full_name": "nagisa",
        "timestamp": 1613470517
    },
    {
        "content": "<p>I don't understand why objdump shows</p>\n<div class=\"codehilite\"><pre><span></span><code>20010178 &lt;__ARMv5ABSLongThunk__ZN3led6toggle17h27d172181cf2f671E&gt;:\n20010178:       e51ff004        ldr     pc, [pc, #-4]   ; 2001017c &lt;__ARMv5ABSLongThunk__ZN3led6toggle17h27d172181cf2f671E+0x4&gt;\n2001017c:       00000149        .word   0x00000149\n</code></pre></div>\n<p>while gdb (connected to the board)) shows</p>\n<div class=\"codehilite\"><pre><span></span><code>(gdb) disass 0x20010178\nDump of assembler code for function __ARMv5ABSLongThunk__ZN3led6toggle17h27d172181cf2f671E:\n   0x20010178 &lt;+0&gt;:     bfcsel  0, 0x20010bb8, 2, ne\n   0x2001017c &lt;+4&gt;:     lsls    r1, r1, #5\n   0x2001017e &lt;+6&gt;:     movs    r0, r0\nEnd of assembler dump.\n</code></pre></div>",
        "id": 226495576,
        "sender_full_name": "vn-ki",
        "timestamp": 1613470907
    },
    {
        "content": "<p>What does <code>disass/r 0x20010178</code> show?</p>",
        "id": 226495685,
        "sender_full_name": "bjorn3",
        "timestamp": 1613470963
    },
    {
        "content": "<div class=\"codehilite\"><pre><span></span><code>&gt;&gt;&gt; disass/r 0x20010178\nDump of assembler code for function __ARMv5ABSLongThunk__ZN3led6toggle17h27d172181cf2f671E:\n   0x20010178 &lt;+0&gt;:     04 f0 1f e5     bfcsel  0, 0x20010bb8, 2, ne\n   0x2001017c &lt;+4&gt;:     49 01   lsls    r1, r1, #5\n   0x2001017e &lt;+6&gt;:     00 00   movs    r0, r0\nEnd of assembler dump.\n</code></pre></div>",
        "id": 226495738,
        "sender_full_name": "vn-ki",
        "timestamp": 1613471005
    },
    {
        "content": "<p>gdb may be disassembling in thumb mode. Oftentimes what mode a tool will disassemble with is based on heuristics.</p>",
        "id": 226495815,
        "sender_full_name": "nagisa",
        "timestamp": 1613471048
    },
    {
        "content": "<p>try</p>\n<div class=\"codehilite\"><pre><span></span><code>show disassembly-flavor\n</code></pre></div>",
        "id": 226495900,
        "sender_full_name": "nagisa",
        "timestamp": 1613471119
    },
    {
        "content": "<p>ah, no that's not the right thing</p>",
        "id": 226495941,
        "sender_full_name": "nagisa",
        "timestamp": 1613471153
    },
    {
        "content": "<p><a href=\"https://www-zeuthen.desy.de/unix/unixguide/infohtml/gdb/ARM.html\">https://www-zeuthen.desy.de/unix/unixguide/infohtml/gdb/ARM.html</a> <code>arm fallback-mode</code> and <code>arm force-mode</code> are relevant.</p>",
        "id": 226496122,
        "sender_full_name": "nagisa",
        "timestamp": 1613471249
    },
    {
        "content": "<p>From this:</p>\n<blockquote>\n<p>The default is `auto', which causes gdb to use the current execution mode (from the T bit in the CPSR register).</p>\n</blockquote>",
        "id": 226496201,
        "sender_full_name": "nagisa",
        "timestamp": 1613471287
    },
    {
        "content": "<p>So that points out a couple of interesting things: first, your core _may_ be executing code in wrong mode (to make sure you would need to break on <code>__ARMv5ABSLongThunk__ZN3led6toggle17h27d172181cf2f671E</code> and disassemble before its first instruction is executed). But also, do can load your originating ELF file to let gdb know the debuginfo and symbol table of your code if you aren't already.</p>",
        "id": 226496452,
        "sender_full_name": "nagisa",
        "timestamp": 1613471423
    },
    {
        "content": "<p><span class=\"user-mention silent\" data-user-id=\"123586\">nagisa</span> <a href=\"#narrow/stream/122651-general/topic/Rust-lld.20generates.20wrong.20thunk.20code/near/226494933\">said</a>:</p>\n<blockquote>\n<p>You should probably set up exception handlers for at least some common hardware interrupts cores might execute when encountering invalid code: usage fault, bus fault, etc.</p>\n</blockquote>\n<p>thanks for this advice.</p>\n<div class=\"codehilite\"><pre><span></span><code>Program received signal SIGTRAP, Trace/breakpoint trap.\nlpc55s6x::BusFaultHandler () at /home/vn-ki/git/harsark-lpc55S69-multicore-examples/src/lib.rs:336\n336     unsafe extern &quot;C&quot; fn BusFaultHandler() -&gt; ! {\n(gdb) bt\n#0  lpc55s6x::BusFaultHandler () at /home/vn-ki/git/harsark-lpc55S69-multicore-examples/src/lib.rs:336\n#1  &lt;signal handler called&gt;\n#2  0x20010142 in led::main_1 () at /home/vn-ki/git/harsark-lpc55S69-multicore-examples/examples/led.rs:39\n#3  0x20010176 in lpc55s6x::_start_1 () at /home/vn-ki/git/harsark-lpc55S69-multicore-examples/src/lib.rs:263\n#4  0xfffffffe in ?? ()\nBacktrace stopped: previous frame identical to this frame (corrupt stack?)\n</code></pre></div>",
        "id": 226496481,
        "sender_full_name": "vn-ki",
        "timestamp": 1613471443
    },
    {
        "content": "<p>Do you execute anything of the <code>file target/release/firmware</code> sort when you connect to/flash your probe/device?</p>",
        "id": 226496703,
        "sender_full_name": "nagisa",
        "timestamp": 1613471567
    },
    {
        "content": "<p>(ah, you probably do, seeing as you have line numbers available to you)</p>",
        "id": 226496822,
        "sender_full_name": "nagisa",
        "timestamp": 1613471641
    },
    {
        "content": "<p><span class=\"user-mention silent\" data-user-id=\"123586\">nagisa</span> <a href=\"#narrow/stream/122651-general/topic/Rust-lld.20generates.20wrong.20thunk.20code/near/226496703\">said</a>:</p>\n<blockquote>\n<p>Do you execute anything of the <code>file target/release/firmware</code> sort when you connect to/flash your probe/device?</p>\n</blockquote>\n<p>yeah, so the debugging in this board is a bit weird (idk if this is the norm but for me it feels weird). I have to run seperate JLinkGDBServer for the 2 cores and run seperate GDB instances to debug each of the cores.</p>\n<p>To answer, your question, yes</p>\n<div class=\"codehilite\"><pre><span></span><code>arm-none-eabi-gdb target/thumbv8m.main-none-eabi/release/examples/led -x jlink-core1.gdb\n</code></pre></div>\n<div class=\"codehilite\"><pre><span></span><code>set print asm-demangle on\n\nbreak DefaultHandler\nbreak HardFault\nbreak rust_begin_unwind\n\nset history save on\nset confirm off\n\n# find commit-hash using `rustc -Vv`\nset substitute-path /rustc/f74583445702e2e27ec4415376f2c540a83d7ded /home/vn-ki/.rustup/toolchains/stable-x86_64-unknown-linux-gnu/lib/rustlib/src/rust\n\ntarget extended-remote :2334\nload\nmonitor reset\nmonitor semihosting enable\n# monitor semihosting breakOnError &lt;digit&gt;\n# by default (1) output goes to Telnet client, 2 sends to GDB client, 3 would send to both\nmonitor semihosting IOClient 3\n\n#monitor SWO enabletarget 150000000 0 1 0\n# mon SWO EnableTarget 0 48000000 1875000 0\n# continue\n# stepi\n\n#source ~/.gdbinit-gdb-dashboard\n</code></pre></div>",
        "id": 226497216,
        "sender_full_name": "vn-ki",
        "timestamp": 1613471849
    },
    {
        "content": "<p>yeah I never dealt with multicore embedded devices before (if you ignore multiprocessor ones!), so can't help with jlink's behaviour in that situation <span aria-label=\"frown\" class=\"emoji emoji-1f641\" role=\"img\" title=\"frown\">:frown:</span></p>",
        "id": 226497369,
        "sender_full_name": "nagisa",
        "timestamp": 1613471948
    },
    {
        "content": "<p><span class=\"user-mention silent\" data-user-id=\"123586\">nagisa</span> <a href=\"#narrow/stream/122651-general/topic/Rust-lld.20generates.20wrong.20thunk.20code/near/226496452\">said</a>:</p>\n<blockquote>\n<p>So that points out a couple of interesting things: first, your core _may_ be executing code in wrong mode (to make sure you would need to break on <code>__ARMv5ABSLongThunk__ZN3led6toggle17h27d172181cf2f671E</code> and disassemble before its first instruction is executed). But also, do can load your originating ELF file to let gdb know the debuginfo and symbol table of your code if you aren't already.</p>\n</blockquote>\n<p>As soon I step into the function, the fault occurs</p>\n<div class=\"codehilite\"><pre><span></span><code>(gdb) disass main_1\nDump of assembler code for function led::main_1:\n   0x20010130 &lt;+0&gt;:     push    {r7, lr}\n   0x20010132 &lt;+2&gt;:     mov     r7, sp\n   0x20010134 &lt;+4&gt;:     movw    r0, #57988      ; 0xe284\n   0x20010138 &lt;+8&gt;:     movs    r1, #16\n   0x2001013a &lt;+10&gt;:    movt    r0, #16392      ; 0x4008\n   0x2001013e &lt;+14&gt;:    str     r1, [r0, #0]\n   0x20010140 &lt;+16&gt;:    movs    r0, #1\n=&gt; 0x20010142 &lt;+18&gt;:    blx     0x20010178 &lt;__ARMv5ABSLongThunk__ZN3led6toggle17h27d172181cf2f671E&gt;\n   0x20010146 &lt;+22&gt;:    b.n     0x20010140 &lt;led::main_1+16&gt;\nEnd of assembler dump.\n(gdb) disass 0x20010178\nDump of assembler code for function __ARMv5ABSLongThunk__ZN3led6toggle17h27d172181cf2f671E:\n   0x20010178 &lt;+0&gt;:     bfcsel  0, 0x20010bb8, 2, ne\n   0x2001017c &lt;+4&gt;:     lsls    r1, r1, #5\n   0x2001017e &lt;+6&gt;:     movs    r0, r0\nEnd of assembler dump.\n(gdb) si\n\nBreakpoint 3, lpc55s6x::BusFaultHandler () at /home/vn-ki/git/harsark-lpc55S69-multicore-examples/src/lib.rs:336\n336     unsafe extern &quot;C&quot; fn BusFaultHandler() -&gt; ! {\n</code></pre></div>",
        "id": 226497538,
        "sender_full_name": "vn-ki",
        "timestamp": 1613472059
    },
    {
        "content": "<p><span class=\"user-mention silent\" data-user-id=\"123586\">nagisa</span> <a href=\"#narrow/stream/122651-general/topic/Rust-lld.20generates.20wrong.20thunk.20code/near/226496452\">said</a>:</p>\n<blockquote>\n<p>your core _may_ be executing code in wrong mode</p>\n</blockquote>\n<p>Is it possible that, my core is executing in the right mode, but the compiler (or linker) is confused and is inserting a thunk call where it's not required?</p>",
        "id": 226498024,
        "sender_full_name": "vn-ki",
        "timestamp": 1613472351
    },
    {
        "content": "<p><span class=\"user-mention\" data-user-id=\"355545\">@vn-ki</span> the thing is that the mode switch happens based on what the call address looks like. In your particular case:</p>\n<div class=\"codehilite\"><pre><span></span><code>=&gt; 0x20010142 &lt;+18&gt;:    blx     0x20010178 &lt;__ARMv5ABSLongThunk__ZN3led6toggle17h27d172181cf2f671E&gt;\n</code></pre></div>\n<p>The least significant bit not being set in <code>0x20010178</code> indicates to the core that the function is an ARM code (rather than thumb) and that it should switch to that mode if not already in it.</p>",
        "id": 226509859,
        "sender_full_name": "nagisa",
        "timestamp": 1613480503
    },
    {
        "content": "<p>in contrast if the function was a thumb function the call would look like this instead:</p>\n<div class=\"codehilite\"><pre><span></span><code>=&gt; 0x20010142 &lt;+18&gt;:    blx     0x20010179 &lt;__ARMv5ABSLongThunk__ZN3led6toggle17h27d172181cf2f671E&gt;\n</code></pre></div>\n<p>IIRC.</p>",
        "id": 226509932,
        "sender_full_name": "nagisa",
        "timestamp": 1613480529
    },
    {
        "content": "<p>My question is, if it is already in thumb mode why does it need a thunk anyway? (I'm assuming it is in thumb mode, is there a way to check it?)</p>",
        "id": 226510077,
        "sender_full_name": "vn-ki",
        "timestamp": 1613480629
    },
    {
        "content": "<p>Ah, looks like I'm misremembering, what I described is true for the <code>bx</code> instruction. <code>blx</code> _always_ switches mode (edit: when used with a label).</p>",
        "id": 226510178,
        "sender_full_name": "nagisa",
        "timestamp": 1613480672
    },
    {
        "content": "<p>I'm not sure why exactly a thunk is necessary.</p>\n<p>You mentioned that you got a fault immediatelly after stepping into the function call. How did you do it exactly? Does it still fault if you do something like</p>\n<div class=\"codehilite\"><pre><span></span><code>br *0x20010142\ncontinue\nni # next instruction (rather than step into\n</code></pre></div>",
        "id": 226510539,
        "sender_full_name": "nagisa",
        "timestamp": 1613480905
    },
    {
        "content": "<p>I would guess thunk serves some purpose correctly returning from ARM mode back to thumb by using a specific return instruction? Not sure though.</p>",
        "id": 226510617,
        "sender_full_name": "nagisa",
        "timestamp": 1613480955
    },
    {
        "content": "<p><a href=\"https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/branch-and-call-sequences-explained\">https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/branch-and-call-sequences-explained</a> describes the interworking.</p>",
        "id": 226510727,
        "sender_full_name": "nagisa",
        "timestamp": 1613481019
    },
    {
        "content": "<p>Another reason I could see a bus exception happening is your memory pages set up in some way that prevents accesses. It is worth noting that the ARM will generally have registers that more precisely describe the busfault when you end up in the exception. Worth looking into those.</p>",
        "id": 226510986,
        "sender_full_name": "nagisa",
        "timestamp": 1613481228
    },
    {
        "content": "<p>The register you're looking for is BFSR (BusFault Status Register) as documented <a href=\"https://developer.arm.com/documentation/100235/0004/the-cortex-m33-peripherals/system-control-block/configurable-fault-status-register\">here</a></p>",
        "id": 226511168,
        "sender_full_name": "nagisa",
        "timestamp": 1613481349
    },
    {
        "content": "<p><span class=\"user-mention silent\" data-user-id=\"123586\">nagisa</span> <a href=\"#narrow/stream/122651-general/topic/Rust-lld.20generates.20wrong.20thunk.20code/near/226510539\">said</a>:</p>\n<blockquote>\n<p>I'm not sure why exactly a thunk is necessary.</p>\n<p>You mentioned that you got a fault immediatelly after stepping into the function call. How did you do it exactly? Does it still fault if you do something like</p>\n<p><div class=\"codehilite\"><pre><span></span><code>br *0x20010142\ncontinue\nni # next instruction (rather than step into\n</code></pre></div><br>\n</p>\n</blockquote>\n<p>yeah. it faults everytime. Even if there is no breakpoint, does a BusFault.</p>",
        "id": 226513236,
        "sender_full_name": "vn-ki",
        "timestamp": 1613482580
    },
    {
        "content": "<p>right so if its faulting after the <code>ni</code>, then it means the <code>blx</code> itself faults, rather than anything in the function body.</p>",
        "id": 226513350,
        "sender_full_name": "nagisa",
        "timestamp": 1613482669
    },
    {
        "content": "<p>I would look at this point into either: can the core read this address at all (e.g. paging/MPU is set up correctly)? and is interworking working at all.</p>",
        "id": 226513557,
        "sender_full_name": "nagisa",
        "timestamp": 1613482768
    },
    {
        "content": "<p>these are just guesses though â€“ I never dealt with interworking myself and I only barely scratched the surface with MPU a couple years ago.</p>",
        "id": 226513664,
        "sender_full_name": "nagisa",
        "timestamp": 1613482817
    },
    {
        "content": "<p>(at which point I found that, no, one doesn't simply enable mpu retroactively...)</p>",
        "id": 226513726,
        "sender_full_name": "nagisa",
        "timestamp": 1613482855
    },
    {
        "content": "<p>Thanks a lot for these pointers!! I'll thoroughly look into these.</p>",
        "id": 226513768,
        "sender_full_name": "vn-ki",
        "timestamp": 1613482885
    },
    {
        "content": "<p><span class=\"user-mention\" data-user-id=\"123586\">@nagisa</span>  Okay, so I fixed it but the fix ended up being confusing me even more so I would really appreciate if you could maybe shed some light</p>\n<p>The error was never a BusFault. It was a UsageFault. I tried really hard to make it hit the UsageFaultHandler but it's going to DefaultHandler for some reason. (I'm compiling in release mode so maybe the functions are getting optimised or something)</p>\n<p>The error code was 1 which meant undefined instruction. I figured it meant that <code>blx</code> instruction is undefined. I saw in the documentation that ARMv7m does not have blx, so for fun I switched the target to ARMv7m and voila everything works perfectly fine. I double checked my board and it has 2 Cortex M33 cores which is supposed to be ARMv8<br>\n<a href=\"/user_uploads/4715/YkZVrbmbz5LaHh3lg5NY5dG7/image.png\">image.png</a></p>\n<div class=\"message_inline_image\"><a href=\"/user_uploads/4715/YkZVrbmbz5LaHh3lg5NY5dG7/image.png\" title=\"image.png\"><img src=\"/user_uploads/4715/YkZVrbmbz5LaHh3lg5NY5dG7/image.png\"></a></div>",
        "id": 226527128,
        "sender_full_name": "vn-ki",
        "timestamp": 1613489346
    },
    {
        "content": "<p>Rust can deduplicate functions, if their bodies are the same, yes.</p>",
        "id": 226528295,
        "sender_full_name": "nagisa",
        "timestamp": 1613489845
    },
    {
        "content": "<p>yeah, it seems like <code>blx label</code> is available in Thumb2 except ARMv7-M implementations.</p>",
        "id": 226528626,
        "sender_full_name": "nagisa",
        "timestamp": 1613490000
    },
    {
        "content": "<p>You said your primary core did work though, right? I imagine that the co-processor could actually be not m33 <span aria-label=\"shrug\" class=\"emoji emoji-1f937\" role=\"img\" title=\"shrug\">:shrug:</span></p>",
        "id": 226528838,
        "sender_full_name": "nagisa",
        "timestamp": 1613490101
    },
    {
        "content": "<p>I've seen a fair share of poorly written documentation and datasheets, and hardware bugs in components that are outside the core itself.</p>",
        "id": 226528946,
        "sender_full_name": "nagisa",
        "timestamp": 1613490140
    },
    {
        "content": "<p><span class=\"user-mention silent\" data-user-id=\"123586\">nagisa</span> <a href=\"#narrow/stream/122651-general/topic/Rust-lld.20generates.20wrong.20thunk.20code/near/226528838\">said</a>:</p>\n<blockquote>\n<p>You said your primary core did work though, right? I imagine that the co-processor could actually be not m33 <span aria-label=\"shrug\" class=\"emoji emoji-1f937\" role=\"img\" title=\"shrug\">:shrug:</span></p>\n</blockquote>\n<p>well that could be it lol. The documentation does not mention anything related to that though</p>\n<blockquote>\n<p>The LPC55S6x device includes a second instance of Cortex-M33. The configuration of<br>\nthis instance does not include MPU, FPU, DSP, ETM, Trustzone (SECEXT), Secure<br>\nAttribution Unit (SAU) or co-processor interface. It supports the same debug levels and<br>\ninterrupt lines as the primary CPU.</p>\n</blockquote>",
        "id": 226529711,
        "sender_full_name": "vn-ki",
        "timestamp": 1613490496
    },
    {
        "content": "<p>After discussing in the rust LPC55 matrix, they think this is an LLD bug. </p>\n<p><a href=\"https://matrix.to/#/!RcLIxSCIpjFnIgZhVz:matrix.org/$yn2AujqEx6lM5jNbxo470NGUcXslM_Wq4feDo8FQWCg?via=matrix.org&amp;via=oxide.computer&amp;via=solokeys.com\">https://matrix.to/#/!RcLIxSCIpjFnIgZhVz:matrix.org/$yn2AujqEx6lM5jNbxo470NGUcXslM_Wq4feDo8FQWCg?via=matrix.org&amp;via=oxide.computer&amp;via=solokeys.com</a></p>",
        "id": 226553077,
        "sender_full_name": "vn-ki",
        "timestamp": 1613499313
    },
    {
        "content": "<p>could very well be the case, but the machine code does not look wrong (if you ignore potential instruction set mismatches etc)</p>",
        "id": 226553674,
        "sender_full_name": "nagisa",
        "timestamp": 1613499508
    }
]