var g_data = {"name":"/shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_F0/NR_QUESTA_INT_DEBUG_LONG/workdir/cv32e40p/tb/uvmt/uvmt_cv32e40p_pkg.sv","src":"//\n// Copyright 2020 OpenHW Group\n// Copyright 2020 Datum Technology Corporation\n//\n// Licensed under the Solderpad Hardware Licence, Version 2.0 (the \"License\");\n// you may not use this file except in compliance with the License.\n// You may obtain a copy of the License at\n//\n//     https://solderpad.org/licenses/\n//\n// Unless required by applicable law or agreed to in writing, software\n// distributed under the License is distributed on an \"AS IS\" BASIS,\n// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n// See the License for the specific language governing permissions and\n// limitations under the License.\n//\n\n// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1\n\n`ifndef __UVMT_CV32E40P_PKG_SV__\n`define __UVMT_CV32E40P_PKG_SV__\n\n\n// Pre-processor macros\n`include \"uvm_macros.svh\"\n`include \"uvml_hrtbt_macros.sv\"\n`include \"uvml_logs_macros.sv\"\n`include \"uvmt_cv32e40p_macros.sv\"\n\n\n\n/**\n * Encapsulates all the types and test cases for the verification of an\n * CV32E40P RTL design.\n */\npackage uvmt_cv32e40p_pkg;\n\n   import uvm_pkg::*;\n   import uvme_cv32e40p_pkg::*;\n   import uvml_hrtbt_pkg::*;\n   import uvml_logs_pkg::*;\n\n   // Constants / Structs / Enums\n   `include \"uvmt_cv32e40p_constants.sv\"\n   `include \"uvmt_cv32e40p_tdefs.sv\"\n\n   // Virtual sequence library\n   // TODO Add virtual sequences\n   //      Ex: `include \"uvmt_cv32e40p_sanity_vseq.sv\"\n   `include \"uvmt_cv32e40p_vseq_lib.sv\"\n\n   // Base test case\n   `include \"uvmt_cv32e40p_test_cfg.sv\"\n   `include \"uvmt_cv32e40p_test_randvars.sv\"\n   `include \"uvmt_cv32e40p_base_test.sv\"  // all testcases should extend from this testcase\n   //`include \"uvmt_cv32e40p_smoke_test.sv\" // smoke test has multile XMRs that are illegal according to the LRM\n\n   // Compilance tests\n   `include \"uvmt_cv32e40p_firmware_test.sv\"\n   `include \"uvmt_cv32e40p_riscof_firmware_test.sv\"\n\nendpackage : uvmt_cv32e40p_pkg\n\n// All Interfaces used by the CV32E40P TB are here\n`include \"uvmt_cv32e40p_tb_ifs.sv\"\n\n`endif // __UVMT_CV32E40P_PKG_SV__\n","lang":"verilog"};
processSrcData(g_data);