Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot instruction_memory_tb_behav xil_defaultlib.instruction_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:12]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:13]
WARNING: [VRFC 10-1783] select index 3 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 17 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot instruction_memory_tb_behav
