# ICM-42688-P 寄存器手册

## 文档说明

本文档为 ICM-42688-P 高精度 6 轴 MEMS 惯性测量单元的完整寄存器参考手册。包含所有用户寄存器组（USER BANK 0-4）的寄存器映射表和详细说明。

**文档来源：** ICM-42688-P Datasheet (DS-000347)  
**提取日期：** 2025年10月  
**芯片型号：** ICM-42688-P

### 寄存器统计

- **USER BANK 0**: 59 个寄存器（主要配置和数据寄存器）
- **USER BANK 1**: 19 个寄存器（陀螺仪配置和自测寄存器）
- **USER BANK 2**: 6 个寄存器（加速度计配置寄存器）
- **USER BANK 3**: 1 个寄存器（时钟分频器）
- **USER BANK 4**: 26 个寄存器（APEX功能和偏移校准寄存器）
- **总计**: 111 个寄存器

## 目录

- [1 寄存器映射总览](#1-寄存器映射总览)
  - [1.1 USER BANK 0 寄存器映射表](#11-user-bank-0-寄存器映射表)
  - [1.2 USER BANK 1 寄存器映射表](#12-user-bank-1-寄存器映射表)
  - [1.3 USER BANK 2 寄存器映射表](#13-user-bank-2-寄存器映射表)
  - [1.4 USER BANK 3 寄存器映射表](#14-user-bank-3-寄存器映射表)
  - [1.5 USER BANK 4 寄存器映射表](#15-user-bank-4-寄存器映射表)
- [2 USER BANK 0 寄存器详细说明](#2-user-bank-0-寄存器详细说明)
- [3 USER BANK 1 寄存器详细说明](#3-user-bank-1-寄存器详细说明)
- [4 USER BANK 2 寄存器详细说明](#4-user-bank-2-寄存器详细说明)
- [5 USER BANK 3 寄存器详细说明](#5-user-bank-3-寄存器详细说明)
- [6 USER BANK 4 寄存器详细说明](#6-user-bank-4-寄存器详细说明)

---

## 1 寄存器映射总览

本节列出了 ICM-42688-P 的寄存器映射表，包含用户寄存器组 0、1、2、3、4。

### 1.1 USER BANK 0 寄存器映射表

<table><tr><td>Addr (Hex)</td><td>Addr (Dec.)</td><td>Register Name</td><td>Serial I/F</td><td>Bit7</td><td>Bit6</td><td>Bit5</td><td>Bit4</td><td>Bit3</td><td>Bit2</td><td>Bit1</td><td>Bit0</td></tr><tr><td>11</td><td>17</td><td>DEVICE_CONFIG</td><td>R/W</td><td colspan="3">-</td><td>SPI_MODE</td><td/><td>-</td><td/><td>SOFT_RESET_ CONFIG</td></tr><tr><td>13</td><td>19</td><td>DRIVE_CONFIG</td><td>R/W</td><td colspan="2">-</td><td colspan="3">I2C_SLEW_RATE</td><td colspan="3">SPI_SLEW_RATE</td></tr><tr><td>14</td><td>20</td><td>INT_CONFIG</td><td/><td colspan="2">-</td><td>INT2_MODE</td><td>INT2_DRIVE_ CIRCUIT</td><td>INT2_POLARI TY</td><td>INT1_MODE</td><td>INT1_DRIVE_ CIRCUIT</td><td>INT1_POLARI TY</td></tr><tr><td>16</td><td>22</td><td>FIFO_CONFIG</td><td>R/W</td><td colspan="2">FIFO_MODE</td><td colspan="6">-</td></tr><tr><td>1D</td><td>29</td><td>TEMP_DATA1</td><td>SYNCR</td><td colspan="8">TEMP_DATA[15:8]</td></tr><tr><td>1E</td><td>30</td><td>TEMP_DATAO</td><td>SYNCR</td><td colspan="8">TEMP_DATA[7:0]</td></tr><tr><td>1F</td><td>31</td><td>ACCEL_DATA_X1</td><td>SYNCR</td><td colspan="8">ACCEL_DATA_X[15:8]</td></tr><tr><td>20</td><td>32</td><td>ACCEL_DATA_XO</td><td>SYNCR</td><td colspan="8">ACCEL_DATA_X[7:0]</td></tr><tr><td>21</td><td>33</td><td>ACCEL_DATA_Y1</td><td>SYNCR</td><td colspan="8">ACCEL_DATA_Y[15:8]</td></tr><tr><td>22</td><td>34</td><td>ACCEL_DATA_YO</td><td>SYNCR</td><td colspan="8">ACCEL_DATA_Y[7:0]</td></tr><tr><td>23</td><td>35</td><td>ACCEL_DATA_Z1</td><td>SYNCR</td><td colspan="8">ACCEL_DATA_Z[15:8]</td></tr><tr><td>24</td><td>36</td><td>ACCEL_DATA_ZO</td><td>SYNCR</td><td colspan="8">ACCEL_DATA_Z[7:0]</td></tr><tr><td>25</td><td>37</td><td>GYRO_DATA_X1</td><td>SYNCR</td><td colspan="8">GYRO DATA_X[15:8]</td></tr><tr><td>26</td><td>38</td><td>GYRO DATA_XO</td><td>SYNCR</td><td colspan="8">GYRO _DATA_X[7:0]</td></tr><tr><td>27</td><td>39</td><td>GYRO DATA_Y1</td><td>SYNCR</td><td colspan="8">GYRO DATA_Y[15:8]</td></tr><tr><td>28</td><td>40</td><td>GYRO _DATA_YO</td><td>SYNCR</td><td colspan="8">GYRO _DATA_Y[7:0]</td></tr><tr><td>29</td><td>41</td><td>GYRO DATA_Z1</td><td>SYNCR</td><td colspan="8">GYRO_DATA_Z[15:8]</td></tr><tr><td>2A</td><td>42</td><td>GYRO DATA_ZO</td><td>SYNCR</td><td colspan="8">GYRO_DATA_Z[7:0]</td></tr><tr><td>2B</td><td>43</td><td>TMST_FSYNCH</td><td>SYNCR</td><td colspan="8">TMST_FSYNC_DATA[15:8]</td></tr><tr><td>2C</td><td>44</td><td>TMST_FSYNCL</td><td>SYNCR</td><td colspan="8">TMST_FSYNC_DATA[7:0]</td></tr><tr><td>2D</td><td>45</td><td>INT_STATUS</td><td>R/C</td><td>-</td><td>UI_FSYNC_IN T</td><td>PLL_RDY_INT</td><td>RESET_DONE INT</td><td>DATA_RDY_I NT</td><td>FIFO_THS_IN T</td><td>FIFO_FULL_I NT</td><td>AGC_RDY_IN T</td></tr><tr><td>2E</td><td>46</td><td>FIFO_COUNTH</td><td>R</td><td colspan="8">FIFO_COUNT[15:8]</td></tr><tr><td>2F</td><td>47</td><td>FIFO_COUNTL</td><td>R</td><td colspan="8">FIFO_COUNT[7:0]</td></tr><tr><td>30</td><td>48</td><td>FIFO_DATA</td><td>R</td><td colspan="8">FIFO_DATA</td></tr><tr><td>31</td><td>49</td><td>APEX_DATAO</td><td>SYNCR</td><td colspan="8">STEP_CNT[7:0]</td></tr><tr><td>32</td><td>50</td><td>APEX_DATA1</td><td>SYNCR</td><td colspan="8">STEP_CNT[15:8]</td></tr><tr><td>33</td><td>51</td><td>APEX_DATA2</td><td>R</td><td colspan="8">STEP_CADENCE</td></tr><tr><td>34</td><td>52</td><td>APEX_DATA3</td><td>R</td><td colspan="5">-</td><td>DMP_IDLE</td><td colspan="2">ACTIVITY_CLASS</td></tr><tr><td>35</td><td>53</td><td>APEX_DATA4</td><td>R</td><td colspan="3">-</td><td colspan="2">TAP_NUM</td><td>TAP_AXIS</td><td/><td>TAP_DIR</td></tr><tr><td>36</td><td>54</td><td>APEX DATA5</td><td>R</td><td colspan="2">-</td><td colspan="6">DOUBLE_TAP_TIMING</td></tr><tr><td>37</td><td>55</td><td>INT_STATUS2</td><td>R/C</td><td colspan="4">-</td><td>SMD_INT</td><td>WOM_Z_INT</td><td>WOM_Y_INT</td><td>WOM_X_INT</td></tr><tr><td>38</td><td>56</td><td>INT_STATUS3</td><td>R/C</td><td colspan="2">-</td><td>STEP_DET_IN T</td><td>STEP_CNT_O VF_INT</td><td>TILT_DET_IN T</td><td>WAKE_INT</td><td>SLEEP_INT</td><td>TAP_DET_INT</td></tr><tr><td>4B</td><td>75</td><td>SIGNAL_PATH_RESET</td><td>W/C</td><td>-</td><td>DMP_INIT_E \( \mathrm{N} \)</td><td>DMP_MEM_ RESET_EN</td><td>-</td><td>ABORT_AND RESET</td><td>TMST_STROB E</td><td>FIFO_FLUSH</td><td>-</td></tr><tr><td>4C</td><td>76</td><td>INTF_CONFIGO</td><td>R/W</td><td>FIFO_HOLD_L AST_DATA_E \( \mathrm{N} \)</td><td>FIFO_COUNT REC</td><td>FIFO_COUNT ENDIAN</td><td>SENSOR DAT A_ENDIAN</td><td colspan="2">-</td><td colspan="2">UI_SIFS_CFG</td></tr><tr><td>4D</td><td>77</td><td>INTF_CONFIG1</td><td>R/W</td><td colspan="4"/><td>ACCEL_LP_CL K_SEL</td><td>RTC_MODE</td><td colspan="2">CLKSEL</td></tr><tr><td>4E</td><td>78</td><td>PWR_MGMT0</td><td>R/W</td><td/><td>-</td><td>TEMP_DIS</td><td>IDLE</td><td colspan="2">GYRO_MODE</td><td colspan="2">ACCEL_MODE</td></tr><tr><td>4F</td><td>79</td><td>GYRO_CONFIGO</td><td>R/W</td><td colspan="3">GYRO_FS_SEL</td><td>-</td><td colspan="4">GYRO_ODR</td></tr><tr><td>50</td><td>80</td><td>ACCEL_CONFIGO</td><td>R/W</td><td colspan="3">ACCEL_FS_SEL</td><td>-</td><td colspan="4">ACCEL_ODR</td></tr><tr><td>51</td><td>81</td><td>GYRO_CONFIG1</td><td>R/W</td><td colspan="3">TEMP_FILT_BW</td><td>-</td><td>GYRO_UI_FILT_ORD</td><td/><td>GYRO_DEC2_M2_ORD</td><td/></tr><tr><td>52</td><td>82</td><td>GYRO_ACCEL_CONFIGO</td><td>R/W</td><td colspan="4">ACCEL UI FILT BW</td><td colspan="4">GYRO UI FILT BW</td></tr><tr><td>53</td><td>83</td><td>ACCEL_CONFIG1</td><td>R/W</td><td/><td>-</td><td/><td colspan="2">ACCEL_UI_FILT_ORD</td><td>ACCEL_DEC2_M2_ORD</td><td/><td>-</td></tr></table>

<table><tr><td>Addr (Hex)</td><td>Addr (Dec.)</td><td>Register Name</td><td>Serial I/F</td><td>Bit7</td><td>Bit6</td><td>Bit5</td><td>Bit4</td><td>Bit3</td><td>Bit2</td><td>Bit1</td><td>Bit0</td></tr><tr><td>54</td><td>84</td><td>TMST_CONFIG</td><td>R/W</td><td colspan="3">-</td><td>TMST_TO_RE GS_EN</td><td>TMST_RES</td><td>TMST_DELTA EN</td><td>TMST_FSYNC _EN</td><td>TMST_EN</td></tr><tr><td>56</td><td>86</td><td>APEX_CONFIGO</td><td>R/W</td><td>DMP_POWE R_SAVE</td><td>TAP_ENABLE</td><td>PED_ENABLE</td><td>TILT_ENABLE</td><td>R2W_EN</td><td>-</td><td colspan="2">DMP_ODR</td></tr><tr><td>57</td><td>87</td><td>SMD_CONFIG</td><td>R/W</td><td colspan="4">-</td><td>WOM_INT_ MODE</td><td>WOM_MODE</td><td colspan="2">SMD_MODE</td></tr><tr><td>5F</td><td>95</td><td>FIFO CONFIG1</td><td>R/W</td><td>-</td><td>FIFO_RESUM E PARTIAL R D</td><td>FIFO_WM_G T_TH</td><td>FIFO_HIRES_ EN</td><td>FIFO_TMST_F SYNC_EN</td><td>FIFO_TEMP_ EN</td><td>FIFO_GYRO_ EN</td><td>FIFO_ACCEL EN</td></tr><tr><td>60</td><td>96</td><td>FIFO_CONFIG2</td><td>R/W</td><td colspan="8">FIFO_WM[7:0]</td></tr><tr><td>61</td><td>97</td><td>FIFO_CONFIG3</td><td>R/W</td><td colspan="4">-</td><td colspan="4">FIFO_WM[11:8]</td></tr><tr><td>62</td><td>98</td><td>FSYNC_CONFIG</td><td>R/W</td><td>-</td><td colspan="3">FSYNC_UI_SEL</td><td colspan="2">-</td><td>FSYNC_UI_FL AG_CLEAR_S EL</td><td>FSYNC_POLA RITY</td></tr><tr><td>63</td><td>99</td><td>INT_CONFIGO</td><td>R/W</td><td colspan="2">-</td><td colspan="2">UI_DRDY_INT_CLEAR</td><td colspan="2">FIFO_THS_INT_CLEAR</td><td colspan="2">FIFO_FULL_INT_CLEAR</td></tr><tr><td>64</td><td>100</td><td>INT_CONFIG1</td><td>R/W</td><td>-</td><td>INT_TPULSE_ DURATION</td><td>INT_TDEASSE RT_DISABLE</td><td>INT_ASYNC_ RESET</td><td colspan="2">-</td><td colspan="2"/></tr><tr><td>65</td><td>101</td><td>INT_SOURCEO</td><td>R/W</td><td>-</td><td>UI_FSYNC_IN T1_EN</td><td>PLL_RDY_INT 1_EN</td><td>RESET_DONE _INT1_EN</td><td>UI_DRDY_INT 1_EN</td><td>FIFO_THS_IN T1_EN</td><td>FIFO_FULL_I NT1_EN</td><td>UI_AGC_RDY _INT1_EN</td></tr><tr><td>66</td><td>102</td><td>INT_SOURCE1</td><td>R/W</td><td>-</td><td>I3C_PROTOC OL_ERROR_I NT1_EN</td><td colspan="2">-</td><td>SMD_INT1_E \( \mathrm{N} \)</td><td>WOM_Z_INT 1_EN</td><td>WOM_Y_INT 1_EN</td><td>WOM_X_INT 1_EN</td></tr><tr><td>68</td><td>104</td><td>INT_SOURCE3</td><td>R/W</td><td>-</td><td>UI FSYNC IN T2_EN</td><td>PLL RDY INT 2_EN</td><td>RESET DONE _INT2_EN</td><td>UI DRDY INT 2_EN</td><td>FIFO THS IN T2_EN</td><td>FIFO FULL I NT2_EN</td><td>UI AGC RDY _INT2_EN</td></tr><tr><td>69</td><td>105</td><td>INT SOURCE4</td><td>R/W</td><td>-</td><td>I3C PROTOC OL ERROR I NT2_EN</td><td colspan="2">-</td><td>SMD INT2 E \( \mathrm{N} \)</td><td>WOM Z INT 2_EN</td><td>WOM Y INT 2_EN</td><td>WOM X INT 2_EN</td></tr><tr><td>6C</td><td>108</td><td>FIFO_LOST_PKTO</td><td>R</td><td colspan="8">FIFO_LOST_PKT_CNT[15:8]</td></tr><tr><td>6D</td><td>109</td><td>FIFO_LOST_PKT1</td><td>R</td><td colspan="8">FIFO_LOST_PKT_CNT[7:0]</td></tr><tr><td>70</td><td>112</td><td>SELF_TEST_CONFIG</td><td>R/W</td><td/><td>ACCEL ST P OWER</td><td>EN_AZ_ST</td><td>EN_AY_ST</td><td>EN_AX_ST</td><td>EN_GZ_ST</td><td>EN_GY_ST</td><td>EN_GX_ST</td></tr><tr><td>75</td><td>117</td><td>WHO_AM_I</td><td>R</td><td colspan="8">WHOAMI</td></tr><tr><td>76</td><td>118</td><td>REG_BANK_SEL</td><td>R/W</td><td colspan="5">-</td><td colspan="3">BANK_SEL</td></tr></table>

### 1.2 USER BANK 1 寄存器映射表

<table><tr><td>Addr (Hex)</td><td>Addr (Dec.)</td><td>Register Name</td><td>Serial 1/F</td><td>Bit7</td><td>Bit6</td><td>Bit5</td><td>Bit4</td><td>Bit3</td><td>Bit2</td><td>Bit1</td><td>Bit0</td></tr><tr><td>03</td><td>03</td><td>SENSOR_CONFIGO</td><td>R/W</td><td colspan="2">-</td><td>ZG_DISABLE</td><td>YG_DISABLE</td><td>XG_DISABLE</td><td>ZA_DISABLE</td><td>YA_DISABLE</td><td>XA_DISABLE</td></tr><tr><td>OB</td><td>11</td><td>GYRO_CONFIG_STATIC2</td><td>R/W</td><td colspan="6">-</td><td>GYRO_AAF_D IS</td><td>GYRO_NF_DI S</td></tr><tr><td>0C</td><td>12</td><td>GYRO_CONFIG_STATIC3</td><td>R/W</td><td colspan="2">-</td><td/><td/><td/><td>GYRO_AAF_DELT</td><td/><td/></tr><tr><td>0D</td><td>13</td><td>GYRO_CONFIG_STATIC4</td><td>R/W</td><td colspan="8">GYRO_AAF_DELTSQR[7:0]</td></tr><tr><td>OE</td><td>14</td><td>GYRO_CONFIG_STATIC5</td><td>R/W</td><td colspan="4">GYRO_AAF_BITSHIFT</td><td colspan="4">GYRO_AAF_DELTSQR[11:8]</td></tr><tr><td>OF</td><td>15</td><td>GYRO_CONFIG_STATIC6</td><td>R/W</td><td colspan="8">GYRO_X_NF_COSWZ[7:0]</td></tr><tr><td>10</td><td>16</td><td>GYRO_CONFIG_STATIC7</td><td>R/W</td><td colspan="8">GYRO_Y_NF_COSWZ[7:0]</td></tr><tr><td>11</td><td>17</td><td>GYRO_CONFIG_STATIC8</td><td>R/W</td><td colspan="8">GYRO_Z_NF_COSWZ[7:0]</td></tr><tr><td>12</td><td>18</td><td>GYRO_CONFIG_STATIC9</td><td>R/W</td><td colspan="2">-</td><td>GYRO_Z_NF_ COSWZ_SEL[ 0</td><td>GYRO_Y_NF_ COSWZ_SEL[ 0</td><td>GYRO_X_NF_ COSWZ_SEL[ 0</td><td>GYRO_Z_NF_ COSWZ[8]</td><td>GYRO_Y_NF_ COSWZ[8]</td><td>GYRO_X_NF_ COSWZ[8]</td></tr><tr><td>13</td><td>19</td><td>GYRO_CONFIG_STATIC10</td><td>R/W</td><td>-</td><td colspan="3">GYRO_NF_BW_SEL</td><td colspan="4">-</td></tr><tr><td>5F</td><td>95</td><td>XG_ST_DATA</td><td>R/W</td><td colspan="8">XG_ST_DATA</td></tr><tr><td>60</td><td>96</td><td>YG_ST_DATA</td><td>R/W</td><td colspan="8">YG_ST_DATA</td></tr><tr><td>61</td><td>97</td><td>ZG_ST_DATA</td><td>R/W</td><td colspan="8">ZG_ST_DATA</td></tr><tr><td>62</td><td>98</td><td>TMSTVALO</td><td>R</td><td colspan="8">TMST_VALUE[7:0]</td></tr><tr><td>63</td><td>99</td><td>TMSTVAL1</td><td>R</td><td colspan="8">TMST_VALUE[15:8]</td></tr><tr><td>64</td><td>100</td><td>TMSTVAL2</td><td>R</td><td colspan="4">-</td><td colspan="4">TMST_VALUE[19:16]</td></tr><tr><td>7A</td><td>122</td><td>INTF_CONFIG4</td><td>R/W</td><td>-</td><td>I3C_BUS_MO DE</td><td colspan="4">-</td><td>SPI_AP_4WIR E</td><td>-</td></tr><tr><td>7B</td><td>123</td><td>INTF CONFIG5</td><td>R/W</td><td colspan="5">-</td><td colspan="2">PIN9_FUNCTION</td><td>-</td></tr><tr><td>7C</td><td>124</td><td>INTF_CONFIG6</td><td>R/W</td><td>ASYNCTIMEO DIS</td><td colspan="2">-</td><td>I3C EN</td><td>I3C_IBI_BYTE EN</td><td>I3C_IBI_EN</td><td>I3C_DDR_EN</td><td>I3C_SDR_EN</td></tr></table>

### 1.3 USER BANK 2 寄存器映射表

<table><tr><td>Addr (Hex)</td><td>Addr (Dec.)</td><td>Register Name</td><td>Serial I/F</td><td>Bit7</td><td>Bit6</td><td>Bit5</td><td>Bit4</td><td>Bit3</td><td>Bit2</td><td>Bit1</td><td>Bit0</td></tr><tr><td>03</td><td>03</td><td>ACCEL_CONFIG_STATIC2</td><td>R/W</td><td>-</td><td colspan="6">ACCEL_AAF_DELT</td><td>ACCEL_AAF_ DIS</td></tr><tr><td>04</td><td>04</td><td>ACCEL_CONFIG_STATIC3</td><td>R/W</td><td colspan="8">ACCEL_AAF_DELTSQR[7:0]</td></tr><tr><td>05</td><td>05</td><td>ACCEL_CONFIG_STATIC4</td><td>R/W</td><td colspan="4">ACCEL_AAF_BITSHIFT</td><td colspan="4">ACCEL_AAF_DELTSQR[11:8]</td></tr><tr><td>3B</td><td>59</td><td>XA_ST_DATA</td><td>R/W</td><td colspan="8">XA_ST_DATA</td></tr><tr><td>3C</td><td>60</td><td>YA_ST_DATA</td><td>R/W</td><td colspan="8">YA_ST_DATA</td></tr><tr><td>3D</td><td>61</td><td>ZA_ST_DATA</td><td>R/W</td><td colspan="8">ZA_ST_DATA</td></tr></table>

### 1.4 USER BANK 3 寄存器映射表

<table><tr><td>Addr (Hex)</td><td>Addr (Dec.)</td><td>Register Name</td><td>Serial I/F</td><td>Bit7</td><td>Bit6</td><td>Bit5</td><td>Bit4</td><td>Bit3</td><td>Bit2</td><td>Bit1</td><td>Bit0</td></tr><tr><td>2A</td><td>42</td><td>CLKDIV</td><td>R</td><td>-</td><td colspan="7">CLKDIV</td></tr></table>

### 1.5 USER BANK 4 寄存器映射表

<table><tr><td>Addr (Hex)</td><td>Addr (Dec.)</td><td>Register Name</td><td>Serial I/F</td><td>Bit7</td><td>Bit6</td><td>Bit5</td><td>Bit4</td><td>Bit3</td><td>Bit2</td><td>Bit1</td><td>Bit0</td></tr><tr><td>40</td><td>64</td><td>APEX_CONFIG1</td><td>R/W</td><td colspan="4">LOW_ENERGY_AMP_TH_SEL</td><td colspan="4">DMP_POWER_SAVE_TIME_SEL</td></tr><tr><td>41</td><td>65</td><td>APEX_CONFIG2</td><td>R/W</td><td colspan="4">PED_AMP_TH_SEL</td><td colspan="4">PED_STEP_CNT_TH_SEL</td></tr><tr><td>42</td><td>66</td><td>APEX_CONFIG3</td><td>R/W</td><td colspan="3">PED_STEP_DET_TH_SEL</td><td colspan="3">PED_SB_TIMER_TH_SEL</td><td>PED_HI_EN_TH_SEL</td><td/></tr><tr><td>43</td><td>67</td><td>APEX_CONFIG4</td><td>R/W</td><td colspan="2">TILT_WAIT_TIME_SEL</td><td/><td>SLEEP_TIME_OUT</td><td/><td colspan="3">-</td></tr><tr><td>44</td><td>68</td><td>APEX_CONFIG5</td><td>R/W</td><td colspan="5">-</td><td colspan="3">MOUNTING_MATRIX</td></tr><tr><td>45</td><td>69</td><td>APEX_CONFIG6</td><td>R/W</td><td colspan="5">-</td><td colspan="3">SLEEP_GESTURE_DELAY</td></tr><tr><td>46</td><td>70</td><td>APEX_CONFIG7</td><td>R/W</td><td colspan="6">TAP_MIN_JERK_THR</td><td colspan="2">TAP_MAX_PEAK_TOL</td></tr><tr><td>47</td><td>71</td><td>APEX_CONFIG8</td><td>R/W</td><td>-</td><td/><td>TAP_TMAX</td><td colspan="2">TAP_TAVG</td><td colspan="3">TAP_TMIN</td></tr><tr><td>48</td><td>72</td><td>APEX_CONFIG9</td><td>R/W</td><td colspan="7">-</td><td>SENSITIVITY MODE</td></tr><tr><td>4A</td><td>74</td><td>ACCEL_WOM_X_THR</td><td>R/W</td><td colspan="8">WOM_X_TH</td></tr><tr><td>4B</td><td>75</td><td>ACCEL_WOM_Y_THR</td><td>R/W</td><td colspan="8">WOM_Y_TH</td></tr><tr><td>4C</td><td>76</td><td>ACCEL_WOM_Z_THR</td><td>R/W</td><td colspan="8">WOM_Z_TH</td></tr><tr><td>4D</td><td>77</td><td>INT SOURCE6</td><td>R/W</td><td colspan="2">-</td><td>STEP_DET_IN T1_EN</td><td>STEP_CNT_O FL_INT1_EN</td><td>TILT_DET_IN T1_EN</td><td>WAKE_DET_I NT1_EN</td><td>SLEEP_DET_I NT1_EN</td><td>TAP_DET_INT 1_EN</td></tr><tr><td>4E</td><td>78</td><td>INT_SOURCE7</td><td>R/W</td><td colspan="2">-</td><td>STEP_DET_IN T2 EN</td><td>STEP_CNT_O FL INT2 EN</td><td>TILT_DET_IN T2_EN</td><td>WAKE DET I NT2_EN</td><td>SLEEP_DET_I NT2_EN</td><td>TAP_DET_INT 2 EN</td></tr><tr><td>4F</td><td>79</td><td>INT_SOURCE8</td><td>R/W</td><td colspan="2">-</td><td>FSYNC IBI E N</td><td>PLL RDY IBI EN</td><td>UI DRDY IBI EN</td><td>FIFO THS IBI EN</td><td>FIFO FULL IB I EN</td><td>AGC RDY IBI EN</td></tr><tr><td>50</td><td>80</td><td>INT_SOURCE9</td><td>R/W</td><td>I3C PROTOC OL ERROR I BI EN</td><td colspan="2">-</td><td>SMD_IBI_EN</td><td>WOM Z IBI EN</td><td>WOM Y IBI EN</td><td>WOM X IBI EN</td><td>-</td></tr><tr><td>51</td><td>81</td><td>INT SOURCE10</td><td>R/W</td><td colspan="2">-</td><td>STEP DET IB I EN</td><td>STEP CNT O FL IBI EN</td><td>TILT DET IBI EN</td><td>WAKE DET I BI EN</td><td>SLEEP DET I BI EN</td><td>TAP DET IBI EN</td></tr><tr><td>77</td><td>119</td><td>OFFSET USERO</td><td>R/W</td><td colspan="8">GYRO X OFFUSER[7:0]</td></tr><tr><td>78</td><td>120</td><td>OFFSET USER1</td><td>R/W</td><td colspan="4">GYRO Y OFFUSER[11:8]</td><td colspan="4">GYRO X OFFUSER[11:8]</td></tr><tr><td>79</td><td>121</td><td>OFFSET USER2</td><td>R/W</td><td colspan="8">GYRO Y OFFUSER[7:0]</td></tr><tr><td>7A</td><td>122</td><td>OFFSET USER3</td><td>R/W</td><td colspan="8">GYRO Z OFFUSER[7:0]</td></tr><tr><td>7B</td><td>123</td><td>OFFSET_USER4</td><td>R/W</td><td colspan="4">ACCEL X OFFUSER[11:8]</td><td colspan="4">GYRO Z OFFUSER[11:8]</td></tr><tr><td>7C</td><td>124</td><td>OFFSET USER5</td><td>R/W</td><td colspan="8">ACCEL X OFFUSER[7:0]</td></tr><tr><td>7D</td><td>125</td><td>OFFSET USER6</td><td>R/W</td><td colspan="8">ACCEL Y OFFUSER[7:0]</td></tr><tr><td>7E</td><td>126</td><td>OFFSET USER7</td><td>R/W</td><td colspan="4">ACCEL Z OFFUSER[11:8]</td><td>< colspan="4">ACCEL Y OFFUSER[11:8]</td></tr><tr><td>7F</td><td>127</td><td>OFFSET USER8</td><td>R/W</td><td colspan="8">ACCEL Z OFFUSER[7:0]</td></tr></table>

**寄存器说明：**

关于每个寄存器的时钟域：
- 时钟域：SCLK_UI 表示寄存器由用户接口控制

标记为保留的寄存器字段不得由用户修改。寄存器的复位值可用于确定保留寄存器字段的默认值，除非另有说明，即使修改了其他寄存器字段的值，也必须保持此默认值。

---

## 2 USER BANK 0 寄存器详细说明

本节描述 USER BANK 0 中每个寄存器的功能和内容。

注意：器件上电后处于休眠模式。

### 2.1 DEVICE_CONFIG

<table><tr><td colspan="3">Name: DEVICE_CONFIG Address: 17 (11h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:5</td><td>-</td><td>Reserved</td></tr><tr><td>4</td><td>SPI_MODE</td><td>SPI mode selection 0: Mode 0 and Mode 3 (default) 1: Mode 1 and Mode 2</td></tr><tr><td>3:1</td><td>-</td><td>Reserved</td></tr><tr><td>0</td><td>SOFT_RESET_CONFIG</td><td>Software reset configuration 0: Normal (default) 1: Enable reset After writing 1 to this bitfield, wait 1ms for soft reset to be effective, before attempting any other register access</td></tr></table>

### 2.2 DRIVE_CONFIG

<table><tr><td colspan="3">Name: DRIVE_CONFIG Address: 19 (13h) Serial IF: R/W Reset value: 0x05 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:6</td><td>-</td><td>Reserved</td></tr><tr><td>5:3</td><td>I2C_SLEW_RATE</td><td>Controls slew rate for output pin 14 in \( {\mathrm{I}}^{2}\mathrm{C} \) mode only 000: 20ns-60ns 001: 12ns-36ns 010: 6ns-18ns 011: 4ns-12ns 100: 2ns-6ns 101: < 2ns 110: Reserved 111: Reserved</td></tr><tr><td>2:0</td><td>SPI_SLEW_RATE</td><td>Controls slew rate for output pin 14 in SPI or I3C \( {}^{\mathrm{{SM}}} \) mode, and for all other output pins 000: 20ns-60ns 001: 12ns-36ns 010: 6ns-18ns 011: 4ns-12ns 100: 2ns-6ns 101: < 2ns 110: Reserved 111: Reserved</td></tr></table>

### 2.3 INT_CONFIG

<table><tr><td colspan="3">Name: INT_CONFIG Address: 20 (14h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:6</td><td>-</td><td>Reserved</td></tr><tr><td>5</td><td>INT2_MODE</td><td>INT2 interrupt mode 0: Pulsed mode 1: Latched mode</td></tr><tr><td>4</td><td>INT2_DRIVE_CIRCUIT</td><td>INT2 drive circuit 0: Open drain 1: Push pull</td></tr><tr><td>3</td><td>INT2_POLARITY</td><td>INT2 interrupt polarity 0: Active low (default) 1: Active high</td></tr><tr><td>2</td><td>INT1_MODE</td><td>INT1 interrupt mode 0: Pulsed mode 1: Latched mode</td></tr><tr><td>1</td><td>INT1_DRIVE_CIRCUIT</td><td>INT1 drive circuit 0: Open drain 1: Push pull</td></tr><tr><td>0</td><td>INT1_POLARITY</td><td>INT1 interrupt polarity 0: Active low (default) 1: Active high</td></tr></table>

### 2.4 FIFO_CONFIG

<table><tr><td colspan="3">Name: FIFO_CONFIG Address: 22 (16h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:6</td><td>FIFO_MODE</td><td>00: Bypass Mode (default) 01: Stream-to-FIFO Mode 10: STOP-on-FULL Mode 11: STOP-on-FULL Mode</td></tr><tr><td>5:0</td><td>-</td><td>Reserved</td></tr></table>

### 2.5 TEMP_DATA1

<table><tr><td colspan="3">Name: TEMP_DATA1 Address: 29 (1Dh) Serial IF: SYNCR Reset value: 0x80 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>TEMP_DATA[15:8]</td><td>Upper byte of temperature data</td></tr></table>

Document Number: DS-000347 Revision: 1.8

### 2.6 TEMP_DATA0

<table><tr><td colspan="3">Name: TEMP_DATA0 Address: 30 (1Eh) Serial IF: SYNCR Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>TEMP_DATA[7:0]</td><td>Lower byte of temperature data</td></tr></table>

Temperature sensor register data TEMP_DATA is updated with new data at max(Accelerometer ODR, Gyroscope ODR).

Temperature data value from the sensor data registers can be converted to degrees centigrade by using the following formula:

Temperature in Degrees Centigrade \( = \left( {\text{TEMP_DATA}/{132.48}}\right)  + {25} \)

Temperature data stored in FIFO is an 8-bit quantity, FIFO_TEMP_DATA. It can be converted to degrees centigrade by using the following formula:

Temperature in Degrees Centigrade \( = \left( {\text{FIFO_TEMP_DATA}/{2.07}}\right)  + {25} \)

### 2.7 ACCEL_DATA_X1

<table><tr><td/><td>Name: ACCEL_DATA_X1 Address: 31 (1Fh) Serial IF: SYNCR Reset value: 0x80 Clock Domain: SCLK_UI</td><td/></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>ACCEL_DATA_X[15:8]</td><td>Upper byte of Accel X-axis data</td></tr></table>

### 2.8 ACCEL_DATA_X0

<table><tr><td colspan="3">Name: ACCEL_DATA_XO Address: 32 (20h) Serial IF: SYNCR Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>ACCEL_DATA_X[7:0]</td><td>Lower byte of Accel X-axis data</td></tr></table>

### 2.9 ACCEL_DATA_Y1

Name: ACCEL_DATA_Y1

Address: 33 (21h)

Serial IF: SYNCR

Reset value: 0x80

Clock Domain: SCLK_UI

BIT NAME FUNCTION

7:0 ACCEL_DATA_Y[15:8] Upper byte of Accel Y-axis data

Page 67 of 112

Document Number: DS-000347

Revision: 1.8

### 2.10 ACCEL_DATA_YO

<table><tr><td colspan="3">Name: ACCEL_DATA_YO Address: 34 (22h) Serial IF: SYNCR Reset value: 0x00 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>ACCEL_DATA_Y[7:0]</td><td>Lower byte of Accel Y-axis data</td></tr></table>

### 2.11 ACCEL_DATA_Z1

Name: ACCEL_DATA_Z1

Address: 35 (23h)

Serial IF: SYNCR

Reset value: 0x80

Clock Domain: SCLK_UI

BIT NAME FUNCTION

7:0 ACCEL_DATA_Z[15:8] Upper byte of Accel Z-axis data

### 2.12 ACCEL_DATA_ZO

Name: ACCEL_DATA_ZO

Address: 36 (24h)

Serial IF: SYNCR

Reset value: 0x00

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>ACCEL_DATA_Z[7:0]</td><td>Lower byte of Accel Z-axis data</td></tr></table>

### 2.13 GYRO_DATA_X1

<table><tr><td colspan="3">Name: GYRO_DATA_X1 Address: 37 (25h) Serial IF: SYNCR Reset value: 0x80 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>GYRO_DATA_X[15:8]</td><td>Upper byte of Gyro X-axis data</td></tr></table>

### 2.14 GYRO_DATA_X0

<table><tr><td/><td>Name: GYRO_DATA_XO Address: 38 (26h) Serial IF: SYNCR Reset value: 0x00 Clock Domain: SCLK_UI</td><td/></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>GYRO_DATA_X[7:0]</td><td>Lower byte of Gyro X-axis data</td></tr></table>

Page 68 of 112

Document Number: DS-000347

Revision: 1.8

### 2.15 GYRO_DATA_Y1

<table><tr><td colspan="3">Name: GYRO_DATA_Y1 Address: 39 (27h) Serial IF: SYNCR Reset value: 0x80 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>GYRO_DATA_Y[15:8]</td><td>Upper byte of Gyro Y-axis data</td></tr></table>

### 2.16 GYRO_DATA_YO

Name: GYRO_DATA_YO

Address: 40 (28h)

Serial IF: SYNCR

Reset value: 0x00

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>GYRO_DATA_Y[7:0]</td><td>Lower byte of Gyro Y-axis data</td></tr></table>

### 2.17 GYRO_DATA_Z1

Name: GYRO_DATA_Z1

Address: 41 (29h)

Serial IF: SYNCR

Reset value: 0x80

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>GYRO_DATA_Z[15:8]</td><td>Upper byte of Gyro Z-axis data</td></tr></table>

### 2.18 GYRO_DATA_ZO

Name: GYRO_DATA_ZO

Address: 42 (2Ah)

Serial IF: SYNCR

Reset value: 0x00

Clock Domain: SCLK_UI

FUNCTION

GYRO_DATA_Z[7:0] Lower byte of Gyro Z-axis data

### 2.19 TMST_FSYNCH

Name: TMST_FSYNCH Address: 43 (2Bh) Serial IF: SYNCR Reset value: 0x00 Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>TMST_FSYNC_DATA_UI[15:8]</td><td>Stores the upper byte of the time delta from the rising edge of FSYNC to the latest ODR until the UI Interface reads the FSYNC tag in the status register</td></tr></table>

Document Number: DS-000347 Revision: 1.8

### 2.20 TMST_FSYNCL

<table><tr><td colspan="3">Name: TMST_FSYNCL Address: 44 (2Ch) Serial IF: SYNCR Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>TMST_FSYNC_DATA_UI[7:0]</td><td>Stores the lower byte of the time delta from the rising edge of FSYNC to the latest ODR until the UI Interface reads the FSYNC tag in the status register</td></tr></table>

### 2.21 INT_STATUS

<table><tr><td colspan="3">Name: INT_STATUS Address: 45 (2Dh) Serial IF: R/C Reset value: 0x10 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7</td><td>-</td><td>Reserved</td></tr><tr><td>6</td><td>UI_FSYNC_INT</td><td>This bit automatically sets to 1 when a UI FSYNC interrupt is generated. The bit clears to 0 after the register has been read.</td></tr><tr><td>5</td><td>PLL_RDY_INT</td><td>This bit automatically sets to 1 when a PLL Ready interrupt is generated. The bit clears to 0 after the register has been read.</td></tr><tr><td>4</td><td>RESET_DONE_INT</td><td>This bit automatically sets to 1 when software reset is complete. The bit clears to 0 after the register has been read.</td></tr><tr><td>3</td><td>DATA_RDY_INT</td><td>This bit automatically sets to 1 when a Data Ready interrupt is generated. The bit clears to 0 after the register has been read.</td></tr><tr><td>2</td><td>FIFO_THS_INT</td><td>This bit automatically sets to 1 when the FIFO buffer reaches the threshold value. The bit clears to 0 after the register has been read.</td></tr><tr><td>1</td><td>FIFO_FULL_INT</td><td>This bit automatically sets to 1 when the FIFO buffer is full. The bit clears to 0 after the register has been read.</td></tr><tr><td>0</td><td>AGC_RDY_INT</td><td>This bit automatically sets to 1 when an AGC Ready interrupt is generated. The bit clears to 0 after the register has been read.</td></tr></table>

### 2.22 FIFO_COUNTH

<table><tr><td colspan="3">Name: FIFO_COUNTH Address: 46 (2Eh) Serial IF: R Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>FIFO_COUNT[15:8]</td><td>High Bits, count indicates the number of records or bytes available in FIFO according to FIFO_COUNT_REC setting. Reading this byte latches the data for both FIFO_COUNTH, and FIFO_COUNTL.</td></tr></table>

### 2.23 FIFO_COUNTL

Name: FIFO_COUNTL

Address: 47 (2Fh)

Serial IF: \( R \)

Reset value: 0x00

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>FIFO_COUNT[7:0]</td><td>Low Bits, count indicates the number of records or bytes available in FIFO according to FIFO_COUNT_REC setting. Note: Must read FIFO_COUNTH to latch new data for both FIFO_COUNTH and FIFO_COUNTL.</td></tr></table>

### 2.24 FIFO_DATA

Name: FIFO_DATA

Address: 48 (30h)

Serial IF: \( R \)

Reset value: 0xFF

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>FIFO_DATA</td><td>FIFO data port</td></tr></table>

### 2.25 APEX_DATA0

Name: APEX_DATA0 Address: 49 (31h) Serial IF: SYNCR Reset value: 0x00 Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>STEP_CNT[7:0]</td><td>Pedometer Output: Lower byte of Step Count measured by pedometer</td></tr></table>

### 2.26 APEX_DATA1

Name: APEX_DATA1

Address: 50 (32h)

Serial IF: SYNCR

Reset value: 0x00

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>STEP_CNT[15:8]</td><td>Pedometer Output: Upper byte of Step Count measured by pedometer</td></tr></table>

### 2.27 APEX_DATA2

<table><tr><td colspan="3">Name: APEX_DATA2 Address: 51 (33h) Serial IF: R Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>STEP_CADENCE</td><td>Pedometer Output: Walk/run cadency in number of samples. Format is u6.2. e.g. At \( {50}\mathrm{{Hz}} \) ODR and \( 2\mathrm{{Hz}} \) walk frequency, the cadency is 25 samples. The register will output 100.</td></tr></table>

### 2.28 APEX_DATA3

<table><tr><td colspan="3">Name: APEX_DATA3 Address: 52 (34h) Serial IF: R Reset value: 0x04 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:3</td><td>-</td><td>Reserved</td></tr><tr><td>2</td><td>DMP_IDLE</td><td>0: Indicates DMP is running 1: Indicates DMP is idle</td></tr><tr><td>1:0</td><td>ACTIVITY_CLASS</td><td>Pedometer Output: Detected activity 00: Unknown 01: Walk 10: Run 11: Reserved</td></tr></table>

### 2.29 APEX_DATA4

<table><tr><td colspan="3">Name: APEX_DATA4 Address: 53 (35h) Serial IF: R Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:5</td><td>-</td><td>Reserved</td></tr><tr><td>4:3</td><td>TAP_NUM</td><td>Tap Detection Output: Number of taps in the current Tap event 00: No tap 01: Single tap 10: Double tap 11: Reserved</td></tr><tr><td>2:1</td><td>TAP_AXIS</td><td>Tap Detection Output: Represents the accelerometer axis on which tap energy is concentrated 00: X-axis 01: Y-axis 10: Z-axis 11: Reserved</td></tr><tr><td>0</td><td>TAP_DIR</td><td>Tap Detection Output: Polarity of tap pulse 0: Current accelerometer value - Previous accelerometer value is a positive value 1: Current accelerometer value - Previous accelerometer value is a negative value or zero</td></tr></table>

### 2.30 APEX_DATA5

<table><tr><td colspan="3">Name: APEX_DATA5 Address: 54 (36h) Serial IF: R Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:6</td><td>-</td><td>Reserved</td></tr><tr><td>5:0</td><td>DOUBLE_TAP_TIMING</td><td>DOUBLE_TAP_TIMING measures the time interval between the two taps when double tap is detected. It counts every 16 accelerometer samples as one unit between the 2 tap pulses. Therefore, the value is related to the accelerometer ODR. Time in seconds = DOUBLE_TAP_TIMING * 16 / ODR For example, if the accelerometer ODR is \( {500}\mathrm{\;{Hz}} \) , and the DOUBLE_TAP_TIMING register reading is 6 , the time interval value is 6*16/500 = 0.192 seconds.</td></tr></table>

### 2.31 INT_STATUS2

<table><tr><td colspan="3">Name: INT_STATUS2 Address: 55 (37h) Serial IF: R/C Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:4</td><td>-</td><td>Reserved</td></tr><tr><td>3</td><td>SMD_INT</td><td>Significant Motion Detection Interrupt, clears on read</td></tr><tr><td>2</td><td>WOM_Z_INT</td><td>Wake on Motion Interrupt on Z-axis, clears on read</td></tr><tr><td>1</td><td>WOM_Y_INT</td><td>Wake on Motion Interrupt on Y-axis, clears on read</td></tr><tr><td>0</td><td>WOM_X_INT</td><td>Wake on Motion Interrupt on X-axis, clears on read</td></tr></table>

### 2.32 INT_STATUS3

<table><tr><td colspan="3">Name: INT_STATUS3 Address: 56 (38h) Serial IF: R/C Reset value: 0x00 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:6</td><td>-</td><td>Reserved</td></tr><tr><td>5</td><td>STEP_DET_INT</td><td>Step Detection Interrupt, clears on read</td></tr><tr><td>4</td><td>STEP_CNT_OVF_INT</td><td>Step Count Overflow Interrupt, clears on read</td></tr><tr><td>3</td><td>TILT_DET_INT</td><td>Tilt Detection Interrupt, clears on read</td></tr><tr><td>2</td><td>WAKE INT</td><td>Wake Event Interrupt, clears on read</td></tr><tr><td>1</td><td>SLEEP_INT</td><td>Sleep Event Interrupt, clears on read</td></tr><tr><td>0</td><td>TAP_DET_INT</td><td>Tap Detection Interrupt, clears on read</td></tr></table>

### 2.33 SIGNAL_PATH_RESET

<table><tr><td colspan="3">Name: SIGNAL_PATH_RESET Address: 75 (4Bh) Serial IF: W/C Reset value: 0x00 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7</td><td>-</td><td>Reserved</td></tr><tr><td>6</td><td>DMP_INIT_EN</td><td>When this bit is set to 1 , the DMP is enabled</td></tr><tr><td>5</td><td>DMP_MEM_RESET_EN</td><td>When this bit is set to 1 , the DMP memory is reset</td></tr><tr><td>4</td><td>-</td><td>Reserved</td></tr><tr><td>3</td><td>ABORT_AND_RESET</td><td>When this bit is set to 1 , the signal path is reset by restarting the ODR counter and signal path controls</td></tr><tr><td>2</td><td>TMST_STROBE</td><td>When this bit is set to 1 , the time stamp counter is latched into the time stamp register. This is a write on clear bit.</td></tr><tr><td>1</td><td>FIFO_FLUSH</td><td>When set to 1, FIFO will get flushed.</td></tr><tr><td>0</td><td>-</td><td>Reserved</td></tr></table>

### 2.34 INTF_CONFIGO

<table><tr><td colspan="3">Name: INTF_CONFIGO Address: 76 (4Ch) Serial IF: R/W Reset value: 0x30 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7</td><td>FIFO_HOLD_LAST_DATA_E N</td><td>This bit selects the treatment of invalid samples. See Invalid Data Generation note below this register description. Setting this bit to 0 : In order to signal an invalid sample, and to differentiate it from a valid sample based on values only: Sense Registers: - Do not receive invalid samples. They hold the last valid sample. Repeated reading before new sample received will yield copies of the last valid sample. - Valid samples of values -32768, -32767 are replaced with -32766 - FSYNC Tagging can modify the least significant bit and further limit values (see section 12.8). FIFO: - 16-bit FIFO packet: Same as Sense Registers, except: - FSYNC tagging is not applied to data in FIFO. - 20-bit FIFO packet: - Invalid samples are indicated with the value -524288 - Valid samples in \{-524288 to -524258\} are replaced by -524256 - Valid Gyro samples: All Even numbers in \( \{  - {524256} \) to +524286\} - Valid Accel samples: All numbers divisible by 4 in \{-524256 to \( + {524284}\} \) - FSYNC tagging is not applied to data in FIFO. Setting this bit to 1 : Sense registers: - Do not receive invalid samples. They hold the last valid sample. Repeated reading before new sample received will yield copies of the last valid sample. - FSYNC Tagging can modify the least significant bit and further limit values (see section 12.8). FIFO: - Invalid sample will get copy of last valid sample - 16-bit FIFO packet: Same as Sense Registers, except: - FSYNC tagging is not applied to data in FIFO. - 20-bit FIFO packet: - Valid Gyro samples: All Even numbers in \{-524288 to \( + {524286}\} \) - Valid Accel samples: All numbers divisible by 4 in \{-524288 to +524284\} - FSYNC tagging is not applied to data in FIFO.</td></tr></table>

<table><tr><td>6</td><td>FIFO_COUNT_REC</td><td>0: FIFO count is reported in bytes 1: FIFO count is reported in records \( (1 \) record \( = {16} \) bytes for header + gyro + accel + temp sensor data + time stamp, or 8 bytes for header + gyro/accel + temp sensor data, or 20 bytes for header + gyro + accel + temp sensor data + time stamp + 20-bit extension data)</td></tr><tr><td>5</td><td>FIFO_COUNT_ENDIAN</td><td>0: FIFO count is reported in Little Endian format 1: FIFO count is reported in Big Endian format (default)</td></tr><tr><td>4</td><td>SENSOR_DATA_ENDIAN</td><td>0: Sensor data is reported in Little Endian format 1: Sensor data is reported in Big Endian format (default)</td></tr><tr><td>3:2</td><td>-</td><td>Reserved</td></tr><tr><td>1:0</td><td>UI_SIFS_CFG</td><td>Ox: Reserved 10: Disable SPI 11: Disable I2C</td></tr></table>

Invalid Data Generation: FIFO/Sense Registers may contain invalid data under the following conditions:

a) From power on reset to first ODR sample of any sensor (accel, gyro, temp sensor)

b) When any sensor is disabled (accel, gyro, temp sensor)

c) When accel and gyro are enabled with different ODRs. In this case, the sensor with lower ODR will generate invalid samples when it has no new data.

Invalid data can take special values or can hold last valid sample received. For -32768 to be used as a flag for invalid accel/gyro samples, the valid accel/gyro sample range is limited in such case as well. Bit 7 of INTF_CONFIGO controls what values invalid (and valid) samples can take as shown above.

### 2.35 INTF_CONFIG1

<table><tr><td colspan="3">Name: INTF_CONFIG1 Address: 77 (4Dh) Serial IF: R/W Reset value: 0x91 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:4</td><td>-</td><td>Reserved</td></tr><tr><td>3</td><td>ACCEL_LP_CLK_SEL</td><td>0: Accelerometer LP mode uses Wake Up oscillator clock 1: Accelerometer LP mode uses RC oscillator clock</td></tr><tr><td>2</td><td>RTC_MODE</td><td>0: No input RTC clock is required 1: RTC clock input is required</td></tr><tr><td>1:0</td><td>CLKSEL</td><td>00: Always select internal RC oscillator 01: Select PLL when available, else select RC oscillator (default) 10: Reserved 11: Disable all clocks</td></tr></table>

### 2.36 PWR_MGMT0

<table><tr><td colspan="3">Name: PWR_MGMT0 Address: 78 (4Eh) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:6</td><td>-</td><td>Reserved</td></tr><tr><td>5</td><td>TEMP_DIS</td><td>0 : Temperature sensor is enabled (default) 1: Temperature sensor is disabled</td></tr><tr><td>4</td><td>IDLE</td><td>If this bit is set to 1 , the RC oscillator is powered on even if Accel and Gyro are powered off. Nominally this bit is set to 0 , so when Accel and Gyro are powered off, the chip will go to OFF state, since the RC oscillator will also be powered off</td></tr><tr><td>3:2</td><td>GYRO_MODE</td><td>00: Turns gyroscope off (default) 01: Places gyroscope in Standby Mode 10: Reserved 11: Places gyroscope in Low Noise (LN) Mode Gyroscope needs to be kept ON for a minimum of \( {45}\mathrm{\;{ms}} \) . When transitioning from OFF to any of the other modes, do not issue any register writes for 200μs.</td></tr><tr><td>1:0</td><td>ACCEL_MODE</td><td>00: Turns accelerometer off (default) 01: Turns accelerometer off 10: Places accelerometer in Low Power (LP) Mode 11: Places accelerometer in Low Noise (LN) Mode When transitioning from OFF to any of the other modes, do not issue any register writes for \( {200\mu }\mathrm{s} \) .</td></tr></table>

### 2.37 GYRO_CONFIGO

<table><tr><td colspan="3">Name: GYRO_CONFIG0 Address: 79 (4Fh) Serial IF: R/W Reset value: 0x06 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:5</td><td>GYRO_FS_SEL</td><td>Full scale select for gyroscope UI interface output 000: ±2000dps (default) 001: ±1000dps 010: ±500dps 011: ±250dps 100: ±125dps 101: ±62.5dps 110: \( \pm \) 31.25dps 111: ±15.625dps</td></tr><tr><td>4</td><td>-</td><td>Reserved</td></tr><tr><td>3:0</td><td>GYRO_ODR</td><td>Gyroscope ODR selection for UI interface output 0000: Reserved 0001: 32kHz 0010: 16kHz 0011: 8kHz 0100: 4kHz 0101: 2kHz 0110: 1kHz (default) 0111: 200Hz 1000: 100Hz 1001: 50Hz 1010: 25Hz 1011: 12.5Hz 1100: Reserved 1101: Reserved 1110: Reserved 1111: 500Hz</td></tr></table>

### 2.38 ACCEL_CONFIGO

<table><tr><td colspan="3">Name: ACCEL_CONFIGO Address: 80 (50h) Serial IF: R/W Reset value: 0x06 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td rowspan="9">7:5</td><td rowspan="9">ACCEL_FS_SEL</td><td>Full scale select for accelerometer UI interface output</td></tr><tr><td>000: ±16g (default)</td></tr><tr><td>001: ±8g</td></tr><tr><td>010: ±4g</td></tr><tr><td>011: ±2g</td></tr><tr><td>100: Reserved</td></tr><tr><td>101: Reserved</td></tr><tr><td>110: Reserved</td></tr><tr><td>111: Reserved</td></tr><tr><td>4</td><td>-</td><td>Reserved</td></tr><tr><td/><td rowspan="2">ACCEL_ODR</td><td>Accelerometer ODR selection for UI interface output</td></tr><tr><td>3:0</td><td>0000: Reserved 0001: 32kHz (LN mode) 0010: 16kHz (LN mode) 0011: 8kHz (LN mode) 0100: 4kHz (LN mode) 0101: 2kHz (LN mode) 0110: 1kHz (LN mode) (default) 0111: 200Hz (LP or LN mode) 1000: 100Hz (LP or LN mode) 1001: 50Hz (LP or LN mode) 1010: 25Hz (LP or LN mode) 1011: 12.5Hz (LP or LN mode) 1100: 6.25Hz (LP mode) 1101: 3.125Hz (LP mode) 1110: 1.5625Hz (LP mode) 1111: 500Hz (LP or LN mode)</td></tr></table>

### 2.39 GYRO_CONFIG1

<table><tr><td colspan="3">Name: GYRO_CONFIG1 Address: 81 (51h) Serial IF: R/W Reset value: 0x16 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:5</td><td>TEMP_FILT_BW</td><td>Sets the bandwidth of the temperature signal DLPF 000: DLPF BW = 4000Hz; DLPF Latency = 0.125ms(default) 001: DLPF BW = 170Hz; DLPF Latency = 1ms 010: DLPF BW = 82Hz; DLPF Latency = 2ms 011: DLPF BW = 40Hz; DLPF Latency = 4ms 100: DLPF BW = 20Hz; DLPF Latency = 8ms 101: DLPF BW = 10Hz; DLPF Latency = 16ms 110: DLPF BW = 5Hz; DLPF Latency = 32ms 111: DLPF BW = 5Hz; DLPF Latency = 32ms</td></tr><tr><td>4</td><td>-</td><td>Reserved</td></tr><tr><td>3:2</td><td>GYRO_UI_FILT_ORD</td><td>Selects order of GYRO UI filter 00: 1° Order 01: 2° \( {}^{\mathrm{{nd}}} \) Order 10: 3° Order 11: Reserved</td></tr><tr><td>1:0</td><td>GYRO DEC2 M2 ORD</td><td>Selects order of GYRO DEC2_M2 Filter 00: Reserved 01: Reserved 10: 3° Order 11: Reserved</td></tr></table>

### 2.40 GYRO_ACCEL_CONFIG0

<table><tr><td colspan="3">Name: GYRO_ACCEL_CONFIGO Address: 82 (52h) Serial IF: R/W Reset value: 0x11 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:4</td><td>ACCEL_UI_FILT_BW</td><td>LN Mode: Bandwidth for Accel LPF 0 BW=ODR/2 1 BW=max(400Hz, ODR)/4 (default) 2 BW=max(400Hz, ODR)/5 3 BW=max(400Hz, ODR)/8 4 BW=max(400Hz, ODR)/10 5 BW=max(400Hz, ODR)/16 6 BW=max(400Hz, ODR)/20 7 BW=max(400Hz, ODR)/40 8 to 13: Reserved 14 Low Latency option: Trivial decimation @ ODR of Dec2 filter output. Dec2 runs at max(400Hz, ODR) 15 Low Latency option: Trivial decimation @ ODR of Dec2 filter output. Dec2 runs at max(200Hz, 8*ODR) LP Mode: 0 Reserved 1 1x AVG filter (default) 2 to 5 Reserved 6 16x AVG filter 7 to 15 Reserved</td></tr><tr><td>3:0</td><td>GYRO_UI_FILT_BW</td><td>LN Mode: Bandwidth for Gyro LPF 0 BW=ODR/2 1 BW=max(400Hz, ODR)/4 (default) 2 BW=max(400Hz, ODR)/5 3 BW=max(400Hz, ODR)/8 4 BW=max(400Hz, ODR)/10 5 BW=max(400Hz, ODR)/16 6 BW=max(400Hz, ODR)/20 7 BW=max(400Hz, ODR)/40 8 to 13: Reserved 14 Low Latency option: Trivial decimation @ ODR of Dec2 filter output. Dec2 runs at max(400Hz, ODR) 15 Low Latency option: Trivial decimation @ ODR of Dec2 filter output. Dec2 runs at max(200Hz, 8*ODR)</td></tr></table>

### 2.41 ACCEL_CONFIG1

<table><tr><td colspan="3">Name: ACCEL_CONFIG1 Address: 83 (53h) Serial IF: R/W Reset value: 0x0D Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:5</td><td>-</td><td>Reserved</td></tr><tr><td>4:3</td><td>ACCEL_UI_FILT_ORD</td><td>Selects order of ACCEL UI filter 00: \( {1}^{\text{st }} \) Order 01: 2° \( {}^{\mathrm{{nd}}} \) Order 10: 3° Order 11: Reserved</td></tr><tr><td>2:1</td><td>ACCEL_DEC2_M2_ORD</td><td>Order of Accelerometer DEC2 M2 filter 00: Reserved 01: Reserved 10: \( {3}^{\text{rd }} \) order 11: Reserved</td></tr><tr><td>0</td><td>-</td><td>Reserved</td></tr></table>

### 2.42 TMST_CONFIG

<table><tr><td colspan="3">Name: TMST_CONFIG Address: 84 (54h) Serial IF: R/W Reset value: 0x23 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:5</td><td>-</td><td>Reserved</td></tr><tr><td>4</td><td>TMST_TO_REGS_EN</td><td>0: TMST_VALUE[19:0] read always returns Os 1: TMST_VALUE[19:0] read returns timestamp value</td></tr><tr><td>3</td><td>TMST_RES</td><td>Time Stamp resolution: When set to 0 (default), time stamp resolution is \( {1\mu }\mathrm{s} \) . When set to 1: If RTC is disabled, resolution is \( {16\mu }\mathrm{s} \) . If RTC is enabled, resolution is 1 RTC clock period</td></tr><tr><td>2</td><td>TMST_DELTA_EN</td><td>Time Stamp delta enable: When set to 1 , the time stamp field contains the measurement of time since the last occurrence of ODR.</td></tr><tr><td>1</td><td>TMST_FSYNC_EN</td><td>Time Stamp register FSYNC enable (default). When set to 1 , the contents of the Timestamp feature of FSYNC is enabled. The user also needs to select FIFO_TMST_FSYNC_EN in order to propagate the timestamp value to the FIFO.</td></tr><tr><td>0</td><td>TMST_EN</td><td>0: Time Stamp register disable 1: Time Stamp register enable (default)</td></tr></table>

### 2.43 APEX_CONFIG0

<table><tr><td colspan="3">Name: APEX_CONFIGO Address: 86 (56h) Serial IF: R/W Reset value: 0x82 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7</td><td>DMP_POWER_SAVE</td><td>0: DMP power save mode not active 1: DMP power save mode active (default)</td></tr><tr><td>6</td><td>TAP_ENABLE</td><td>0: Tap Detection not enabled 1: Tap Detection enabled when accelerometer ODR is set to one of the ODR values supported by Tap Detection (200Hz, 500Hz, 1kHz)</td></tr><tr><td>5</td><td>PED_ENABLE</td><td>0: Pedometer not enabled 1: Pedometer enabled</td></tr><tr><td>4</td><td>TILT_ENABLE</td><td>0: Tilt Detection not enabled 1: Tilt Detection enabled</td></tr><tr><td>3</td><td>R2W_EN</td><td>0: Raise to Wake/Sleep not enabled 1: Raise to Wake/Sleep enabled</td></tr><tr><td>2</td><td>-</td><td>Reserved</td></tr><tr><td>1:0</td><td>DMP_ODR</td><td>00: 25Hz 01: Reserved 10:50Hz 11: Reserved</td></tr></table>

### 2.44 SMD_CONFIG

<table><tr><td colspan="3">Name: SMD_CONFIG Address: 87 (57h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:4</td><td>-</td><td>Reserved</td></tr><tr><td>3</td><td>WOM_INT_MODE</td><td>0: Set WoM interrupt on the OR of all enabled accelerometer thresholds 1: Set WoM interrupt on the AND of all enabled accelerometer threshold</td></tr><tr><td>2</td><td>WOM_MODE</td><td>0 : Initial sample is stored. Future samples are compared to initial sample 1: Compare current sample to previous sample</td></tr><tr><td>1:0</td><td>SMD_MODE</td><td>00: SMD disabled 01: Reserved 10: SMD short (1 sec wait) An SMD event is detected when two WOM are detected 1 sec apart 11: SMD long (3 sec wait) An SMD event is detected when two WOM are detected 3 sec apart</td></tr></table>

### 2.45 FIFO_CONFIG1

<table><tr><td colspan="3">Name: FIFO_CONFIG1 Address: 95 (5Fh) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7</td><td>-</td><td>Reserved</td></tr><tr><td>6</td><td>FIFO_RESUME_PARTIAL_RD</td><td>0: Partial FIFO read disabled, requires re-reading of the entire FIFO 1: FIFO read can be partial, and resume from last read point</td></tr><tr><td>5</td><td>FIFO_WM_GT_TH</td><td>Trigger FIFO watermark interrupt on every ODR (DMA write) if FIFO_COUNT ≥ FIFO_WM_TH</td></tr><tr><td>4</td><td>FIFO_HIRES_EN</td><td>Enable 3 bytes of extended 20-bits accel, gyro data + 1 byte of extended 16-bit temperature sensor data to be placed into the FIFO</td></tr><tr><td>3</td><td>FIFO_TMST_FSYNC_EN</td><td>Must be set to 1 for all FIFO use cases when FSYNC is used.</td></tr><tr><td>2</td><td>FIFO_TEMP_EN</td><td>Enable temperature sensor packets to go to FIFO</td></tr><tr><td>1</td><td>FIFO_GYRO_EN</td><td>Enable gyroscope packets to go to FIFO</td></tr><tr><td>0</td><td>FIFO_ACCEL_EN</td><td>Enable accelerometer packets to go to FIFO</td></tr></table>

### 2.46 FIFO_CONFIG2

<table><tr><td colspan="3">Name: FIFO_CONFIG2 Address: 96 (60h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>FIFO_WM[7:0]</td><td>Lower bits of FIFO watermark. Generate interrupt when the FIFO reaches or exceeds FIFO_WM size in bytes or records according to FIFO_COUNT_REC setting. Interrupt only fires once. This register should be set to non-zero value, before choosing this interrupt source.</td></tr></table>

### 2.47 FIFO_CONFIG3

<table><tr><td colspan="3">Name: FIFO_CONFIG3 Address: 97 (61h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:4</td><td>-</td><td>Reserved</td></tr><tr><td>3:0</td><td>FIFO_WM[11:8]</td><td>Upper bits of FIFO watermark. Generate interrupt when the FIFO reaches or exceeds FIFO_WM size in bytes or records according to FIFO_COUNT_REC setting. Interrupt only fires once. This register should be set to non-zero value, before choosing this interrupt source.</td></tr></table>

Note: Do not set FIFO_WM to value 0 .

### 2.48 FSYNC_CONFIG

<table><tr><td colspan="3">Name: FSYNC_CONFIG Address: 98 (62h) Serial IF: R/W Reset value: 0x10 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7</td><td>-</td><td>Reserved</td></tr><tr><td>6:4</td><td>FSYNC_UI_SEL</td><td>000: Do not tag FSYNC flag 001: Tag FSYNC flag to TEMP_OUT LSB 010: Tag FSYNC flag to GYRO_XOUT LSB 011: Tag FSYNC flag to GYRO_YOUT LSB 100: Tag FSYNC flag to GYRO_ZOUT LSB 101: Tag FSYNC flag to ACCEL_XOUT LSB 110: Tag FSYNC flag to ACCEL_YOUT LSB 111: Tag FSYNC flag to ACCEL_ZOUT LSB</td></tr><tr><td>3:2</td><td>-</td><td>Reserved</td></tr><tr><td>1</td><td>FSYNC_UI_FLAG_CLEAR_SE L</td><td>0: FSYNC flag is cleared when UI sensor register is updated 1: FSYNC flag is cleared when UI interface reads the sensor register LSB of FSYNC tagged axis</td></tr><tr><td>0</td><td>FSYNC_POLARITY</td><td>0: Start from Rising edge of FSYNC pulse to measure FSYNC interval 1: Start from Falling edge of FSYNC pulse to measure FSYNC interval</td></tr></table>

Please also refer to Section 12.8 for supplementary information on FSYNC tag.

### 2.49 INT_CONFIG0

<table><tr><td colspan="3">Name: INT_CONFIGO Address: 99 (63h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:6</td><td>-</td><td>Reserved</td></tr><tr><td>5:4</td><td>UI_DRDY_INT_CLEAR</td><td>Data Ready Interrupt Clear Option (latched mode) 00: Clear on Status Bit Read (default) 01: Clear on Status Bit Read 10: Clear on Sensor Register Read 11: Clear on Status Bit Read AND on Sensor Register read</td></tr><tr><td>3:2</td><td>FIFO_THS_INT_CLEAR</td><td>FIFO Threshold Interrupt Clear Option (latched mode) 00: Clear on Status Bit Read (default) 01: Clear on Status Bit Read 10: Clear on FIFO data 1Byte Read 11: Clear on Status Bit Read AND on FIFO data 1 byte read</td></tr><tr><td>1:0</td><td>FIFO_FULL_INT_CLEAR</td><td>FIFO Full Interrupt Clear Option (latched mode) 00: Clear on Status Bit Read (default) 01: Clear on Status Bit Read 10: Clear on FIFO data 1Byte Read 11: Clear on Status Bit Read AND on FIFO data 1 byte read</td></tr></table>

### 2.50 INT_CONFIG1

<table><tr><td colspan="3">Name: INT_CONFIG1 Address: 100 (64h) Serial IF: R/W Reset value: 0x10 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7</td><td>-</td><td>Reserved</td></tr><tr><td>6</td><td>INT_TPULSE_DURATION</td><td>Interrupt pulse duration 0: Interrupt pulse duration is \( {100\mu }\mathrm{s} \) . Use only if ODR <4kHz. (Default) 1: Interrupt pulse duration is \( {8\mu }\mathrm{s} \) . Required if \( \mathrm{{ODR}} \geq  4\mathrm{{kHz}} \) , optional for \( \mathrm{{ODR}} \) < 4kHz.</td></tr><tr><td>5</td><td>INT_TDEASSERT_DISABLE</td><td>Interrupt de-assertion duration 0 : The interrupt de-assertion duration is set to a minimum of \( {100\mu }\mathrm{s} \) . Use only if ODR < 4kHz. (Default) 1: Disables de-assert duration. Required if ODR \( \geq  4\mathrm{{kHz}} \) , optional for ODR \( < \) 4kHz.</td></tr><tr><td>4</td><td>INT_ASYNC_RESET</td><td>User should change setting to 0 from default setting of 1 , for proper INT1 and INT2 pin operation</td></tr><tr><td>3:0</td><td>-</td><td>Reserved</td></tr></table>

### 2.51 INT_SOURCE0

<table><tr><td colspan="3">Name: INT_SOURCEO Address: 101 (65h) Serial IF: R/W Reset value: 0x10 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7</td><td>-</td><td>Reserved</td></tr><tr><td>6</td><td>UI_FSYNC_INT1_EN</td><td>0: UI FSYNC interrupt not routed to INT1 1: UI FSYNC interrupt routed to INT1</td></tr><tr><td>5</td><td>PLL_RDY_INT1_EN</td><td>0: PLL ready interrupt not routed to INT1 1: PLL ready interrupt routed to INT1</td></tr><tr><td>4</td><td>RESET_DONE_INT1_EN</td><td>0: Reset done interrupt not routed to INT1 1: Reset done interrupt routed to INT1</td></tr><tr><td>3</td><td>UI_DRDY_INT1_EN</td><td>0: UI data ready interrupt not routed to INT1 1: UI data ready interrupt routed to INT1</td></tr><tr><td>2</td><td>FIFO_THS_INT1_EN</td><td>0: FIFO threshold interrupt not routed to INT1 1: FIFO threshold interrupt routed to INT1</td></tr><tr><td>1</td><td>FIFO_FULL_INT1_EN</td><td>0: FIFO full interrupt not routed to INT1 1: FIFO full interrupt routed to INT1</td></tr><tr><td>0</td><td>UI_AGC_RDY_INT1_EN</td><td>0: UI AGC ready interrupt not routed to INT1 1: UI AGC ready interrupt routed to INT1</td></tr></table>

### 2.52 INT_SOURCE1

<table><tr><td colspan="3">Name: INT_SOURCE1 Address: 102 (66h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7</td><td>-</td><td>Reserved</td></tr><tr><td>6</td><td>I3C_PROTOCOL_ERROR_IN T1_EN</td><td>0: \( {\mathrm{{BC}}}^{\mathrm{{SM}}} \) protocol error interrupt not routed to INT1 1: \( {\mathrm{{I3C}}}^{\mathrm{{SM}}} \) protocol error interrupt routed to INT1</td></tr><tr><td>5:4</td><td>-</td><td>Reserved</td></tr><tr><td>3</td><td>SMD_INT1_EN</td><td>0: SMD interrupt not routed to INT1 1: SMD interrupt routed to INT1</td></tr><tr><td>2</td><td>WOM_Z_INT1_EN</td><td>0: Z-axis WOM interrupt not routed to INT1 1: Z-axis WOM interrupt routed to INT1</td></tr><tr><td>1</td><td>WOM_Y_INT1_EN</td><td>0: Y-axis WOM interrupt not routed to INT1 1: Y-axis WOM interrupt routed to INT1</td></tr><tr><td>0</td><td>WOM_X_INT1_EN</td><td>0: X-axis WOM interrupt not routed to INT1 1: X-axis WOM interrupt routed to INT1</td></tr></table>

### 2.53 INT_SOURCE3

<table><tr><td colspan="3">Name: INT_SOURCE3 Address: 104 (68h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7</td><td>-</td><td>Reserved</td></tr><tr><td>6</td><td>UI_FSYNC_INT2_EN</td><td>0: UI FSYNC interrupt not routed to INT2 1: UI FSYNC interrupt routed to INT2</td></tr><tr><td>5</td><td>PLL_RDY_INT2_EN</td><td>0: PLL ready interrupt not routed to INT2 1: PLL ready interrupt routed to INT2</td></tr><tr><td>4</td><td>RESET_DONE_INT2_EN</td><td>0: Reset done interrupt not routed to INT2 1: Reset done interrupt routed to INT2</td></tr><tr><td>3</td><td>UI_DRDY_INT2_EN</td><td>0: UI data ready interrupt not routed to INT2 1: UI data ready interrupt routed to INT2</td></tr><tr><td>2</td><td>FIFO_THS_INT2_EN</td><td>0: FIFO threshold interrupt not routed to INT2 1: FIFO threshold interrupt routed to INT2</td></tr><tr><td>1</td><td>FIFO_FULL_INT2_EN</td><td>0: FIFO full interrupt not routed to INT2 1: FIFO full interrupt routed to INT2</td></tr><tr><td>0</td><td>UI_AGC_RDY_INT2_EN</td><td>0: UI AGC ready interrupt not routed to INT2 1: UI AGC ready interrupt routed to INT2</td></tr></table>

### 2.54 INT_SOURCE4

<table><tr><td colspan="3">Name: INT_SOURCE4 Address: 105 (69h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7</td><td>-</td><td>Reserved</td></tr><tr><td>6</td><td>I3C_PROTOCOL_ERROR_IN T2_EN</td><td>0: \( {\mathrm{{BC}}}^{\mathrm{{SM}}} \) protocol error interrupt not routed to INT2 1: \( {\mathrm{{I3C}}}^{\mathrm{{SM}}} \) protocol error interrupt routed to INT2</td></tr><tr><td>5:4</td><td>-</td><td>Reserved</td></tr><tr><td>3</td><td>SMD_INT2_EN</td><td>0: SMD interrupt not routed to INT2 1: SMD interrupt routed to INT2</td></tr><tr><td>2</td><td>WOM_Z_INT2_EN</td><td>0: Z-axis WOM interrupt not routed to INT2 1: Z-axis WOM interrupt routed to INT2</td></tr><tr><td>1</td><td>WOM_Y_INT2_EN</td><td>0: Y-axis WOM interrupt not routed to INT2 1: Y-axis WOM interrupt routed to INT2</td></tr><tr><td>0</td><td>WOM_X_INT2_EN</td><td>0: X-axis WOM interrupt not routed to INT2 1: X-axis WOM interrupt routed to INT2</td></tr></table>

### 2.55 FIFO_LOST_PKT0

Name: FIFO_LOST_PKTO

Address: 108 (6Ch)

Serial IF: \( R \)

Reset value: 0x00

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>FIFO_LOST_PKT_CNT[7:0]</td><td>Low byte, number of packets lost in the FIFO</td></tr></table>

### 2.56 FIFO_LOST_PKT1

Name: FIFO_LOST_PKT1

Address: 109 (6Dh)

Serial IF: \( R \)

Reset value: 0x00

Clock Domain: SCLK_UI

BIT NAME FUNCTION

FIFO_LOST_PKT_CNT[15:8] High byte, number of packets lost in the FIFO

### 2.57 SELF_TEST_CONFIG

<table><tr><td colspan="3">Name: SELF_TEST_CONFIG Address: 112 (70h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7</td><td>-</td><td>Reserved</td></tr><tr><td>6</td><td>ACCEL_ST_POWER</td><td>Set to 1 for accel self-test Otherwise set to 0 ; Set to 0 after self-test is completed</td></tr><tr><td>5</td><td>EN_AZ_ST</td><td>Enable Z-accel self-test</td></tr><tr><td>4</td><td>EN AY ST</td><td>Enable Y-accel self-test</td></tr><tr><td>3</td><td>EN_AX_ST</td><td>Enable X-accel self-test</td></tr><tr><td>2</td><td>EN_GZ_ST</td><td>Enable Z-gyro self-test</td></tr><tr><td>1</td><td>EN_GY_ST</td><td>Enable Y-gyro self-test</td></tr><tr><td>0</td><td>EN_GX_ST</td><td>Enable X-gyro self-test</td></tr></table>

### 2.58 WHO_AM_I

<table><tr><td>Serial IF: R</td><td>Name: WHO_AM_I Address: 117 (75h) Reset value: 0x47 Clock Domain: SCLK_UI</td><td/></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>WHOAMI</td><td>Register to indicate to user which device is being accessed</td></tr></table>

## Description:

This register is used to verify the identity of the device. The contents of WHOAMI is an 8-bit device ID. The default value of the register is 0x47. This is different from the \( {\mathrm{I}}^{2}\mathrm{C} \) address of the device as seen on the slave \( {\mathrm{I}}^{2}\mathrm{C} \) controller by the applications processor.

### 2.59 REG_BANK_SEL

Note: This register is accessible from all register banks

<table><tr><td colspan="3">Name: REG_BANK_SEL Address: 118 (76h) Serial IF: R/W Reset value: 0x00 Clock Domain: ALL</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:3</td><td>-</td><td>Reserved</td></tr><tr><td rowspan="9">2:0</td><td rowspan="9">BANK_SEL</td><td>Register bank selection</td></tr><tr><td>000: Bank 0 (default)</td></tr><tr><td>001: Bank 1</td></tr><tr><td>010: Bank 2</td></tr><tr><td>011: Bank 3</td></tr><tr><td>100: Bank 4</td></tr><tr><td>101: Reserved</td></tr><tr><td>110: Reserved</td></tr><tr><td>111: Reserved</td></tr></table>

Document Number: DS-000347

Revision: 1.8

## 3 USER BANK 1 寄存器详细说明

本节描述 USER BANK 1 中每个寄存器的功能和内容。

### 3.1 SENSOR_CONFIGO

<table><tr><td colspan="3">Name: SENSOR_CONFIGO Address: 03 (03h) Serial IF: R/W Reset value: 0x80 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:6</td><td>-</td><td>Reserved</td></tr><tr><td>5</td><td>ZG_DISABLE</td><td>0: Z gyroscope is on 1: \( Z \) gyroscope is disabled</td></tr><tr><td>4</td><td>YG_DISABLE</td><td>0: Y gyroscope is on 1: Y gyroscope is disabled</td></tr><tr><td>3</td><td>XG_DISABLE</td><td>0: X gyroscope is on 1: X gyroscope is disabled</td></tr><tr><td>2</td><td>ZA_DISABLE</td><td>0: Z accelerometer is on 1: \( Z \) accelerometer is disabled</td></tr><tr><td>1</td><td>YA_DISABLE</td><td>0: Y accelerometer is on 1: \( Y \) accelerometer is disabled</td></tr><tr><td>0</td><td>XA_DISABLE</td><td>0: X accelerometer is on 1: \( X \) accelerometer is disabled</td></tr></table>

### 3.2 GYRO_CONFIG_STATIC2

<table><tr><td colspan="3">Name: GYRO_CONFIG_STATIC2 Address: 11 (OBh) Serial IF: R/W Reset value: 0xA0 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:2</td><td>-</td><td>Reserved</td></tr><tr><td>1</td><td>GYRO_AAF_DIS</td><td>0: Enable gyroscope anti-aliasing filter (default) 1: Disable gyroscope anti-aliasing filter</td></tr><tr><td>0</td><td>GYRO_NF_DIS</td><td>0: Enable Notch Filter (default) 1: Disable Notch Filter</td></tr></table>

### 3.3 GYRO_CONFIG_STATIC3

<table><tr><td colspan="3">Name: GYRO_CONFIG_STATIC3 Address: 12 (OCh) Serial IF: R/W Reset value: 0x0D Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:6</td><td>-</td><td>Reserved</td></tr><tr><td>5:0</td><td>GYRO_AAF_DELT</td><td>Controls bandwidth of the gyroscope anti-alias filter See section 5.2 for details</td></tr></table>

Page 90 of 112

### 3.4 GYRO_CONFIG_STATIC4

Name: GYRO_CONFIG_STATIC4

Address: 13 (ODh)

Serial IF: R/W

Reset value: 0xAA

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>GYRO_AAF_DELTSQR[7:0]</td><td>Controls bandwidth of the gyroscope anti-alias filter See section 5.2 for details</td></tr></table>

### 3.5 GYRO_CONFIG_STATIC5

Name: GYRO_CONFIG_STATIC5

Address: 14 (OEh)

Serial IF: R/W

Reset value: 0x80

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:4</td><td>GYRO_AAF_BITSHIFT</td><td>Controls bandwidth of the gyroscope anti-alias filter See section 5.2 for details</td></tr><tr><td>3:0</td><td>GYRO_AAF_DELTSQR[11:8]</td><td>Controls bandwidth of the gyroscope anti-alias filter See section 5.2 for details</td></tr></table>

### 3.6 GYRO_CONFIG_STATIC6

Name: GYRO_CONFIG_STATIC6

Address: 15 (OFh)

Serial IF: R/W

Reset value: OxXX (Factory trimmed on an individual device basis)

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>GYRO_X_NF_COSWZ[7:0]</td><td>Used for gyroscope X-axis notch filter frequency selection See section 5.1 for details</td></tr></table>

### 3.7 GYRO_CONFIG_STATIC7

Name: GYRO_CONFIG_STATIC7

Address: 16 (10h)

Serial IF: R/W

Reset value: OxXX (Factory trimmed on an individual device basis)

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>GYRO_Y_NF_COSWZ[7:0]</td><td>Used for gyroscope Y-axis notch filter frequency selection See section 5.1 for details</td></tr></table>

### 3.8 GYRO_CONFIG_STATIC8

<table><tr><td/><td>Name: GYRO_CONFIG_STATIC8</td><td/></tr><tr><td colspan="3">Address: 17 (11h)</td></tr><tr><td colspan="3">Serial IF: R/W</td></tr><tr><td colspan="3">Reset value: OxXX (Factory trimmed on an individual device basis)</td></tr><tr><td colspan="3">Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>GYRO_Z_NF_COSWZ[7:0]</td><td>Used for gyroscope Z-axis notch filter frequency selection See section 5.1 for details</td></tr></table>

### 3.9 GYRO_CONFIG_STATIC9

Name: GYRO_CONFIG_STATIC9

Address: 18 (12h)

Serial IF: R/W

Reset value: OxXX (Factory trimmed on an individual device basis)

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:6</td><td>-</td><td>Reserved</td></tr><tr><td>5</td><td>GYRO_Z_NF_COSWZ_SEL[0]</td><td>Used for gyroscope Z-axis notch filter frequency selection See section 5.1 for details</td></tr><tr><td>4</td><td>GYRO_Y_NF_COSWZ_SEL[0]</td><td>Used for gyroscope Y-axis notch filter frequency selection See section 5.1 for details</td></tr><tr><td>3</td><td>GYRO_X_NF_COSWZ_SEL[0]</td><td>Used for gyroscope X-axis notch filter frequency selection See section 5.1 for details</td></tr><tr><td>2</td><td>GYRO_Z_NF_COSWZ[8]</td><td>Used for gyroscope Z-axis notch filter frequency selection See section 5.1 for details</td></tr><tr><td>1</td><td>GYRO_Y_NF_COSWZ[8]</td><td>Used for gyroscope Y-axis notch filter frequency selection See section 5.1 for details</td></tr><tr><td>0</td><td>GYRO_X_NF_COSWZ[8]</td><td>Used for gyroscope X-axis notch filter frequency selection See section 5.1 for details</td></tr></table>

### 3.10 GYRO_CONFIG_STATIC10

<table><tr><td colspan="3">Name: GYRO_CONFIG_STATIC10 Address: 19 (13h) Serial IF: R/W Reset value: 0x11 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7</td><td>-</td><td>Reserved</td></tr><tr><td>6:4</td><td>GYRO_NF_BW_SEL</td><td>Selects bandwidth for gyroscope notch filter See section 5.1 for details</td></tr><tr><td>3:0</td><td>-</td><td>Reserved</td></tr></table>

### 3.11 XG_ST_DATA

Name: XG_ST_DATA

Address: 95 (5Fh)

Serial IF: R/W

Reset value: OxXX (The value in this register indicates the self-test output generated during manufacturing tests) Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>XG_ST_DATA</td><td>X-gyro self-test data</td></tr></table>

### 3.12 YG_ST_DATA

Name: YG_ST_DATA Address: 96 (60h) Serial IF: R/W Reset value: OxXX (The value in this register indicates the self-test output generated during manufacturing tests) Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>YG_ST_DATA</td><td>Y-gyro self-test data</td></tr></table>

### 3.13 ZG_ST_DATA

Name: ZG_ST_DATA Address: 97 (61h) Serial IF: R/W Reset value: OxXX (The value in this register indicates the self-test output generated during manufacturing tests) Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>ZG_ST_DATA</td><td>Z-gyro self-test data</td></tr></table>

### 3.14 TMSTVALO

Name: TMSTVALO

Address: 98 (62h)

Serial IF: \( R \)

Reset value: 0x00

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>TMST_VALUE[7:0]</td><td>When TMST_STROBE is programmed, the current value of the internal counter is latched to this register. Allows the full 20-bit precision of the time stamp to be read back.</td></tr></table>

### 3.15 TMSTVAL1

<table><tr><td colspan="3">Name: TMSTVAL1 Address: 99 (63h) Serial IF: R Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>TMST_VALUE[15:8]</td><td>When TMST_STROBE is programmed, the current value of the internal counter is latched to this register. Allows the full 20-bit precision of the time stamp to be read back.</td></tr></table>

### 3.16 TMSTVAL2

Name: TMSTVAL2

Address: 100 (64h)

Serial IF: \( R \)

Reset value: 0x00

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:4</td><td>-</td><td>Reserved</td></tr><tr><td>3:0</td><td>TMST_VALUE[19:16]</td><td>When TMST_STROBE is programmed, the current value of the internal counter is latched to this register. Allows the full 20-bit precision of the time stamp to be read back.</td></tr></table>

### 3.17 INTF_CONFIG4

<table><tr><td colspan="3">Name: INTF_CONFIG4 Address: 122 (7Ah) Serial IF: R/W Reset value: 0x83 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:2</td><td>-</td><td>Reserved</td></tr><tr><td>6</td><td>I3C_BUS_MODE</td><td>0 : Device is on a bus with \( {\mathrm{I}}^{2}\mathrm{C} \) and \( {\mathrm{{I3C}}}^{\mathrm{{SM}}} \) devices 1: Device is on a bus with \( {\mathrm{I{3C}}}^{\mathrm{{SM}}} \) devices only</td></tr><tr><td>5:2</td><td>-</td><td>Reserved</td></tr><tr><td>1</td><td>SPI_AP_4WIRE</td><td>0: AP interface uses 3-wire SPI mode 1: AP interface uses 4-wire SPI mode (default)</td></tr><tr><td>0</td><td>-</td><td>Reserved</td></tr></table>

### 3.18 INTF_CONFIG5

<table><tr><td colspan="3">Name: INTF_CONFIG5 Address: 123 (7Bh) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:3</td><td>-</td><td>Reserved</td></tr><tr><td>2:1</td><td>PIN9_FUNCTION</td><td>Selects among the following functionalities for pin 9 00: INT2 01: FSYNC 10: CLKIN 11: Reserved</td></tr><tr><td>0</td><td>-</td><td>Reserved</td></tr></table>

### 3.19 INTF_CONFIG6

<table><tr><td colspan="3">Name: INTF_CONFIG6 Address: 124 (7Ch) Serial IF: R/W Reset value: 0x5F Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7</td><td>ASYNCTIMEO_DIS</td><td>0: \( {\mathrm{{BC}}}^{\mathrm{{SM}}} \) Asynchronous Mode 0 timing control is enabled 1: \( {\mathrm{{BC}}}^{\mathrm{{SM}}} \) Asynchronous Mode 0 timing control is disabled</td></tr><tr><td>6:5</td><td>-</td><td>Reserved</td></tr><tr><td>4</td><td>I3C_EN</td><td>0: \( {\mathrm{{I3C}}}^{\mathrm{{SM}}} \) slave not enabled 1: \( {\mathrm{{BC}}}^{\mathrm{{SM}}} \) slave enabled</td></tr><tr><td>3</td><td>I3C_IBI_BYTE_EN</td><td>0: \( {\mathrm{{BC}}}^{\mathrm{{SM}}} \) IBI payload function not enabled 1: \( {\mathrm{{I3C}}}^{\mathrm{{SM}}} \) IBI payload function enabled</td></tr><tr><td>2</td><td>I3C_IBI_EN</td><td>0: \( {\mathrm{{I3C}}}^{\mathrm{{SM}}} \) IBI function not enabled 1: \( {\mathrm{{I3C}}}^{\mathrm{{SM}}} \) IBI function enabled</td></tr><tr><td>1</td><td>I3C_DDR_EN</td><td>0: \( {\mathrm{{I3C}}}^{\mathrm{{SM}}} \) DDR mode not enabled 1: \( {\mathrm{{I3C}}}^{\mathrm{{SM}}} \) DDR mode enabled</td></tr><tr><td>0</td><td>I3C_SDR_EN</td><td>0: \( {\mathrm{{I3C}}}^{\mathrm{{SM}}} \) SDR mode not enabled 1: \( {\mathrm{{I3C}}}^{\mathrm{{SM}}} \) SDR mode enabled</td></tr></table>

## 4 USER BANK 2 寄存器详细说明

本节描述 USER BANK 2 中每个寄存器的功能和内容。

### 4.1 ACCEL_CONFIG_STATIC2

<table><tr><td colspan="3">Name: ACCEL_CONFIG_STATIC2 Address: 03 (03h) Serial IF: R/W Reset value: 0x30 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7</td><td>-</td><td>Reserved</td></tr><tr><td>6:1</td><td>ACCEL_AAF_DELT</td><td>Controls bandwidth of the accelerometer anti-alias filter See section 5.2 for details</td></tr><tr><td>0</td><td>ACCEL_AAF_DIS</td><td>0: Enable accelerometer anti-aliasing filter (default) 1: Disable accelerometer anti-aliasing filter</td></tr></table>

### 4.2 ACCEL_CONFIG_STATIC3

Name: ACCEL_CONFIG_STATIC3

Address: 04 (04h)

Serial IF: R/W

Reset value: 0x40

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>ACCEL_AAF_DELTSQR[7:0]</td><td>Controls bandwidth of the accelerometer anti-alias filter See section 5.2 for details</td></tr></table>

### 4.3 ACCEL_CONFIG_STATIC4

Name: ACCEL_CONFIG_STATIC4

Address: 05 (05h)

Serial IF: R/W

Reset value: 0x62

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:4</td><td>ACCEL_AAF_BITSHIFT</td><td>Controls bandwidth of the accelerometer anti-alias filter See section 5.2 for details</td></tr><tr><td>3:0</td><td>ACCEL_AAF_DELTSQR[11:8]</td><td>Controls bandwidth of the accelerometer anti-alias filter See section 5.2 for details</td></tr></table>

### 4.4 XA_ST_DATA

Name: XA_ST_DATA

Address: 59 (3Bh)

Serial IF: R/W

Reset value: OxXX (The value in this register indicates the self-test output generated during manufacturing tests) Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>XA_ST_DATA</td><td>X-accel self-test data</td></tr></table>

Page 96 of 112 Document Number: DS-000347 Revision: 1.8

### 4.5 YA_ST_DATA

Name: YA_ST_DATA

Address: 60 (3Ch)

Serial IF: R/W

Reset value: OxXX (The value in this register indicates the self-test output generated during manufacturing tests) Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>YA_ST_DATA</td><td>Y-accel self-test data</td></tr></table>

### 4.6 ZA_ST_DATA

Name: ZA_ST_DATA Address: 61 (3Dh) Serial IF: R/W Reset value: OxXX (The value in this register indicates the self-test output generated during manufacturing tests) Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>ZA_ST_DATA</td><td>Z-accel self-test data</td></tr></table>

## 5 USER BANK 3 寄存器详细说明

本节描述 USER BANK 3 中每个寄存器的功能和内容。

### 5.1 CLKDIV

<table><tr><td/><td>Name: CLKDIV</td><td/></tr><tr><td/><td>Address: 42 (2Ah)</td><td/></tr><tr><td>Serial IF: R</td><td/><td/></tr><tr><td/><td>Reset value: OxXX (Factory trimmed on an individual device basis)</td><td/></tr><tr><td/><td>Clock Domain: SCLK_UI</td><td/></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7</td><td>-</td><td>Reserved</td></tr><tr><td>6:0</td><td>CLKDIV</td><td>Clock divider value for Notch filter operation</td></tr></table>

## 6 USER BANK 4 寄存器详细说明

本节描述 USER BANK 4 中每个寄存器的功能和内容。

### 6.1 APEX_CONFIG1

<table><tr><td colspan="3">Name: APEX_CONFIG1 Address: 64 (40h) Serial IF: R/W Reset value: 0xA2 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:4</td><td>LOW_ENERGY_AMP_TH_SEL</td><td>Pedometer Low Energy mode amplitude threshold selection Use default value 1010b</td></tr><tr><td>3:0</td><td>DMP_POWER_SAVE_TIME_S EL</td><td>When the DMP is in power save mode, it is awakened by the WOM and will wait for a certain duration before going back to sleep. This bitfield configures this duration. 0000: 0 seconds 0001: 4 seconds 0010: 8 seconds 0011: 12 seconds 0100: 16 seconds 0101: 20 seconds 0110: 24 seconds 0111: 28 seconds 1000: 32 seconds 1001: 36 seconds 1010: 40 seconds 1011: 44 seconds 1100: 48 seconds 1101: 52 seconds 1110: 56 seconds 1111: 60 seconds</td></tr></table>

### 6.2 APEX_CONFIG2

<table><tr><td colspan="3">Name: APEX_CONFIG2 Address: 65 (41h) Serial IF: R/W Reset value: 0x85 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:4</td><td>PED_AMP_TH_SEL</td><td>Pedometer amplitude threshold selection Use default value 1000b</td></tr><tr><td>3:0</td><td>PED_STEP_CNT_TH_SEL</td><td>Pedometer step count detection window Use default value 0101b 0000: 0 steps 0001: 1 step 0010: 2 steps 0011: 3 steps 0100: 4 steps 0101: 5 steps (default) 0110: 6 steps 0111: 7 steps 1000: 8 steps 1001: 9 steps 1010: 10 steps 1011: 11 steps 1100: 12 steps 1101: 13 steps 1110: 14 steps 1111: 15 steps</td></tr></table>

### 6.3 APEX_CONFIG3

<table><tr><td colspan="3">Name: APEX_CONFIG3 Address: 66 (42h) Serial IF: R/W Reset value: 0x51 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:5</td><td>PED_STEP_DET_TH_SEL</td><td>Pedometer step detection threshold selection Use default value 010b 000: 0 steps 001: 1 step 010: 2 steps (default) 011: 3 steps 100: 4 steps 101: 5 steps 110: 6 steps 111: 7 steps</td></tr><tr><td>4:2</td><td>PED_SB_TIMER_TH_SEL</td><td>Pedometer step buffer timer threshold selection Use default value 100b 000: 0 samples 001: 1 sample 010: 2 samples 011: 3 samples 100: 4 samples (default) 101: 5 samples 110: 6 samples 111: 7 samples</td></tr><tr><td>1:0</td><td>PED_HI_EN_TH_SEL</td><td>Pedometer high energy threshold selection Use default value 01b</td></tr></table>

### 6.4 APEX_CONFIG4

<table><tr><td colspan="3">Name: APEX_CONFIG4 Address: 67 (43h) Serial IF: R/W Reset value: 0xA4 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:6</td><td>TILT_WAIT_TIME_SEL</td><td>Configures duration of delay after tilt is detected before interrupt is triggered 00: 0s 01: 2s 10: 4s (default) 11: 6s</td></tr><tr><td>5:3</td><td>SLEEP_TIME_OUT</td><td>Configures the time out for sleep detection, for Raise to Wake/Sleep feature 000: 1.28sec 001: 2.56sec 010: 3.84sec 011: 5.12sec 100: 6.40sec 101: 7.68sec 110: 8.96sec 111: 10.24sec</td></tr><tr><td>2:0</td><td>-</td><td>Reserved</td></tr></table>

### 6.5 APEX_CONFIG5

<table><tr><td colspan="3">Name: APEX_CONFIG5 Address: 68 (44h) Serial IF: R/W Reset value: 0x8C Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:3</td><td>-</td><td>Reserved</td></tr><tr><td>2:0</td><td>MOUNTING_MATRIX</td><td>Defines mounting matrix, chip to device frame 000: [ 1 0 0; 0 1 0; 0 0 1] 001: [ 1 0 0; 0 -1 0; 0 0 -1] 010: [-1 0 0; 0 1 0; 0 0 -1] 011: [-1 0 0; 0 -1 0; 0 0 1] 100: \( \left\lbrack  {\begin{array}{lll} 0 & 1 & 0 \end{array};\begin{array}{lll} 1 & 0 & 0 \end{array};\begin{array}{ll} 0 & 0 \end{array} - 1}\right\rbrack \) 101: \( \left\lbrack  {\begin{array}{lll} 0 & 1 & 0 \end{array};\left\lbrack  \begin{matrix}  - 1 & 0 & 0 \end{matrix}\right\rbrack  ;\left\lbrack  \begin{matrix} 0 & 0 & 1 \end{matrix}\right\rbrack  }\right\rbrack \) 110: [ 0 -1 0; 1 0 0; 0 0 1] 111: \( \left\lbrack  {0 - {10}; - {100};{00} - 1}\right\rbrack \)</td></tr></table>

### 6.6 APEX_CONFIG6

<table><tr><td colspan="3">Name: APEX_CONFIG6 Address: 69 (45h) Serial IF: R/W Reset value: 0x5C Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:3</td><td>-</td><td>Reserved</td></tr><tr><td>2:0</td><td rowspan="2">SLEEP_GESTURE_DELAY</td><td>Configures detection window for sleep gesture detection 000: 0.32sec 001: 0.64sec 010: 0.96sec 011: 1.28sec 100: 1.60sec 101: 1.92sec 110: 2.24sec</td></tr><tr><td/><td>111: 2.56sec</td></tr></table>

### 6.7 APEX_CONFIG7

Name: APEX_CONFIG7

Address: 70 (46h)

Serial IF: R/W

Reset value: 0x45

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:2</td><td>TAP_MIN_JERK_THR</td><td>Tap Detection minimum jerk threshold Use default value 010001b</td></tr><tr><td>1:0</td><td>TAP_MAX_PEAK_TOL</td><td>Tap Detection maximum peak tolerance Use default value 01b</td></tr></table>

### 6.8 APEX_CONFIG8

<table><tr><td colspan="3">Name: APEX_CONFIG8 Address: 71 (47h) Serial IF: R/W Reset value: 0x5B Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7</td><td>-</td><td>Reserved</td></tr><tr><td>6:5</td><td>TAP_TMAX</td><td>Tap measurement window (number of samples) Use default value 01b</td></tr><tr><td>4:3</td><td>TAP_TAVG</td><td>Tap energy measurement window (number of samples) Use default value 01b</td></tr><tr><td>2:0</td><td>TAP_TMIN</td><td>Single tap window (number of samples) Use default value 011b</td></tr></table>

### 6.9 APEX_CONFIG9

<table><tr><td colspan="3">Name: APEX_CONFIG9 Address: 72 (48h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:1</td><td>-</td><td>Reserved</td></tr><tr><td>0</td><td>SENSITIVITY_MODE</td><td>0: Low power mode at accelerometer ODR 25Hz; High performance mode at accelerometer \( \mathrm{{ODR}} \geq  {50}\mathrm{{Hz}} \) 1: Low power and slow walk mode at accelerometer ODR 25Hz; Slow walk mode at accelerometer \( \mathrm{{ODR}} \geq  {50}\mathrm{{Hz}} \)</td></tr></table>

### 6.10 ACCEL_WOM_X_THR

Name: ACCEL_WOM_X_THR

Address: 74 (4Ah)

Serial IF: \( R/W \)

Reset value: 0x00

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>WOM_X_TH</td><td>Threshold value for the Wake on Motion Interrupt for X-axis accelerometer WoM thresholds are expressed in fixed "mg" independent of the selected Range \( \left\lbrack  {0\mathrm{\;g} : 1\mathrm{\;g}}\right\rbrack \) ; Resolution \( 1\mathrm{\;g}/{256} =  \sim  {3.9}\mathrm{{mg}} \)</td></tr></table>

### 6.11 ACCEL_WOM_Y_THR

Name: ACCEL_WOM_Y_THR

Address: 75 (4Bh)

Serial IF: R/W

Reset value: 0x00

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>WOM_Y_TH</td><td>Threshold value for the Wake on Motion Interrupt for Y-axis accelerometer WoM thresholds are expressed in fixed "mg" independent of the selected Range \( \left\lbrack  {0\mathrm{\;g} : 1\mathrm{\;g}}\right\rbrack \) ; Resolution \( 1\mathrm{\;g}/{256} =  \sim  {3.9}\mathrm{{mg}} \)</td></tr></table>

### 6.12 ACCEL_WOM_Z_THR

Name: ACCEL_WOM_Z_THR Address: 76 (4Ch) Serial IF: R/W Reset value: 0x00

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>WOM_Z_TH</td><td>Threshold value for the Wake on Motion Interrupt for Z-axis accelerometer WoM thresholds are expressed in fixed "mg" independent of the selected Range \( \left\lbrack  {0\mathrm{\;g} : 1\mathrm{\;g}}\right\rbrack \) ; Resolution \( 1\mathrm{\;g}/{256} =  \sim  {3.9}\mathrm{{mg}} \)</td></tr></table>

### 6.13 INT_SOURCE6

<table><tr><td colspan="3">Name: INT_SOURCE6 Address: 77 (4Dh) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:6</td><td>-</td><td>Reserved</td></tr><tr><td>5</td><td>STEP_DET_INT1_EN</td><td>0: Step detect interrupt not routed to INT1 1: Step detect interrupt routed to INT1</td></tr><tr><td>4</td><td>STEP_CNT_OFL_INT1_EN</td><td>0: Step count overflow interrupt not routed to INT1 1: Step count overflow interrupt routed to INT1</td></tr><tr><td>3</td><td>TILT_DET_INT1_EN</td><td>0: Tilt detect interrupt not routed to INT1 1: Tile detect interrupt routed to INT1</td></tr><tr><td>2</td><td>WAKE_DET_INT1_EN</td><td>0: Wake detect interrupt not routed to INT1 1: Wake detect interrupt routed to INT1</td></tr><tr><td>1</td><td>SLEEP_DET_INT1_EN</td><td>0: Sleep detect interrupt not routed to INT1 1: Sleep detect interrupt routed to INT1</td></tr><tr><td>0</td><td>TAP_DET_INT1_EN</td><td>0: Tap detect interrupt not routed to INT1 1: Tap detect interrupt routed to INT1</td></tr></table>

### 6.14 INT_SOURCE7

<table><tr><td colspan="3">Name: INT_SOURCE7 Address: 78 (4Eh) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:6</td><td>-</td><td>Reserved</td></tr><tr><td>5</td><td>STEP_DET_INT2_EN</td><td>0: Step detect interrupt not routed to INT2 1: Step detect interrupt routed to INT2</td></tr><tr><td>4</td><td>STEP_CNT_OFL_INT2_EN</td><td>0: Step count overflow interrupt not routed to INT2 1: Step count overflow interrupt routed to INT2</td></tr><tr><td>3</td><td>TILT_DET_INT2_EN</td><td>0: Tilt detect interrupt not routed to INT2 1: Tile detect interrupt routed to INT2</td></tr><tr><td>2</td><td>WAKE_DET_INT2_EN</td><td>0: Wake detect interrupt not routed to INT2 1: Wake detect interrupt routed to INT2</td></tr><tr><td>1</td><td>SLEEP_DET_INT2_EN</td><td>0: Sleep detect interrupt not routed to INT2 1: Sleep detect interrupt routed to INT2</td></tr><tr><td>0</td><td>TAP_DET_INT2_EN</td><td>0: Tap detect interrupt not routed to INT2 1: Tap detect interrupt routed to INT2</td></tr></table>

### 6.15 INT_SOURCE8

<table><tr><td colspan="3">Name: INT_SOURCE8 Address: 79 (4Fh) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:6</td><td>-</td><td>Reserved</td></tr><tr><td>5</td><td>FSYNC_IBI_EN</td><td>0: FSYNC interrupt not routed to IBI 1: FSYNC interrupt routed to IBI</td></tr><tr><td>4</td><td>PLL_RDY_IBI_EN</td><td>0: PLL ready interrupt not routed to IBI 1: PLL ready interrupt routed to IBI</td></tr><tr><td>3</td><td>UI_DRDY_IBI_EN</td><td>0: UI data ready interrupt not routed to IBI 1: UI data ready interrupt routed to IBI</td></tr><tr><td>2</td><td>FIFO_THS_IBI_EN</td><td>0: FIFO threshold interrupt not routed to IBI 1: FIFO threshold interrupt routed to IBI</td></tr><tr><td>1</td><td>FIFO_FULL_IBI_EN</td><td>0: FIFO full interrupt not routed to IBI 1: FIFO full interrupt routed to IBI</td></tr><tr><td>0</td><td>AGC_RDY_IBI_EN</td><td>0: AGC ready interrupt not routed to IBI 1: AGC ready interrupt routed to IBI</td></tr></table>

### 6.16 INT_SOURCE9

<table><tr><td colspan="3">Name: INT_SOURCE9 Address: 80 (50h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7</td><td>I3C_PROTOCOL_ERROR_IBI EN</td><td>0: \( {\mathrm{{BC}}}^{\mathrm{{SM}}} \) protocol error interrupt not routed to \( \mathrm{{IBI}} \) 1: \( {\mathrm{{BC}}}^{\mathrm{{SM}}} \) protocol error interrupt routed to \( \mathrm{{IBI}} \)</td></tr><tr><td>6:5</td><td>-</td><td>Reserved</td></tr><tr><td>4</td><td>SMD_IBI_EN</td><td>0: SMD interrupt not routed to IBI 1: SMD interrupt routed to IBI</td></tr><tr><td>3</td><td>WOM_Z_IBI_EN</td><td>0: Z-axis WOM interrupt not routed to IBI 1: Z-axis WOM interrupt routed to IBI</td></tr><tr><td>2</td><td>WOM_Y_IBI_EN</td><td>0: Y-axis WOM interrupt not routed to IBI 1: Y-axis WOM interrupt routed to IBI</td></tr><tr><td>1</td><td>WOM_X_IBI_EN</td><td>0: X-axis WOM interrupt not routed to IBI 1: X-axis WOM interrupt routed to IBI</td></tr><tr><td>0</td><td>-</td><td>Reserved</td></tr></table>

### 6.17 INT_SOURCE10

<table><tr><td colspan="3">Name: INT_SOURCE10 Address: 81 (51h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:6</td><td>-</td><td>Reserved</td></tr><tr><td>5</td><td>STEP_DET_IBI_EN</td><td>0: Step detect interrupt not routed to IBI 1: Step detect interrupt routed to IBI</td></tr><tr><td>4</td><td>STEP_CNT_OFL_IBI_EN</td><td>0: Step count overflow interrupt not routed to IBI 1: Step count overflow interrupt routed to IBI</td></tr><tr><td>3</td><td>TILT_DET_IBI_EN</td><td>0: Tilt detect interrupt not routed to IBI 1: Tile detect interrupt routed to IBI</td></tr><tr><td>2</td><td>WAKE_DET_IBI_EN</td><td>0: Wake detect interrupt not routed to IBI 1: Wake detect interrupt routed to IBI</td></tr><tr><td>1</td><td>SLEEP_DET_IBI_EN</td><td>0: Sleep detect interrupt not routed to IBI 1: Sleep detect interrupt routed to IBI</td></tr><tr><td>0</td><td>TAP_DET_IBI_EN</td><td>0: Tap detect interrupt not routed to IBI 1: Tap detect interrupt routed to IBI</td></tr></table>

### 6.18 OFFSET_USERO

<table><tr><td colspan="3">Name: OFFSET_USERO Address: 119 (77h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>GYRO_X_OFFUSER[7:0]</td><td>Lower bits of X-gyro offset programmed by user. Max value is \( \pm  {64}\mathrm{{dps}} \) , resolution is 1/32 dps.</td></tr></table>

### 6.19 OFFSET_USER1

<table><tr><td colspan="3">Name: OFFSET_USER1 Address: 120 (78h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:4</td><td>GYRO_Y_OFFUSER[11:8]</td><td>Upper bits of Y-gyro offset programmed by user. Max value is \( \pm  {64}\mathrm{{dps}} \) , resolution is 1/32 dps.</td></tr><tr><td>3:0</td><td>GYRO_X_OFFUSER[11:8]</td><td>Upper bits of X-gyro offset programmed by user. Max value is \( \pm  {64}\mathrm{{dps}} \) , resolution is \( 1/{32}\mathrm{{dps}} \) .</td></tr></table>

### 6.20 OFFSET_USER2

<table><tr><td colspan="3">Name: OFFSET_USER2 Address: 121 (79h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>GYRO_Y_OFFUSER[7:0]</td><td>Lower bits of Y-gyro offset programmed by user. Max value is \( \pm  {64}\mathrm{{dps}} \) , resolution is 1/32 dps.</td></tr></table>

### 6.21 OFFSET_USER3

Name: OFFSET_USER3

Address: 122 (7Ah)

Serial IF: R/W

Reset value: 0x00

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>GYRO_Z_OFFUSER[7:0]</td><td>Lower bits of Z-gyro offset programmed by user. Max value is \( \pm  {64}\mathrm{{dps}} \) , resolution is \( 1/{32} \) dps.</td></tr></table>

### 6.22 OFFSET_USER4

<table><tr><td colspan="3">Name: OFFSET_USER4 Address: 123 (7Bh) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:4</td><td>ACCEL_X_OFFUSER[11:8]</td><td>Upper bits of X-accel offset programmed by user. Max value is \( \pm  1\mathrm{\;g} \) , resolution is 0.5mg.</td></tr><tr><td>3:0</td><td>GYRO_Z_OFFUSER[11:8]</td><td>Upper bits of Z-gyro offset programmed by user. Max value is \( \pm  {64}\mathrm{{dps}} \) , resolution is 1/32 dps.</td></tr></table>

### 6.23 OFFSET_USER5

Name: OFFSET_USER5

Address: 124 (7Ch)

Serial IF: R/W

Reset value: 0x00

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>ACCEL_X_OFFUSER[7:0]</td><td>Lower bits of X-accel offset programmed by user. Max value is \( \pm  1\mathrm{\;g} \) , resolution is \( {0.5}\mathrm{{mg}} \) .</td></tr></table>

### 6.24 OFFSET_USER6

<table><tr><td colspan="3">Name: OFFSET_USER6 Address: 125 (7Dh) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>ACCEL_Y_OFFUSER[7:0]</td><td>Lower bits of Y-accel offset programmed by user. Max value is \( \pm  1\mathrm{\;g} \) , resolution is 0.5mg .</td></tr></table>

### 6.25 OFFSET_USER7

<table><tr><td colspan="3">Name: OFFSET_USER7 Address: 126 (7Eh) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK_UI</td></tr><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:4</td><td>ACCEL_Z_OFFUSER[11:8]</td><td>Upper bits of Z-accel offset programmed by user. Max value is \( \pm  1\mathrm{\;g} \) , resolution is 0.5mg.</td></tr><tr><td>3:0</td><td>ACCEL_Y_OFFUSER[11:8]</td><td>Upper bits of Y-accel offset programmed by user. Max value is \( \pm  1\mathrm{\;g} \) , resolution is 0.5mg.</td></tr></table>

### 6.26 OFFSET_USER8

Name: OFFSET_USER8

Address: 127 (7Fh)

Serial IF: R/W

Reset value: 0x00

Clock Domain: SCLK_UI

<table><tr><td>BIT</td><td>NAME</td><td>FUNCTION</td></tr><tr><td>7:0</td><td>ACCEL_Z_OFFUSER[7:0]</td><td>Lower bits of Z-accel offset programmed by user. Max value is \( \pm  1\mathrm{\;g} \) , resolution is \( {0.5}\mathrm{{mg}} \) .</td></tr></table>


---

## 文档说明

本寄存器手册从 ICM-42688-P 数据手册中完整提取，包含所有用户可访问的寄存器定义。

**注意事项：**
- 所有保留位必须保持其默认值
- 寄存器切换需通过 REG_BANK_SEL (0x76) 寄存器完成
- 部分寄存器需要在特定时钟域下访问
- 器件默认上电后处于休眠模式

**文档版本：** v1.0
**生成时间：** 2025年10月2日
