
*** Running vivado
    with args -log vga_example.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_example.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vga_example.tcl -notrace
Command: synth_design -top vga_example -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16584 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 353.566 ; gain = 94.723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/rtl/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/rtl/vga_example.v:37]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/rtl/vga_example.v:37]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (2#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
INFO: [Synth 8-638] synthesizing module 'BUFH' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (3#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (5#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/rtl/vga_timing.v:13]
	Parameter HOR_TOTAL_TIME bound to: 1056 - type: integer 
	Parameter HOR_BLANK_START bound to: 800 - type: integer 
	Parameter HOR_BLANK_STOP bound to: 1056 - type: integer 
	Parameter HOR_SYNC_START bound to: 840 - type: integer 
	Parameter HOR_SYNC_STOP bound to: 968 - type: integer 
	Parameter VER_TOTAL_TIME bound to: 628 - type: integer 
	Parameter VER_BLANK_START bound to: 600 - type: integer 
	Parameter VER_BLANK_STOP bound to: 628 - type: integer 
	Parameter VER_SYNC_START bound to: 601 - type: integer 
	Parameter VER_SYNC_STOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (6#1) [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/rtl/vga_timing.v:13]
INFO: [Synth 8-638] synthesizing module 'draw_background' [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/build/vga_project.srcs/sources_1/new/draw_background.v:3]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (7#1) [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/build/vga_project.srcs/sources_1/new/draw_background.v:3]
INFO: [Synth 8-638] synthesizing module 'draw_rect' [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/build/vga_project.srcs/sources_1/new/draw_rect.v:3]
	Parameter POS_X bound to: 100 - type: integer 
	Parameter POS_Y bound to: 100 - type: integer 
	Parameter WIDTH bound to: 300 - type: integer 
	Parameter HEIGHT bound to: 300 - type: integer 
	Parameter COLOR bound to: 12'b101010111100 
INFO: [Synth 8-256] done synthesizing module 'draw_rect' (8#1) [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/build/vga_project.srcs/sources_1/new/draw_rect.v:3]
INFO: [Synth 8-256] done synthesizing module 'vga_example' (9#1) [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/rtl/vga_example.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 394.645 ; gain = 135.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 394.645 ; gain = 135.801
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/constraints/vga_example.xdc]
Finished Parsing XDC File [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/constraints/vga_example.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/constraints/vga_example.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 697.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 697.238 ; gain = 438.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 697.238 ; gain = 438.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 697.238 ; gain = 438.395
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vcount_nxt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element vcount_reg was removed.  [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/rtl/vga_timing.v:91]
INFO: [Synth 8-5546] ROM "b_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "g_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 697.238 ; gain = 438.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_example 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module vga_timing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module draw_background 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module draw_rect 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element u_draw_background/hblnk_out_reg was removed.  [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/build/vga_project.srcs/sources_1/new/draw_background.v:32]
WARNING: [Synth 8-6014] Unused sequential element u_draw_background/vblnk_out_reg was removed.  [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/build/vga_project.srcs/sources_1/new/draw_background.v:33]
WARNING: [Synth 8-6014] Unused sequential element u_draw_rect/hcount_out_reg was removed.  [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/build/vga_project.srcs/sources_1/new/draw_rect.v:39]
WARNING: [Synth 8-6014] Unused sequential element u_draw_rect/hblnk_out_reg was removed.  [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/build/vga_project.srcs/sources_1/new/draw_rect.v:42]
WARNING: [Synth 8-6014] Unused sequential element u_draw_rect/vcount_out_reg was removed.  [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/build/vga_project.srcs/sources_1/new/draw_rect.v:38]
WARNING: [Synth 8-6014] Unused sequential element u_draw_rect/vblnk_out_reg was removed.  [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/build/vga_project.srcs/sources_1/new/draw_rect.v:43]
INFO: [Synth 8-5546] ROM "my_timing/vcount_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_draw_background/b_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_draw_background/b_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element my_timing/vcount_reg was removed.  [D:/Uklady_elektroniki_cyfrowej_2/Lab_2/rtl/vga_timing.v:91]
INFO: [Synth 8-3886] merging instance 'u_draw_background/b_out_reg[0]' (FDR) to 'u_draw_background/b_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_draw_background/g_out_reg[0]' (FDR) to 'u_draw_background/g_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_draw_background/g_out_reg[1]' (FDR) to 'u_draw_background/g_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_draw_background/r_out_reg[0]' (FDR) to 'u_draw_background/r_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_draw_rect/g_out_reg[0]' (FDSE) to 'u_draw_rect/g_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_draw_rect/r_out_reg[0]' (FDRE) to 'u_draw_rect/r_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'g_reg[0]' (FD) to 'g_reg[1]'
INFO: [Synth 8-3886] merging instance 'r_reg[0]' (FD) to 'r_reg[2]'
WARNING: [Synth 8-3332] Sequential element (u_draw_background/hcount_out_reg[1]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (u_draw_background/hcount_out_reg[0]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (u_draw_background/vcount_out_reg[1]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (u_draw_background/vcount_out_reg[0]) is unused and will be removed from module vga_example.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 697.238 ; gain = 438.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 697.238 ; gain = 438.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 697.238 ; gain = 438.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 697.238 ; gain = 438.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 697.238 ; gain = 438.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 697.238 ; gain = 438.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 697.238 ; gain = 438.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 697.238 ; gain = 438.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 697.238 ; gain = 438.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 697.238 ; gain = 438.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFGCE      |     1|
|2     |BUFH        |     1|
|3     |CARRY4      |    16|
|4     |LUT1        |     4|
|5     |LUT2        |    13|
|6     |LUT3        |    10|
|7     |LUT4        |    84|
|8     |LUT5        |    54|
|9     |LUT6        |    63|
|10    |MMCME2_BASE |     1|
|11    |MUXF7       |     1|
|12    |ODDR        |     1|
|13    |FDRE        |    80|
|14    |FDSE        |     6|
|15    |IBUF        |     2|
|16    |OBUF        |    15|
+------+------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |   352|
|2     |  my_timing         |vga_timing      |   245|
|3     |  u_draw_background |draw_background |    53|
|4     |  u_draw_rect       |draw_rect       |    13|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 697.238 ; gain = 438.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 697.238 ; gain = 135.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 697.238 ; gain = 438.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 697.238 ; gain = 450.918
INFO: [Common 17-1381] The checkpoint 'D:/Uklady_elektroniki_cyfrowej_2/Lab_2/build/vga_project.runs/synth_1/vga_example.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_example_utilization_synth.rpt -pb vga_example_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 697.238 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 19:25:04 2022...
