<img width="831" alt="Screenshot 2024-08-05 at 8 35 46 AM" src="https://github.com/user-attachments/assets/ef804fcd-1ed7-4ea0-a627-d9cdd532bd39"># Lecture 2 :- Layout CMOS Fabrication Process

# 16 - mask CMOS Process

## Step 1 :- Selecting the substrate

<img width="960" alt="Screenshot 2024-08-05 at 7 39 56 AM" src="https://github.com/user-attachments/assets/4e6b145b-ba12-43cd-9a40-1653540517a1">

source :- VLSI System Design


## Step 2 :- Creating active regions for the transistors

1. on the Substrate we deposite a Layer od Silicon oxide (SiO2)

<img width="976" alt="Screenshot 2024-08-05 at 7 42 52 AM" src="https://github.com/user-attachments/assets/6daca562-c8bd-4392-ae69-74a78c1aabf3">

source :-VLSI System Design


2. Then a layer of Silcon Nitrite (Si3N4)

<img width="978" alt="Screenshot 2024-08-05 at 7 43 34 AM" src="https://github.com/user-attachments/assets/d4717c2c-dcd5-49ed-8e49-4d8ee506d25f">

source :-VLSI System Design


3. Then photo resist is added

<img width="972" alt="Screenshot 2024-08-05 at 7 44 05 AM" src="https://github.com/user-attachments/assets/a19f5fdd-de2e-4a4b-ab14-a78fa21a7249">

source :- VLSI System Design



## Step 2 :-  Creating active region for transistor Mask1

<img width="1030" alt="Screenshot 2024-08-05 at 7 45 38 AM" src="https://github.com/user-attachments/assets/d5025e30-2930-485b-b55c-fedca2fccd72">

source :- VLSI System Design

Extra resist is washed out in developing the Solution

<img width="864" alt="Screenshot 2024-08-05 at 7 46 39 AM" src="https://github.com/user-attachments/assets/18d5822f-166f-42d6-bf73-38246cf5a507">

source :- VLSI System Design


Now Remove the mask

<img width="834" alt="Screenshot 2024-08-05 at 7 47 15 AM" src="https://github.com/user-attachments/assets/a91486cd-080d-434d-9648-2fd466aa014f">

source :- VLSI System Design


Now the excess Silicon Nitriate is etched off

<img width="811" alt="Screenshot 2024-08-05 at 7 48 19 AM" src="https://github.com/user-attachments/assets/6636b4a1-48fe-433b-81fb-15989f8b1f1f">

source :- VLSI System Design


Now Remove the Photoresist

<img width="854" alt="Screenshot 2024-08-05 at 7 49 18 AM" src="https://github.com/user-attachments/assets/6ec8d46f-2051-4c65-bbc2-dcf06653bf91">

source :- VLSI System Design


Now Its Placed in an Oxidation Furnance 

<img width="997" alt="Screenshot 2024-08-05 at 7 50 18 AM" src="https://github.com/user-attachments/assets/5b94c721-7080-46ac-b6a2-9e3e37ceb730">

source :- VLSI System Design


## Step 3 :- N-well and P-well formation

Now mask 2 is added to the Design and UV light is passed

<img width="834" alt="Screenshot 2024-08-05 at 7 51 44 AM" src="https://github.com/user-attachments/assets/4738377e-1b63-49b6-bb5a-2d7e9ad53856">

source :- VLSI system Design


Now Oxidation is Done

<img width="869" alt="Screenshot 2024-08-05 at 7 52 33 AM" src="https://github.com/user-attachments/assets/588d9cbb-912b-4d1a-baae-04082b2fec6e">

source :-VLSI System Design


Here P-well is Created

<img width="1032" alt="Screenshot 2024-08-05 at 7 53 15 AM" src="https://github.com/user-attachments/assets/0ea71071-87b6-4138-b967-fd44c3870dc2">

source :- VLSI Sysetm Design


Now Mask3 is added to the Design

<img width="917" alt="Screenshot 2024-08-05 at 7 54 21 AM" src="https://github.com/user-attachments/assets/4007c7c0-63ff-43c6-98b4-091853b0f8a8">

source :- VLSI System Design


oxidation is done with the Phosphorus

<img width="1000" alt="Screenshot 2024-08-05 at 7 55 08 AM" src="https://github.com/user-attachments/assets/2b310e13-8532-4bc6-8f4b-fcfac8fa7d8a">

source :- VLSI System Design


N-well is Created, and Again placed in High Temperature Furnance so that the Impurities are diffused depper

<img width="921" alt="Screenshot 2024-08-05 at 7 56 54 AM" src="https://github.com/user-attachments/assets/dc3b9dc2-360d-4107-9f23-50f1f5616548">

source :- VLSI System Design


## Step 4 :- Formation of GATE

Its the most Important Step In the Design Process, Gate Terminal get Threshold Voltage which Helps in Controlling the Circuit.

Now mask4 is added to the Design

<img width="925" alt="Screenshot 2024-08-05 at 7 59 37 AM" src="https://github.com/user-attachments/assets/f906d60e-999a-4a4e-9fa1-5202f44c7e38">

source :- VLSI System Design


Now Boron is added to design, with low energy

![Screenshot 2024-08-05 at 8 00 18 AM](https://github.com/user-attachments/assets/88832f59-ce40-40ce-bea3-454cf376465b)

source :- VLSI System Design


Similarly The Mask5 is also added to the Design

<img width="899" alt="Screenshot 2024-08-05 at 8 01 04 AM" src="https://github.com/user-attachments/assets/d388a2c0-4698-4a3a-a498-3225aa79aee2">

source :- VLSI System Design

Now Arsinic is Exposed to the Design

<img width="903" alt="Screenshot 2024-08-05 at 8 02 12 AM" src="https://github.com/user-attachments/assets/ddf69cdc-8852-4960-a409-367d663bb33d">

source :- VLSI System Design

<img width="1038" alt="Screenshot 2024-08-05 at 8 02 38 AM" src="https://github.com/user-attachments/assets/a8ad453b-8687-423a-8ef4-143edc232d01">

source :- VLSI System Design


Now Polysilicon Layer is ADDED

<img width="1003" alt="Screenshot 2024-08-05 at 8 03 27 AM" src="https://github.com/user-attachments/assets/6f7ed260-e686-40c3-8680-84961190a740">

source :- VLSI System Design


Here N-Type materials are added to the Design

<img width="992" alt="Screenshot 2024-08-05 at 8 04 02 AM" src="https://github.com/user-attachments/assets/230c5f5e-013e-4661-956c-45f7adfddd24">

source :- VLSI System Design

Now Mask6 is Added to the Design

<img width="887" alt="Screenshot 2024-08-05 at 8 05 17 AM" src="https://github.com/user-attachments/assets/3df15b67-aada-43b3-a834-faafe5e14b52">

source :- VLSI System Design


After etiching off the Excess Material we, will get The Gate Terminals

<img width="878" alt="Screenshot 2024-08-05 at 8 06 09 AM" src="https://github.com/user-attachments/assets/5b398270-4f8d-4f76-ad9e-06275f012c99">

source :- VLSI System Design


## Step 5 :- Lightly doped drain (LDD) Formation

Here we want to get various doping profiles like p+, p- and N, Simarly for n+, n- for both the MOS dopings

Now mask7 is added to the Design

<img width="950" alt="Screenshot 2024-08-05 at 8 08 30 AM" src="https://github.com/user-attachments/assets/1b1b7426-887b-45aa-a1c6-3db48db11a22">

source :- VLSI System Design


Now Phosphorous is added to the Design, N-implants are developed

<img width="837" alt="Screenshot 2024-08-05 at 8 09 04 AM" src="https://github.com/user-attachments/assets/771eef03-1688-455a-912a-e0fb6d587144">

source :- VLSI System Design


Now Mask8 is added to the design,

<img width="865" alt="Screenshot 2024-08-05 at 8 10 01 AM" src="https://github.com/user-attachments/assets/fc8c7ffe-2ce9-497d-8410-c10b8b8c7540">

source :- VLSI System Design


Boron is infused to the Design, p-implants are now deposited

<img width="868" alt="Screenshot 2024-08-05 at 8 10 37 AM" src="https://github.com/user-attachments/assets/c41b9b71-fbe1-413f-a0e3-ee7e494d9847">

source :- VLSI System Design


Again a layer is added 

<img width="1021" alt="Screenshot 2024-08-05 at 8 11 20 AM" src="https://github.com/user-attachments/assets/cbbd6c34-500c-4755-8913-3607408cb305">

source :- VLSI System Design


Plasma anisotropic etching

<img width="1032" alt="Screenshot 2024-08-05 at 8 11 59 AM" src="https://github.com/user-attachments/assets/5ed5c962-b46d-457b-b397-9ad69b434e96">

source :- VLSI System Design


## Step 6 :- Source and Drain Formation

Thin screen oxide to avoid the channeling during implants

<img width="1031" alt="Screenshot 2024-08-05 at 8 13 34 AM" src="https://github.com/user-attachments/assets/dea01e01-130c-4650-a98a-24c15983fcef">

source :- VLSI System Design


Now Mask9 is added to the Design

<img width="958" alt="Screenshot 2024-08-05 at 8 14 05 AM" src="https://github.com/user-attachments/assets/6192f7c0-3843-4b2c-bf9e-c7e9f0155471">

source :- VLSI System Design


Now Impurities are added

<img width="918" alt="Screenshot 2024-08-05 at 8 14 37 AM" src="https://github.com/user-attachments/assets/142a6ee6-3cc6-412e-a69b-0b05ae92f748">

source :- VLSI System Design


Now mask 10 is added to the Design

<img width="910" alt="Screenshot 2024-08-05 at 8 15 02 AM" src="https://github.com/user-attachments/assets/ed470974-61af-4897-9a1f-2ded57459508">

source :- VLSI system Design


Now Impurities are added

<img width="1008" alt="Screenshot 2024-08-05 at 8 15 40 AM" src="https://github.com/user-attachments/assets/f46a73f3-af06-4fd8-bfb0-4af2f1e81ad8">

source :- VLSI System Design


Now anneling process is done by Placing the Device in High Temperature furnance of 1000degrees.

<img width="972" alt="Screenshot 2024-08-05 at 8 16 55 AM" src="https://github.com/user-attachments/assets/7aa5e09e-d537-4b11-b8a2-f161dc0ddb59">

source :- VLSI System Design


Here is how it looks

<img width="818" alt="Screenshot 2024-08-05 at 8 18 51 AM" src="https://github.com/user-attachments/assets/0340ef46-3957-4b73-8cc2-1d3969005a1f">

source :- VLSI System Design


## Step 7 :- Steps to Form contacts and interconnects (local)

Etch thin oxide in HF solution

<img width="872" alt="Screenshot 2024-08-05 at 8 25 34 AM" src="https://github.com/user-attachments/assets/22ad096d-635a-4ab7-8999-b6bd6a924b99">

source :- VLSI System Design

Now deposite titanium on wafer surface, using sputtering

<img width="821" alt="Screenshot 2024-08-05 at 8 26 15 AM" src="https://github.com/user-attachments/assets/7548a126-6ede-476d-b712-760264e81df1">

source :- VLSI System Design


Now wafer is heated at about 650 to 700 degree celsiun in N2 ambient for 60sec, which results in low resistant TiSi2

<img width="842" alt="Screenshot 2024-08-05 at 8 27 45 AM" src="https://github.com/user-attachments/assets/c5491896-f06b-40a1-a21e-e078ce9574d9">

source :- VLSI System Design

Now Mask11 is added to the Design

<img width="909" alt="Screenshot 2024-08-05 at 8 28 41 AM" src="https://github.com/user-attachments/assets/d940cc7e-e757-44e4-8fb8-267dfb466254">

source :- VLSI System Design

TiN local Interconnects

<img width="845" alt="Screenshot 2024-08-05 at 8 29 30 AM" src="https://github.com/user-attachments/assets/c7c0f3f9-7a57-4624-adb1-e60157905db9">

source :- VLSI System Design


## Step 8 :- Higher Level Metal Formation

Non planar surface topography cant be used, so make is plannar by addin thick SiO2 to the surface

<img width="1007" alt="Screenshot 2024-08-05 at 8 31 19 AM" src="https://github.com/user-attachments/assets/8d8df8c2-719a-451c-868c-e46e4375cc44">

source :- VLSI System Design


Now polish and make it Flat

<img width="986" alt="Screenshot 2024-08-05 at 8 31 58 AM" src="https://github.com/user-attachments/assets/7d5d6317-b15b-4524-ae1a-415b49b438d6">

source :- VLSI System Design


Now Mask12 is added to the Design

<img width="857" alt="Screenshot 2024-08-05 at 8 32 43 AM" src="https://github.com/user-attachments/assets/414457d7-9015-436d-8296-74efec6ccb41">

source :- VLSI System Design

Etching is Done and TiN is added

<img width="959" alt="Screenshot 2024-08-05 at 8 33 31 AM" src="https://github.com/user-attachments/assets/5137c86e-8bf9-4cc6-b42b-6df2e682f970">

source :- VLSI System Design


Blanket tungsten (W) layer deposition

<img width="1000" alt="Screenshot 2024-08-05 at 8 34 10 AM" src="https://github.com/user-attachments/assets/e6a10bf2-64c0-48ce-97db-db0a4eaa9d22">

source :- VLSI System Design


Now aluminum Layer is Deposited

<img width="976" alt="Screenshot 2024-08-05 at 8 35 09 AM" src="https://github.com/user-attachments/assets/0b347235-a30c-4f5c-81aa-1b159c9dcff4">

source:- VLSI System Design


Now maske13 is added to the Design

<img width="836" alt="Screenshot 2024-08-05 at 8 36 10 AM" src="https://github.com/user-attachments/assets/901f44d6-f62a-4c6a-b2b3-c8e6156b18d6">

source:- VLSI System Design

Again Etching is done and CMP (Chemical Mechanical Polish is Done)

<img width="1005" alt="Screenshot 2024-08-05 at 8 37 10 AM" src="https://github.com/user-attachments/assets/1feb2ae4-c7f9-46d0-8210-684e64435cb3">

source:- VLSI System Design

Again Mask14 is used to define the contact Holes, and drill the contacts,

Tin and tungstun is added as contacts, and mak15 is used to define the Final Contacts

<img width="609" alt="Screenshot 2024-08-05 at 8 38 52 AM" src="https://github.com/user-attachments/assets/b1f222bb-b98f-4150-b7f2-9daa1a1bada8">

source :- VLSI System Design

Now again a layer of Si3N4 is deposisted, Now Finally mask16 is used to drill the Final contact holes.

Here is How the Final Fibricated Chip Looks like

<img width="830" alt="Screenshot 2024-08-05 at 8 40 31 AM" src="https://github.com/user-attachments/assets/ec37fa96-6e07-47ec-899d-0abfab30c0c7">

source :- VLSI System Design


