
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

00010f88 <.init>:
   10f88:	push	{r3, lr}
   10f8c:	bl	11f4c <ftello64@plt+0xc80>
   10f90:	pop	{r3, pc}

Disassembly of section .plt:

00010f94 <fdopen@plt-0x14>:
   10f94:	push	{lr}		; (str lr, [sp, #-4]!)
   10f98:	ldr	lr, [pc, #4]	; 10fa4 <fdopen@plt-0x4>
   10f9c:	add	lr, pc, lr
   10fa0:	ldr	pc, [lr, #8]!
   10fa4:	andeq	r7, r1, ip, asr r0

00010fa8 <fdopen@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #94208	; 0x17000
   10fb0:	ldr	pc, [ip, #92]!	; 0x5c

00010fb4 <calloc@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #94208	; 0x17000
   10fbc:	ldr	pc, [ip, #84]!	; 0x54

00010fc0 <fputs_unlocked@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #94208	; 0x17000
   10fc8:	ldr	pc, [ip, #76]!	; 0x4c

00010fcc <raise@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #94208	; 0x17000
   10fd4:	ldr	pc, [ip, #68]!	; 0x44

00010fd8 <strcmp@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #94208	; 0x17000
   10fe0:	ldr	pc, [ip, #60]!	; 0x3c

00010fe4 <posix_fadvise64@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #94208	; 0x17000
   10fec:	ldr	pc, [ip, #52]!	; 0x34

00010ff0 <fflush@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #94208	; 0x17000
   10ff8:	ldr	pc, [ip, #44]!	; 0x2c

00010ffc <free@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #94208	; 0x17000
   11004:	ldr	pc, [ip, #36]!	; 0x24

00011008 <ferror@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #94208	; 0x17000
   11010:	ldr	pc, [ip, #28]!

00011014 <_exit@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #94208	; 0x17000
   1101c:	ldr	pc, [ip, #20]!

00011020 <memcpy@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #94208	; 0x17000
   11028:	ldr	pc, [ip, #12]!

0001102c <mbsinit@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #94208	; 0x17000
   11034:	ldr	pc, [ip, #4]!

00011038 <fwrite_unlocked@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #90112	; 0x16000
   11040:	ldr	pc, [ip, #4092]!	; 0xffc

00011044 <memcmp@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #90112	; 0x16000
   1104c:	ldr	pc, [ip, #4084]!	; 0xff4

00011050 <stpcpy@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #90112	; 0x16000
   11058:	ldr	pc, [ip, #4076]!	; 0xfec

0001105c <fputc_unlocked@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #90112	; 0x16000
   11064:	ldr	pc, [ip, #4068]!	; 0xfe4

00011068 <getc_unlocked@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #90112	; 0x16000
   11070:	ldr	pc, [ip, #4060]!	; 0xfdc

00011074 <dcgettext@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #90112	; 0x16000
   1107c:	ldr	pc, [ip, #4052]!	; 0xfd4

00011080 <dup2@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #90112	; 0x16000
   11088:	ldr	pc, [ip, #4044]!	; 0xfcc

0001108c <realloc@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #90112	; 0x16000
   11094:	ldr	pc, [ip, #4036]!	; 0xfc4

00011098 <textdomain@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #90112	; 0x16000
   110a0:	ldr	pc, [ip, #4028]!	; 0xfbc

000110a4 <rawmemchr@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #90112	; 0x16000
   110ac:	ldr	pc, [ip, #4020]!	; 0xfb4

000110b0 <iswprint@plt>:
   110b0:	add	ip, pc, #0, 12
   110b4:	add	ip, ip, #90112	; 0x16000
   110b8:	ldr	pc, [ip, #4012]!	; 0xfac

000110bc <__fxstat64@plt>:
   110bc:	add	ip, pc, #0, 12
   110c0:	add	ip, ip, #90112	; 0x16000
   110c4:	ldr	pc, [ip, #4004]!	; 0xfa4

000110c8 <lseek64@plt>:
   110c8:	add	ip, pc, #0, 12
   110cc:	add	ip, ip, #90112	; 0x16000
   110d0:	ldr	pc, [ip, #3996]!	; 0xf9c

000110d4 <__ctype_get_mb_cur_max@plt>:
   110d4:	add	ip, pc, #0, 12
   110d8:	add	ip, ip, #90112	; 0x16000
   110dc:	ldr	pc, [ip, #3988]!	; 0xf94

000110e0 <fread@plt>:
   110e0:	add	ip, pc, #0, 12
   110e4:	add	ip, ip, #90112	; 0x16000
   110e8:	ldr	pc, [ip, #3980]!	; 0xf8c

000110ec <__fpending@plt>:
   110ec:	add	ip, pc, #0, 12
   110f0:	add	ip, ip, #90112	; 0x16000
   110f4:	ldr	pc, [ip, #3972]!	; 0xf84

000110f8 <ferror_unlocked@plt>:
   110f8:	add	ip, pc, #0, 12
   110fc:	add	ip, ip, #90112	; 0x16000
   11100:	ldr	pc, [ip, #3964]!	; 0xf7c

00011104 <mbrtowc@plt>:
   11104:	add	ip, pc, #0, 12
   11108:	add	ip, ip, #90112	; 0x16000
   1110c:	ldr	pc, [ip, #3956]!	; 0xf74

00011110 <error@plt>:
   11110:	add	ip, pc, #0, 12
   11114:	add	ip, ip, #90112	; 0x16000
   11118:	ldr	pc, [ip, #3948]!	; 0xf6c

0001111c <open64@plt>:
   1111c:	add	ip, pc, #0, 12
   11120:	add	ip, ip, #90112	; 0x16000
   11124:	ldr	pc, [ip, #3940]!	; 0xf64

00011128 <malloc@plt>:
   11128:	add	ip, pc, #0, 12
   1112c:	add	ip, ip, #90112	; 0x16000
   11130:	ldr	pc, [ip, #3932]!	; 0xf5c

00011134 <__libc_start_main@plt>:
   11134:	add	ip, pc, #0, 12
   11138:	add	ip, ip, #90112	; 0x16000
   1113c:	ldr	pc, [ip, #3924]!	; 0xf54

00011140 <__freading@plt>:
   11140:	add	ip, pc, #0, 12
   11144:	add	ip, ip, #90112	; 0x16000
   11148:	ldr	pc, [ip, #3916]!	; 0xf4c

0001114c <__gmon_start__@plt>:
   1114c:	add	ip, pc, #0, 12
   11150:	add	ip, ip, #90112	; 0x16000
   11154:	ldr	pc, [ip, #3908]!	; 0xf44

00011158 <freopen64@plt>:
   11158:	add	ip, pc, #0, 12
   1115c:	add	ip, ip, #90112	; 0x16000
   11160:	ldr	pc, [ip, #3900]!	; 0xf3c

00011164 <getopt_long@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #90112	; 0x16000
   1116c:	ldr	pc, [ip, #3892]!	; 0xf34

00011170 <__ctype_b_loc@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #90112	; 0x16000
   11178:	ldr	pc, [ip, #3884]!	; 0xf2c

0001117c <exit@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #90112	; 0x16000
   11184:	ldr	pc, [ip, #3876]!	; 0xf24

00011188 <strlen@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #90112	; 0x16000
   11190:	ldr	pc, [ip, #3868]!	; 0xf1c

00011194 <strchr@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #90112	; 0x16000
   1119c:	ldr	pc, [ip, #3860]!	; 0xf14

000111a0 <__errno_location@plt>:
   111a0:	add	ip, pc, #0, 12
   111a4:	add	ip, ip, #90112	; 0x16000
   111a8:	ldr	pc, [ip, #3852]!	; 0xf0c

000111ac <__cxa_atexit@plt>:
   111ac:	add	ip, pc, #0, 12
   111b0:	add	ip, ip, #90112	; 0x16000
   111b4:	ldr	pc, [ip, #3844]!	; 0xf04

000111b8 <setvbuf@plt>:
   111b8:	add	ip, pc, #0, 12
   111bc:	add	ip, ip, #90112	; 0x16000
   111c0:	ldr	pc, [ip, #3836]!	; 0xefc

000111c4 <memset@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #90112	; 0x16000
   111cc:	ldr	pc, [ip, #3828]!	; 0xef4

000111d0 <__printf_chk@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #90112	; 0x16000
   111d8:	ldr	pc, [ip, #3820]!	; 0xeec

000111dc <fileno@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #90112	; 0x16000
   111e4:	ldr	pc, [ip, #3812]!	; 0xee4

000111e8 <strtoumax@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #90112	; 0x16000
   111f0:	ldr	pc, [ip, #3804]!	; 0xedc

000111f4 <__fprintf_chk@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #90112	; 0x16000
   111fc:	ldr	pc, [ip, #3796]!	; 0xed4

00011200 <fclose@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #90112	; 0x16000
   11208:	ldr	pc, [ip, #3788]!	; 0xecc

0001120c <fseeko64@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #90112	; 0x16000
   11214:	ldr	pc, [ip, #3780]!	; 0xec4

00011218 <fcntl64@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #90112	; 0x16000
   11220:	ldr	pc, [ip, #3772]!	; 0xebc

00011224 <setlocale@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #90112	; 0x16000
   1122c:	ldr	pc, [ip, #3764]!	; 0xeb4

00011230 <__explicit_bzero_chk@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #90112	; 0x16000
   11238:	ldr	pc, [ip, #3756]!	; 0xeac

0001123c <strrchr@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #90112	; 0x16000
   11244:	ldr	pc, [ip, #3748]!	; 0xea4

00011248 <nl_langinfo@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #90112	; 0x16000
   11250:	ldr	pc, [ip, #3740]!	; 0xe9c

00011254 <fopen64@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #90112	; 0x16000
   1125c:	ldr	pc, [ip, #3732]!	; 0xe94

00011260 <bindtextdomain@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #90112	; 0x16000
   11268:	ldr	pc, [ip, #3724]!	; 0xe8c

0001126c <fread_unlocked@plt>:
   1126c:	add	ip, pc, #0, 12
   11270:	add	ip, ip, #90112	; 0x16000
   11274:	ldr	pc, [ip, #3716]!	; 0xe84

00011278 <getrandom@plt>:
   11278:	add	ip, pc, #0, 12
   1127c:	add	ip, ip, #90112	; 0x16000
   11280:	ldr	pc, [ip, #3708]!	; 0xe7c

00011284 <fputs@plt>:
   11284:	add	ip, pc, #0, 12
   11288:	add	ip, ip, #90112	; 0x16000
   1128c:	ldr	pc, [ip, #3700]!	; 0xe74

00011290 <strncmp@plt>:
   11290:	add	ip, pc, #0, 12
   11294:	add	ip, ip, #90112	; 0x16000
   11298:	ldr	pc, [ip, #3692]!	; 0xe6c

0001129c <abort@plt>:
   1129c:	add	ip, pc, #0, 12
   112a0:	add	ip, ip, #90112	; 0x16000
   112a4:	ldr	pc, [ip, #3684]!	; 0xe64

000112a8 <feof_unlocked@plt>:
   112a8:	add	ip, pc, #0, 12
   112ac:	add	ip, ip, #90112	; 0x16000
   112b0:	ldr	pc, [ip, #3676]!	; 0xe5c

000112b4 <close@plt>:
   112b4:	add	ip, pc, #0, 12
   112b8:	add	ip, ip, #90112	; 0x16000
   112bc:	ldr	pc, [ip, #3668]!	; 0xe54

000112c0 <__assert_fail@plt>:
   112c0:	add	ip, pc, #0, 12
   112c4:	add	ip, ip, #90112	; 0x16000
   112c8:	ldr	pc, [ip, #3660]!	; 0xe4c

000112cc <ftello64@plt>:
   112cc:	add	ip, pc, #0, 12
   112d0:	add	ip, ip, #90112	; 0x16000
   112d4:	ldr	pc, [ip, #3652]!	; 0xe44

Disassembly of section .text:

000112d8 <.text>:
   112d8:	push	{r4, lr}
   112dc:	bl	111a0 <__errno_location@plt>
   112e0:	mov	r3, #12
   112e4:	str	r3, [r0]
   112e8:	mov	r0, #0
   112ec:	pop	{r4, pc}
   112f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   112f4:	sub	sp, sp, #188	; 0xbc
   112f8:	mov	sl, r1
   112fc:	mov	r6, #0
   11300:	mov	fp, r6
   11304:	str	r0, [sp, #24]
   11308:	ldr	r0, [r1]
   1130c:	bl	127cc <ftello64@plt+0x1500>
   11310:	ldr	r1, [pc, #2936]	; 11e90 <ftello64@plt+0xbc4>
   11314:	mov	r0, #6
   11318:	bl	11224 <setlocale@plt>
   1131c:	ldr	r1, [pc, #2928]	; 11e94 <ftello64@plt+0xbc8>
   11320:	ldr	r0, [pc, #2928]	; 11e98 <ftello64@plt+0xbcc>
   11324:	bl	11260 <bindtextdomain@plt>
   11328:	ldr	r0, [pc, #2920]	; 11e98 <ftello64@plt+0xbcc>
   1132c:	bl	11098 <textdomain@plt>
   11330:	ldr	r5, [pc, #2916]	; 11e9c <ftello64@plt+0xbd0>
   11334:	ldr	r0, [pc, #2916]	; 11ea0 <ftello64@plt+0xbd4>
   11338:	bl	16dd8 <ftello64@plt+0x5b0c>
   1133c:	mov	r3, #0
   11340:	mov	r0, #10
   11344:	str	r6, [sp, #36]	; 0x24
   11348:	mvn	r1, #0
   1134c:	str	r6, [sp, #60]	; 0x3c
   11350:	str	r3, [sp, #56]	; 0x38
   11354:	mvn	r3, #0
   11358:	strd	r0, [sp, #28]
   1135c:	str	r6, [sp, #40]	; 0x28
   11360:	str	r3, [sp, #44]	; 0x2c
   11364:	mov	r4, #0
   11368:	ldr	r3, [pc, #2868]	; 11ea4 <ftello64@plt+0xbd8>
   1136c:	mov	r1, sl
   11370:	ldr	r2, [pc, #2864]	; 11ea8 <ftello64@plt+0xbdc>
   11374:	str	r4, [sp]
   11378:	ldr	r0, [sp, #24]
   1137c:	bl	11164 <getopt_long@plt>
   11380:	cmn	r0, #1
   11384:	bne	113b8 <ftello64@plt+0xec>
   11388:	ldr	r3, [sp, #40]	; 0x28
   1138c:	tst	r3, fp
   11390:	beq	116a0 <ftello64@plt+0x3d4>
   11394:	mov	r2, #5
   11398:	ldr	r1, [pc, #2828]	; 11eac <ftello64@plt+0xbe0>
   1139c:	mov	r0, r4
   113a0:	bl	11074 <dcgettext@plt>
   113a4:	mov	r2, r0
   113a8:	mov	r1, r4
   113ac:	mov	r0, r4
   113b0:	bl	11110 <error@plt>
   113b4:	b	113d8 <ftello64@plt+0x10c>
   113b8:	cmp	r0, #110	; 0x6e
   113bc:	beq	115b8 <ftello64@plt+0x2ec>
   113c0:	bgt	11430 <ftello64@plt+0x164>
   113c4:	cmn	r0, #2
   113c8:	beq	11634 <ftello64@plt+0x368>
   113cc:	bgt	113e0 <ftello64@plt+0x114>
   113d0:	cmn	r0, #3
   113d4:	beq	1163c <ftello64@plt+0x370>
   113d8:	mov	r0, #1
   113dc:	b	11638 <ftello64@plt+0x36c>
   113e0:	cmp	r0, #101	; 0x65
   113e4:	beq	11668 <ftello64@plt+0x39c>
   113e8:	cmp	r0, #105	; 0x69
   113ec:	bne	113d8 <ftello64@plt+0x10c>
   113f0:	ldr	r7, [r5]
   113f4:	mov	r1, #45	; 0x2d
   113f8:	mov	r0, r7
   113fc:	bl	11194 <strchr@plt>
   11400:	clz	r8, r0
   11404:	cmp	fp, #0
   11408:	mov	r9, r0
   1140c:	lsr	r8, r8, #5
   11410:	beq	114b0 <ftello64@plt+0x1e4>
   11414:	ldr	r1, [pc, #2708]	; 11eb0 <ftello64@plt+0xbe4>
   11418:	mov	r2, #5
   1141c:	mov	r0, #0
   11420:	bl	11074 <dcgettext@plt>
   11424:	mov	r2, r0
   11428:	mov	r1, r4
   1142c:	b	11900 <ftello64@plt+0x634>
   11430:	cmp	r0, #114	; 0x72
   11434:	beq	11674 <ftello64@plt+0x3a8>
   11438:	bgt	11474 <ftello64@plt+0x1a8>
   1143c:	cmp	r0, #111	; 0x6f
   11440:	bne	113d8 <ftello64@plt+0x10c>
   11444:	ldr	r3, [sp, #36]	; 0x24
   11448:	ldr	r7, [r5]
   1144c:	cmp	r3, #0
   11450:	beq	11690 <ftello64@plt+0x3c4>
   11454:	mov	r1, r7
   11458:	mov	r0, r3
   1145c:	bl	10fd8 <strcmp@plt>
   11460:	cmp	r0, #0
   11464:	beq	11690 <ftello64@plt+0x3c4>
   11468:	mov	r2, #5
   1146c:	ldr	r1, [pc, #2624]	; 11eb4 <ftello64@plt+0xbe8>
   11470:	b	1141c <ftello64@plt+0x150>
   11474:	cmp	r0, #122	; 0x7a
   11478:	beq	11680 <ftello64@plt+0x3b4>
   1147c:	cmp	r0, #256	; 0x100
   11480:	bne	113d8 <ftello64@plt+0x10c>
   11484:	cmp	r6, #0
   11488:	ldr	r7, [r5]
   1148c:	beq	11698 <ftello64@plt+0x3cc>
   11490:	mov	r1, r7
   11494:	mov	r0, r6
   11498:	bl	10fd8 <strcmp@plt>
   1149c:	cmp	r0, #0
   114a0:	beq	11698 <ftello64@plt+0x3cc>
   114a4:	mov	r2, #5
   114a8:	ldr	r1, [pc, #2568]	; 11eb8 <ftello64@plt+0xbec>
   114ac:	b	1141c <ftello64@plt+0x150>
   114b0:	cmp	r0, #0
   114b4:	beq	1150c <ftello64@plt+0x240>
   114b8:	mov	r2, #5
   114bc:	ldr	r1, [pc, #2552]	; 11ebc <ftello64@plt+0xbf0>
   114c0:	mov	r0, fp
   114c4:	strb	fp, [r9]
   114c8:	mov	r7, r9
   114cc:	ldr	r4, [r5]
   114d0:	bl	11074 <dcgettext@plt>
   114d4:	ldr	r3, [pc, #2484]	; 11e90 <ftello64@plt+0xbc4>
   114d8:	mvn	r2, #0
   114dc:	str	r3, [sp, #8]
   114e0:	mov	r3, #0
   114e4:	str	r0, [sp, #12]
   114e8:	mov	r0, r4
   114ec:	strd	r2, [sp]
   114f0:	mov	r3, #0
   114f4:	mov	r2, #0
   114f8:	str	fp, [sp, #16]
   114fc:	bl	154fc <ftello64@plt+0x4230>
   11500:	mov	r3, #45	; 0x2d
   11504:	str	r0, [sp, #44]	; 0x2c
   11508:	strb	r3, [r7], #1
   1150c:	mov	r2, #5
   11510:	ldr	r1, [pc, #2468]	; 11ebc <ftello64@plt+0xbf0>
   11514:	mov	r0, #0
   11518:	bl	11074 <dcgettext@plt>
   1151c:	ldr	r3, [pc, #2412]	; 11e90 <ftello64@plt+0xbc4>
   11520:	mvn	r2, #0
   11524:	mov	r4, #0
   11528:	str	r3, [sp, #8]
   1152c:	mov	r3, #0
   11530:	str	r0, [sp, #12]
   11534:	mov	r0, r7
   11538:	strd	r2, [sp]
   1153c:	mov	r2, #0
   11540:	mov	r3, #0
   11544:	str	r4, [sp, #16]
   11548:	bl	154fc <ftello64@plt+0x4230>
   1154c:	ldr	r2, [sp, #44]	; 0x2c
   11550:	mov	r3, r0
   11554:	str	r0, [sp, #60]	; 0x3c
   11558:	sub	r3, r3, r2
   1155c:	cmn	r3, #1
   11560:	movne	r3, #0
   11564:	moveq	r3, #1
   11568:	cmp	r2, r0
   1156c:	eorhi	r3, r3, #1
   11570:	orrs	r3, r8, r3
   11574:	beq	11688 <ftello64@plt+0x3bc>
   11578:	bl	111a0 <__errno_location@plt>
   1157c:	mov	r2, #5
   11580:	ldr	r1, [pc, #2356]	; 11ebc <ftello64@plt+0xbf0>
   11584:	ldr	r5, [r0]
   11588:	mov	r0, r4
   1158c:	bl	11074 <dcgettext@plt>
   11590:	ldr	r3, [pc, #2308]	; 11e9c <ftello64@plt+0xbd0>
   11594:	mov	r4, r0
   11598:	ldr	r0, [r3]
   1159c:	bl	13dcc <ftello64@plt+0x2b00>
   115a0:	mov	r3, r4
   115a4:	ldr	r2, [pc, #2324]	; 11ec0 <ftello64@plt+0xbf4>
   115a8:	mov	r1, r5
   115ac:	str	r0, [sp]
   115b0:	mov	r0, #1
   115b4:	bl	11110 <error@plt>
   115b8:	ldr	r3, [pc, #2256]	; 11e90 <ftello64@plt+0xbc4>
   115bc:	mov	r2, #10
   115c0:	mov	r1, r4
   115c4:	str	r3, [sp]
   115c8:	add	r3, sp, #80	; 0x50
   115cc:	ldr	r0, [r5]
   115d0:	bl	15598 <ftello64@plt+0x42cc>
   115d4:	cmp	r0, #0
   115d8:	bne	115fc <ftello64@plt+0x330>
   115dc:	ldr	r0, [sp, #32]
   115e0:	mov	r1, #0
   115e4:	ldrd	r2, [sp, #80]	; 0x50
   115e8:	cmp	r3, r1
   115ec:	cmpeq	r2, r0
   115f0:	movhi	r2, r0
   115f4:	str	r2, [sp, #32]
   115f8:	b	11364 <ftello64@plt+0x98>
   115fc:	cmp	r0, #1
   11600:	beq	11364 <ftello64@plt+0x98>
   11604:	mov	r2, #5
   11608:	ldr	r1, [pc, #2228]	; 11ec4 <ftello64@plt+0xbf8>
   1160c:	mov	r0, r4
   11610:	bl	11074 <dcgettext@plt>
   11614:	mov	r6, r0
   11618:	ldr	r0, [r5]
   1161c:	bl	13dcc <ftello64@plt+0x2b00>
   11620:	mov	r3, r0
   11624:	mov	r2, r6
   11628:	mov	r1, r4
   1162c:	mov	r0, #1
   11630:	bl	11110 <error@plt>
   11634:	mov	r0, r4
   11638:	bl	12000 <ftello64@plt+0xd34>
   1163c:	ldr	r3, [pc, #2180]	; 11ec8 <ftello64@plt+0xbfc>
   11640:	ldr	r0, [pc, #2180]	; 11ecc <ftello64@plt+0xc00>
   11644:	ldr	r2, [pc, #2180]	; 11ed0 <ftello64@plt+0xc04>
   11648:	stm	sp, {r3, r4}
   1164c:	ldr	r3, [pc, #2176]	; 11ed4 <ftello64@plt+0xc08>
   11650:	ldr	r1, [pc, #2176]	; 11ed8 <ftello64@plt+0xc0c>
   11654:	ldr	r0, [r0]
   11658:	ldr	r3, [r3]
   1165c:	bl	15048 <ftello64@plt+0x3d7c>
   11660:	mov	r0, #0
   11664:	bl	1117c <exit@plt>
   11668:	mov	r3, #1
   1166c:	str	r3, [sp, #40]	; 0x28
   11670:	b	11364 <ftello64@plt+0x98>
   11674:	mov	r3, #1
   11678:	str	r3, [sp, #56]	; 0x38
   1167c:	b	11364 <ftello64@plt+0x98>
   11680:	str	r4, [sp, #28]
   11684:	b	11364 <ftello64@plt+0x98>
   11688:	mov	fp, #1
   1168c:	b	11364 <ftello64@plt+0x98>
   11690:	str	r7, [sp, #36]	; 0x24
   11694:	b	11364 <ftello64@plt+0x98>
   11698:	mov	r6, r7
   1169c:	b	11364 <ftello64@plt+0x98>
   116a0:	ldr	r3, [pc, #2100]	; 11edc <ftello64@plt+0xc10>
   116a4:	cmp	fp, #0
   116a8:	ldr	r8, [r3]
   116ac:	ldr	r3, [sp, #24]
   116b0:	sub	r7, r3, r8
   116b4:	beq	11710 <ftello64@plt+0x444>
   116b8:	cmp	r7, #0
   116bc:	movle	r4, #0
   116c0:	movgt	r4, #1
   116c4:	cmp	r4, #0
   116c8:	add	r5, sl, r8, lsl #2
   116cc:	beq	11728 <ftello64@plt+0x45c>
   116d0:	mov	r2, #5
   116d4:	ldr	r1, [pc, #2052]	; 11ee0 <ftello64@plt+0xc14>
   116d8:	mov	r0, #0
   116dc:	bl	11074 <dcgettext@plt>
   116e0:	cmp	fp, #0
   116e4:	mov	r4, r0
   116e8:	moveq	r3, #4
   116ec:	movne	r3, #0
   116f0:	ldr	r0, [r5, r3]
   116f4:	bl	13dcc <ftello64@plt+0x2b00>
   116f8:	mov	r1, #0
   116fc:	mov	r3, r0
   11700:	mov	r2, r4
   11704:	mov	r0, r1
   11708:	bl	11110 <error@plt>
   1170c:	b	113d8 <ftello64@plt+0x10c>
   11710:	ldr	r3, [sp, #40]	; 0x28
   11714:	eor	r4, r3, #1
   11718:	cmp	r7, #1
   1171c:	movle	r4, #0
   11720:	andgt	r4, r4, #1
   11724:	b	116c4 <ftello64@plt+0x3f8>
   11728:	ldr	r3, [sp, #32]
   1172c:	cmp	r3, #0
   11730:	beq	11a44 <ftello64@plt+0x778>
   11734:	ldr	r3, [sp, #40]	; 0x28
   11738:	cmp	r3, #0
   1173c:	movne	sl, r7
   11740:	movne	r8, r4
   11744:	strne	r7, [sp, #24]
   11748:	bne	11784 <ftello64@plt+0x4b8>
   1174c:	cmp	fp, #0
   11750:	beq	11840 <ftello64@plt+0x574>
   11754:	ldr	r4, [sp, #40]	; 0x28
   11758:	ldr	r3, [sp, #60]	; 0x3c
   1175c:	mov	r5, r4
   11760:	add	r9, r3, #1
   11764:	ldr	r3, [sp, #44]	; 0x2c
   11768:	sub	r3, r9, r3
   1176c:	str	r3, [sp, #24]
   11770:	b	117a8 <ftello64@plt+0x4dc>
   11774:	ldr	r0, [r5, r8, lsl #2]
   11778:	add	r8, r8, #1
   1177c:	bl	11188 <strlen@plt>
   11780:	add	sl, sl, r0
   11784:	cmp	r7, r8
   11788:	bgt	11774 <ftello64@plt+0x4a8>
   1178c:	mov	r0, sl
   11790:	mov	sl, #0
   11794:	bl	15110 <ftello64@plt+0x3e44>
   11798:	mov	r8, r0
   1179c:	cmp	r7, sl
   117a0:	bgt	1181c <ftello64@plt+0x550>
   117a4:	str	r8, [r5, r7, lsl #2]
   117a8:	ldr	r2, [sp, #24]
   117ac:	ldr	r3, [sp, #32]
   117b0:	ldr	r8, [sp, #56]	; 0x38
   117b4:	cmp	r3, r2
   117b8:	orrcc	r8, r8, #1
   117bc:	cmp	r8, #0
   117c0:	moveq	r3, r2
   117c4:	mov	r8, r3
   117c8:	ldr	r3, [sp, #56]	; 0x38
   117cc:	orrs	r3, r4, r3
   117d0:	mvnne	r1, #0
   117d4:	bne	117e8 <ftello64@plt+0x51c>
   117d8:	mov	r1, r2
   117dc:	mov	r0, r8
   117e0:	bl	14014 <ftello64@plt+0x2d48>
   117e4:	mov	r1, r0
   117e8:	mov	r0, r6
   117ec:	bl	13e00 <ftello64@plt+0x2b34>
   117f0:	subs	r3, r0, #0
   117f4:	str	r3, [sp, #72]	; 0x48
   117f8:	bne	11a54 <ftello64@plt+0x788>
   117fc:	bl	111a0 <__errno_location@plt>
   11800:	cmp	r6, #0
   11804:	ldr	r2, [pc, #1752]	; 11ee4 <ftello64@plt+0xc18>
   11808:	mov	r1, #3
   1180c:	movne	r2, r6
   11810:	ldr	r4, [r0]
   11814:	ldr	r0, [sp, #72]	; 0x48
   11818:	b	11890 <ftello64@plt+0x5c4>
   1181c:	mov	r0, r8
   11820:	ldr	r1, [r5, sl, lsl #2]
   11824:	bl	11050 <stpcpy@plt>
   11828:	ldr	r3, [sp, #28]
   1182c:	str	r8, [r5, sl, lsl #2]
   11830:	mov	r8, r0
   11834:	add	sl, sl, #1
   11838:	strb	r3, [r8], #1
   1183c:	b	1179c <ftello64@plt+0x4d0>
   11840:	cmp	r7, #1
   11844:	ldr	r9, [pc, #1692]	; 11ee8 <ftello64@plt+0xc1c>
   11848:	bne	118a0 <ftello64@plt+0x5d4>
   1184c:	ldr	r4, [sl, r8, lsl #2]
   11850:	ldr	r1, [pc, #1684]	; 11eec <ftello64@plt+0xc20>
   11854:	mov	r0, r4
   11858:	bl	10fd8 <strcmp@plt>
   1185c:	cmp	r0, #0
   11860:	beq	118a0 <ftello64@plt+0x5d4>
   11864:	ldr	r1, [pc, #1668]	; 11ef0 <ftello64@plt+0xc24>
   11868:	mov	r0, r4
   1186c:	ldr	r2, [r9]
   11870:	bl	12500 <ftello64@plt+0x1234>
   11874:	cmp	r0, #0
   11878:	bne	118a0 <ftello64@plt+0x5d4>
   1187c:	bl	111a0 <__errno_location@plt>
   11880:	ldr	r2, [sl, r8, lsl #2]
   11884:	mov	r1, #3
   11888:	ldr	r4, [r0]
   1188c:	mov	r0, fp
   11890:	bl	13c8c <ftello64@plt+0x29c0>
   11894:	mov	r3, r0
   11898:	ldr	r2, [pc, #1620]	; 11ef4 <ftello64@plt+0xc28>
   1189c:	b	11628 <ftello64@plt+0x35c>
   118a0:	mov	r1, #2
   118a4:	ldr	r0, [r9]
   118a8:	bl	12390 <ftello64@plt+0x10c4>
   118ac:	ldr	r3, [sp, #32]
   118b0:	cmn	r3, #1
   118b4:	ldr	r3, [sp, #56]	; 0x38
   118b8:	movne	r0, #0
   118bc:	moveq	r0, #1
   118c0:	orrs	r0, r3, r0
   118c4:	beq	11908 <ftello64@plt+0x63c>
   118c8:	add	r2, sp, #80	; 0x50
   118cc:	mov	r1, #0
   118d0:	ldr	r0, [r9]
   118d4:	bl	14924 <ftello64@plt+0x3658>
   118d8:	subs	r4, r0, #0
   118dc:	bne	11998 <ftello64@plt+0x6cc>
   118e0:	bl	111a0 <__errno_location@plt>
   118e4:	ldr	r5, [r0]
   118e8:	mov	r2, #5
   118ec:	mov	r0, r4
   118f0:	ldr	r1, [pc, #1536]	; 11ef8 <ftello64@plt+0xc2c>
   118f4:	bl	11074 <dcgettext@plt>
   118f8:	mov	r2, r0
   118fc:	mov	r1, r5
   11900:	mov	r0, #1
   11904:	bl	11110 <error@plt>
   11908:	add	r1, sp, #80	; 0x50
   1190c:	bl	16df0 <ftello64@plt+0x5b24>
   11910:	subs	r5, r0, #0
   11914:	beq	1192c <ftello64@plt+0x660>
   11918:	mvn	r3, #0
   1191c:	mov	r5, #0
   11920:	mov	r4, #1
   11924:	str	r3, [sp, #24]
   11928:	b	117a8 <ftello64@plt+0x4dc>
   1192c:	ldr	r3, [sp, #96]	; 0x60
   11930:	and	r3, r3, #53248	; 0xd000
   11934:	cmp	r3, #32768	; 0x8000
   11938:	bne	11918 <ftello64@plt+0x64c>
   1193c:	mov	r4, #1
   11940:	mov	r3, #0
   11944:	ldr	r7, [sp, #128]	; 0x80
   11948:	mov	r2, #0
   1194c:	str	r4, [sp]
   11950:	ldr	r8, [sp, #132]	; 0x84
   11954:	bl	110c8 <lseek64@plt>
   11958:	cmp	r0, #0
   1195c:	sbcs	r3, r1, #0
   11960:	blt	11918 <ftello64@plt+0x64c>
   11964:	subs	r3, r7, r0
   11968:	mov	r2, #8388608	; 0x800000
   1196c:	str	r3, [sp, #48]	; 0x30
   11970:	sbc	r3, r8, r1
   11974:	str	r3, [sp, #52]	; 0x34
   11978:	mov	r3, #0
   1197c:	ldrd	r0, [sp, #48]	; 0x30
   11980:	cmp	r2, r0
   11984:	sbcs	r3, r3, r1
   11988:	mvnlt	r3, #0
   1198c:	strlt	r3, [sp, #24]
   11990:	bge	118c8 <ftello64@plt+0x5fc>
   11994:	b	117a8 <ftello64@plt+0x4dc>
   11998:	ldr	r3, [sp, #80]	; 0x50
   1199c:	cmp	r3, #0
   119a0:	beq	119c4 <ftello64@plt+0x6f8>
   119a4:	add	r2, r4, r3
   119a8:	ldr	r1, [sp, #28]
   119ac:	ldrb	r2, [r2, #-1]
   119b0:	cmp	r2, r1
   119b4:	addne	r2, r3, #1
   119b8:	strne	r2, [sp, #80]	; 0x50
   119bc:	movne	r2, r1
   119c0:	strbne	r2, [r4, r3]
   119c4:	ldr	r5, [sp, #80]	; 0x50
   119c8:	mov	r3, #0
   119cc:	mov	r0, r4
   119d0:	str	r3, [sp, #24]
   119d4:	add	r5, r4, r5
   119d8:	ldr	r3, [sp, #24]
   119dc:	cmp	r5, r0
   119e0:	add	r7, r3, #1
   119e4:	bhi	11a18 <ftello64@plt+0x74c>
   119e8:	mov	r0, r7
   119ec:	mov	r1, #4
   119f0:	bl	151d0 <ftello64@plt+0x3f04>
   119f4:	ldr	r3, [sp, #24]
   119f8:	mov	r5, r0
   119fc:	mov	r7, r0
   11a00:	str	r4, [r0]
   11a04:	add	r8, r0, r3, lsl #2
   11a08:	cmp	r8, r7
   11a0c:	bne	11a2c <ftello64@plt+0x760>
   11a10:	mov	r4, #0
   11a14:	b	117a8 <ftello64@plt+0x4dc>
   11a18:	ldr	r1, [sp, #28]
   11a1c:	bl	110a4 <rawmemchr@plt>
   11a20:	add	r0, r0, #1
   11a24:	str	r7, [sp, #24]
   11a28:	b	119d8 <ftello64@plt+0x70c>
   11a2c:	mov	r0, r4
   11a30:	ldr	r1, [sp, #28]
   11a34:	bl	110a4 <rawmemchr@plt>
   11a38:	add	r4, r0, #1
   11a3c:	str	r4, [r7, #4]!
   11a40:	b	11a08 <ftello64@plt+0x73c>
   11a44:	ldr	r3, [sp, #32]
   11a48:	mov	r5, r3
   11a4c:	str	r3, [sp, #24]
   11a50:	b	117a8 <ftello64@plt+0x4dc>
   11a54:	cmp	r4, #0
   11a58:	streq	r4, [sp, #48]	; 0x30
   11a5c:	beq	11bf4 <ftello64@plt+0x928>
   11a60:	ldr	r3, [pc, #1152]	; 11ee8 <ftello64@plt+0xc1c>
   11a64:	cmp	r8, #1024	; 0x400
   11a68:	mov	r1, #12
   11a6c:	movcc	r9, r8
   11a70:	movcs	r9, #1024	; 0x400
   11a74:	mov	r0, r9
   11a78:	mov	sl, #0
   11a7c:	mov	r6, #0
   11a80:	mov	r7, #0
   11a84:	ldr	r3, [r3]
   11a88:	str	r3, [sp, #24]
   11a8c:	bl	15300 <ftello64@plt+0x4034>
   11a90:	mov	r2, r8
   11a94:	mov	r3, #0
   11a98:	str	r0, [sp, #48]	; 0x30
   11a9c:	mov	r8, #12
   11aa0:	strd	r2, [sp, #64]	; 0x40
   11aa4:	ldrd	r2, [sp, #64]	; 0x40
   11aa8:	cmp	r7, r3
   11aac:	cmpeq	r6, r2
   11ab0:	bcs	11b38 <ftello64@plt+0x86c>
   11ab4:	ldr	r1, [sp, #24]
   11ab8:	ldr	r3, [sp, #48]	; 0x30
   11abc:	ldr	r2, [sp, #28]
   11ac0:	mla	r0, r8, r6, r3
   11ac4:	bl	126ec <ftello64@plt+0x1420>
   11ac8:	subs	sl, r0, #0
   11acc:	bne	11af4 <ftello64@plt+0x828>
   11ad0:	ldr	r0, [sp, #24]
   11ad4:	bl	110f8 <ferror_unlocked@plt>
   11ad8:	cmp	r0, #0
   11adc:	beq	11be0 <ftello64@plt+0x914>
   11ae0:	bl	111a0 <__errno_location@plt>
   11ae4:	mov	r2, #5
   11ae8:	ldr	r1, [pc, #1032]	; 11ef8 <ftello64@plt+0xc2c>
   11aec:	ldr	r4, [r0]
   11af0:	b	1141c <ftello64@plt+0x150>
   11af4:	adds	r6, r6, #1
   11af8:	mov	r3, #0
   11afc:	adc	r7, r7, #0
   11b00:	cmp	r7, r3
   11b04:	cmpeq	r6, r9
   11b08:	bcc	11aa4 <ftello64@plt+0x7d8>
   11b0c:	add	r9, r9, #1024	; 0x400
   11b10:	mov	r2, #12
   11b14:	ldr	r0, [sp, #48]	; 0x30
   11b18:	mov	r1, r9
   11b1c:	bl	15184 <ftello64@plt+0x3eb8>
   11b20:	mov	r2, #12288	; 0x3000
   11b24:	mov	r1, #0
   11b28:	str	r0, [sp, #48]	; 0x30
   11b2c:	mla	r0, r8, r6, r0
   11b30:	bl	111c4 <memset@plt>
   11b34:	b	11aa4 <ftello64@plt+0x7d8>
   11b38:	cmp	sl, #0
   11b3c:	beq	11ad0 <ftello64@plt+0x804>
   11b40:	add	r8, sp, #80	; 0x50
   11b44:	mov	r9, #12
   11b48:	mov	r0, r8
   11b4c:	bl	126d8 <ftello64@plt+0x140c>
   11b50:	adds	sl, r6, #1
   11b54:	mov	r2, r6
   11b58:	ldr	r0, [sp, #72]	; 0x48
   11b5c:	adc	r3, r7, #0
   11b60:	str	r3, [sp, #76]	; 0x4c
   11b64:	mov	r3, r7
   11b68:	bl	13e20 <ftello64@plt+0x2b54>
   11b6c:	ldrd	r2, [sp, #64]	; 0x40
   11b70:	cmp	r3, r1
   11b74:	ldr	r1, [sp, #24]
   11b78:	cmpeq	r2, r0
   11b7c:	ldrhi	r3, [sp, #48]	; 0x30
   11b80:	movls	r0, r8
   11b84:	ldr	r2, [sp, #28]
   11b88:	mlahi	r0, r9, r0, r3
   11b8c:	bl	126ec <ftello64@plt+0x1420>
   11b90:	cmp	r0, #0
   11b94:	beq	11bc0 <ftello64@plt+0x8f4>
   11b98:	orrs	r3, r6, r7
   11b9c:	bne	11bb4 <ftello64@plt+0x8e8>
   11ba0:	mov	r6, #1
   11ba4:	mov	r7, #0
   11ba8:	add	r0, sp, #80	; 0x50
   11bac:	bl	127c4 <ftello64@plt+0x14f8>
   11bb0:	b	11ad0 <ftello64@plt+0x804>
   11bb4:	mov	r6, sl
   11bb8:	ldr	r7, [sp, #76]	; 0x4c
   11bbc:	b	11b50 <ftello64@plt+0x884>
   11bc0:	orrs	r3, r6, r7
   11bc4:	bne	11ba8 <ftello64@plt+0x8dc>
   11bc8:	mov	r2, #5
   11bcc:	ldr	r1, [pc, #808]	; 11efc <ftello64@plt+0xc30>
   11bd0:	bl	11074 <dcgettext@plt>
   11bd4:	mov	r2, r0
   11bd8:	mov	r1, #75	; 0x4b
   11bdc:	b	11900 <ftello64@plt+0x634>
   11be0:	ldrd	r8, [sp, #64]	; 0x40
   11be4:	cmp	r9, r7
   11be8:	cmpeq	r8, r6
   11bec:	movhi	r8, r6
   11bf0:	str	r8, [sp, #24]
   11bf4:	ldr	r3, [sp, #32]
   11bf8:	ldr	r2, [sp, #40]	; 0x28
   11bfc:	cmp	r3, #0
   11c00:	moveq	sl, #1
   11c04:	orrne	sl, r2, fp
   11c08:	cmp	sl, #0
   11c0c:	bne	11c24 <ftello64@plt+0x958>
   11c10:	ldr	r3, [pc, #720]	; 11ee8 <ftello64@plt+0xc1c>
   11c14:	ldr	r0, [r3]
   11c18:	bl	123c0 <ftello64@plt+0x10f4>
   11c1c:	cmp	r0, #0
   11c20:	bne	11ae0 <ftello64@plt+0x814>
   11c24:	ldr	r3, [sp, #56]	; 0x38
   11c28:	cmp	r3, #0
   11c2c:	bne	11e4c <ftello64@plt+0xb80>
   11c30:	mov	r1, r8
   11c34:	ldr	r2, [sp, #24]
   11c38:	ldr	r0, [sp, #72]	; 0x48
   11c3c:	bl	14050 <ftello64@plt+0x2d84>
   11c40:	ldr	r3, [sp, #36]	; 0x24
   11c44:	mov	sl, r0
   11c48:	cmp	r3, #0
   11c4c:	bne	11e5c <ftello64@plt+0xb90>
   11c50:	cmp	r4, #0
   11c54:	beq	11db4 <ftello64@plt+0xae8>
   11c58:	mov	r5, #0
   11c5c:	mov	r7, #12
   11c60:	ldr	r8, [pc, #612]	; 11ecc <ftello64@plt+0xc00>
   11c64:	b	11da4 <ftello64@plt+0xad8>
   11c68:	ldr	r3, [sp, #56]	; 0x38
   11c6c:	cmp	r3, #0
   11c70:	beq	11c50 <ftello64@plt+0x984>
   11c74:	ldr	r3, [sp, #32]
   11c78:	cmp	r3, #0
   11c7c:	beq	11660 <ftello64@plt+0x394>
   11c80:	ldr	r3, [sp, #24]
   11c84:	cmp	r3, #0
   11c88:	bne	11ca8 <ftello64@plt+0x9dc>
   11c8c:	mov	r2, #5
   11c90:	ldr	r1, [pc, #616]	; 11f00 <ftello64@plt+0xc34>
   11c94:	mov	r0, r3
   11c98:	bl	11074 <dcgettext@plt>
   11c9c:	mov	r2, r0
   11ca0:	ldr	r1, [sp, #24]
   11ca4:	b	11900 <ftello64@plt+0x634>
   11ca8:	cmp	fp, #0
   11cac:	beq	11d58 <ftello64@plt+0xa8c>
   11cb0:	ldr	r3, [sp, #60]	; 0x3c
   11cb4:	mov	r5, #0
   11cb8:	ldr	r9, [pc, #580]	; 11f04 <ftello64@plt+0xc38>
   11cbc:	add	r2, r3, #1
   11cc0:	ldr	r3, [sp, #44]	; 0x2c
   11cc4:	sub	r2, r2, r3
   11cc8:	subs	r4, r2, #1
   11ccc:	sbc	r6, r5, #0
   11cd0:	cmp	r8, r5
   11cd4:	beq	11660 <ftello64@plt+0x394>
   11cd8:	mov	r2, r4
   11cdc:	mov	r3, r6
   11ce0:	ldr	r0, [sp, #72]	; 0x48
   11ce4:	bl	13e20 <ftello64@plt+0x2b54>
   11ce8:	mov	r1, r9
   11cec:	ldr	r3, [sp, #28]
   11cf0:	ldr	r2, [sp, #44]	; 0x2c
   11cf4:	add	r2, r2, r0
   11cf8:	mov	r0, #1
   11cfc:	bl	111d0 <__printf_chk@plt>
   11d00:	cmp	r0, #0
   11d04:	blt	11e38 <ftello64@plt+0xb6c>
   11d08:	add	r5, r5, #1
   11d0c:	b	11cd0 <ftello64@plt+0xa04>
   11d10:	mov	r2, r9
   11d14:	mov	r3, sl
   11d18:	ldr	r0, [sp, #72]	; 0x48
   11d1c:	bl	13e20 <ftello64@plt+0x2b54>
   11d20:	add	r3, r5, r0, lsl #2
   11d24:	ldr	r0, [r5, r0, lsl #2]
   11d28:	mov	r1, #1
   11d2c:	ldr	r4, [r3, #4]
   11d30:	ldr	r3, [fp]
   11d34:	sub	r4, r4, r0
   11d38:	mov	r2, r4
   11d3c:	bl	11038 <fwrite_unlocked@plt>
   11d40:	cmp	r4, r0
   11d44:	bne	11e38 <ftello64@plt+0xb6c>
   11d48:	add	r6, r6, #1
   11d4c:	cmp	r8, r6
   11d50:	bne	11d10 <ftello64@plt+0xa44>
   11d54:	b	11660 <ftello64@plt+0x394>
   11d58:	ldr	r9, [sp, #24]
   11d5c:	mov	sl, #0
   11d60:	mov	r6, fp
   11d64:	ldr	fp, [pc, #352]	; 11ecc <ftello64@plt+0xc00>
   11d68:	subs	r9, r9, #1
   11d6c:	sbc	sl, sl, #0
   11d70:	b	11d4c <ftello64@plt+0xa80>
   11d74:	ldr	r4, [sl, r5, lsl #2]
   11d78:	mov	r1, #1
   11d7c:	ldr	r3, [sp, #48]	; 0x30
   11d80:	mla	r4, r7, r4, r3
   11d84:	ldr	r3, [r8]
   11d88:	ldr	r2, [r4, #4]
   11d8c:	ldr	r0, [r4, #8]
   11d90:	bl	11038 <fwrite_unlocked@plt>
   11d94:	ldr	r3, [r4, #4]
   11d98:	cmp	r0, r3
   11d9c:	bne	11e38 <ftello64@plt+0xb6c>
   11da0:	add	r5, r5, #1
   11da4:	ldr	r3, [sp, #24]
   11da8:	cmp	r3, r5
   11dac:	bne	11d74 <ftello64@plt+0xaa8>
   11db0:	b	11660 <ftello64@plt+0x394>
   11db4:	cmp	fp, #0
   11db8:	ldreq	r7, [pc, #268]	; 11ecc <ftello64@plt+0xc00>
   11dbc:	beq	11e2c <ftello64@plt+0xb60>
   11dc0:	ldr	r5, [pc, #316]	; 11f04 <ftello64@plt+0xc38>
   11dc4:	b	11df0 <ftello64@plt+0xb24>
   11dc8:	ldr	r2, [sl, r4, lsl #2]
   11dcc:	mov	r0, #1
   11dd0:	ldr	r3, [sp, #28]
   11dd4:	ldr	r1, [sp, #44]	; 0x2c
   11dd8:	add	r2, r1, r2
   11ddc:	mov	r1, r5
   11de0:	bl	111d0 <__printf_chk@plt>
   11de4:	cmp	r0, #0
   11de8:	blt	11e38 <ftello64@plt+0xb6c>
   11dec:	add	r4, r4, #1
   11df0:	cmp	r8, r4
   11df4:	bne	11dc8 <ftello64@plt+0xafc>
   11df8:	b	11660 <ftello64@plt+0x394>
   11dfc:	ldr	r3, [sl, fp, lsl #2]
   11e00:	mov	r1, #1
   11e04:	add	r2, r5, r3, lsl #2
   11e08:	ldr	r0, [r5, r3, lsl #2]
   11e0c:	ldr	r4, [r2, #4]
   11e10:	ldr	r3, [r7]
   11e14:	sub	r4, r4, r0
   11e18:	mov	r2, r4
   11e1c:	bl	11038 <fwrite_unlocked@plt>
   11e20:	cmp	r4, r0
   11e24:	bne	11e38 <ftello64@plt+0xb6c>
   11e28:	add	fp, fp, #1
   11e2c:	cmp	r8, fp
   11e30:	bne	11dfc <ftello64@plt+0xb30>
   11e34:	b	11660 <ftello64@plt+0x394>
   11e38:	bl	111a0 <__errno_location@plt>
   11e3c:	mov	r2, #5
   11e40:	ldr	r1, [pc, #192]	; 11f08 <ftello64@plt+0xc3c>
   11e44:	ldr	r4, [r0]
   11e48:	b	1141c <ftello64@plt+0x150>
   11e4c:	ldr	r3, [sp, #36]	; 0x24
   11e50:	cmp	r3, #0
   11e54:	movne	sl, #0
   11e58:	beq	11c74 <ftello64@plt+0x9a8>
   11e5c:	ldr	r3, [pc, #104]	; 11ecc <ftello64@plt+0xc00>
   11e60:	ldr	r1, [pc, #164]	; 11f0c <ftello64@plt+0xc40>
   11e64:	ldr	r0, [sp, #36]	; 0x24
   11e68:	ldr	r2, [r3]
   11e6c:	bl	12500 <ftello64@plt+0x1234>
   11e70:	subs	r6, r0, #0
   11e74:	bne	11c68 <ftello64@plt+0x99c>
   11e78:	bl	111a0 <__errno_location@plt>
   11e7c:	mov	r1, #3
   11e80:	ldr	r4, [r0]
   11e84:	mov	r0, r6
   11e88:	ldr	r2, [sp, #36]	; 0x24
   11e8c:	b	11890 <ftello64@plt+0x5c4>
   11e90:	andeq	r7, r1, sl, lsr r3
   11e94:	andeq	r7, r1, r5, asr #6
   11e98:	muleq	r1, r8, r2
   11e9c:	muleq	r2, r0, r1
   11ea0:			; <UNDEFINED> instruction: 0x000122b8
   11ea4:	andeq	r6, r1, r4, asr #28
   11ea8:	strdeq	r7, [r1], -fp
   11eac:	andeq	r7, r1, r5, lsl #8
   11eb0:	andeq	r7, r1, sp, asr r3
   11eb4:	andeq	r7, r1, sp, lsr #7
   11eb8:	andeq	r7, r1, sp, asr #7
   11ebc:	andeq	r7, r1, fp, ror r3
   11ec0:	andeq	r7, r1, pc, lsl #7
   11ec4:	muleq	r1, r6, r3
   11ec8:	andeq	r7, r1, pc, ror #7
   11ecc:	andeq	r8, r2, ip, lsl #3
   11ed0:	muleq	r1, r4, r2
   11ed4:	andeq	r8, r2, r8, lsr #2
   11ed8:	andeq	r6, r1, r4, ror #29
   11edc:	andeq	r8, r2, r8, ror r1
   11ee0:	andeq	r7, r1, r6, lsr #8
   11ee4:	andeq	r7, r1, fp, lsr r3
   11ee8:	andeq	r8, r2, r8, lsl #3
   11eec:	andeq	r7, r1, fp, ror r5
   11ef0:	andeq	r7, r1, r2, asr r6
   11ef4:	muleq	r1, r3, r3
   11ef8:	andeq	r7, r1, r9, asr #12
   11efc:	andeq	r7, r1, r7, lsr r4
   11f00:	andeq	r7, r1, lr, asr #8
   11f04:	andeq	r7, r1, r1, ror #8
   11f08:	andeq	r7, r1, r7, ror #8
   11f0c:	andeq	r7, r1, ip, asr #8
   11f10:	mov	fp, #0
   11f14:	mov	lr, #0
   11f18:	pop	{r1}		; (ldr r1, [sp], #4)
   11f1c:	mov	r2, sp
   11f20:	push	{r2}		; (str r2, [sp, #-4]!)
   11f24:	push	{r0}		; (str r0, [sp, #-4]!)
   11f28:	ldr	ip, [pc, #16]	; 11f40 <ftello64@plt+0xc74>
   11f2c:	push	{ip}		; (str ip, [sp, #-4]!)
   11f30:	ldr	r0, [pc, #12]	; 11f44 <ftello64@plt+0xc78>
   11f34:	ldr	r3, [pc, #12]	; 11f48 <ftello64@plt+0xc7c>
   11f38:	bl	11134 <__libc_start_main@plt>
   11f3c:	bl	1129c <abort@plt>
   11f40:	ldrdeq	r6, [r1], -r4
   11f44:	strdeq	r1, [r1], -r0
   11f48:	andeq	r6, r1, r4, ror sp
   11f4c:	ldr	r3, [pc, #20]	; 11f68 <ftello64@plt+0xc9c>
   11f50:	ldr	r2, [pc, #20]	; 11f6c <ftello64@plt+0xca0>
   11f54:	add	r3, pc, r3
   11f58:	ldr	r2, [r3, r2]
   11f5c:	cmp	r2, #0
   11f60:	bxeq	lr
   11f64:	b	1114c <__gmon_start__@plt>
   11f68:	andeq	r6, r1, r4, lsr #1
   11f6c:	andeq	r0, r0, ip, lsl r1
   11f70:	ldr	r0, [pc, #24]	; 11f90 <ftello64@plt+0xcc4>
   11f74:	ldr	r3, [pc, #24]	; 11f94 <ftello64@plt+0xcc8>
   11f78:	cmp	r3, r0
   11f7c:	bxeq	lr
   11f80:	ldr	r3, [pc, #16]	; 11f98 <ftello64@plt+0xccc>
   11f84:	cmp	r3, #0
   11f88:	bxeq	lr
   11f8c:	bx	r3
   11f90:	andeq	r8, r2, r0, ror r1
   11f94:	andeq	r8, r2, r0, ror r1
   11f98:	andeq	r0, r0, r0
   11f9c:	ldr	r0, [pc, #36]	; 11fc8 <ftello64@plt+0xcfc>
   11fa0:	ldr	r1, [pc, #36]	; 11fcc <ftello64@plt+0xd00>
   11fa4:	sub	r1, r1, r0
   11fa8:	asr	r1, r1, #2
   11fac:	add	r1, r1, r1, lsr #31
   11fb0:	asrs	r1, r1, #1
   11fb4:	bxeq	lr
   11fb8:	ldr	r3, [pc, #16]	; 11fd0 <ftello64@plt+0xd04>
   11fbc:	cmp	r3, #0
   11fc0:	bxeq	lr
   11fc4:	bx	r3
   11fc8:	andeq	r8, r2, r0, ror r1
   11fcc:	andeq	r8, r2, r0, ror r1
   11fd0:	andeq	r0, r0, r0
   11fd4:	push	{r4, lr}
   11fd8:	ldr	r4, [pc, #24]	; 11ff8 <ftello64@plt+0xd2c>
   11fdc:	ldrb	r3, [r4]
   11fe0:	cmp	r3, #0
   11fe4:	popne	{r4, pc}
   11fe8:	bl	11f70 <ftello64@plt+0xca4>
   11fec:	mov	r3, #1
   11ff0:	strb	r3, [r4]
   11ff4:	pop	{r4, pc}
   11ff8:	muleq	r2, r4, r1
   11ffc:	b	11f9c <ftello64@plt+0xcd0>
   12000:	subs	r5, r0, #0
   12004:	push	{r7, lr}
   12008:	sub	sp, sp, #64	; 0x40
   1200c:	ldr	r4, [pc, #552]	; 1223c <ftello64@plt+0xf70>
   12010:	beq	12048 <ftello64@plt+0xd7c>
   12014:	mov	r2, #5
   12018:	mov	r0, #0
   1201c:	ldr	r3, [pc, #540]	; 12240 <ftello64@plt+0xf74>
   12020:	ldr	r1, [pc, #540]	; 12244 <ftello64@plt+0xf78>
   12024:	ldr	r6, [r3]
   12028:	bl	11074 <dcgettext@plt>
   1202c:	mov	r2, r0
   12030:	mov	r1, #1
   12034:	ldr	r3, [r4]
   12038:	mov	r0, r6
   1203c:	bl	111f4 <__fprintf_chk@plt>
   12040:	mov	r0, r5
   12044:	bl	1117c <exit@plt>
   12048:	mov	r2, #5
   1204c:	ldr	r1, [pc, #500]	; 12248 <ftello64@plt+0xf7c>
   12050:	add	r6, sp, #8
   12054:	bl	11074 <dcgettext@plt>
   12058:	ldr	r3, [r4]
   1205c:	mov	r1, r0
   12060:	mov	r0, #1
   12064:	ldr	r4, [pc, #480]	; 1224c <ftello64@plt+0xf80>
   12068:	ldr	r7, [pc, #480]	; 12250 <ftello64@plt+0xf84>
   1206c:	mov	r2, r3
   12070:	str	r3, [sp]
   12074:	bl	111d0 <__printf_chk@plt>
   12078:	mov	r2, #5
   1207c:	ldr	r1, [pc, #464]	; 12254 <ftello64@plt+0xf88>
   12080:	mov	r0, r5
   12084:	bl	11074 <dcgettext@plt>
   12088:	ldr	r1, [r4]
   1208c:	bl	10fc0 <fputs_unlocked@plt>
   12090:	mov	r2, #5
   12094:	ldr	r1, [pc, #444]	; 12258 <ftello64@plt+0xf8c>
   12098:	mov	r0, r5
   1209c:	bl	11074 <dcgettext@plt>
   120a0:	ldr	r1, [r4]
   120a4:	bl	10fc0 <fputs_unlocked@plt>
   120a8:	mov	r2, #5
   120ac:	ldr	r1, [pc, #424]	; 1225c <ftello64@plt+0xf90>
   120b0:	mov	r0, r5
   120b4:	bl	11074 <dcgettext@plt>
   120b8:	ldr	r1, [r4]
   120bc:	bl	10fc0 <fputs_unlocked@plt>
   120c0:	mov	r2, #5
   120c4:	ldr	r1, [pc, #404]	; 12260 <ftello64@plt+0xf94>
   120c8:	mov	r0, r5
   120cc:	bl	11074 <dcgettext@plt>
   120d0:	ldr	r1, [r4]
   120d4:	bl	10fc0 <fputs_unlocked@plt>
   120d8:	mov	r2, #5
   120dc:	ldr	r1, [pc, #384]	; 12264 <ftello64@plt+0xf98>
   120e0:	mov	r0, r5
   120e4:	bl	11074 <dcgettext@plt>
   120e8:	ldr	r1, [r4]
   120ec:	bl	10fc0 <fputs_unlocked@plt>
   120f0:	mov	r2, #5
   120f4:	ldr	r1, [pc, #364]	; 12268 <ftello64@plt+0xf9c>
   120f8:	mov	r0, r5
   120fc:	bl	11074 <dcgettext@plt>
   12100:	ldr	r1, [r4]
   12104:	bl	10fc0 <fputs_unlocked@plt>
   12108:	mov	r2, #5
   1210c:	ldr	r1, [pc, #344]	; 1226c <ftello64@plt+0xfa0>
   12110:	mov	r0, r5
   12114:	bl	11074 <dcgettext@plt>
   12118:	ldr	r1, [r4]
   1211c:	bl	10fc0 <fputs_unlocked@plt>
   12120:	ldr	lr, [pc, #328]	; 12270 <ftello64@plt+0xfa4>
   12124:	add	ip, sp, #8
   12128:	ldm	lr!, {r0, r1, r2, r3}
   1212c:	stmia	ip!, {r0, r1, r2, r3}
   12130:	ldm	lr!, {r0, r1, r2, r3}
   12134:	stmia	ip!, {r0, r1, r2, r3}
   12138:	ldm	lr!, {r0, r1, r2, r3}
   1213c:	stmia	ip!, {r0, r1, r2, r3}
   12140:	ldm	lr, {r0, r1}
   12144:	stm	ip, {r0, r1}
   12148:	ldr	r1, [r6]
   1214c:	cmp	r1, #0
   12150:	bne	121f4 <ftello64@plt+0xf28>
   12154:	ldr	r6, [r6, #4]
   12158:	mov	r2, #5
   1215c:	mov	r0, #0
   12160:	ldr	r7, [pc, #232]	; 12250 <ftello64@plt+0xf84>
   12164:	ldr	r1, [pc, #264]	; 12274 <ftello64@plt+0xfa8>
   12168:	cmp	r6, #0
   1216c:	moveq	r6, r7
   12170:	bl	11074 <dcgettext@plt>
   12174:	mov	r1, r0
   12178:	ldr	r3, [pc, #248]	; 12278 <ftello64@plt+0xfac>
   1217c:	mov	r0, #1
   12180:	ldr	r2, [pc, #244]	; 1227c <ftello64@plt+0xfb0>
   12184:	bl	111d0 <__printf_chk@plt>
   12188:	mov	r1, #0
   1218c:	mov	r0, #5
   12190:	bl	11224 <setlocale@plt>
   12194:	cmp	r0, #0
   12198:	bne	1220c <ftello64@plt+0xf40>
   1219c:	mov	r2, #5
   121a0:	ldr	r1, [pc, #216]	; 12280 <ftello64@plt+0xfb4>
   121a4:	mov	r0, #0
   121a8:	bl	11074 <dcgettext@plt>
   121ac:	mov	r1, r0
   121b0:	ldr	r3, [pc, #152]	; 12250 <ftello64@plt+0xf84>
   121b4:	mov	r0, #1
   121b8:	ldr	r2, [pc, #184]	; 12278 <ftello64@plt+0xfac>
   121bc:	bl	111d0 <__printf_chk@plt>
   121c0:	mov	r2, #5
   121c4:	ldr	r1, [pc, #184]	; 12284 <ftello64@plt+0xfb8>
   121c8:	mov	r0, #0
   121cc:	bl	11074 <dcgettext@plt>
   121d0:	ldr	r2, [pc, #176]	; 12288 <ftello64@plt+0xfbc>
   121d4:	cmp	r6, r7
   121d8:	mov	r1, r0
   121dc:	mov	r0, #1
   121e0:	ldr	r3, [pc, #164]	; 1228c <ftello64@plt+0xfc0>
   121e4:	moveq	r3, r2
   121e8:	mov	r2, r6
   121ec:	bl	111d0 <__printf_chk@plt>
   121f0:	b	12040 <ftello64@plt+0xd74>
   121f4:	mov	r0, r7
   121f8:	bl	10fd8 <strcmp@plt>
   121fc:	cmp	r0, #0
   12200:	beq	12154 <ftello64@plt+0xe88>
   12204:	add	r6, r6, #8
   12208:	b	12148 <ftello64@plt+0xe7c>
   1220c:	mov	r2, #3
   12210:	ldr	r1, [pc, #120]	; 12290 <ftello64@plt+0xfc4>
   12214:	bl	11290 <strncmp@plt>
   12218:	cmp	r0, #0
   1221c:	beq	1219c <ftello64@plt+0xed0>
   12220:	mov	r2, #5
   12224:	ldr	r1, [pc, #104]	; 12294 <ftello64@plt+0xfc8>
   12228:	mov	r0, #0
   1222c:	bl	11074 <dcgettext@plt>
   12230:	ldr	r1, [r4]
   12234:	bl	10fc0 <fputs_unlocked@plt>
   12238:	b	1219c <ftello64@plt+0xed0>
   1223c:	andeq	r8, r2, r0, lsr #3
   12240:	andeq	r8, r2, r0, lsl #3
   12244:	andeq	r6, r1, r9, ror #29
   12248:	andeq	r6, r1, r0, lsl pc
   1224c:	andeq	r8, r2, ip, lsl #3
   12250:	andeq	r6, r1, r4, ror #29
   12254:	andeq	r6, r1, pc, ror #30
   12258:			; <UNDEFINED> instruction: 0x00016fb2
   1225c:	andeq	r6, r1, sl, ror #31
   12260:	andeq	r7, r1, r5, lsr r0
   12264:			; <UNDEFINED> instruction: 0x000171b2
   12268:	strdeq	r7, [r1], -r2
   1226c:	andeq	r7, r1, pc, lsl r2
   12270:	andeq	r6, r1, ip, lsl #28
   12274:	andeq	r7, r1, r5, asr r2
   12278:	andeq	r7, r1, ip, ror #4
   1227c:	muleq	r1, r4, r2
   12280:	andeq	r7, r1, sp, ror #5
   12284:	andeq	r7, r1, r8, lsl #6
   12288:	andeq	r7, r1, pc, lsl #9
   1228c:	andeq	r7, r1, sl, lsr r3
   12290:	andeq	r7, r1, r2, lsr #5
   12294:	andeq	r7, r1, r6, lsr #5
   12298:	ldr	r3, [pc, #4]	; 122a4 <ftello64@plt+0xfd8>
   1229c:	str	r0, [r3]
   122a0:	bx	lr
   122a4:	muleq	r2, r8, r1
   122a8:	ldr	r3, [pc, #4]	; 122b4 <ftello64@plt+0xfe8>
   122ac:	strb	r0, [r3, #4]
   122b0:	bx	lr
   122b4:	muleq	r2, r8, r1
   122b8:	ldr	r3, [pc, #176]	; 12370 <ftello64@plt+0x10a4>
   122bc:	push	{r0, r1, r4, r5, r6, lr}
   122c0:	ldr	r0, [r3]
   122c4:	bl	159f0 <ftello64@plt+0x4724>
   122c8:	cmp	r0, #0
   122cc:	beq	12354 <ftello64@plt+0x1088>
   122d0:	ldr	r4, [pc, #156]	; 12374 <ftello64@plt+0x10a8>
   122d4:	bl	111a0 <__errno_location@plt>
   122d8:	mov	r5, r0
   122dc:	ldrb	r6, [r4, #4]
   122e0:	cmp	r6, #0
   122e4:	beq	122f4 <ftello64@plt+0x1028>
   122e8:	ldr	r3, [r0]
   122ec:	cmp	r3, #32
   122f0:	beq	12354 <ftello64@plt+0x1088>
   122f4:	mov	r2, #5
   122f8:	ldr	r1, [pc, #120]	; 12378 <ftello64@plt+0x10ac>
   122fc:	mov	r0, #0
   12300:	bl	11074 <dcgettext@plt>
   12304:	mov	r6, r0
   12308:	ldr	r0, [r4]
   1230c:	cmp	r0, #0
   12310:	beq	12340 <ftello64@plt+0x1074>
   12314:	ldr	r4, [r5]
   12318:	bl	13c7c <ftello64@plt+0x29b0>
   1231c:	mov	r3, r0
   12320:	ldr	r2, [pc, #84]	; 1237c <ftello64@plt+0x10b0>
   12324:	mov	r0, #0
   12328:	str	r6, [sp]
   1232c:	mov	r1, r4
   12330:	bl	11110 <error@plt>
   12334:	ldr	r3, [pc, #68]	; 12380 <ftello64@plt+0x10b4>
   12338:	ldr	r0, [r3]
   1233c:	bl	11014 <_exit@plt>
   12340:	mov	r3, r6
   12344:	ldr	r2, [pc, #56]	; 12384 <ftello64@plt+0x10b8>
   12348:	ldr	r1, [r5]
   1234c:	bl	11110 <error@plt>
   12350:	b	12334 <ftello64@plt+0x1068>
   12354:	ldr	r3, [pc, #44]	; 12388 <ftello64@plt+0x10bc>
   12358:	ldr	r0, [r3]
   1235c:	bl	159f0 <ftello64@plt+0x4724>
   12360:	cmp	r0, #0
   12364:	bne	12334 <ftello64@plt+0x1068>
   12368:	add	sp, sp, #8
   1236c:	pop	{r4, r5, r6, pc}
   12370:	andeq	r8, r2, ip, lsl #3
   12374:	muleq	r2, r8, r1
   12378:	andeq	r7, r1, r7, ror #8
   1237c:	andeq	r7, r1, pc, lsl #7
   12380:	andeq	r8, r2, ip, lsr #2
   12384:	muleq	r1, r3, r3
   12388:	andeq	r8, r2, r0, lsl #3
   1238c:	b	10fe4 <posix_fadvise64@plt>
   12390:	cmp	r0, #0
   12394:	bxeq	lr
   12398:	push	{r0, r1, r2, r3, r4, lr}
   1239c:	mov	r4, r1
   123a0:	bl	111dc <fileno@plt>
   123a4:	mov	r2, #0
   123a8:	mov	r3, #0
   123ac:	strd	r2, [sp]
   123b0:	str	r4, [sp, #8]
   123b4:	bl	10fe4 <posix_fadvise64@plt>
   123b8:	add	sp, sp, #16
   123bc:	pop	{r4, pc}
   123c0:	push	{r0, r1, r2, r4, r5, lr}
   123c4:	mov	r4, r0
   123c8:	bl	111dc <fileno@plt>
   123cc:	cmp	r0, #0
   123d0:	mov	r0, r4
   123d4:	bge	123e4 <ftello64@plt+0x1118>
   123d8:	add	sp, sp, #12
   123dc:	pop	{r4, r5, lr}
   123e0:	b	11200 <fclose@plt>
   123e4:	bl	11140 <__freading@plt>
   123e8:	cmp	r0, #0
   123ec:	bne	12428 <ftello64@plt+0x115c>
   123f0:	mov	r0, r4
   123f4:	bl	12468 <ftello64@plt+0x119c>
   123f8:	cmp	r0, #0
   123fc:	bne	1245c <ftello64@plt+0x1190>
   12400:	mov	r5, #0
   12404:	mov	r0, r4
   12408:	bl	11200 <fclose@plt>
   1240c:	cmp	r5, #0
   12410:	beq	12420 <ftello64@plt+0x1154>
   12414:	bl	111a0 <__errno_location@plt>
   12418:	str	r5, [r0]
   1241c:	mvn	r0, #0
   12420:	add	sp, sp, #12
   12424:	pop	{r4, r5, pc}
   12428:	mov	r0, r4
   1242c:	bl	111dc <fileno@plt>
   12430:	mov	r3, #1
   12434:	mov	r2, #0
   12438:	str	r3, [sp]
   1243c:	mov	r3, #0
   12440:	bl	110c8 <lseek64@plt>
   12444:	mvn	r3, #0
   12448:	mvn	r2, #0
   1244c:	cmp	r1, r3
   12450:	cmpeq	r0, r2
   12454:	bne	123f0 <ftello64@plt+0x1124>
   12458:	b	12400 <ftello64@plt+0x1134>
   1245c:	bl	111a0 <__errno_location@plt>
   12460:	ldr	r5, [r0]
   12464:	b	12404 <ftello64@plt+0x1138>
   12468:	push	{r0, r1, r4, lr}
   1246c:	subs	r4, r0, #0
   12470:	bne	12484 <ftello64@plt+0x11b8>
   12474:	mov	r0, r4
   12478:	add	sp, sp, #8
   1247c:	pop	{r4, lr}
   12480:	b	10ff0 <fflush@plt>
   12484:	bl	11140 <__freading@plt>
   12488:	cmp	r0, #0
   1248c:	beq	12474 <ftello64@plt+0x11a8>
   12490:	ldr	r3, [r4]
   12494:	tst	r3, #256	; 0x100
   12498:	beq	12474 <ftello64@plt+0x11a8>
   1249c:	mov	r3, #1
   124a0:	mov	r2, #0
   124a4:	mov	r0, r4
   124a8:	str	r3, [sp]
   124ac:	mov	r3, #0
   124b0:	bl	12640 <ftello64@plt+0x1374>
   124b4:	b	12474 <ftello64@plt+0x11a8>
   124b8:	push	{r4, lr}
   124bc:	mov	r1, #0
   124c0:	mov	r4, r0
   124c4:	ldr	r0, [pc, #48]	; 124fc <ftello64@plt+0x1230>
   124c8:	bl	1111c <open64@plt>
   124cc:	cmp	r4, r0
   124d0:	beq	124f4 <ftello64@plt+0x1228>
   124d4:	cmp	r0, #0
   124d8:	blt	124ec <ftello64@plt+0x1220>
   124dc:	bl	112b4 <close@plt>
   124e0:	bl	111a0 <__errno_location@plt>
   124e4:	mov	r3, #9
   124e8:	str	r3, [r0]
   124ec:	mov	r0, #0
   124f0:	pop	{r4, pc}
   124f4:	mov	r0, #1
   124f8:	pop	{r4, pc}
   124fc:	andeq	r7, r1, pc, lsr #10
   12500:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12504:	mov	r9, r0
   12508:	mov	r0, r2
   1250c:	mov	sl, r1
   12510:	mov	r8, r2
   12514:	bl	111dc <fileno@plt>
   12518:	cmp	r0, #1
   1251c:	beq	12590 <ftello64@plt+0x12c4>
   12520:	cmp	r0, #2
   12524:	beq	12588 <ftello64@plt+0x12bc>
   12528:	cmp	r0, #0
   1252c:	beq	1259c <ftello64@plt+0x12d0>
   12530:	mov	r1, #2
   12534:	mov	r0, r1
   12538:	bl	11080 <dup2@plt>
   1253c:	subs	r4, r0, #2
   12540:	movne	r4, #1
   12544:	mov	r1, #1
   12548:	mov	r0, r1
   1254c:	bl	11080 <dup2@plt>
   12550:	subs	r7, r0, #1
   12554:	movne	r7, #1
   12558:	mov	r1, #0
   1255c:	mov	r0, r1
   12560:	bl	11080 <dup2@plt>
   12564:	subs	r6, r0, #0
   12568:	beq	125c0 <ftello64@plt+0x12f4>
   1256c:	mov	r0, #0
   12570:	bl	124b8 <ftello64@plt+0x11ec>
   12574:	subs	r5, r0, #0
   12578:	mov	r6, r0
   1257c:	bne	125c0 <ftello64@plt+0x12f4>
   12580:	mov	r6, #1
   12584:	b	125f4 <ftello64@plt+0x1328>
   12588:	mov	r4, #0
   1258c:	b	12544 <ftello64@plt+0x1278>
   12590:	mov	r4, #0
   12594:	mov	r7, r4
   12598:	b	12558 <ftello64@plt+0x128c>
   1259c:	mov	r4, r0
   125a0:	mov	r7, r0
   125a4:	mov	r6, r0
   125a8:	mov	r2, r8
   125ac:	mov	r1, sl
   125b0:	mov	r0, r9
   125b4:	bl	11158 <freopen64@plt>
   125b8:	mov	r5, r0
   125bc:	b	125f4 <ftello64@plt+0x1328>
   125c0:	cmp	r7, #0
   125c4:	bne	125e4 <ftello64@plt+0x1318>
   125c8:	cmp	r4, #0
   125cc:	beq	125a8 <ftello64@plt+0x12dc>
   125d0:	mov	r0, #2
   125d4:	bl	124b8 <ftello64@plt+0x11ec>
   125d8:	subs	r5, r0, #0
   125dc:	bne	125a8 <ftello64@plt+0x12dc>
   125e0:	b	125f4 <ftello64@plt+0x1328>
   125e4:	mov	r0, #1
   125e8:	bl	124b8 <ftello64@plt+0x11ec>
   125ec:	subs	r5, r0, #0
   125f0:	bne	125c8 <ftello64@plt+0x12fc>
   125f4:	bl	111a0 <__errno_location@plt>
   125f8:	cmp	r4, #0
   125fc:	mov	r8, r0
   12600:	ldr	r9, [r0]
   12604:	beq	12610 <ftello64@plt+0x1344>
   12608:	mov	r0, #2
   1260c:	bl	112b4 <close@plt>
   12610:	cmp	r7, #0
   12614:	beq	12620 <ftello64@plt+0x1354>
   12618:	mov	r0, #1
   1261c:	bl	112b4 <close@plt>
   12620:	cmp	r6, #0
   12624:	beq	12630 <ftello64@plt+0x1364>
   12628:	mov	r0, #0
   1262c:	bl	112b4 <close@plt>
   12630:	cmp	r5, #0
   12634:	mov	r0, r5
   12638:	streq	r9, [r8]
   1263c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12640:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   12644:	mov	r4, r0
   12648:	ldmib	r0, {ip, lr}
   1264c:	ldr	r8, [sp, #32]
   12650:	cmp	lr, ip
   12654:	bne	126c4 <ftello64@plt+0x13f8>
   12658:	ldr	ip, [r0, #16]
   1265c:	ldr	lr, [r0, #20]
   12660:	cmp	lr, ip
   12664:	bne	126c4 <ftello64@plt+0x13f8>
   12668:	ldr	r5, [r0, #36]	; 0x24
   1266c:	cmp	r5, #0
   12670:	bne	126c4 <ftello64@plt+0x13f8>
   12674:	mov	r6, r2
   12678:	mov	r7, r3
   1267c:	bl	111dc <fileno@plt>
   12680:	mov	r2, r6
   12684:	mov	r3, r7
   12688:	str	r8, [sp]
   1268c:	bl	110c8 <lseek64@plt>
   12690:	mvn	r3, #0
   12694:	mvn	r2, #0
   12698:	cmp	r1, r3
   1269c:	cmpeq	r0, r2
   126a0:	mvneq	r0, #0
   126a4:	beq	126bc <ftello64@plt+0x13f0>
   126a8:	ldr	r3, [r4]
   126ac:	strd	r0, [r4, #80]	; 0x50
   126b0:	mov	r0, r5
   126b4:	bic	r3, r3, #16
   126b8:	str	r3, [r4]
   126bc:	add	sp, sp, #8
   126c0:	pop	{r4, r5, r6, r7, r8, pc}
   126c4:	mov	r0, r4
   126c8:	str	r8, [sp, #32]
   126cc:	add	sp, sp, #8
   126d0:	pop	{r4, r5, r6, r7, r8, lr}
   126d4:	b	1120c <fseeko64@plt>
   126d8:	mov	r3, #0
   126dc:	str	r3, [r0]
   126e0:	str	r3, [r0, #4]
   126e4:	str	r3, [r0, #8]
   126e8:	bx	lr
   126ec:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   126f0:	mov	r5, r0
   126f4:	mov	sl, r1
   126f8:	mov	r9, r2
   126fc:	ldr	r7, [r0]
   12700:	ldr	r6, [r0, #8]
   12704:	mov	r0, r1
   12708:	bl	112a8 <feof_unlocked@plt>
   1270c:	cmp	r0, #0
   12710:	moveq	fp, #1
   12714:	add	r7, r6, r7
   12718:	moveq	r4, r6
   1271c:	beq	12730 <ftello64@plt+0x1464>
   12720:	mov	r5, #0
   12724:	mov	r0, r5
   12728:	add	sp, sp, #12
   1272c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12730:	mov	r0, sl
   12734:	bl	11068 <getc_unlocked@plt>
   12738:	cmn	r0, #1
   1273c:	mov	r8, r0
   12740:	bne	1276c <ftello64@plt+0x14a0>
   12744:	cmp	r6, r4
   12748:	beq	12720 <ftello64@plt+0x1454>
   1274c:	mov	r0, sl
   12750:	bl	110f8 <ferror_unlocked@plt>
   12754:	cmp	r0, #0
   12758:	bne	12720 <ftello64@plt+0x1454>
   1275c:	ldrb	r3, [r4, #-1]
   12760:	cmp	r3, r9
   12764:	beq	127b0 <ftello64@plt+0x14e4>
   12768:	mov	r8, r9
   1276c:	cmp	r4, r7
   12770:	bne	127a4 <ftello64@plt+0x14d8>
   12774:	mov	r0, r6
   12778:	mvn	r3, #0
   1277c:	ldr	r4, [r5]
   12780:	mov	r2, #1
   12784:	mov	r1, r5
   12788:	str	fp, [sp]
   1278c:	bl	15248 <ftello64@plt+0x3f7c>
   12790:	ldr	r7, [r5]
   12794:	mov	r6, r0
   12798:	str	r0, [r5, #8]
   1279c:	add	r4, r0, r4
   127a0:	add	r7, r0, r7
   127a4:	cmp	r9, r8
   127a8:	strb	r8, [r4], #1
   127ac:	bne	12730 <ftello64@plt+0x1464>
   127b0:	sub	r4, r4, r6
   127b4:	str	r4, [r5, #4]
   127b8:	b	12724 <ftello64@plt+0x1458>
   127bc:	mov	r2, #10
   127c0:	b	126ec <ftello64@plt+0x1420>
   127c4:	ldr	r0, [r0, #8]
   127c8:	b	15af4 <ftello64@plt+0x4828>
   127cc:	push	{r4, r5, r6, lr}
   127d0:	subs	r4, r0, #0
   127d4:	bne	127ec <ftello64@plt+0x1520>
   127d8:	ldr	r3, [pc, #124]	; 1285c <ftello64@plt+0x1590>
   127dc:	ldr	r0, [pc, #124]	; 12860 <ftello64@plt+0x1594>
   127e0:	ldr	r1, [r3]
   127e4:	bl	11284 <fputs@plt>
   127e8:	bl	1129c <abort@plt>
   127ec:	mov	r1, #47	; 0x2f
   127f0:	bl	1123c <strrchr@plt>
   127f4:	subs	r6, r0, #0
   127f8:	beq	12848 <ftello64@plt+0x157c>
   127fc:	add	r5, r6, #1
   12800:	sub	r3, r5, r4
   12804:	cmp	r3, #6
   12808:	ble	12848 <ftello64@plt+0x157c>
   1280c:	mov	r2, #7
   12810:	ldr	r1, [pc, #76]	; 12864 <ftello64@plt+0x1598>
   12814:	sub	r0, r6, #6
   12818:	bl	11290 <strncmp@plt>
   1281c:	cmp	r0, #0
   12820:	bne	12848 <ftello64@plt+0x157c>
   12824:	mov	r2, #3
   12828:	ldr	r1, [pc, #56]	; 12868 <ftello64@plt+0x159c>
   1282c:	mov	r0, r5
   12830:	bl	11290 <strncmp@plt>
   12834:	cmp	r0, #0
   12838:	ldreq	r3, [pc, #44]	; 1286c <ftello64@plt+0x15a0>
   1283c:	addeq	r4, r6, #4
   12840:	movne	r4, r5
   12844:	streq	r4, [r3]
   12848:	ldr	r3, [pc, #32]	; 12870 <ftello64@plt+0x15a4>
   1284c:	str	r4, [r3]
   12850:	ldr	r3, [pc, #28]	; 12874 <ftello64@plt+0x15a8>
   12854:	str	r4, [r3]
   12858:	pop	{r4, r5, r6, pc}
   1285c:	andeq	r8, r2, r0, lsl #3
   12860:	andeq	r7, r1, r9, lsr r5
   12864:	andeq	r7, r1, r1, ror r5
   12868:	andeq	r7, r1, r9, ror r5
   1286c:	andeq	r8, r2, r0, ror r1
   12870:	andeq	r8, r2, r0, lsr #3
   12874:	andeq	r8, r2, r4, ror r1
   12878:	push	{r4, lr}
   1287c:	mov	r2, #48	; 0x30
   12880:	mov	r4, r1
   12884:	mov	r1, #0
   12888:	bl	111c4 <memset@plt>
   1288c:	cmp	r4, #10
   12890:	bne	12898 <ftello64@plt+0x15cc>
   12894:	bl	1129c <abort@plt>
   12898:	str	r4, [r0]
   1289c:	pop	{r4, pc}
   128a0:	push	{r4, r5, r6, lr}
   128a4:	mov	r2, #5
   128a8:	mov	r6, r0
   128ac:	mov	r5, r1
   128b0:	mov	r1, r0
   128b4:	mov	r0, #0
   128b8:	bl	11074 <dcgettext@plt>
   128bc:	cmp	r6, r0
   128c0:	mov	r4, r0
   128c4:	bne	12934 <ftello64@plt+0x1668>
   128c8:	bl	168b4 <ftello64@plt+0x55e8>
   128cc:	ldrb	r3, [r0]
   128d0:	bic	r3, r3, #32
   128d4:	cmp	r3, #85	; 0x55
   128d8:	bne	1293c <ftello64@plt+0x1670>
   128dc:	ldrb	r3, [r0, #1]
   128e0:	bic	r3, r3, #32
   128e4:	cmp	r3, #84	; 0x54
   128e8:	bne	129ac <ftello64@plt+0x16e0>
   128ec:	ldrb	r3, [r0, #2]
   128f0:	bic	r3, r3, #32
   128f4:	cmp	r3, #70	; 0x46
   128f8:	bne	129ac <ftello64@plt+0x16e0>
   128fc:	ldrb	r3, [r0, #3]
   12900:	cmp	r3, #45	; 0x2d
   12904:	bne	129ac <ftello64@plt+0x16e0>
   12908:	ldrb	r3, [r0, #4]
   1290c:	cmp	r3, #56	; 0x38
   12910:	bne	129ac <ftello64@plt+0x16e0>
   12914:	ldrb	r3, [r0, #5]
   12918:	cmp	r3, #0
   1291c:	bne	129ac <ftello64@plt+0x16e0>
   12920:	ldrb	r2, [r4]
   12924:	ldr	r3, [pc, #144]	; 129bc <ftello64@plt+0x16f0>
   12928:	ldr	r4, [pc, #144]	; 129c0 <ftello64@plt+0x16f4>
   1292c:	cmp	r2, #96	; 0x60
   12930:	movne	r4, r3
   12934:	mov	r0, r4
   12938:	pop	{r4, r5, r6, pc}
   1293c:	cmp	r3, #71	; 0x47
   12940:	bne	129ac <ftello64@plt+0x16e0>
   12944:	ldrb	r3, [r0, #1]
   12948:	bic	r3, r3, #32
   1294c:	cmp	r3, #66	; 0x42
   12950:	bne	129ac <ftello64@plt+0x16e0>
   12954:	ldrb	r3, [r0, #2]
   12958:	cmp	r3, #49	; 0x31
   1295c:	bne	129ac <ftello64@plt+0x16e0>
   12960:	ldrb	r3, [r0, #3]
   12964:	cmp	r3, #56	; 0x38
   12968:	bne	129ac <ftello64@plt+0x16e0>
   1296c:	ldrb	r3, [r0, #4]
   12970:	cmp	r3, #48	; 0x30
   12974:	bne	129ac <ftello64@plt+0x16e0>
   12978:	ldrb	r3, [r0, #5]
   1297c:	cmp	r3, #51	; 0x33
   12980:	bne	129ac <ftello64@plt+0x16e0>
   12984:	ldrb	r3, [r0, #6]
   12988:	cmp	r3, #48	; 0x30
   1298c:	bne	129ac <ftello64@plt+0x16e0>
   12990:	ldrb	r3, [r0, #7]
   12994:	cmp	r3, #0
   12998:	bne	129ac <ftello64@plt+0x16e0>
   1299c:	ldrb	r2, [r4]
   129a0:	ldr	r3, [pc, #28]	; 129c4 <ftello64@plt+0x16f8>
   129a4:	ldr	r4, [pc, #28]	; 129c8 <ftello64@plt+0x16fc>
   129a8:	b	1292c <ftello64@plt+0x1660>
   129ac:	ldr	r4, [pc, #24]	; 129cc <ftello64@plt+0x1700>
   129b0:	cmp	r5, #9
   129b4:	ldr	r3, [pc, #20]	; 129d0 <ftello64@plt+0x1704>
   129b8:	b	12930 <ftello64@plt+0x1664>
   129bc:	ldrdeq	r7, [r1], -r6
   129c0:	andeq	r7, r1, r1, ror #11
   129c4:	ldrdeq	r7, [r1], -sl
   129c8:	ldrdeq	r7, [r1], -sp
   129cc:	ldrdeq	r7, [r1], -r4
   129d0:	andeq	r7, r1, r5, ror #11
   129d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   129d8:	sub	sp, sp, #108	; 0x6c
   129dc:	mov	r8, r0
   129e0:	mov	r5, r1
   129e4:	mov	r6, #0
   129e8:	str	r3, [sp, #40]	; 0x28
   129ec:	str	r2, [sp, #48]	; 0x30
   129f0:	ldr	sl, [sp, #144]	; 0x90
   129f4:	bl	110d4 <__ctype_get_mb_cur_max@plt>
   129f8:	ldr	r3, [sp, #148]	; 0x94
   129fc:	str	r6, [sp, #24]
   12a00:	str	r6, [sp, #32]
   12a04:	str	r6, [sp, #44]	; 0x2c
   12a08:	str	r6, [sp, #52]	; 0x34
   12a0c:	ubfx	r7, r3, #1, #1
   12a10:	mov	r3, #1
   12a14:	str	r6, [sp, #60]	; 0x3c
   12a18:	str	r3, [sp, #72]	; 0x48
   12a1c:	str	r0, [sp, #76]	; 0x4c
   12a20:	cmp	sl, #10
   12a24:	ldrls	pc, [pc, sl, lsl #2]
   12a28:	b	12c6c <ftello64@plt+0x19a0>
   12a2c:	andeq	r2, r1, r8, asr sl
   12a30:	andeq	r2, r1, r4, lsl #25
   12a34:	andeq	r2, r1, r8, lsl #24
   12a38:	andeq	r2, r1, r0, lsr #24
   12a3c:	strdeq	r2, [r1], -r0
   12a40:	andeq	r2, r1, r8, asr #22
   12a44:	andeq	r2, r1, r8, lsr #22
   12a48:	andeq	r2, r1, r0, ror ip
   12a4c:	andeq	r2, r1, r8, ror fp
   12a50:	andeq	r2, r1, r8, ror fp
   12a54:	andeq	r2, r1, r8, ror fp
   12a58:	mov	r4, sl
   12a5c:	mov	r7, #0
   12a60:	mov	r9, r5
   12a64:	mov	r3, #0
   12a68:	str	r6, [sp, #68]	; 0x44
   12a6c:	str	r3, [sp, #28]
   12a70:	ldr	r3, [sp, #40]	; 0x28
   12a74:	cmn	r3, #1
   12a78:	bne	13618 <ftello64@plt+0x234c>
   12a7c:	ldr	r2, [sp, #28]
   12a80:	ldr	r3, [sp, #48]	; 0x30
   12a84:	ldrb	r3, [r3, r2]
   12a88:	adds	r3, r3, #0
   12a8c:	movne	r3, #1
   12a90:	str	r3, [sp, #36]	; 0x24
   12a94:	ldr	r3, [sp, #36]	; 0x24
   12a98:	cmp	r3, #0
   12a9c:	bne	12ca8 <ftello64@plt+0x19dc>
   12aa0:	sub	r3, sl, #2
   12aa4:	cmp	r4, #0
   12aa8:	clz	r3, r3
   12aac:	movne	r2, #0
   12ab0:	lsr	r3, r3, #5
   12ab4:	andeq	r2, r3, r7
   12ab8:	cmp	r2, #0
   12abc:	bne	12e6c <ftello64@plt+0x1ba0>
   12ac0:	eor	r7, r7, #1
   12ac4:	ands	r3, r3, r7
   12ac8:	beq	13690 <ftello64@plt+0x23c4>
   12acc:	ldr	r2, [sp, #68]	; 0x44
   12ad0:	cmp	r2, #0
   12ad4:	beq	13658 <ftello64@plt+0x238c>
   12ad8:	ldr	r3, [sp, #72]	; 0x48
   12adc:	cmp	r3, #0
   12ae0:	beq	1362c <ftello64@plt+0x2360>
   12ae4:	ldr	r2, [sp, #48]	; 0x30
   12ae8:	ldr	r3, [sp, #160]	; 0xa0
   12aec:	ldr	r1, [sp, #60]	; 0x3c
   12af0:	str	r3, [sp, #16]
   12af4:	ldr	r3, [sp, #156]	; 0x9c
   12af8:	str	r3, [sp, #12]
   12afc:	ldr	r3, [sp, #152]	; 0x98
   12b00:	str	r3, [sp, #8]
   12b04:	ldr	r3, [sp, #148]	; 0x94
   12b08:	str	r3, [sp, #4]
   12b0c:	mov	r3, #5
   12b10:	str	r3, [sp]
   12b14:	ldr	r3, [sp, #40]	; 0x28
   12b18:	mov	r0, r8
   12b1c:	bl	129d4 <ftello64@plt+0x1708>
   12b20:	mov	r4, r0
   12b24:	b	13684 <ftello64@plt+0x23b8>
   12b28:	ldr	r3, [pc, #2948]	; 136b4 <ftello64@plt+0x23e8>
   12b2c:	mov	r7, #1
   12b30:	mov	r4, #0
   12b34:	mov	sl, #5
   12b38:	str	r7, [sp, #24]
   12b3c:	str	r7, [sp, #32]
   12b40:	str	r3, [sp, #44]	; 0x2c
   12b44:	b	12a60 <ftello64@plt+0x1794>
   12b48:	cmp	r7, #0
   12b4c:	bne	12c90 <ftello64@plt+0x19c4>
   12b50:	cmp	r5, #0
   12b54:	mov	r4, #1
   12b58:	movne	r3, #34	; 0x22
   12b5c:	strbne	r3, [r8]
   12b60:	mov	r3, #1
   12b64:	str	r3, [sp, #24]
   12b68:	str	r3, [sp, #32]
   12b6c:	ldr	r3, [pc, #2880]	; 136b4 <ftello64@plt+0x23e8>
   12b70:	str	r3, [sp, #44]	; 0x2c
   12b74:	b	12a60 <ftello64@plt+0x1794>
   12b78:	cmp	sl, #10
   12b7c:	beq	12ba0 <ftello64@plt+0x18d4>
   12b80:	mov	r1, sl
   12b84:	ldr	r0, [pc, #2860]	; 136b8 <ftello64@plt+0x23ec>
   12b88:	bl	128a0 <ftello64@plt+0x15d4>
   12b8c:	mov	r1, sl
   12b90:	str	r0, [sp, #156]	; 0x9c
   12b94:	ldr	r0, [pc, #2848]	; 136bc <ftello64@plt+0x23f0>
   12b98:	bl	128a0 <ftello64@plt+0x15d4>
   12b9c:	str	r0, [sp, #160]	; 0xa0
   12ba0:	cmp	r7, #0
   12ba4:	moveq	r4, r7
   12ba8:	beq	12bc0 <ftello64@plt+0x18f4>
   12bac:	mov	r4, #0
   12bb0:	b	12bd0 <ftello64@plt+0x1904>
   12bb4:	cmp	r5, r4
   12bb8:	strbhi	r3, [r8, r4]
   12bbc:	add	r4, r4, #1
   12bc0:	ldr	r3, [sp, #156]	; 0x9c
   12bc4:	ldrb	r3, [r3, r4]
   12bc8:	cmp	r3, #0
   12bcc:	bne	12bb4 <ftello64@plt+0x18e8>
   12bd0:	ldr	r0, [sp, #160]	; 0xa0
   12bd4:	bl	11188 <strlen@plt>
   12bd8:	ldr	r3, [sp, #160]	; 0xa0
   12bdc:	str	r0, [sp, #32]
   12be0:	str	r3, [sp, #44]	; 0x2c
   12be4:	mov	r3, #1
   12be8:	str	r3, [sp, #24]
   12bec:	b	12a60 <ftello64@plt+0x1794>
   12bf0:	mov	r3, #1
   12bf4:	cmp	r7, #0
   12bf8:	streq	r3, [sp, #24]
   12bfc:	beq	12c40 <ftello64@plt+0x1974>
   12c00:	str	r3, [sp, #32]
   12c04:	b	12c2c <ftello64@plt+0x1960>
   12c08:	cmp	r7, #0
   12c0c:	beq	12c40 <ftello64@plt+0x1974>
   12c10:	mov	r3, #1
   12c14:	str	r3, [sp, #32]
   12c18:	ldr	r3, [pc, #2716]	; 136bc <ftello64@plt+0x23f0>
   12c1c:	b	12ca0 <ftello64@plt+0x19d4>
   12c20:	mov	r7, #1
   12c24:	str	r7, [sp, #24]
   12c28:	str	r7, [sp, #32]
   12c2c:	ldr	r3, [pc, #2696]	; 136bc <ftello64@plt+0x23f0>
   12c30:	mov	r4, #0
   12c34:	str	r3, [sp, #44]	; 0x2c
   12c38:	mov	sl, #2
   12c3c:	b	12a60 <ftello64@plt+0x1794>
   12c40:	cmp	r5, #0
   12c44:	movne	r3, #39	; 0x27
   12c48:	movne	r7, #0
   12c4c:	strbne	r3, [r8]
   12c50:	moveq	r7, r5
   12c54:	mov	r3, #1
   12c58:	mov	r4, #1
   12c5c:	str	r3, [sp, #32]
   12c60:	ldr	r3, [pc, #2644]	; 136bc <ftello64@plt+0x23f0>
   12c64:	str	r3, [sp, #44]	; 0x2c
   12c68:	b	12c38 <ftello64@plt+0x196c>
   12c6c:	bl	1129c <abort@plt>
   12c70:	mov	r3, #1
   12c74:	mov	r7, #0
   12c78:	str	r3, [sp, #24]
   12c7c:	mov	r4, #0
   12c80:	b	12a60 <ftello64@plt+0x1794>
   12c84:	mov	r7, #1
   12c88:	str	sl, [sp, #32]
   12c8c:	b	12c2c <ftello64@plt+0x1960>
   12c90:	mov	r3, #1
   12c94:	str	r7, [sp, #24]
   12c98:	str	r3, [sp, #32]
   12c9c:	ldr	r3, [pc, #2576]	; 136b4 <ftello64@plt+0x23e8>
   12ca0:	str	r3, [sp, #44]	; 0x2c
   12ca4:	b	12c7c <ftello64@plt+0x19b0>
   12ca8:	ldr	fp, [sp, #24]
   12cac:	ldr	r3, [sp, #32]
   12cb0:	cmp	sl, #2
   12cb4:	moveq	fp, #0
   12cb8:	andne	fp, fp, #1
   12cbc:	adds	r5, r3, #0
   12cc0:	movne	r5, #1
   12cc4:	ands	r3, fp, r5
   12cc8:	str	r3, [sp, #64]	; 0x40
   12ccc:	beq	12d9c <ftello64@plt+0x1ad0>
   12cd0:	ldr	r3, [sp, #28]
   12cd4:	ldr	r2, [sp, #32]
   12cd8:	cmp	r2, #1
   12cdc:	add	r6, r3, r2
   12ce0:	mov	r3, r2
   12ce4:	ldr	r2, [sp, #40]	; 0x28
   12ce8:	movls	r3, #0
   12cec:	movhi	r3, #1
   12cf0:	cmn	r2, #1
   12cf4:	movne	r3, #0
   12cf8:	cmp	r3, #0
   12cfc:	beq	12d0c <ftello64@plt+0x1a40>
   12d00:	ldr	r0, [sp, #48]	; 0x30
   12d04:	bl	11188 <strlen@plt>
   12d08:	str	r0, [sp, #40]	; 0x28
   12d0c:	ldr	r3, [sp, #40]	; 0x28
   12d10:	cmp	r6, r3
   12d14:	bhi	12d94 <ftello64@plt+0x1ac8>
   12d18:	ldr	r0, [sp, #28]
   12d1c:	ldr	r2, [sp, #32]
   12d20:	ldr	r3, [sp, #48]	; 0x30
   12d24:	ldr	r1, [sp, #44]	; 0x2c
   12d28:	add	r0, r3, r0
   12d2c:	bl	11044 <memcmp@plt>
   12d30:	cmp	r0, #0
   12d34:	bne	12d94 <ftello64@plt+0x1ac8>
   12d38:	cmp	r7, #0
   12d3c:	beq	12d9c <ftello64@plt+0x1ad0>
   12d40:	str	r7, [sp, #24]
   12d44:	ldr	r3, [sp, #24]
   12d48:	mov	r1, r9
   12d4c:	ldr	r2, [sp, #48]	; 0x30
   12d50:	cmp	sl, #2
   12d54:	movne	r3, #0
   12d58:	andeq	r3, r3, #1
   12d5c:	cmp	r3, #0
   12d60:	ldr	r3, [sp, #160]	; 0xa0
   12d64:	movne	sl, #4
   12d68:	str	sl, [sp]
   12d6c:	str	r3, [sp, #16]
   12d70:	ldr	r3, [sp, #156]	; 0x9c
   12d74:	str	r3, [sp, #12]
   12d78:	mov	r3, #0
   12d7c:	str	r3, [sp, #8]
   12d80:	ldr	r3, [sp, #148]	; 0x94
   12d84:	bic	r3, r3, #2
   12d88:	str	r3, [sp, #4]
   12d8c:	ldr	r3, [sp, #40]	; 0x28
   12d90:	b	12b18 <ftello64@plt+0x184c>
   12d94:	mov	r3, #0
   12d98:	str	r3, [sp, #64]	; 0x40
   12d9c:	ldr	r2, [sp, #28]
   12da0:	ldr	r3, [sp, #48]	; 0x30
   12da4:	add	r3, r3, r2
   12da8:	str	r3, [sp, #80]	; 0x50
   12dac:	ldr	r3, [sp, #48]	; 0x30
   12db0:	ldrb	r6, [r3, r2]
   12db4:	cmp	r6, #58	; 0x3a
   12db8:	bhi	12f1c <ftello64@plt+0x1c50>
   12dbc:	cmp	r6, #43	; 0x2b
   12dc0:	bcs	130dc <ftello64@plt+0x1e10>
   12dc4:	cmp	r6, #32
   12dc8:	beq	13130 <ftello64@plt+0x1e64>
   12dcc:	bhi	12e74 <ftello64@plt+0x1ba8>
   12dd0:	cmp	r6, #9
   12dd4:	beq	132d8 <ftello64@plt+0x200c>
   12dd8:	bhi	12e38 <ftello64@plt+0x1b6c>
   12ddc:	cmp	r6, #7
   12de0:	beq	132e8 <ftello64@plt+0x201c>
   12de4:	bhi	13304 <ftello64@plt+0x2038>
   12de8:	cmp	r6, #0
   12dec:	beq	1314c <ftello64@plt+0x1e80>
   12df0:	ldr	r3, [sp, #76]	; 0x4c
   12df4:	cmp	r3, #1
   12df8:	bne	13350 <ftello64@plt+0x2084>
   12dfc:	bl	11170 <__ctype_b_loc@plt>
   12e00:	ldr	r2, [r0]
   12e04:	sxth	r3, r6
   12e08:	lsl	r3, r3, #1
   12e0c:	ldrh	r5, [r2, r3]
   12e10:	ldr	r3, [sp, #76]	; 0x4c
   12e14:	ubfx	r5, r5, #14, #1
   12e18:	str	r3, [sp, #56]	; 0x38
   12e1c:	ldr	r3, [sp, #24]
   12e20:	eor	fp, r5, #1
   12e24:	and	fp, fp, r3
   12e28:	ands	fp, fp, #255	; 0xff
   12e2c:	beq	1300c <ftello64@plt+0x1d40>
   12e30:	mov	r5, #0
   12e34:	b	133fc <ftello64@plt+0x2130>
   12e38:	cmp	r6, #11
   12e3c:	beq	1330c <ftello64@plt+0x2040>
   12e40:	bcc	132e0 <ftello64@plt+0x2014>
   12e44:	cmp	r6, #12
   12e48:	beq	13314 <ftello64@plt+0x2048>
   12e4c:	cmp	r6, #13
   12e50:	moveq	r3, #114	; 0x72
   12e54:	bne	12df0 <ftello64@plt+0x1b24>
   12e58:	cmp	sl, #2
   12e5c:	movne	r2, #0
   12e60:	andeq	r2, r7, #1
   12e64:	cmp	r2, #0
   12e68:	beq	132ec <ftello64@plt+0x2020>
   12e6c:	mov	sl, #2
   12e70:	b	12d44 <ftello64@plt+0x1a78>
   12e74:	cmp	r6, #37	; 0x25
   12e78:	beq	130dc <ftello64@plt+0x1e10>
   12e7c:	bhi	12e90 <ftello64@plt+0x1bc4>
   12e80:	cmp	r6, #35	; 0x23
   12e84:	beq	13124 <ftello64@plt+0x1e58>
   12e88:	mov	r5, #0
   12e8c:	b	13134 <ftello64@plt+0x1e68>
   12e90:	cmp	r6, #39	; 0x27
   12e94:	bne	12e88 <ftello64@plt+0x1bbc>
   12e98:	cmp	sl, #2
   12e9c:	ldrne	r5, [sp, #36]	; 0x24
   12ea0:	movne	r3, r5
   12ea4:	strne	r3, [sp, #68]	; 0x44
   12ea8:	bne	13228 <ftello64@plt+0x1f5c>
   12eac:	cmp	r7, #0
   12eb0:	bne	12d44 <ftello64@plt+0x1a78>
   12eb4:	ldr	r3, [sp, #60]	; 0x3c
   12eb8:	cmp	r9, #0
   12ebc:	clz	r3, r3
   12ec0:	lsr	r3, r3, #5
   12ec4:	moveq	r3, #0
   12ec8:	cmp	r3, #0
   12ecc:	strne	r9, [sp, #60]	; 0x3c
   12ed0:	movne	r9, #0
   12ed4:	bne	12ee4 <ftello64@plt+0x1c18>
   12ed8:	cmp	r9, r4
   12edc:	movhi	r3, #39	; 0x27
   12ee0:	strbhi	r3, [r8, r4]
   12ee4:	add	r3, r4, #1
   12ee8:	ldr	r5, [sp, #36]	; 0x24
   12eec:	mov	fp, #0
   12ef0:	cmp	r3, r9
   12ef4:	movcc	r2, #92	; 0x5c
   12ef8:	str	fp, [sp, #52]	; 0x34
   12efc:	strbcc	r2, [r8, r3]
   12f00:	add	r3, r4, #2
   12f04:	add	r4, r4, #3
   12f08:	cmp	r3, r9
   12f0c:	str	r5, [sp, #68]	; 0x44
   12f10:	movcc	r2, #39	; 0x27
   12f14:	strbcc	r2, [r8, r3]
   12f18:	b	1300c <ftello64@plt+0x1d40>
   12f1c:	cmp	r6, #94	; 0x5e
   12f20:	beq	12e88 <ftello64@plt+0x1bbc>
   12f24:	bhi	130e4 <ftello64@plt+0x1e18>
   12f28:	cmp	r6, #90	; 0x5a
   12f2c:	bhi	130d0 <ftello64@plt+0x1e04>
   12f30:	cmp	r6, #65	; 0x41
   12f34:	bcs	130dc <ftello64@plt+0x1e10>
   12f38:	cmp	r6, #62	; 0x3e
   12f3c:	bls	12e88 <ftello64@plt+0x1bbc>
   12f40:	cmp	r6, #63	; 0x3f
   12f44:	bne	12df0 <ftello64@plt+0x1b24>
   12f48:	cmp	sl, #2
   12f4c:	beq	13230 <ftello64@plt+0x1f64>
   12f50:	cmp	sl, #5
   12f54:	movne	fp, #0
   12f58:	bne	13600 <ftello64@plt+0x2334>
   12f5c:	ldr	r3, [sp, #148]	; 0x94
   12f60:	tst	r3, #4
   12f64:	beq	13238 <ftello64@plt+0x1f6c>
   12f68:	ldr	r3, [sp, #28]
   12f6c:	add	r2, r3, #2
   12f70:	ldr	r3, [sp, #40]	; 0x28
   12f74:	cmp	r2, r3
   12f78:	bcs	13238 <ftello64@plt+0x1f6c>
   12f7c:	ldr	r1, [sp, #28]
   12f80:	ldr	r3, [sp, #48]	; 0x30
   12f84:	add	r3, r3, r1
   12f88:	ldrb	r1, [r3, #1]
   12f8c:	cmp	r1, #63	; 0x3f
   12f90:	bne	13238 <ftello64@plt+0x1f6c>
   12f94:	ldr	r3, [sp, #48]	; 0x30
   12f98:	ldrb	r6, [r3, r2]
   12f9c:	sub	r3, r6, #33	; 0x21
   12fa0:	uxtb	r3, r3
   12fa4:	cmp	r3, #29
   12fa8:	bhi	13608 <ftello64@plt+0x233c>
   12fac:	ldr	r0, [pc, #1804]	; 136c0 <ftello64@plt+0x23f4>
   12fb0:	mov	r5, #1
   12fb4:	ands	r5, r0, r5, lsl r3
   12fb8:	beq	13610 <ftello64@plt+0x2344>
   12fbc:	cmp	r7, #0
   12fc0:	bne	12d44 <ftello64@plt+0x1a78>
   12fc4:	cmp	r9, r4
   12fc8:	add	r3, r4, #1
   12fcc:	str	r2, [sp, #28]
   12fd0:	mov	r5, #0
   12fd4:	strbhi	r1, [r8, r4]
   12fd8:	cmp	r9, r3
   12fdc:	mov	fp, r5
   12fe0:	movhi	r1, #34	; 0x22
   12fe4:	strbhi	r1, [r8, r3]
   12fe8:	add	r3, r4, #2
   12fec:	cmp	r9, r3
   12ff0:	movhi	r1, #34	; 0x22
   12ff4:	strbhi	r1, [r8, r3]
   12ff8:	add	r3, r4, #3
   12ffc:	add	r4, r4, #4
   13000:	cmp	r9, r3
   13004:	movhi	r1, #63	; 0x3f
   13008:	strbhi	r1, [r8, r3]
   1300c:	ldr	r3, [sp, #24]
   13010:	eor	r3, r3, #1
   13014:	cmp	sl, #2
   13018:	orreq	r3, r3, #1
   1301c:	eor	r3, r3, #1
   13020:	orr	r3, r7, r3
   13024:	tst	r3, #255	; 0xff
   13028:	beq	13054 <ftello64@plt+0x1d88>
   1302c:	ldr	r3, [sp, #152]	; 0x98
   13030:	cmp	r3, #0
   13034:	beq	13054 <ftello64@plt+0x1d88>
   13038:	ldr	r1, [sp, #152]	; 0x98
   1303c:	ubfx	r2, r6, #5, #8
   13040:	and	r3, r6, #31
   13044:	ldr	r2, [r1, r2, lsl #2]
   13048:	lsr	r3, r2, r3
   1304c:	tst	r3, #1
   13050:	bne	13060 <ftello64@plt+0x1d94>
   13054:	ldr	r3, [sp, #64]	; 0x40
   13058:	cmp	r3, #0
   1305c:	beq	13258 <ftello64@plt+0x1f8c>
   13060:	sub	r3, sl, #2
   13064:	cmp	r7, #0
   13068:	clz	r3, r3
   1306c:	lsr	r3, r3, #5
   13070:	bne	12d44 <ftello64@plt+0x1a78>
   13074:	ldr	r2, [sp, #52]	; 0x34
   13078:	eor	r2, r2, #1
   1307c:	ands	r3, r3, r2
   13080:	beq	130b8 <ftello64@plt+0x1dec>
   13084:	cmp	r9, r4
   13088:	str	r3, [sp, #52]	; 0x34
   1308c:	movhi	r2, #39	; 0x27
   13090:	strbhi	r2, [r8, r4]
   13094:	add	r2, r4, #1
   13098:	cmp	r9, r2
   1309c:	movhi	r1, #36	; 0x24
   130a0:	strbhi	r1, [r8, r2]
   130a4:	add	r2, r4, #2
   130a8:	add	r4, r4, #3
   130ac:	cmp	r9, r2
   130b0:	movhi	r1, #39	; 0x27
   130b4:	strbhi	r1, [r8, r2]
   130b8:	cmp	r9, r4
   130bc:	ldr	fp, [sp, #36]	; 0x24
   130c0:	movhi	r3, #92	; 0x5c
   130c4:	strbhi	r3, [r8, r4]
   130c8:	add	r4, r4, #1
   130cc:	b	13258 <ftello64@plt+0x1f8c>
   130d0:	cmp	r6, #92	; 0x5c
   130d4:	beq	13240 <ftello64@plt+0x1f74>
   130d8:	bls	12e88 <ftello64@plt+0x1bbc>
   130dc:	ldr	r5, [sp, #36]	; 0x24
   130e0:	b	13228 <ftello64@plt+0x1f5c>
   130e4:	cmp	r6, #122	; 0x7a
   130e8:	bhi	13108 <ftello64@plt+0x1e3c>
   130ec:	cmp	r6, #97	; 0x61
   130f0:	bcs	130dc <ftello64@plt+0x1e10>
   130f4:	cmp	r6, #95	; 0x5f
   130f8:	beq	130dc <ftello64@plt+0x1e10>
   130fc:	cmp	r6, #96	; 0x60
   13100:	bne	12df0 <ftello64@plt+0x1b24>
   13104:	b	12e88 <ftello64@plt+0x1bbc>
   13108:	cmp	r6, #124	; 0x7c
   1310c:	beq	12e88 <ftello64@plt+0x1bbc>
   13110:	bcc	1331c <ftello64@plt+0x2050>
   13114:	cmp	r6, #125	; 0x7d
   13118:	beq	1331c <ftello64@plt+0x2050>
   1311c:	cmp	r6, #126	; 0x7e
   13120:	bne	12df0 <ftello64@plt+0x1b24>
   13124:	ldr	r3, [sp, #28]
   13128:	cmp	r3, #0
   1312c:	bne	13238 <ftello64@plt+0x1f6c>
   13130:	ldr	r5, [sp, #36]	; 0x24
   13134:	cmp	sl, #2
   13138:	movne	fp, #0
   1313c:	andeq	fp, r7, #1
   13140:	cmp	fp, #0
   13144:	beq	1300c <ftello64@plt+0x1d40>
   13148:	b	12e6c <ftello64@plt+0x1ba0>
   1314c:	ldr	r3, [sp, #24]
   13150:	cmp	r3, #0
   13154:	beq	1321c <ftello64@plt+0x1f50>
   13158:	sub	r2, sl, #2
   1315c:	cmp	r7, #0
   13160:	clz	r2, r2
   13164:	lsr	r2, r2, #5
   13168:	bne	12d40 <ftello64@plt+0x1a74>
   1316c:	ldr	r3, [sp, #52]	; 0x34
   13170:	eor	r3, r3, #1
   13174:	ands	r2, r2, r3
   13178:	moveq	r3, r4
   1317c:	beq	131b4 <ftello64@plt+0x1ee8>
   13180:	cmp	r9, r4
   13184:	str	r2, [sp, #52]	; 0x34
   13188:	movhi	r3, #39	; 0x27
   1318c:	strbhi	r3, [r8, r4]
   13190:	add	r3, r4, #1
   13194:	cmp	r9, r3
   13198:	movhi	r1, #36	; 0x24
   1319c:	strbhi	r1, [r8, r3]
   131a0:	add	r3, r4, #2
   131a4:	cmp	r9, r3
   131a8:	movhi	r1, #39	; 0x27
   131ac:	strbhi	r1, [r8, r3]
   131b0:	add	r3, r4, #3
   131b4:	cmp	r9, r3
   131b8:	add	r4, r3, #1
   131bc:	movhi	r2, #92	; 0x5c
   131c0:	strbhi	r2, [r8, r3]
   131c4:	cmp	fp, #0
   131c8:	beq	135f0 <ftello64@plt+0x2324>
   131cc:	ldr	r2, [sp, #28]
   131d0:	ldr	r1, [sp, #40]	; 0x28
   131d4:	add	r2, r2, #1
   131d8:	cmp	r2, r1
   131dc:	bcs	13214 <ftello64@plt+0x1f48>
   131e0:	ldr	r1, [sp, #48]	; 0x30
   131e4:	mov	r6, #48	; 0x30
   131e8:	ldrb	r2, [r1, r2]
   131ec:	sub	r2, r2, #48	; 0x30
   131f0:	cmp	r2, #9
   131f4:	bhi	13600 <ftello64@plt+0x2334>
   131f8:	cmp	r9, r4
   131fc:	add	r2, r3, #2
   13200:	strbhi	r6, [r8, r4]
   13204:	cmp	r9, r2
   13208:	add	r4, r3, #3
   1320c:	movhi	r1, #48	; 0x30
   13210:	strbhi	r1, [r8, r2]
   13214:	mov	r5, #0
   13218:	b	135f8 <ftello64@plt+0x232c>
   1321c:	ldr	r3, [sp, #148]	; 0x94
   13220:	ands	r5, r3, #1
   13224:	bne	132ac <ftello64@plt+0x1fe0>
   13228:	mov	fp, #0
   1322c:	b	1300c <ftello64@plt+0x1d40>
   13230:	cmp	r7, #0
   13234:	bne	12d44 <ftello64@plt+0x1a78>
   13238:	mov	r5, #0
   1323c:	b	13228 <ftello64@plt+0x1f5c>
   13240:	cmp	sl, #2
   13244:	bne	132b8 <ftello64@plt+0x1fec>
   13248:	cmp	r7, #0
   1324c:	bne	12d44 <ftello64@plt+0x1a78>
   13250:	mov	r5, r7
   13254:	mov	fp, r7
   13258:	ldr	r3, [sp, #52]	; 0x34
   1325c:	eor	fp, fp, #1
   13260:	tst	r3, fp
   13264:	beq	13290 <ftello64@plt+0x1fc4>
   13268:	cmp	r9, r4
   1326c:	movhi	r3, #39	; 0x27
   13270:	strbhi	r3, [r8, r4]
   13274:	add	r3, r4, #1
   13278:	add	r4, r4, #2
   1327c:	cmp	r9, r3
   13280:	movhi	r2, #39	; 0x27
   13284:	strbhi	r2, [r8, r3]
   13288:	mov	r3, #0
   1328c:	str	r3, [sp, #52]	; 0x34
   13290:	cmp	r9, r4
   13294:	ldr	r3, [sp, #72]	; 0x48
   13298:	strbhi	r6, [r8, r4]
   1329c:	cmp	r5, #0
   132a0:	add	r4, r4, #1
   132a4:	moveq	r3, #0
   132a8:	str	r3, [sp, #72]	; 0x48
   132ac:	ldr	r3, [sp, #28]
   132b0:	add	r3, r3, #1
   132b4:	b	12a6c <ftello64@plt+0x17a0>
   132b8:	ldr	r3, [sp, #24]
   132bc:	and	r3, r3, r7
   132c0:	tst	r5, r3
   132c4:	moveq	r3, r6
   132c8:	beq	12e58 <ftello64@plt+0x1b8c>
   132cc:	mov	fp, #0
   132d0:	mov	r5, fp
   132d4:	b	13258 <ftello64@plt+0x1f8c>
   132d8:	mov	r3, #116	; 0x74
   132dc:	b	12e58 <ftello64@plt+0x1b8c>
   132e0:	mov	r3, #110	; 0x6e
   132e4:	b	12e58 <ftello64@plt+0x1b8c>
   132e8:	mov	r3, #97	; 0x61
   132ec:	ldr	r2, [sp, #24]
   132f0:	cmp	r2, #0
   132f4:	beq	13238 <ftello64@plt+0x1f6c>
   132f8:	mov	r6, r3
   132fc:	mov	r5, #0
   13300:	b	13060 <ftello64@plt+0x1d94>
   13304:	mov	r3, #98	; 0x62
   13308:	b	132ec <ftello64@plt+0x2020>
   1330c:	mov	r3, #118	; 0x76
   13310:	b	132ec <ftello64@plt+0x2020>
   13314:	mov	r3, #102	; 0x66
   13318:	b	132ec <ftello64@plt+0x2020>
   1331c:	ldr	r3, [sp, #40]	; 0x28
   13320:	cmn	r3, #1
   13324:	bne	13344 <ftello64@plt+0x2078>
   13328:	ldr	r3, [sp, #48]	; 0x30
   1332c:	ldrb	r3, [r3, #1]
   13330:	adds	r3, r3, #0
   13334:	movne	r3, #1
   13338:	cmp	r3, #0
   1333c:	bne	13238 <ftello64@plt+0x1f6c>
   13340:	b	13124 <ftello64@plt+0x1e58>
   13344:	ldr	r3, [sp, #40]	; 0x28
   13348:	subs	r3, r3, #1
   1334c:	b	13334 <ftello64@plt+0x2068>
   13350:	mov	r3, #0
   13354:	mov	r2, #0
   13358:	strd	r2, [sp, #96]	; 0x60
   1335c:	ldr	r3, [sp, #40]	; 0x28
   13360:	cmn	r3, #1
   13364:	bne	13374 <ftello64@plt+0x20a8>
   13368:	ldr	r0, [sp, #48]	; 0x30
   1336c:	bl	11188 <strlen@plt>
   13370:	str	r0, [sp, #40]	; 0x28
   13374:	ldr	r5, [sp, #36]	; 0x24
   13378:	mov	r3, #0
   1337c:	str	r3, [sp, #56]	; 0x38
   13380:	ldr	r3, [sp, #28]
   13384:	add	r0, sp, #92	; 0x5c
   13388:	ldr	r1, [sp, #40]	; 0x28
   1338c:	ldr	r2, [sp, #56]	; 0x38
   13390:	add	r2, r3, r2
   13394:	ldr	r3, [sp, #48]	; 0x30
   13398:	add	fp, r3, r2
   1339c:	sub	r2, r1, r2
   133a0:	add	r3, sp, #96	; 0x60
   133a4:	mov	r1, fp
   133a8:	bl	168e8 <ftello64@plt+0x561c>
   133ac:	subs	r2, r0, #0
   133b0:	beq	133f0 <ftello64@plt+0x2124>
   133b4:	cmn	r2, #1
   133b8:	beq	135c4 <ftello64@plt+0x22f8>
   133bc:	cmn	r2, #2
   133c0:	bne	13534 <ftello64@plt+0x2268>
   133c4:	ldr	r3, [sp, #28]
   133c8:	ldr	r2, [sp, #56]	; 0x38
   133cc:	add	r3, r3, r2
   133d0:	ldr	r2, [sp, #40]	; 0x28
   133d4:	cmp	r2, r3
   133d8:	bls	135c4 <ftello64@plt+0x22f8>
   133dc:	ldr	r2, [sp, #56]	; 0x38
   133e0:	ldr	r3, [sp, #80]	; 0x50
   133e4:	ldrb	r5, [r3, r2]
   133e8:	cmp	r5, #0
   133ec:	bne	13524 <ftello64@plt+0x2258>
   133f0:	ldr	r3, [sp, #56]	; 0x38
   133f4:	cmp	r3, #1
   133f8:	bls	12e1c <ftello64@plt+0x1b50>
   133fc:	ldr	r3, [sp, #28]
   13400:	mov	fp, #0
   13404:	mov	ip, #92	; 0x5c
   13408:	ldr	r2, [sp, #56]	; 0x38
   1340c:	add	r3, r3, r2
   13410:	ldr	r2, [sp, #24]
   13414:	str	r3, [sp, #36]	; 0x24
   13418:	eor	r3, r5, #1
   1341c:	and	r3, r3, r2
   13420:	mov	r2, #39	; 0x27
   13424:	uxtb	r3, r3
   13428:	cmp	r3, #0
   1342c:	beq	135cc <ftello64@plt+0x2300>
   13430:	sub	r0, sl, #2
   13434:	cmp	r7, #0
   13438:	clz	r0, r0
   1343c:	lsr	r0, r0, #5
   13440:	bne	12d40 <ftello64@plt+0x1a74>
   13444:	ldr	r1, [sp, #52]	; 0x34
   13448:	eor	r1, r1, #1
   1344c:	ands	r1, r0, r1
   13450:	beq	13480 <ftello64@plt+0x21b4>
   13454:	cmp	r9, r4
   13458:	add	r0, r4, #1
   1345c:	str	r1, [sp, #52]	; 0x34
   13460:	strbhi	r2, [r8, r4]
   13464:	cmp	r9, r0
   13468:	movhi	lr, #36	; 0x24
   1346c:	strbhi	lr, [r8, r0]
   13470:	add	r0, r4, #2
   13474:	add	r4, r4, #3
   13478:	cmp	r9, r0
   1347c:	strbhi	r2, [r8, r0]
   13480:	cmp	r9, r4
   13484:	add	r0, r4, #1
   13488:	mov	fp, r3
   1348c:	strbhi	ip, [r8, r4]
   13490:	cmp	r9, r0
   13494:	lsrhi	r1, r6, #6
   13498:	addhi	r1, r1, #48	; 0x30
   1349c:	strbhi	r1, [r8, r0]
   134a0:	add	r0, r4, #2
   134a4:	add	r4, r4, #3
   134a8:	cmp	r9, r0
   134ac:	ubfxhi	r1, r6, #3, #3
   134b0:	and	r6, r6, #7
   134b4:	add	r6, r6, #48	; 0x30
   134b8:	addhi	r1, r1, #48	; 0x30
   134bc:	strbhi	r1, [r8, r0]
   134c0:	eor	r0, fp, #1
   134c4:	ldr	r1, [sp, #28]
   134c8:	ldr	lr, [sp, #52]	; 0x34
   134cc:	add	r1, r1, #1
   134d0:	and	r0, r0, lr
   134d4:	ldr	lr, [sp, #36]	; 0x24
   134d8:	cmp	r1, lr
   134dc:	bcs	13258 <ftello64@plt+0x1f8c>
   134e0:	cmp	r0, #0
   134e4:	beq	13508 <ftello64@plt+0x223c>
   134e8:	cmp	r9, r4
   134ec:	add	r0, r4, #1
   134f0:	strbhi	r2, [r8, r4]
   134f4:	cmp	r9, r0
   134f8:	add	r4, r4, #2
   134fc:	strbhi	r2, [r8, r0]
   13500:	mov	r0, #0
   13504:	str	r0, [sp, #52]	; 0x34
   13508:	ldr	r0, [sp, #48]	; 0x30
   1350c:	cmp	r9, r4
   13510:	str	r1, [sp, #28]
   13514:	strbhi	r6, [r8, r4]
   13518:	add	r4, r4, #1
   1351c:	ldrb	r6, [r0, r1]
   13520:	b	13428 <ftello64@plt+0x215c>
   13524:	ldr	r3, [sp, #56]	; 0x38
   13528:	add	r3, r3, #1
   1352c:	str	r3, [sp, #56]	; 0x38
   13530:	b	133c4 <ftello64@plt+0x20f8>
   13534:	cmp	sl, #2
   13538:	movne	r3, #0
   1353c:	andeq	r3, r7, #1
   13540:	cmp	r3, #0
   13544:	movne	r1, #1
   13548:	bne	135a4 <ftello64@plt+0x22d8>
   1354c:	ldr	r0, [sp, #92]	; 0x5c
   13550:	str	r2, [sp, #84]	; 0x54
   13554:	bl	110b0 <iswprint@plt>
   13558:	ldr	r3, [sp, #56]	; 0x38
   1355c:	cmp	r0, #0
   13560:	add	r0, sp, #96	; 0x60
   13564:	moveq	r5, #0
   13568:	ldr	r2, [sp, #84]	; 0x54
   1356c:	add	r3, r3, r2
   13570:	str	r3, [sp, #56]	; 0x38
   13574:	bl	1102c <mbsinit@plt>
   13578:	cmp	r0, #0
   1357c:	beq	13380 <ftello64@plt+0x20b4>
   13580:	b	133f0 <ftello64@plt+0x2124>
   13584:	ldrb	r3, [fp, #1]!
   13588:	cmp	r3, #94	; 0x5e
   1358c:	beq	12e6c <ftello64@plt+0x1ba0>
   13590:	bhi	135b0 <ftello64@plt+0x22e4>
   13594:	sub	r3, r3, #91	; 0x5b
   13598:	cmp	r3, #1
   1359c:	bls	12e6c <ftello64@plt+0x1ba0>
   135a0:	add	r1, r1, #1
   135a4:	cmp	r1, r2
   135a8:	bne	13584 <ftello64@plt+0x22b8>
   135ac:	b	1354c <ftello64@plt+0x2280>
   135b0:	cmp	r3, #96	; 0x60
   135b4:	beq	12e6c <ftello64@plt+0x1ba0>
   135b8:	cmp	r3, #124	; 0x7c
   135bc:	bne	135a0 <ftello64@plt+0x22d4>
   135c0:	b	12e6c <ftello64@plt+0x1ba0>
   135c4:	mov	r5, #0
   135c8:	b	133f0 <ftello64@plt+0x2124>
   135cc:	ldr	r1, [sp, #64]	; 0x40
   135d0:	cmp	r1, #0
   135d4:	beq	134c0 <ftello64@plt+0x21f4>
   135d8:	cmp	r9, r4
   135dc:	mov	r1, #0
   135e0:	strbhi	ip, [r8, r4]
   135e4:	add	r4, r4, #1
   135e8:	str	r1, [sp, #64]	; 0x40
   135ec:	b	134c0 <ftello64@plt+0x21f4>
   135f0:	mov	r5, fp
   135f4:	ldr	fp, [sp, #24]
   135f8:	mov	r6, #48	; 0x30
   135fc:	b	1300c <ftello64@plt+0x1d40>
   13600:	mov	r5, #0
   13604:	b	1300c <ftello64@plt+0x1d40>
   13608:	mov	r6, r1
   1360c:	b	13238 <ftello64@plt+0x1f6c>
   13610:	mov	r6, r1
   13614:	b	13228 <ftello64@plt+0x1f5c>
   13618:	ldr	r2, [sp, #28]
   1361c:	ldr	r3, [sp, #40]	; 0x28
   13620:	subs	r3, r3, r2
   13624:	movne	r3, #1
   13628:	b	12a90 <ftello64@plt+0x17c4>
   1362c:	ldr	r3, [sp, #60]	; 0x3c
   13630:	mov	sl, #2
   13634:	ldr	r7, [sp, #72]	; 0x48
   13638:	adds	r6, r3, #0
   1363c:	mov	r5, r3
   13640:	movne	r6, #1
   13644:	cmp	r9, #0
   13648:	movne	r6, #0
   1364c:	cmp	r6, #0
   13650:	bne	12a20 <ftello64@plt+0x1754>
   13654:	ldr	r3, [sp, #68]	; 0x44
   13658:	ldr	r2, [sp, #44]	; 0x2c
   1365c:	cmp	r2, #0
   13660:	moveq	r3, #0
   13664:	andne	r3, r3, #1
   13668:	cmp	r3, #0
   1366c:	movne	r3, r2
   13670:	subne	r3, r3, #1
   13674:	bne	136a4 <ftello64@plt+0x23d8>
   13678:	cmp	r9, r4
   1367c:	movhi	r3, #0
   13680:	strbhi	r3, [r8, r4]
   13684:	mov	r0, r4
   13688:	add	sp, sp, #108	; 0x6c
   1368c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13690:	mov	r3, r7
   13694:	b	13658 <ftello64@plt+0x238c>
   13698:	cmp	r9, r4
   1369c:	strbhi	r2, [r8, r4]
   136a0:	add	r4, r4, #1
   136a4:	ldrb	r2, [r3, #1]!
   136a8:	cmp	r2, #0
   136ac:	bne	13698 <ftello64@plt+0x23cc>
   136b0:	b	13678 <ftello64@plt+0x23ac>
   136b4:	ldrdeq	r7, [r1], -r4
   136b8:	andeq	r7, r1, r7, ror #11
   136bc:	andeq	r7, r1, r5, ror #11
   136c0:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   136c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   136c8:	sub	sp, sp, #52	; 0x34
   136cc:	mov	r6, r0
   136d0:	mov	r5, r3
   136d4:	mov	r8, r1
   136d8:	mov	r9, r2
   136dc:	bl	111a0 <__errno_location@plt>
   136e0:	ldr	r3, [r0]
   136e4:	cmn	r6, #-2147483647	; 0x80000001
   136e8:	str	r0, [sp, #24]
   136ec:	ldr	r7, [pc, #368]	; 13864 <ftello64@plt+0x2598>
   136f0:	str	r3, [sp, #32]
   136f4:	movne	r3, #0
   136f8:	moveq	r3, #1
   136fc:	orrs	r3, r3, r6, lsr #31
   13700:	ldr	r4, [r7]
   13704:	beq	1370c <ftello64@plt+0x2440>
   13708:	bl	1129c <abort@plt>
   1370c:	ldr	r2, [r7, #4]
   13710:	cmp	r2, r6
   13714:	bgt	13784 <ftello64@plt+0x24b8>
   13718:	add	sl, r7, #8
   1371c:	mov	r3, #8
   13720:	cmp	r4, sl
   13724:	add	r1, sp, #44	; 0x2c
   13728:	str	r2, [sp, #44]	; 0x2c
   1372c:	sub	r2, r6, r2
   13730:	movne	r0, r4
   13734:	moveq	r0, #0
   13738:	add	r2, r2, #1
   1373c:	str	r3, [sp]
   13740:	mvn	r3, #-2147483648	; 0x80000000
   13744:	bl	15248 <ftello64@plt+0x3f7c>
   13748:	cmp	r4, sl
   1374c:	mov	fp, r0
   13750:	str	r0, [r7]
   13754:	ldmeq	r4, {r0, r1}
   13758:	mov	r4, fp
   1375c:	ldr	r2, [sp, #44]	; 0x2c
   13760:	stmeq	fp, {r0, r1}
   13764:	mov	r1, #0
   13768:	ldr	r0, [r7, #4]
   1376c:	sub	r2, r2, r0
   13770:	add	r0, fp, r0, lsl #3
   13774:	lsl	r2, r2, #3
   13778:	bl	111c4 <memset@plt>
   1377c:	ldr	r3, [sp, #44]	; 0x2c
   13780:	str	r3, [r7, #4]
   13784:	ldr	r3, [r5, #4]
   13788:	add	sl, r4, r6, lsl #3
   1378c:	mov	r2, r8
   13790:	ldr	fp, [r4, r6, lsl #3]
   13794:	ldr	r7, [sl, #4]
   13798:	orr	r3, r3, #1
   1379c:	str	r3, [sp, #28]
   137a0:	add	r3, r5, #8
   137a4:	mov	r1, fp
   137a8:	str	r3, [sp, #36]	; 0x24
   137ac:	mov	r0, r7
   137b0:	ldr	r3, [r5, #44]	; 0x2c
   137b4:	str	r3, [sp, #16]
   137b8:	ldr	r3, [r5, #40]	; 0x28
   137bc:	str	r3, [sp, #12]
   137c0:	add	r3, r5, #8
   137c4:	str	r3, [sp, #8]
   137c8:	ldr	r3, [sp, #28]
   137cc:	str	r3, [sp, #4]
   137d0:	ldr	r3, [r5]
   137d4:	str	r3, [sp]
   137d8:	mov	r3, r9
   137dc:	bl	129d4 <ftello64@plt+0x1708>
   137e0:	cmp	fp, r0
   137e4:	bhi	1384c <ftello64@plt+0x2580>
   137e8:	ldr	r3, [pc, #120]	; 13868 <ftello64@plt+0x259c>
   137ec:	add	fp, r0, #1
   137f0:	str	fp, [r4, r6, lsl #3]
   137f4:	cmp	r7, r3
   137f8:	beq	13804 <ftello64@plt+0x2538>
   137fc:	mov	r0, r7
   13800:	bl	15af4 <ftello64@plt+0x4828>
   13804:	mov	r0, fp
   13808:	bl	15138 <ftello64@plt+0x3e6c>
   1380c:	ldr	r3, [r5, #44]	; 0x2c
   13810:	mov	r2, r8
   13814:	mov	r1, fp
   13818:	str	r0, [sl, #4]
   1381c:	mov	r7, r0
   13820:	str	r3, [sp, #16]
   13824:	ldr	r3, [r5, #40]	; 0x28
   13828:	str	r3, [sp, #12]
   1382c:	add	r3, r5, #8
   13830:	str	r3, [sp, #8]
   13834:	ldr	r3, [sp, #28]
   13838:	str	r3, [sp, #4]
   1383c:	ldr	r3, [r5]
   13840:	str	r3, [sp]
   13844:	mov	r3, r9
   13848:	bl	129d4 <ftello64@plt+0x1708>
   1384c:	ldr	r3, [sp, #24]
   13850:	mov	r0, r7
   13854:	ldr	r2, [sp, #32]
   13858:	str	r2, [r3]
   1385c:	add	sp, sp, #52	; 0x34
   13860:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13864:	andeq	r8, r2, r0, lsr r1
   13868:	andeq	r8, r2, r4, lsr #3
   1386c:	push	{r4, r5, r6, lr}
   13870:	mov	r5, r0
   13874:	bl	111a0 <__errno_location@plt>
   13878:	mov	r4, r0
   1387c:	cmp	r5, #0
   13880:	ldr	r0, [pc, #20]	; 1389c <ftello64@plt+0x25d0>
   13884:	mov	r1, #48	; 0x30
   13888:	movne	r0, r5
   1388c:	ldr	r6, [r4]
   13890:	bl	15338 <ftello64@plt+0x406c>
   13894:	str	r6, [r4]
   13898:	pop	{r4, r5, r6, pc}
   1389c:	andeq	r8, r2, r4, lsr #5
   138a0:	ldr	r3, [pc, #12]	; 138b4 <ftello64@plt+0x25e8>
   138a4:	cmp	r0, #0
   138a8:	moveq	r0, r3
   138ac:	ldr	r0, [r0]
   138b0:	bx	lr
   138b4:	andeq	r8, r2, r4, lsr #5
   138b8:	ldr	r3, [pc, #12]	; 138cc <ftello64@plt+0x2600>
   138bc:	cmp	r0, #0
   138c0:	moveq	r0, r3
   138c4:	str	r1, [r0]
   138c8:	bx	lr
   138cc:	andeq	r8, r2, r4, lsr #5
   138d0:	ldr	r3, [pc, #52]	; 1390c <ftello64@plt+0x2640>
   138d4:	cmp	r0, #0
   138d8:	push	{lr}		; (str lr, [sp, #-4]!)
   138dc:	lsr	lr, r1, #5
   138e0:	and	r1, r1, #31
   138e4:	moveq	r0, r3
   138e8:	add	r3, r0, #8
   138ec:	ldr	ip, [r3, lr, lsl #2]
   138f0:	lsr	r0, ip, r1
   138f4:	eor	r2, r2, r0
   138f8:	and	r0, r0, #1
   138fc:	and	r2, r2, #1
   13900:	eor	r1, ip, r2, lsl r1
   13904:	str	r1, [r3, lr, lsl #2]
   13908:	pop	{pc}		; (ldr pc, [sp], #4)
   1390c:	andeq	r8, r2, r4, lsr #5
   13910:	ldr	r3, [pc, #16]	; 13928 <ftello64@plt+0x265c>
   13914:	cmp	r0, #0
   13918:	movne	r3, r0
   1391c:	ldr	r0, [r3, #4]
   13920:	str	r1, [r3, #4]
   13924:	bx	lr
   13928:	andeq	r8, r2, r4, lsr #5
   1392c:	ldr	r3, [pc, #44]	; 13960 <ftello64@plt+0x2694>
   13930:	cmp	r0, #0
   13934:	moveq	r0, r3
   13938:	mov	r3, #10
   1393c:	cmp	r2, #0
   13940:	cmpne	r1, #0
   13944:	str	r3, [r0]
   13948:	bne	13954 <ftello64@plt+0x2688>
   1394c:	push	{r4, lr}
   13950:	bl	1129c <abort@plt>
   13954:	str	r1, [r0, #40]	; 0x28
   13958:	str	r2, [r0, #44]	; 0x2c
   1395c:	bx	lr
   13960:	andeq	r8, r2, r4, lsr #5
   13964:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13968:	sub	sp, sp, #24
   1396c:	mov	sl, r3
   13970:	mov	r7, r0
   13974:	mov	r8, r1
   13978:	mov	r9, r2
   1397c:	ldr	r4, [sp, #56]	; 0x38
   13980:	ldr	r3, [pc, #88]	; 139e0 <ftello64@plt+0x2714>
   13984:	cmp	r4, #0
   13988:	moveq	r4, r3
   1398c:	bl	111a0 <__errno_location@plt>
   13990:	ldr	r3, [r4, #44]	; 0x2c
   13994:	mov	r5, r0
   13998:	mov	r2, r9
   1399c:	mov	r1, r8
   139a0:	mov	r0, r7
   139a4:	ldr	r6, [r5]
   139a8:	str	r3, [sp, #16]
   139ac:	ldr	r3, [r4, #40]	; 0x28
   139b0:	str	r3, [sp, #12]
   139b4:	add	r3, r4, #8
   139b8:	str	r3, [sp, #8]
   139bc:	ldr	r3, [r4, #4]
   139c0:	str	r3, [sp, #4]
   139c4:	ldr	r3, [r4]
   139c8:	str	r3, [sp]
   139cc:	mov	r3, sl
   139d0:	bl	129d4 <ftello64@plt+0x1708>
   139d4:	str	r6, [r5]
   139d8:	add	sp, sp, #24
   139dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   139e0:	andeq	r8, r2, r4, lsr #5
   139e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   139e8:	cmp	r3, #0
   139ec:	sub	sp, sp, #44	; 0x2c
   139f0:	mov	r6, r2
   139f4:	mov	sl, r1
   139f8:	mov	r9, r0
   139fc:	ldr	r4, [pc, #176]	; 13ab4 <ftello64@plt+0x27e8>
   13a00:	movne	r4, r3
   13a04:	bl	111a0 <__errno_location@plt>
   13a08:	ldr	r3, [r0]
   13a0c:	mov	r1, #0
   13a10:	mov	r2, r9
   13a14:	mov	r8, r0
   13a18:	mov	r0, r1
   13a1c:	ldr	r5, [r4, #4]
   13a20:	add	fp, r4, #8
   13a24:	str	r3, [sp, #28]
   13a28:	ldr	r3, [r4, #44]	; 0x2c
   13a2c:	cmp	r6, #0
   13a30:	orreq	r5, r5, #1
   13a34:	str	r3, [sp, #16]
   13a38:	ldr	r3, [r4, #40]	; 0x28
   13a3c:	stmib	sp, {r5, fp}
   13a40:	str	r3, [sp, #12]
   13a44:	ldr	r3, [r4]
   13a48:	str	r3, [sp]
   13a4c:	mov	r3, sl
   13a50:	bl	129d4 <ftello64@plt+0x1708>
   13a54:	add	r1, r0, #1
   13a58:	mov	r7, r0
   13a5c:	mov	r0, r1
   13a60:	str	r1, [sp, #36]	; 0x24
   13a64:	bl	15138 <ftello64@plt+0x3e6c>
   13a68:	ldr	r3, [r4, #44]	; 0x2c
   13a6c:	mov	r2, r9
   13a70:	ldr	r1, [sp, #36]	; 0x24
   13a74:	str	r3, [sp, #16]
   13a78:	ldr	r3, [r4, #40]	; 0x28
   13a7c:	stmib	sp, {r5, fp}
   13a80:	str	r0, [sp, #32]
   13a84:	str	r3, [sp, #12]
   13a88:	ldr	r3, [r4]
   13a8c:	str	r3, [sp]
   13a90:	mov	r3, sl
   13a94:	bl	129d4 <ftello64@plt+0x1708>
   13a98:	ldr	r3, [sp, #28]
   13a9c:	cmp	r6, #0
   13aa0:	ldr	r0, [sp, #32]
   13aa4:	str	r3, [r8]
   13aa8:	strne	r7, [r6]
   13aac:	add	sp, sp, #44	; 0x2c
   13ab0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ab4:	andeq	r8, r2, r4, lsr #5
   13ab8:	mov	r3, r2
   13abc:	mov	r2, #0
   13ac0:	b	139e4 <ftello64@plt+0x2718>
   13ac4:	push	{r4, r5, r6, r7, r8, lr}
   13ac8:	mov	r6, #1
   13acc:	ldr	r4, [pc, #100]	; 13b38 <ftello64@plt+0x286c>
   13ad0:	ldr	r5, [r4]
   13ad4:	add	r7, r5, #4
   13ad8:	ldr	r3, [r4, #4]
   13adc:	cmp	r3, r6
   13ae0:	bgt	13b28 <ftello64@plt+0x285c>
   13ae4:	ldr	r6, [pc, #80]	; 13b3c <ftello64@plt+0x2870>
   13ae8:	ldr	r0, [r5, #4]
   13aec:	cmp	r0, r6
   13af0:	beq	13b04 <ftello64@plt+0x2838>
   13af4:	bl	15af4 <ftello64@plt+0x4828>
   13af8:	mov	r3, #256	; 0x100
   13afc:	str	r3, [r4, #8]
   13b00:	str	r6, [r4, #12]
   13b04:	ldr	r6, [pc, #52]	; 13b40 <ftello64@plt+0x2874>
   13b08:	cmp	r5, r6
   13b0c:	beq	13b1c <ftello64@plt+0x2850>
   13b10:	mov	r0, r5
   13b14:	bl	15af4 <ftello64@plt+0x4828>
   13b18:	str	r6, [r4]
   13b1c:	mov	r3, #1
   13b20:	str	r3, [r4, #4]
   13b24:	pop	{r4, r5, r6, r7, r8, pc}
   13b28:	ldr	r0, [r7, r6, lsl #3]
   13b2c:	add	r6, r6, #1
   13b30:	bl	15af4 <ftello64@plt+0x4828>
   13b34:	b	13ad8 <ftello64@plt+0x280c>
   13b38:	andeq	r8, r2, r0, lsr r1
   13b3c:	andeq	r8, r2, r4, lsr #3
   13b40:	andeq	r8, r2, r8, lsr r1
   13b44:	ldr	r3, [pc, #4]	; 13b50 <ftello64@plt+0x2884>
   13b48:	mvn	r2, #0
   13b4c:	b	136c4 <ftello64@plt+0x23f8>
   13b50:	andeq	r8, r2, r4, lsr #5
   13b54:	ldr	r3, [pc]	; 13b5c <ftello64@plt+0x2890>
   13b58:	b	136c4 <ftello64@plt+0x23f8>
   13b5c:	andeq	r8, r2, r4, lsr #5
   13b60:	mov	r1, r0
   13b64:	mov	r0, #0
   13b68:	b	13b44 <ftello64@plt+0x2878>
   13b6c:	mov	r2, r1
   13b70:	mov	r1, r0
   13b74:	mov	r0, #0
   13b78:	b	13b54 <ftello64@plt+0x2888>
   13b7c:	push	{r4, r5, lr}
   13b80:	sub	sp, sp, #52	; 0x34
   13b84:	mov	r5, r2
   13b88:	mov	r4, r0
   13b8c:	mov	r0, sp
   13b90:	bl	12878 <ftello64@plt+0x15ac>
   13b94:	mov	r3, sp
   13b98:	mvn	r2, #0
   13b9c:	mov	r1, r5
   13ba0:	mov	r0, r4
   13ba4:	bl	136c4 <ftello64@plt+0x23f8>
   13ba8:	add	sp, sp, #52	; 0x34
   13bac:	pop	{r4, r5, pc}
   13bb0:	push	{r4, r5, r6, lr}
   13bb4:	sub	sp, sp, #48	; 0x30
   13bb8:	mov	r5, r2
   13bbc:	mov	r6, r3
   13bc0:	mov	r4, r0
   13bc4:	mov	r0, sp
   13bc8:	bl	12878 <ftello64@plt+0x15ac>
   13bcc:	mov	r3, sp
   13bd0:	mov	r2, r6
   13bd4:	mov	r1, r5
   13bd8:	mov	r0, r4
   13bdc:	bl	136c4 <ftello64@plt+0x23f8>
   13be0:	add	sp, sp, #48	; 0x30
   13be4:	pop	{r4, r5, r6, pc}
   13be8:	mov	r2, r1
   13bec:	mov	r1, r0
   13bf0:	mov	r0, #0
   13bf4:	b	13b7c <ftello64@plt+0x28b0>
   13bf8:	mov	r3, r2
   13bfc:	mov	r2, r1
   13c00:	mov	r1, r0
   13c04:	mov	r0, #0
   13c08:	b	13bb0 <ftello64@plt+0x28e4>
   13c0c:	push	{r4, r5, r6, lr}
   13c10:	mov	r4, r0
   13c14:	mov	r5, r1
   13c18:	mov	r6, r2
   13c1c:	sub	sp, sp, #48	; 0x30
   13c20:	mov	ip, sp
   13c24:	ldr	lr, [pc, #64]	; 13c6c <ftello64@plt+0x29a0>
   13c28:	ldm	lr!, {r0, r1, r2, r3}
   13c2c:	stmia	ip!, {r0, r1, r2, r3}
   13c30:	ldm	lr!, {r0, r1, r2, r3}
   13c34:	stmia	ip!, {r0, r1, r2, r3}
   13c38:	ldm	lr, {r0, r1, r2, r3}
   13c3c:	stm	ip, {r0, r1, r2, r3}
   13c40:	mov	r1, r6
   13c44:	mov	r2, #1
   13c48:	mov	r0, sp
   13c4c:	bl	138d0 <ftello64@plt+0x2604>
   13c50:	mov	r3, sp
   13c54:	mov	r2, r5
   13c58:	mov	r1, r4
   13c5c:	mov	r0, #0
   13c60:	bl	136c4 <ftello64@plt+0x23f8>
   13c64:	add	sp, sp, #48	; 0x30
   13c68:	pop	{r4, r5, r6, pc}
   13c6c:	andeq	r8, r2, r4, lsr #5
   13c70:	mov	r2, r1
   13c74:	mvn	r1, #0
   13c78:	b	13c0c <ftello64@plt+0x2940>
   13c7c:	mov	r1, #58	; 0x3a
   13c80:	b	13c70 <ftello64@plt+0x29a4>
   13c84:	mov	r2, #58	; 0x3a
   13c88:	b	13c0c <ftello64@plt+0x2940>
   13c8c:	push	{r4, r5, lr}
   13c90:	sub	sp, sp, #100	; 0x64
   13c94:	mov	r4, r0
   13c98:	mov	r0, sp
   13c9c:	mov	r5, r2
   13ca0:	bl	12878 <ftello64@plt+0x15ac>
   13ca4:	mov	ip, sp
   13ca8:	add	lr, sp, #48	; 0x30
   13cac:	ldm	ip!, {r0, r1, r2, r3}
   13cb0:	stmia	lr!, {r0, r1, r2, r3}
   13cb4:	ldm	ip!, {r0, r1, r2, r3}
   13cb8:	stmia	lr!, {r0, r1, r2, r3}
   13cbc:	ldm	ip, {r0, r1, r2, r3}
   13cc0:	stm	lr, {r0, r1, r2, r3}
   13cc4:	mov	r2, #1
   13cc8:	mov	r1, #58	; 0x3a
   13ccc:	add	r0, sp, #48	; 0x30
   13cd0:	bl	138d0 <ftello64@plt+0x2604>
   13cd4:	add	r3, sp, #48	; 0x30
   13cd8:	mvn	r2, #0
   13cdc:	mov	r1, r5
   13ce0:	mov	r0, r4
   13ce4:	bl	136c4 <ftello64@plt+0x23f8>
   13ce8:	add	sp, sp, #100	; 0x64
   13cec:	pop	{r4, r5, pc}
   13cf0:	push	{r4, r5, r6, r7, lr}
   13cf4:	mov	r4, r0
   13cf8:	mov	r6, r1
   13cfc:	mov	r7, r2
   13d00:	mov	r5, r3
   13d04:	sub	sp, sp, #52	; 0x34
   13d08:	ldr	lr, [pc, #68]	; 13d54 <ftello64@plt+0x2a88>
   13d0c:	mov	ip, sp
   13d10:	ldm	lr!, {r0, r1, r2, r3}
   13d14:	stmia	ip!, {r0, r1, r2, r3}
   13d18:	ldm	lr!, {r0, r1, r2, r3}
   13d1c:	stmia	ip!, {r0, r1, r2, r3}
   13d20:	ldm	lr, {r0, r1, r2, r3}
   13d24:	stm	ip, {r0, r1, r2, r3}
   13d28:	mov	r2, r7
   13d2c:	mov	r1, r6
   13d30:	mov	r0, sp
   13d34:	bl	1392c <ftello64@plt+0x2660>
   13d38:	ldr	r2, [sp, #72]	; 0x48
   13d3c:	mov	r3, sp
   13d40:	mov	r1, r5
   13d44:	mov	r0, r4
   13d48:	bl	136c4 <ftello64@plt+0x23f8>
   13d4c:	add	sp, sp, #52	; 0x34
   13d50:	pop	{r4, r5, r6, r7, pc}
   13d54:	andeq	r8, r2, r4, lsr #5
   13d58:	mvn	ip, #0
   13d5c:	push	{r0, r1, r2, lr}
   13d60:	str	ip, [sp]
   13d64:	bl	13cf0 <ftello64@plt+0x2a24>
   13d68:	add	sp, sp, #12
   13d6c:	pop	{pc}		; (ldr pc, [sp], #4)
   13d70:	mov	r3, r2
   13d74:	mov	r2, r1
   13d78:	mov	r1, r0
   13d7c:	mov	r0, #0
   13d80:	b	13d58 <ftello64@plt+0x2a8c>
   13d84:	push	{r0, r1, r2, lr}
   13d88:	str	r3, [sp]
   13d8c:	mov	r3, r2
   13d90:	mov	r2, r1
   13d94:	mov	r1, r0
   13d98:	mov	r0, #0
   13d9c:	bl	13cf0 <ftello64@plt+0x2a24>
   13da0:	add	sp, sp, #12
   13da4:	pop	{pc}		; (ldr pc, [sp], #4)
   13da8:	ldr	r3, [pc]	; 13db0 <ftello64@plt+0x2ae4>
   13dac:	b	136c4 <ftello64@plt+0x23f8>
   13db0:	andeq	r8, r2, r0, asr #2
   13db4:	mov	r2, r1
   13db8:	mov	r1, r0
   13dbc:	mov	r0, #0
   13dc0:	b	13da8 <ftello64@plt+0x2adc>
   13dc4:	mvn	r2, #0
   13dc8:	b	13da8 <ftello64@plt+0x2adc>
   13dcc:	mov	r1, r0
   13dd0:	mov	r0, #0
   13dd4:	b	13dc4 <ftello64@plt+0x2af8>
   13dd8:	push	{r4, r5, r6, lr}
   13ddc:	mov	r4, r0
   13de0:	mov	r0, #24
   13de4:	mov	r5, #0
   13de8:	bl	15110 <ftello64@plt+0x3e44>
   13dec:	str	r4, [r0]
   13df0:	mov	r4, #0
   13df4:	strd	r4, [r0, #8]
   13df8:	strd	r4, [r0, #16]
   13dfc:	pop	{r4, r5, r6, pc}
   13e00:	push	{r4, lr}
   13e04:	bl	142fc <ftello64@plt+0x3030>
   13e08:	cmp	r0, #0
   13e0c:	popeq	{r4, pc}
   13e10:	pop	{r4, lr}
   13e14:	b	13dd8 <ftello64@plt+0x2b0c>
   13e18:	ldr	r0, [r0]
   13e1c:	bx	lr
   13e20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13e24:	mov	fp, r3
   13e28:	sub	sp, sp, #52	; 0x34
   13e2c:	mov	r8, r0
   13e30:	mov	sl, r2
   13e34:	ldr	r3, [r0]
   13e38:	ldrd	r6, [r0, #8]
   13e3c:	ldrd	r4, [r0, #16]
   13e40:	str	r3, [sp, #28]
   13e44:	adds	r3, r2, #1
   13e48:	str	r3, [sp, #12]
   13e4c:	adc	r3, fp, #0
   13e50:	str	r3, [sp, #24]
   13e54:	cmp	r5, fp
   13e58:	cmpeq	r4, sl
   13e5c:	bcs	13edc <ftello64@plt+0x2c10>
   13e60:	mov	r0, r4
   13e64:	mov	r1, r5
   13e68:	mov	r2, #0
   13e6c:	lsl	r3, r1, #8
   13e70:	add	r2, r2, #1
   13e74:	lsl	ip, r0, #8
   13e78:	orr	r3, r3, r0, lsr #24
   13e7c:	adds	r0, ip, #255	; 0xff
   13e80:	adc	r1, r3, #0
   13e84:	cmp	fp, r1
   13e88:	cmpeq	sl, r0
   13e8c:	bhi	13e6c <ftello64@plt+0x2ba0>
   13e90:	add	r1, sp, #40	; 0x28
   13e94:	ldr	r0, [sp, #28]
   13e98:	bl	14414 <ftello64@plt+0x3148>
   13e9c:	add	ip, sp, #40	; 0x28
   13ea0:	ldrb	r0, [ip], #1
   13ea4:	lsl	r3, r7, #8
   13ea8:	mov	r1, #0
   13eac:	lsl	r2, r6, #8
   13eb0:	orr	r3, r3, r6, lsr #24
   13eb4:	adds	r6, r0, r2
   13eb8:	lsl	r2, r4, #8
   13ebc:	adc	r7, r1, r3
   13ec0:	lsl	r3, r5, #8
   13ec4:	orr	r3, r3, r4, lsr #24
   13ec8:	adds	r4, r2, #255	; 0xff
   13ecc:	adc	r5, r3, #0
   13ed0:	cmp	fp, r5
   13ed4:	cmpeq	sl, r4
   13ed8:	bhi	13ea0 <ftello64@plt+0x2bd4>
   13edc:	cmp	r5, fp
   13ee0:	cmpeq	r4, sl
   13ee4:	bne	13f08 <ftello64@plt+0x2c3c>
   13ee8:	mov	r2, #0
   13eec:	mov	r3, #0
   13ef0:	strd	r2, [r8, #8]
   13ef4:	strd	r2, [r8, #16]
   13ef8:	mov	r0, r6
   13efc:	mov	r1, r7
   13f00:	add	sp, sp, #52	; 0x34
   13f04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f08:	subs	r0, r4, sl
   13f0c:	ldr	r2, [sp, #12]
   13f10:	sbc	r1, r5, fp
   13f14:	ldr	r3, [sp, #24]
   13f18:	bl	16c00 <ftello64@plt+0x5934>
   13f1c:	mov	r9, r2
   13f20:	str	r3, [sp, #8]
   13f24:	subs	r3, r4, r9
   13f28:	ldr	r2, [sp, #12]
   13f2c:	str	r3, [sp]
   13f30:	ldr	r3, [sp, #8]
   13f34:	strd	r0, [sp, #16]
   13f38:	mov	r0, r6
   13f3c:	mov	r1, r7
   13f40:	sbc	r3, r5, r3
   13f44:	str	r3, [sp, #4]
   13f48:	ldr	r3, [sp, #24]
   13f4c:	bl	16c00 <ftello64@plt+0x5934>
   13f50:	strd	r0, [sp, #32]
   13f54:	ldrd	r0, [sp]
   13f58:	cmp	r7, r1
   13f5c:	cmpeq	r6, r0
   13f60:	bhi	13f80 <ftello64@plt+0x2cb4>
   13f64:	ldrd	r0, [sp, #32]
   13f68:	mov	r6, r2
   13f6c:	mov	r7, r3
   13f70:	strd	r0, [r8, #8]
   13f74:	ldrd	r0, [sp, #16]
   13f78:	strd	r0, [r8, #16]
   13f7c:	b	13ef8 <ftello64@plt+0x2c2c>
   13f80:	ldr	r1, [sp, #8]
   13f84:	subs	r4, r9, #1
   13f88:	mov	r6, r2
   13f8c:	mov	r7, r3
   13f90:	sbc	r5, r1, #0
   13f94:	b	13e54 <ftello64@plt+0x2b88>
   13f98:	push	{r4, lr}
   13f9c:	mvn	r2, #0
   13fa0:	mov	r4, r0
   13fa4:	mov	r1, #24
   13fa8:	bl	11230 <__explicit_bzero_chk@plt>
   13fac:	mov	r0, r4
   13fb0:	pop	{r4, lr}
   13fb4:	b	15af4 <ftello64@plt+0x4828>
   13fb8:	push	{r4, r5, r6, r7, r8, lr}
   13fbc:	mov	r5, r0
   13fc0:	ldr	r0, [r0]
   13fc4:	bl	14518 <ftello64@plt+0x324c>
   13fc8:	mov	r6, r0
   13fcc:	bl	111a0 <__errno_location@plt>
   13fd0:	mov	r4, r0
   13fd4:	mov	r0, r5
   13fd8:	ldr	r7, [r4]
   13fdc:	bl	13f98 <ftello64@plt+0x2ccc>
   13fe0:	mov	r0, r6
   13fe4:	str	r7, [r4]
   13fe8:	pop	{r4, r5, r6, r7, r8, pc}
   13fec:	ldr	r3, [r0]
   13ff0:	udiv	r0, r3, r1
   13ff4:	mls	r0, r0, r1, r3
   13ff8:	bx	lr
   13ffc:	ldr	r0, [r0]
   14000:	ldr	r3, [r1]
   14004:	sub	r0, r0, r3
   14008:	clz	r0, r0
   1400c:	lsr	r0, r0, #5
   14010:	bx	lr
   14014:	subs	r2, r1, #0
   14018:	push	{r4, r5, r6, r7, lr}
   1401c:	clzne	r2, r2
   14020:	mvneq	r2, #0
   14024:	rsbne	r2, r2, #31
   14028:	add	r2, r2, #1
   1402c:	asr	r5, r2, #31
   14030:	mov	r4, r2
   14034:	umull	r6, r7, r2, r0
   14038:	mla	r7, r0, r5, r7
   1403c:	adds	r2, r6, #7
   14040:	lsr	r2, r2, #3
   14044:	adc	r0, r7, #0
   14048:	orr	r0, r2, r0, lsl #29
   1404c:	pop	{r4, r5, r6, r7, pc}
   14050:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14054:	subs	r4, r1, #0
   14058:	sub	sp, sp, #36	; 0x24
   1405c:	beq	14098 <ftello64@plt+0x2dcc>
   14060:	cmp	r4, #1
   14064:	mov	r7, r4
   14068:	mov	r6, r2
   1406c:	str	r0, [sp, #8]
   14070:	bne	140a4 <ftello64@plt+0x2dd8>
   14074:	mov	r0, #4
   14078:	bl	15110 <ftello64@plt+0x3e44>
   1407c:	subs	r2, r6, #1
   14080:	mov	r3, #0
   14084:	mov	r4, r0
   14088:	sbc	r3, r3, #0
   1408c:	ldr	r0, [sp, #8]
   14090:	bl	13e20 <ftello64@plt+0x2b54>
   14094:	str	r0, [r4]
   14098:	mov	r0, r4
   1409c:	add	sp, sp, #36	; 0x24
   140a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   140a4:	cmp	r2, #131072	; 0x20000
   140a8:	bcc	140e0 <ftello64@plt+0x2e14>
   140ac:	udiv	r3, r2, r4
   140b0:	cmp	r3, #31
   140b4:	bls	140e0 <ftello64@plt+0x2e14>
   140b8:	ldr	r3, [pc, #412]	; 1425c <ftello64@plt+0x2f90>
   140bc:	mov	r1, #0
   140c0:	lsl	r0, r4, #1
   140c4:	ldr	r2, [pc, #404]	; 14260 <ftello64@plt+0x2f94>
   140c8:	str	r3, [sp]
   140cc:	ldr	r3, [pc, #400]	; 14264 <ftello64@plt+0x2f98>
   140d0:	bl	16298 <ftello64@plt+0x4fcc>
   140d4:	subs	r8, r0, #0
   140d8:	bne	14108 <ftello64@plt+0x2e3c>
   140dc:	bl	153c8 <ftello64@plt+0x40fc>
   140e0:	mov	r1, #4
   140e4:	mov	r0, r6
   140e8:	bl	151d0 <ftello64@plt+0x3f04>
   140ec:	mov	r4, r0
   140f0:	mov	r3, #0
   140f4:	cmp	r3, r6
   140f8:	bne	14224 <ftello64@plt+0x2f58>
   140fc:	mov	sl, #0
   14100:	mov	r8, sl
   14104:	b	1411c <ftello64@plt+0x2e50>
   14108:	mov	r0, r4
   1410c:	mov	r1, #4
   14110:	bl	151d0 <ftello64@plt+0x3f04>
   14114:	mov	r4, r0
   14118:	mov	sl, #1
   1411c:	mov	r5, #0
   14120:	sub	r2, r6, r5
   14124:	mov	r3, #0
   14128:	ldr	r0, [sp, #8]
   1412c:	subs	r2, r2, #1
   14130:	sbc	r3, r3, #0
   14134:	bl	13e20 <ftello64@plt+0x2b54>
   14138:	cmp	sl, #0
   1413c:	add	r9, r5, r0
   14140:	beq	14230 <ftello64@plt+0x2f64>
   14144:	mov	r3, #0
   14148:	add	r1, sp, #24
   1414c:	str	r5, [sp, #24]
   14150:	mov	r0, r8
   14154:	str	r3, [sp, #28]
   14158:	bl	16790 <ftello64@plt+0x54c4>
   1415c:	mov	r3, #0
   14160:	mov	fp, r0
   14164:	str	r9, [sp, #16]
   14168:	add	r1, sp, #16
   1416c:	mov	r0, r8
   14170:	str	r3, [sp, #20]
   14174:	bl	16790 <ftello64@plt+0x54c4>
   14178:	cmp	fp, #0
   1417c:	mov	r2, r0
   14180:	bne	141a0 <ftello64@plt+0x2ed4>
   14184:	mov	r0, #8
   14188:	str	r2, [sp, #12]
   1418c:	bl	15110 <ftello64@plt+0x3e44>
   14190:	ldr	r2, [sp, #12]
   14194:	mov	fp, r0
   14198:	str	r5, [r0]
   1419c:	str	r5, [r0, #4]
   141a0:	cmp	r2, #0
   141a4:	bne	141bc <ftello64@plt+0x2ef0>
   141a8:	mov	r0, #8
   141ac:	bl	15110 <ftello64@plt+0x3e44>
   141b0:	mov	r2, r0
   141b4:	str	r9, [r0]
   141b8:	str	r9, [r0, #4]
   141bc:	ldr	r0, [r2, #4]
   141c0:	str	r2, [sp, #12]
   141c4:	ldr	r1, [fp, #4]
   141c8:	str	r0, [fp, #4]
   141cc:	mov	r0, r8
   141d0:	str	r1, [r2, #4]
   141d4:	mov	r1, fp
   141d8:	bl	16760 <ftello64@plt+0x5494>
   141dc:	cmp	r0, #0
   141e0:	beq	140dc <ftello64@plt+0x2e10>
   141e4:	ldr	r2, [sp, #12]
   141e8:	mov	r0, r8
   141ec:	mov	r1, r2
   141f0:	bl	16760 <ftello64@plt+0x5494>
   141f4:	cmp	r0, #0
   141f8:	beq	140dc <ftello64@plt+0x2e10>
   141fc:	ldr	r3, [fp, #4]
   14200:	str	r3, [r4, r5, lsl #2]
   14204:	add	r5, r5, #1
   14208:	cmp	r7, r5
   1420c:	bhi	14120 <ftello64@plt+0x2e54>
   14210:	cmp	sl, #0
   14214:	beq	14244 <ftello64@plt+0x2f78>
   14218:	mov	r0, r8
   1421c:	bl	16400 <ftello64@plt+0x5134>
   14220:	b	14098 <ftello64@plt+0x2dcc>
   14224:	str	r3, [r4, r3, lsl #2]
   14228:	add	r3, r3, #1
   1422c:	b	140f4 <ftello64@plt+0x2e28>
   14230:	ldr	r3, [r4, r5, lsl #2]
   14234:	ldr	r2, [r4, r9, lsl #2]
   14238:	str	r2, [r4, r5, lsl #2]
   1423c:	str	r3, [r4, r9, lsl #2]
   14240:	b	14204 <ftello64@plt+0x2f38>
   14244:	mov	r0, r4
   14248:	mov	r2, #4
   1424c:	mov	r1, r7
   14250:	bl	15184 <ftello64@plt+0x3eb8>
   14254:	mov	r4, r0
   14258:	b	14098 <ftello64@plt+0x2dcc>
   1425c:	strdeq	r5, [r1], -r4
   14260:	andeq	r3, r1, ip, ror #31
   14264:	strdeq	r3, [r1], -ip
   14268:	push	{r7, lr}
   1426c:	subs	r7, r0, #0
   14270:	beq	142bc <ftello64@plt+0x2ff0>
   14274:	ldr	r3, [pc, #68]	; 142c0 <ftello64@plt+0x2ff4>
   14278:	ldr	r6, [r3]
   1427c:	bl	111a0 <__errno_location@plt>
   14280:	ldr	r4, [r0]
   14284:	mov	r2, #5
   14288:	mov	r0, #0
   1428c:	cmp	r4, #0
   14290:	ldreq	r1, [pc, #44]	; 142c4 <ftello64@plt+0x2ff8>
   14294:	ldrne	r1, [pc, #44]	; 142c8 <ftello64@plt+0x2ffc>
   14298:	bl	11074 <dcgettext@plt>
   1429c:	mov	r5, r0
   142a0:	mov	r0, r7
   142a4:	bl	13dcc <ftello64@plt+0x2b00>
   142a8:	mov	r3, r0
   142ac:	mov	r2, r5
   142b0:	mov	r1, r4
   142b4:	mov	r0, r6
   142b8:	bl	11110 <error@plt>
   142bc:	bl	1129c <abort@plt>
   142c0:	andeq	r8, r2, ip, lsr #2
   142c4:	andeq	r7, r1, r5, lsr r6
   142c8:	andeq	r7, r1, r5, asr #12
   142cc:	push	{r4, r5, r6, lr}
   142d0:	mvn	r2, #0
   142d4:	mov	r5, r0
   142d8:	movw	r1, #2076	; 0x81c
   142dc:	ldr	r4, [r0]
   142e0:	bl	11230 <__explicit_bzero_chk@plt>
   142e4:	mov	r0, r5
   142e8:	bl	15af4 <ftello64@plt+0x4828>
   142ec:	subs	r0, r4, #0
   142f0:	popeq	{r4, r5, r6, pc}
   142f4:	pop	{r4, r5, r6, lr}
   142f8:	b	123c0 <ftello64@plt+0x10f4>
   142fc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14300:	subs	r6, r1, #0
   14304:	bne	14328 <ftello64@plt+0x305c>
   14308:	movw	r0, #2076	; 0x81c
   1430c:	bl	15110 <ftello64@plt+0x3e44>
   14310:	ldr	r3, [pc, #228]	; 143fc <ftello64@plt+0x3130>
   14314:	mov	r4, r0
   14318:	str	r6, [r0]
   1431c:	stmib	r0, {r3, r6}
   14320:	mov	r0, r4
   14324:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14328:	cmp	r0, #0
   1432c:	mov	r7, r0
   14330:	beq	14388 <ftello64@plt+0x30bc>
   14334:	ldr	r1, [pc, #196]	; 14400 <ftello64@plt+0x3134>
   14338:	bl	15a60 <ftello64@plt+0x4794>
   1433c:	subs	r4, r0, #0
   14340:	beq	14320 <ftello64@plt+0x3054>
   14344:	movw	r0, #2076	; 0x81c
   14348:	bl	15110 <ftello64@plt+0x3e44>
   1434c:	ldr	r3, [pc, #168]	; 143fc <ftello64@plt+0x3130>
   14350:	cmp	r4, #0
   14354:	mov	r5, r0
   14358:	str	r4, [r0]
   1435c:	stmib	r0, {r3, r7}
   14360:	beq	14390 <ftello64@plt+0x30c4>
   14364:	cmp	r6, #2048	; 0x800
   14368:	add	r1, r0, #12
   1436c:	movcc	r3, r6
   14370:	movcs	r3, #2048	; 0x800
   14374:	mov	r2, #0
   14378:	mov	r0, r4
   1437c:	bl	111b8 <setvbuf@plt>
   14380:	mov	r4, r5
   14384:	b	14320 <ftello64@plt+0x3054>
   14388:	mov	r4, r0
   1438c:	b	14344 <ftello64@plt+0x3078>
   14390:	add	r8, r0, #16
   14394:	str	r4, [r0, #12]
   14398:	cmp	r6, #1024	; 0x400
   1439c:	addls	r6, r8, r6
   143a0:	addhi	r6, r8, #1024	; 0x400
   143a4:	mov	r7, r8
   143a8:	cmp	r6, r7
   143ac:	bhi	143bc <ftello64@plt+0x30f0>
   143b0:	mov	r0, r8
   143b4:	bl	14738 <ftello64@plt+0x346c>
   143b8:	b	14380 <ftello64@plt+0x30b4>
   143bc:	sub	r1, r6, r7
   143c0:	mov	r0, r7
   143c4:	mov	r2, #0
   143c8:	bl	11278 <getrandom@plt>
   143cc:	cmp	r0, #0
   143d0:	addge	r7, r7, r0
   143d4:	bge	143a8 <ftello64@plt+0x30dc>
   143d8:	bl	111a0 <__errno_location@plt>
   143dc:	ldr	sl, [r0]
   143e0:	mov	r9, r0
   143e4:	cmp	sl, #4
   143e8:	beq	143a8 <ftello64@plt+0x30dc>
   143ec:	mov	r0, r5
   143f0:	bl	142cc <ftello64@plt+0x3000>
   143f4:	str	sl, [r9]
   143f8:	b	14320 <ftello64@plt+0x3054>
   143fc:	andeq	r4, r1, r8, ror #4
   14400:	andeq	r7, r1, r4, asr r6
   14404:	str	r1, [r0, #4]
   14408:	bx	lr
   1440c:	str	r1, [r0, #8]
   14410:	bx	lr
   14414:	ldr	r3, [r0]
   14418:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1441c:	mov	r7, r0
   14420:	mov	r6, r1
   14424:	mov	r4, r2
   14428:	cmp	r3, #0
   1442c:	beq	14484 <ftello64@plt+0x31b8>
   14430:	mov	r2, r4
   14434:	mov	r1, #1
   14438:	ldr	r3, [r7]
   1443c:	mov	r0, r6
   14440:	bl	1126c <fread_unlocked@plt>
   14444:	mov	r8, r0
   14448:	bl	111a0 <__errno_location@plt>
   1444c:	subs	r4, r4, r8
   14450:	mov	r9, r0
   14454:	ldr	r5, [r0]
   14458:	add	r6, r6, r8
   1445c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14460:	ldr	r0, [r7]
   14464:	bl	110f8 <ferror_unlocked@plt>
   14468:	cmp	r0, #0
   1446c:	ldr	r3, [r7, #4]
   14470:	moveq	r5, #0
   14474:	ldr	r0, [r7, #8]
   14478:	str	r5, [r9]
   1447c:	blx	r3
   14480:	b	14430 <ftello64@plt+0x3164>
   14484:	mov	r8, r0
   14488:	add	r9, r0, #16
   1448c:	ldr	r5, [r8, #12]!
   14490:	add	r8, r8, #1040	; 0x410
   14494:	rsb	r1, r5, #1024	; 0x400
   14498:	cmp	r4, r5
   1449c:	add	r1, r8, r1
   144a0:	bhi	144bc <ftello64@plt+0x31f0>
   144a4:	mov	r2, r4
   144a8:	mov	r0, r6
   144ac:	sub	r4, r5, r4
   144b0:	bl	11020 <memcpy@plt>
   144b4:	str	r4, [r7, #12]
   144b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   144bc:	mov	r0, r6
   144c0:	mov	r2, r5
   144c4:	add	r6, r6, r5
   144c8:	sub	r4, r4, r5
   144cc:	bl	11020 <memcpy@plt>
   144d0:	tst	r6, #3
   144d4:	beq	14510 <ftello64@plt+0x3244>
   144d8:	mov	r1, r8
   144dc:	mov	r0, r9
   144e0:	bl	1451c <ftello64@plt+0x3250>
   144e4:	mov	r5, #1024	; 0x400
   144e8:	b	14494 <ftello64@plt+0x31c8>
   144ec:	mov	r1, r6
   144f0:	mov	r0, r9
   144f4:	bl	1451c <ftello64@plt+0x3250>
   144f8:	subs	r4, r4, #1024	; 0x400
   144fc:	beq	144b4 <ftello64@plt+0x31e8>
   14500:	cmp	r4, #1024	; 0x400
   14504:	sub	r6, r5, r4
   14508:	bcs	144ec <ftello64@plt+0x3220>
   1450c:	b	144d8 <ftello64@plt+0x320c>
   14510:	add	r5, r6, r4
   14514:	b	14500 <ftello64@plt+0x3234>
   14518:	b	142cc <ftello64@plt+0x3000>
   1451c:	ldr	r3, [r0, #1024]	; 0x400
   14520:	push	{r4, r5, r6, r7, lr}
   14524:	add	r4, r1, #16
   14528:	add	r5, r0, #528	; 0x210
   1452c:	ldr	r2, [r0, #1032]	; 0x408
   14530:	ldr	ip, [r0, #1028]	; 0x404
   14534:	add	r2, r2, #1
   14538:	add	ip, ip, r2
   1453c:	str	r2, [r0, #1032]	; 0x408
   14540:	add	r2, r0, #16
   14544:	ldr	lr, [r2, #496]	; 0x1f0
   14548:	eor	r3, r3, r3, lsl #13
   1454c:	add	r2, r2, #16
   14550:	add	r4, r4, #16
   14554:	add	r3, r3, lr
   14558:	ldr	lr, [r2, #-32]	; 0xffffffe0
   1455c:	and	r6, lr, #1020	; 0x3fc
   14560:	ldr	r6, [r0, r6]
   14564:	add	r6, r3, r6
   14568:	eor	r3, r3, r3, lsr #6
   1456c:	add	ip, r6, ip
   14570:	str	ip, [r2, #-32]	; 0xffffffe0
   14574:	lsr	ip, ip, #8
   14578:	and	ip, ip, #1020	; 0x3fc
   1457c:	ldr	r6, [r0, ip]
   14580:	add	r6, lr, r6
   14584:	str	r6, [r4, #-32]	; 0xffffffe0
   14588:	ldr	ip, [r2, #484]	; 0x1e4
   1458c:	add	r3, r3, ip
   14590:	ldr	ip, [r2, #-28]	; 0xffffffe4
   14594:	and	lr, ip, #1020	; 0x3fc
   14598:	ldr	lr, [r0, lr]
   1459c:	add	lr, r3, lr
   145a0:	eor	r3, r3, r3, lsl #2
   145a4:	add	lr, lr, r6
   145a8:	str	lr, [r2, #-28]	; 0xffffffe4
   145ac:	lsr	lr, lr, #8
   145b0:	and	lr, lr, #1020	; 0x3fc
   145b4:	ldr	r7, [r0, lr]
   145b8:	add	r7, ip, r7
   145bc:	str	r7, [r4, #-28]	; 0xffffffe4
   145c0:	ldr	lr, [r2, #-24]	; 0xffffffe8
   145c4:	ldr	ip, [r2, #488]	; 0x1e8
   145c8:	add	r3, r3, ip
   145cc:	and	ip, lr, #1020	; 0x3fc
   145d0:	ldr	ip, [r0, ip]
   145d4:	add	ip, r3, ip
   145d8:	eor	r3, r3, r3, lsr #16
   145dc:	add	ip, ip, r7
   145e0:	str	ip, [r2, #-24]	; 0xffffffe8
   145e4:	lsr	ip, ip, #8
   145e8:	and	ip, ip, #1020	; 0x3fc
   145ec:	ldr	r6, [r0, ip]
   145f0:	add	r6, lr, r6
   145f4:	str	r6, [r4, #-24]	; 0xffffffe8
   145f8:	ldr	ip, [r2, #492]	; 0x1ec
   145fc:	add	r3, r3, ip
   14600:	ldr	ip, [r2, #-20]	; 0xffffffec
   14604:	and	lr, ip, #1020	; 0x3fc
   14608:	ldr	lr, [r0, lr]
   1460c:	add	lr, r3, lr
   14610:	add	lr, lr, r6
   14614:	str	lr, [r2, #-20]	; 0xffffffec
   14618:	lsr	lr, lr, #8
   1461c:	cmp	r2, r5
   14620:	and	lr, lr, #1020	; 0x3fc
   14624:	ldr	lr, [r0, lr]
   14628:	add	ip, ip, lr
   1462c:	str	ip, [r4, #-20]	; 0xffffffec
   14630:	bne	14544 <ftello64@plt+0x3278>
   14634:	add	r1, r1, #528	; 0x210
   14638:	add	r4, r0, #1040	; 0x410
   1463c:	ldr	lr, [r2, #-528]	; 0xfffffdf0
   14640:	eor	r3, r3, r3, lsl #13
   14644:	add	r2, r2, #16
   14648:	add	r1, r1, #16
   1464c:	add	r3, r3, lr
   14650:	ldr	lr, [r2, #-32]	; 0xffffffe0
   14654:	and	r5, lr, #1020	; 0x3fc
   14658:	ldr	r5, [r0, r5]
   1465c:	add	r5, r3, r5
   14660:	eor	r3, r3, r3, lsr #6
   14664:	add	ip, r5, ip
   14668:	str	ip, [r2, #-32]	; 0xffffffe0
   1466c:	lsr	ip, ip, #8
   14670:	and	ip, ip, #1020	; 0x3fc
   14674:	ldr	r5, [r0, ip]
   14678:	add	r5, lr, r5
   1467c:	str	r5, [r1, #-32]	; 0xffffffe0
   14680:	ldr	ip, [r2, #-540]	; 0xfffffde4
   14684:	add	r3, r3, ip
   14688:	ldr	ip, [r2, #-28]	; 0xffffffe4
   1468c:	and	lr, ip, #1020	; 0x3fc
   14690:	ldr	lr, [r0, lr]
   14694:	add	lr, r3, lr
   14698:	eor	r3, r3, r3, lsl #2
   1469c:	add	lr, lr, r5
   146a0:	str	lr, [r2, #-28]	; 0xffffffe4
   146a4:	lsr	lr, lr, #8
   146a8:	and	lr, lr, #1020	; 0x3fc
   146ac:	ldr	r5, [r0, lr]
   146b0:	add	r5, ip, r5
   146b4:	str	r5, [r1, #-28]	; 0xffffffe4
   146b8:	ldr	ip, [r2, #-536]	; 0xfffffde8
   146bc:	ldr	lr, [r2, #-24]	; 0xffffffe8
   146c0:	add	r3, r3, ip
   146c4:	and	ip, lr, #1020	; 0x3fc
   146c8:	ldr	ip, [r0, ip]
   146cc:	add	ip, r3, ip
   146d0:	eor	r3, r3, r3, lsr #16
   146d4:	add	ip, ip, r5
   146d8:	str	ip, [r2, #-24]	; 0xffffffe8
   146dc:	lsr	ip, ip, #8
   146e0:	and	ip, ip, #1020	; 0x3fc
   146e4:	ldr	r5, [r0, ip]
   146e8:	add	r5, lr, r5
   146ec:	str	r5, [r1, #-24]	; 0xffffffe8
   146f0:	ldr	ip, [r2, #-532]	; 0xfffffdec
   146f4:	add	r3, r3, ip
   146f8:	ldr	ip, [r2, #-20]	; 0xffffffec
   146fc:	and	lr, ip, #1020	; 0x3fc
   14700:	ldr	lr, [r0, lr]
   14704:	add	lr, r3, lr
   14708:	add	lr, lr, r5
   1470c:	str	lr, [r2, #-20]	; 0xffffffec
   14710:	lsr	lr, lr, #8
   14714:	cmp	r4, r2
   14718:	and	lr, lr, #1020	; 0x3fc
   1471c:	ldr	lr, [r0, lr]
   14720:	add	ip, ip, lr
   14724:	str	ip, [r1, #-20]	; 0xffffffec
   14728:	bne	1463c <ftello64@plt+0x3370>
   1472c:	str	r3, [r0, #1024]	; 0x400
   14730:	str	ip, [r0, #1028]	; 0x404
   14734:	pop	{r4, r5, r6, r7, pc}
   14738:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1473c:	mov	r2, r0
   14740:	add	r6, r0, #1024	; 0x400
   14744:	mov	r9, r0
   14748:	ldr	r1, [pc, #436]	; 14904 <ftello64@plt+0x3638>
   1474c:	ldr	ip, [pc, #436]	; 14908 <ftello64@plt+0x363c>
   14750:	ldr	lr, [pc, #436]	; 1490c <ftello64@plt+0x3640>
   14754:	ldr	r4, [pc, #436]	; 14910 <ftello64@plt+0x3644>
   14758:	ldr	r5, [pc, #436]	; 14914 <ftello64@plt+0x3648>
   1475c:	ldr	r8, [pc, #436]	; 14918 <ftello64@plt+0x364c>
   14760:	ldr	r7, [pc, #436]	; 1491c <ftello64@plt+0x3650>
   14764:	ldr	r3, [pc, #436]	; 14920 <ftello64@plt+0x3654>
   14768:	ldr	sl, [r9]
   1476c:	add	r3, r3, sl
   14770:	ldr	sl, [r9, #4]
   14774:	add	r7, r7, sl
   14778:	ldr	sl, [r9, #8]
   1477c:	eor	r3, r3, r7, lsl #11
   14780:	add	r8, r8, sl
   14784:	ldr	sl, [r9, #12]
   14788:	add	r7, r7, r8
   1478c:	eor	r7, r7, r8, lsr #2
   14790:	add	sl, r3, sl
   14794:	add	r5, sl, r5
   14798:	ldr	sl, [r9, #16]
   1479c:	add	r8, r8, r5
   147a0:	eor	r8, r8, r5, lsl #8
   147a4:	add	sl, r7, sl
   147a8:	add	r4, sl, r4
   147ac:	ldr	sl, [r9, #20]
   147b0:	add	r5, r5, r4
   147b4:	eor	r5, r5, r4, lsr #16
   147b8:	add	sl, r8, sl
   147bc:	str	r5, [r9, #12]
   147c0:	add	lr, sl, lr
   147c4:	ldr	sl, [r9, #24]
   147c8:	add	r4, r4, lr
   147cc:	eor	r4, r4, lr, lsl #10
   147d0:	add	sl, r5, sl
   147d4:	str	r4, [r9, #16]
   147d8:	add	ip, sl, ip
   147dc:	ldr	sl, [r9, #28]
   147e0:	add	lr, lr, ip
   147e4:	eor	lr, lr, ip, lsr #4
   147e8:	add	r3, r3, lr
   147ec:	add	sl, r4, sl
   147f0:	str	lr, [r9, #20]
   147f4:	add	r1, sl, r1
   147f8:	add	ip, ip, r1
   147fc:	eor	ip, ip, r1, lsl #8
   14800:	add	r1, r1, r3
   14804:	eor	r1, r1, r3, lsr #9
   14808:	add	r7, r7, ip
   1480c:	add	r8, r8, r1
   14810:	add	r3, r3, r7
   14814:	stm	r9, {r3, r7, r8}
   14818:	add	r9, r9, #32
   1481c:	str	ip, [r9, #-8]
   14820:	str	r1, [r9, #-4]
   14824:	cmp	r6, r9
   14828:	bne	14768 <ftello64@plt+0x349c>
   1482c:	ldr	r9, [r2]
   14830:	add	r3, r3, r9
   14834:	ldr	r9, [r2, #4]
   14838:	add	r7, r7, r9
   1483c:	ldr	r9, [r2, #8]
   14840:	eor	r3, r3, r7, lsl #11
   14844:	add	r8, r8, r9
   14848:	ldr	r9, [r2, #12]
   1484c:	add	r7, r7, r8
   14850:	eor	r7, r7, r8, lsr #2
   14854:	add	r9, r3, r9
   14858:	add	r5, r9, r5
   1485c:	ldr	r9, [r2, #16]
   14860:	add	r8, r8, r5
   14864:	eor	r8, r8, r5, lsl #8
   14868:	add	r9, r7, r9
   1486c:	add	r4, r9, r4
   14870:	ldr	r9, [r2, #20]
   14874:	add	r5, r5, r4
   14878:	eor	r5, r5, r4, lsr #16
   1487c:	add	r9, r8, r9
   14880:	str	r5, [r2, #12]
   14884:	add	lr, r9, lr
   14888:	ldr	r9, [r2, #24]
   1488c:	add	r4, r4, lr
   14890:	eor	r4, r4, lr, lsl #10
   14894:	add	r9, r5, r9
   14898:	str	r4, [r2, #16]
   1489c:	add	ip, r9, ip
   148a0:	ldr	r9, [r2, #28]
   148a4:	add	lr, lr, ip
   148a8:	eor	lr, lr, ip, lsr #4
   148ac:	add	r3, r3, lr
   148b0:	add	r9, r4, r9
   148b4:	str	lr, [r2, #20]
   148b8:	add	r1, r9, r1
   148bc:	add	ip, ip, r1
   148c0:	eor	ip, ip, r1, lsl #8
   148c4:	add	r1, r1, r3
   148c8:	eor	r1, r1, r3, lsr #9
   148cc:	add	r7, r7, ip
   148d0:	add	r8, r8, r1
   148d4:	add	r3, r3, r7
   148d8:	stm	r2, {r3, r7, r8}
   148dc:	add	r2, r2, #32
   148e0:	str	ip, [r2, #-8]
   148e4:	str	r1, [r2, #-4]
   148e8:	cmp	r6, r2
   148ec:	bne	1482c <ftello64@plt+0x3560>
   148f0:	mov	r3, #0
   148f4:	str	r3, [r0, #1024]	; 0x400
   148f8:	str	r3, [r0, #1028]	; 0x404
   148fc:	str	r3, [r0, #1032]	; 0x408
   14900:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14904:	rsbcc	r9, r0, r9, lsl r1
   14908:	strbtgt	lr, [pc], #2587	; 14910 <ftello64@plt+0x3644>
   1490c:	ldrge	r3, [sl, #-3145]	; 0xfffff3b7
   14910:	stmdble	sl!, {r3, r4, r5, r6, r9, fp, lr}
   14914:	svceq	0x00421ad8
   14918:	tstgt	r6, #1200	; 0x4b0
   1491c:	ldrbls	r0, [r9, #89]	; 0x59
   14920:	cmnne	r7, #360	; 0x168
   14924:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14928:	sub	sp, sp, #116	; 0x74
   1492c:	mov	r8, r1
   14930:	mov	sl, r2
   14934:	mov	r9, r0
   14938:	bl	111dc <fileno@plt>
   1493c:	add	r1, sp, #8
   14940:	bl	16df0 <ftello64@plt+0x5b24>
   14944:	cmp	r0, #0
   14948:	bge	14974 <ftello64@plt+0x36a8>
   1494c:	mov	r5, #8192	; 0x2000
   14950:	mov	r0, r5
   14954:	bl	15980 <ftello64@plt+0x46b4>
   14958:	subs	r4, r0, #0
   1495c:	movne	r6, #0
   14960:	andne	fp, r8, #2
   14964:	bne	14ac0 <ftello64@plt+0x37f4>
   14968:	mov	r0, r4
   1496c:	add	sp, sp, #116	; 0x74
   14970:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14974:	ldr	r3, [sp, #24]
   14978:	and	r3, r3, #61440	; 0xf000
   1497c:	cmp	r3, #32768	; 0x8000
   14980:	bne	1494c <ftello64@plt+0x3680>
   14984:	mov	r0, r9
   14988:	bl	112cc <ftello64@plt>
   1498c:	cmp	r0, #0
   14990:	sbcs	r3, r1, #0
   14994:	blt	1494c <ftello64@plt+0x3680>
   14998:	ldrd	r2, [sp, #56]	; 0x38
   1499c:	cmp	r0, r2
   149a0:	sbcs	ip, r1, r3
   149a4:	bge	1494c <ftello64@plt+0x3680>
   149a8:	subs	r4, r2, r0
   149ac:	mvn	r2, #-2147483647	; 0x80000001
   149b0:	sbc	r5, r3, r1
   149b4:	mov	r3, #0
   149b8:	cmp	r2, r4
   149bc:	sbcs	r3, r3, r5
   149c0:	addge	r5, r4, #1
   149c4:	bge	14950 <ftello64@plt+0x3684>
   149c8:	bl	111a0 <__errno_location@plt>
   149cc:	mov	r3, #12
   149d0:	str	r3, [r0]
   149d4:	mov	r4, #0
   149d8:	b	14968 <ftello64@plt+0x369c>
   149dc:	mov	r1, r4
   149e0:	mov	r2, r6
   149e4:	bl	11020 <memcpy@plt>
   149e8:	mov	r0, r4
   149ec:	mvn	r2, #0
   149f0:	mov	r1, r5
   149f4:	bl	11230 <__explicit_bzero_chk@plt>
   149f8:	mov	r0, r4
   149fc:	mov	r4, r7
   14a00:	bl	15af4 <ftello64@plt+0x4828>
   14a04:	b	14b34 <ftello64@plt+0x3868>
   14a08:	mov	r0, r4
   14a0c:	bl	159ac <ftello64@plt+0x46e0>
   14a10:	cmp	r0, #0
   14a14:	movne	r4, r0
   14a18:	b	14b34 <ftello64@plt+0x3868>
   14a1c:	cmn	r5, #-2147483647	; 0x80000001
   14a20:	beq	14b5c <ftello64@plt+0x3890>
   14a24:	lsr	r7, r5, #1
   14a28:	mvn	r3, #-2147483648	; 0x80000000
   14a2c:	sub	r3, r3, r7
   14a30:	cmp	r3, r5
   14a34:	addhi	r7, r7, r5
   14a38:	mvnls	r7, #-2147483648	; 0x80000000
   14a3c:	cmp	fp, #0
   14a40:	beq	14b44 <ftello64@plt+0x3878>
   14a44:	mov	r0, r7
   14a48:	bl	15980 <ftello64@plt+0x46b4>
   14a4c:	subs	r3, r0, #0
   14a50:	bne	14a8c <ftello64@plt+0x37c0>
   14a54:	bl	111a0 <__errno_location@plt>
   14a58:	ldr	fp, [r0]
   14a5c:	mov	r5, r7
   14a60:	tst	r8, #2
   14a64:	beq	14a78 <ftello64@plt+0x37ac>
   14a68:	mvn	r2, #0
   14a6c:	mov	r1, r5
   14a70:	mov	r0, r4
   14a74:	bl	11230 <__explicit_bzero_chk@plt>
   14a78:	mov	r0, r4
   14a7c:	bl	15af4 <ftello64@plt+0x4828>
   14a80:	bl	111a0 <__errno_location@plt>
   14a84:	str	fp, [r0]
   14a88:	b	149d4 <ftello64@plt+0x3708>
   14a8c:	mov	r2, r5
   14a90:	mov	r1, r4
   14a94:	str	r3, [sp, #4]
   14a98:	bl	11020 <memcpy@plt>
   14a9c:	mvn	r2, #0
   14aa0:	mov	r1, r5
   14aa4:	mov	r0, r4
   14aa8:	bl	11230 <__explicit_bzero_chk@plt>
   14aac:	mov	r0, r4
   14ab0:	bl	15af4 <ftello64@plt+0x4828>
   14ab4:	ldr	r3, [sp, #4]
   14ab8:	mov	r5, r7
   14abc:	mov	r4, r3
   14ac0:	sub	r7, r5, r6
   14ac4:	add	r0, r4, r6
   14ac8:	mov	r3, r9
   14acc:	mov	r2, r7
   14ad0:	mov	r1, #1
   14ad4:	bl	110e0 <fread@plt>
   14ad8:	cmp	r7, r0
   14adc:	add	r6, r6, r0
   14ae0:	beq	14a1c <ftello64@plt+0x3750>
   14ae4:	bl	111a0 <__errno_location@plt>
   14ae8:	ldr	fp, [r0]
   14aec:	mov	r0, r9
   14af0:	bl	11008 <ferror@plt>
   14af4:	cmp	r0, #0
   14af8:	bne	14a60 <ftello64@plt+0x3794>
   14afc:	sub	r3, r5, #1
   14b00:	cmp	r3, r6
   14b04:	bls	14b34 <ftello64@plt+0x3868>
   14b08:	tst	r8, #2
   14b0c:	add	r1, r6, #1
   14b10:	beq	14a08 <ftello64@plt+0x373c>
   14b14:	mov	r0, r1
   14b18:	bl	15980 <ftello64@plt+0x46b4>
   14b1c:	subs	r7, r0, #0
   14b20:	bne	149dc <ftello64@plt+0x3710>
   14b24:	mvn	r2, #0
   14b28:	sub	r1, r5, r6
   14b2c:	add	r0, r4, r6
   14b30:	bl	11230 <__explicit_bzero_chk@plt>
   14b34:	mov	r3, #0
   14b38:	strb	r3, [r4, r6]
   14b3c:	str	r6, [sl]
   14b40:	b	14968 <ftello64@plt+0x369c>
   14b44:	mov	r1, r7
   14b48:	mov	r0, r4
   14b4c:	bl	159ac <ftello64@plt+0x46e0>
   14b50:	subs	r3, r0, #0
   14b54:	bne	14ab8 <ftello64@plt+0x37ec>
   14b58:	b	14a54 <ftello64@plt+0x3788>
   14b5c:	mov	fp, #12
   14b60:	b	14a60 <ftello64@plt+0x3794>
   14b64:	ldr	r3, [pc, #148]	; 14c00 <ftello64@plt+0x3934>
   14b68:	tst	r1, #1
   14b6c:	push	{r4, r5, r6, r7, r8, lr}
   14b70:	mov	r4, r1
   14b74:	mov	r5, r2
   14b78:	ldr	r1, [pc, #132]	; 14c04 <ftello64@plt+0x3938>
   14b7c:	moveq	r1, r3
   14b80:	bl	11254 <fopen64@plt>
   14b84:	subs	r6, r0, #0
   14b88:	bne	14b98 <ftello64@plt+0x38cc>
   14b8c:	mov	r4, #0
   14b90:	mov	r0, r4
   14b94:	pop	{r4, r5, r6, r7, r8, pc}
   14b98:	ands	r7, r4, #2
   14b9c:	beq	14bb0 <ftello64@plt+0x38e4>
   14ba0:	mov	r3, #0
   14ba4:	mov	r2, #2
   14ba8:	mov	r1, r3
   14bac:	bl	111b8 <setvbuf@plt>
   14bb0:	mov	r1, r4
   14bb4:	mov	r2, r5
   14bb8:	mov	r0, r6
   14bbc:	bl	14924 <ftello64@plt+0x3658>
   14bc0:	mov	r4, r0
   14bc4:	mov	r0, r6
   14bc8:	bl	123c0 <ftello64@plt+0x10f4>
   14bcc:	cmp	r0, #0
   14bd0:	beq	14b90 <ftello64@plt+0x38c4>
   14bd4:	cmp	r4, #0
   14bd8:	beq	14b8c <ftello64@plt+0x38c0>
   14bdc:	cmp	r7, #0
   14be0:	beq	14bf4 <ftello64@plt+0x3928>
   14be4:	mvn	r2, #0
   14be8:	mov	r0, r4
   14bec:	ldr	r1, [r5]
   14bf0:	bl	11230 <__explicit_bzero_chk@plt>
   14bf4:	mov	r0, r4
   14bf8:	bl	15af4 <ftello64@plt+0x4828>
   14bfc:	b	14b8c <ftello64@plt+0x38c0>
   14c00:	andeq	r7, r1, fp, asr r6
   14c04:	andeq	r7, r1, r7, asr r6
   14c08:	push	{r4, r5, r6, lr}
   14c0c:	cmp	r1, #0
   14c10:	sub	sp, sp, #32
   14c14:	mov	r5, r0
   14c18:	ldr	r4, [sp, #48]	; 0x30
   14c1c:	ldr	r6, [sp, #52]	; 0x34
   14c20:	beq	14cd4 <ftello64@plt+0x3a08>
   14c24:	strd	r2, [sp]
   14c28:	mov	r3, r1
   14c2c:	mov	r1, #1
   14c30:	ldr	r2, [pc, #856]	; 14f90 <ftello64@plt+0x3cc4>
   14c34:	bl	111f4 <__fprintf_chk@plt>
   14c38:	mov	r2, #5
   14c3c:	ldr	r1, [pc, #848]	; 14f94 <ftello64@plt+0x3cc8>
   14c40:	mov	r0, #0
   14c44:	bl	11074 <dcgettext@plt>
   14c48:	movw	r3, #2022	; 0x7e6
   14c4c:	ldr	r2, [pc, #836]	; 14f98 <ftello64@plt+0x3ccc>
   14c50:	mov	r1, #1
   14c54:	str	r3, [sp]
   14c58:	mov	r3, r0
   14c5c:	mov	r0, r5
   14c60:	bl	111f4 <__fprintf_chk@plt>
   14c64:	mov	r1, r5
   14c68:	mov	r0, #10
   14c6c:	bl	1105c <fputc_unlocked@plt>
   14c70:	mov	r2, #5
   14c74:	ldr	r1, [pc, #800]	; 14f9c <ftello64@plt+0x3cd0>
   14c78:	mov	r0, #0
   14c7c:	bl	11074 <dcgettext@plt>
   14c80:	mov	r2, r0
   14c84:	mov	r1, #1
   14c88:	ldr	r3, [pc, #784]	; 14fa0 <ftello64@plt+0x3cd4>
   14c8c:	mov	r0, r5
   14c90:	bl	111f4 <__fprintf_chk@plt>
   14c94:	mov	r1, r5
   14c98:	mov	r0, #10
   14c9c:	bl	1105c <fputc_unlocked@plt>
   14ca0:	cmp	r6, #9
   14ca4:	ldrls	pc, [pc, r6, lsl #2]
   14ca8:	b	14f84 <ftello64@plt+0x3cb8>
   14cac:	andeq	r4, r1, r4, asr #27
   14cb0:	andeq	r4, r1, ip, ror #25
   14cb4:	andeq	r4, r1, r8, lsl sp
   14cb8:	andeq	r4, r1, ip, asr #26
   14cbc:	andeq	r4, r1, r8, lsl #27
   14cc0:	andeq	r4, r1, ip, asr #27
   14cc4:	andeq	r4, r1, r4, lsl lr
   14cc8:	andeq	r4, r1, r4, ror #28
   14ccc:			; <UNDEFINED> instruction: 0x00014ebc
   14cd0:	andeq	r4, r1, ip, lsl pc
   14cd4:	mov	r1, #1
   14cd8:	str	r3, [sp]
   14cdc:	mov	r3, r2
   14ce0:	ldr	r2, [pc, #700]	; 14fa4 <ftello64@plt+0x3cd8>
   14ce4:	bl	111f4 <__fprintf_chk@plt>
   14ce8:	b	14c38 <ftello64@plt+0x396c>
   14cec:	mov	r2, #5
   14cf0:	ldr	r1, [pc, #688]	; 14fa8 <ftello64@plt+0x3cdc>
   14cf4:	mov	r0, #0
   14cf8:	bl	11074 <dcgettext@plt>
   14cfc:	ldr	r3, [r4]
   14d00:	mov	r2, r0
   14d04:	mov	r1, #1
   14d08:	mov	r0, r5
   14d0c:	add	sp, sp, #32
   14d10:	pop	{r4, r5, r6, lr}
   14d14:	b	111f4 <__fprintf_chk@plt>
   14d18:	mov	r2, #5
   14d1c:	ldr	r1, [pc, #648]	; 14fac <ftello64@plt+0x3ce0>
   14d20:	mov	r0, #0
   14d24:	bl	11074 <dcgettext@plt>
   14d28:	ldr	r3, [r4, #4]
   14d2c:	mov	r2, r0
   14d30:	mov	r1, #1
   14d34:	mov	r0, r5
   14d38:	str	r3, [sp, #48]	; 0x30
   14d3c:	ldr	r3, [r4]
   14d40:	add	sp, sp, #32
   14d44:	pop	{r4, r5, r6, lr}
   14d48:	b	111f4 <__fprintf_chk@plt>
   14d4c:	mov	r2, #5
   14d50:	ldr	r1, [pc, #600]	; 14fb0 <ftello64@plt+0x3ce4>
   14d54:	mov	r0, #0
   14d58:	bl	11074 <dcgettext@plt>
   14d5c:	ldr	r3, [r4, #8]
   14d60:	mov	r2, r0
   14d64:	mov	r1, #1
   14d68:	mov	r0, r5
   14d6c:	str	r3, [sp, #52]	; 0x34
   14d70:	ldr	r3, [r4, #4]
   14d74:	str	r3, [sp, #48]	; 0x30
   14d78:	ldr	r3, [r4]
   14d7c:	add	sp, sp, #32
   14d80:	pop	{r4, r5, r6, lr}
   14d84:	b	111f4 <__fprintf_chk@plt>
   14d88:	mov	r2, #5
   14d8c:	ldr	r1, [pc, #544]	; 14fb4 <ftello64@plt+0x3ce8>
   14d90:	mov	r0, #0
   14d94:	bl	11074 <dcgettext@plt>
   14d98:	ldr	r3, [r4, #12]
   14d9c:	mov	r2, r0
   14da0:	mov	r1, #1
   14da4:	mov	r0, r5
   14da8:	str	r3, [sp, #8]
   14dac:	ldr	r3, [r4, #8]
   14db0:	str	r3, [sp, #4]
   14db4:	ldr	r3, [r4, #4]
   14db8:	str	r3, [sp]
   14dbc:	ldr	r3, [r4]
   14dc0:	bl	111f4 <__fprintf_chk@plt>
   14dc4:	add	sp, sp, #32
   14dc8:	pop	{r4, r5, r6, pc}
   14dcc:	mov	r2, #5
   14dd0:	ldr	r1, [pc, #480]	; 14fb8 <ftello64@plt+0x3cec>
   14dd4:	mov	r0, #0
   14dd8:	bl	11074 <dcgettext@plt>
   14ddc:	ldr	r3, [r4, #16]
   14de0:	mov	r2, r0
   14de4:	mov	r1, #1
   14de8:	mov	r0, r5
   14dec:	str	r3, [sp, #12]
   14df0:	ldr	r3, [r4, #12]
   14df4:	str	r3, [sp, #8]
   14df8:	ldr	r3, [r4, #8]
   14dfc:	str	r3, [sp, #4]
   14e00:	ldr	r3, [r4, #4]
   14e04:	str	r3, [sp]
   14e08:	ldr	r3, [r4]
   14e0c:	bl	111f4 <__fprintf_chk@plt>
   14e10:	b	14dc4 <ftello64@plt+0x3af8>
   14e14:	mov	r2, #5
   14e18:	ldr	r1, [pc, #412]	; 14fbc <ftello64@plt+0x3cf0>
   14e1c:	mov	r0, #0
   14e20:	bl	11074 <dcgettext@plt>
   14e24:	ldr	r3, [r4, #20]
   14e28:	mov	r2, r0
   14e2c:	mov	r1, #1
   14e30:	mov	r0, r5
   14e34:	str	r3, [sp, #16]
   14e38:	ldr	r3, [r4, #16]
   14e3c:	str	r3, [sp, #12]
   14e40:	ldr	r3, [r4, #12]
   14e44:	str	r3, [sp, #8]
   14e48:	ldr	r3, [r4, #8]
   14e4c:	str	r3, [sp, #4]
   14e50:	ldr	r3, [r4, #4]
   14e54:	str	r3, [sp]
   14e58:	ldr	r3, [r4]
   14e5c:	bl	111f4 <__fprintf_chk@plt>
   14e60:	b	14dc4 <ftello64@plt+0x3af8>
   14e64:	mov	r2, #5
   14e68:	ldr	r1, [pc, #336]	; 14fc0 <ftello64@plt+0x3cf4>
   14e6c:	mov	r0, #0
   14e70:	bl	11074 <dcgettext@plt>
   14e74:	ldr	r3, [r4, #24]
   14e78:	mov	r2, r0
   14e7c:	mov	r1, #1
   14e80:	mov	r0, r5
   14e84:	str	r3, [sp, #20]
   14e88:	ldr	r3, [r4, #20]
   14e8c:	str	r3, [sp, #16]
   14e90:	ldr	r3, [r4, #16]
   14e94:	str	r3, [sp, #12]
   14e98:	ldr	r3, [r4, #12]
   14e9c:	str	r3, [sp, #8]
   14ea0:	ldr	r3, [r4, #8]
   14ea4:	str	r3, [sp, #4]
   14ea8:	ldr	r3, [r4, #4]
   14eac:	str	r3, [sp]
   14eb0:	ldr	r3, [r4]
   14eb4:	bl	111f4 <__fprintf_chk@plt>
   14eb8:	b	14dc4 <ftello64@plt+0x3af8>
   14ebc:	mov	r2, #5
   14ec0:	ldr	r1, [pc, #252]	; 14fc4 <ftello64@plt+0x3cf8>
   14ec4:	mov	r0, #0
   14ec8:	bl	11074 <dcgettext@plt>
   14ecc:	ldr	r3, [r4, #28]
   14ed0:	mov	r2, r0
   14ed4:	mov	r1, #1
   14ed8:	mov	r0, r5
   14edc:	str	r3, [sp, #24]
   14ee0:	ldr	r3, [r4, #24]
   14ee4:	str	r3, [sp, #20]
   14ee8:	ldr	r3, [r4, #20]
   14eec:	str	r3, [sp, #16]
   14ef0:	ldr	r3, [r4, #16]
   14ef4:	str	r3, [sp, #12]
   14ef8:	ldr	r3, [r4, #12]
   14efc:	str	r3, [sp, #8]
   14f00:	ldr	r3, [r4, #8]
   14f04:	str	r3, [sp, #4]
   14f08:	ldr	r3, [r4, #4]
   14f0c:	str	r3, [sp]
   14f10:	ldr	r3, [r4]
   14f14:	bl	111f4 <__fprintf_chk@plt>
   14f18:	b	14dc4 <ftello64@plt+0x3af8>
   14f1c:	ldr	r1, [pc, #164]	; 14fc8 <ftello64@plt+0x3cfc>
   14f20:	mov	r2, #5
   14f24:	mov	r0, #0
   14f28:	bl	11074 <dcgettext@plt>
   14f2c:	ldr	r3, [r4, #32]
   14f30:	mov	r2, r0
   14f34:	mov	r1, #1
   14f38:	mov	r0, r5
   14f3c:	str	r3, [sp, #28]
   14f40:	ldr	r3, [r4, #28]
   14f44:	str	r3, [sp, #24]
   14f48:	ldr	r3, [r4, #24]
   14f4c:	str	r3, [sp, #20]
   14f50:	ldr	r3, [r4, #20]
   14f54:	str	r3, [sp, #16]
   14f58:	ldr	r3, [r4, #16]
   14f5c:	str	r3, [sp, #12]
   14f60:	ldr	r3, [r4, #12]
   14f64:	str	r3, [sp, #8]
   14f68:	ldr	r3, [r4, #8]
   14f6c:	str	r3, [sp, #4]
   14f70:	ldr	r3, [r4, #4]
   14f74:	str	r3, [sp]
   14f78:	ldr	r3, [r4]
   14f7c:	bl	111f4 <__fprintf_chk@plt>
   14f80:	b	14dc4 <ftello64@plt+0x3af8>
   14f84:	mov	r2, #5
   14f88:	ldr	r1, [pc, #60]	; 14fcc <ftello64@plt+0x3d00>
   14f8c:	b	14f24 <ftello64@plt+0x3c58>
   14f90:	andeq	r7, r1, lr, asr r6
   14f94:	andeq	r7, r1, r1, ror r6
   14f98:	andeq	r7, r1, pc, lsr r9
   14f9c:	andeq	r7, r1, r5, ror r6
   14fa0:	andeq	r7, r1, r0, lsr #14
   14fa4:	andeq	r7, r1, sl, ror #12
   14fa8:	andeq	r7, r1, r2, asr #14
   14fac:	andeq	r7, r1, r2, asr r7
   14fb0:	andeq	r7, r1, r9, ror #14
   14fb4:	andeq	r7, r1, r5, lsl #15
   14fb8:	andeq	r7, r1, r5, lsr #15
   14fbc:	andeq	r7, r1, r9, asr #15
   14fc0:	strdeq	r7, [r1], -r1
   14fc4:	andeq	r7, r1, sp, lsl r8
   14fc8:	andeq	r7, r1, sp, asr #16
   14fcc:	andeq	r7, r1, r1, lsl #17
   14fd0:	push	{r0, r1, r4, lr}
   14fd4:	mov	ip, #0
   14fd8:	ldr	lr, [sp, #16]
   14fdc:	ldr	r4, [lr, ip, lsl #2]
   14fe0:	cmp	r4, #0
   14fe4:	bne	14ffc <ftello64@plt+0x3d30>
   14fe8:	str	lr, [sp]
   14fec:	str	ip, [sp, #4]
   14ff0:	bl	14c08 <ftello64@plt+0x393c>
   14ff4:	add	sp, sp, #8
   14ff8:	pop	{r4, pc}
   14ffc:	add	ip, ip, #1
   15000:	b	14fdc <ftello64@plt+0x3d10>
   15004:	push	{r4, r5, r6, lr}
   15008:	sub	sp, sp, #48	; 0x30
   1500c:	mov	ip, #0
   15010:	add	lr, sp, #8
   15014:	mov	r5, lr
   15018:	ldr	r6, [sp, #64]	; 0x40
   1501c:	ldr	r4, [r6, ip, lsl #2]
   15020:	cmp	r4, #0
   15024:	str	r4, [lr], #4
   15028:	beq	15038 <ftello64@plt+0x3d6c>
   1502c:	add	ip, ip, #1
   15030:	cmp	ip, #10
   15034:	bne	1501c <ftello64@plt+0x3d50>
   15038:	stm	sp, {r5, ip}
   1503c:	bl	14c08 <ftello64@plt+0x393c>
   15040:	add	sp, sp, #48	; 0x30
   15044:	pop	{r4, r5, r6, pc}
   15048:	push	{r3}		; (str r3, [sp, #-4]!)
   1504c:	push	{r0, r1, r2, r3, lr}
   15050:	add	r3, sp, #24
   15054:	str	r3, [sp]
   15058:	str	r3, [sp, #12]
   1505c:	ldr	r3, [sp, #20]
   15060:	bl	15004 <ftello64@plt+0x3d38>
   15064:	add	sp, sp, #16
   15068:	pop	{lr}		; (ldr lr, [sp], #4)
   1506c:	add	sp, sp, #4
   15070:	bx	lr
   15074:	ldr	r3, [pc, #116]	; 150f0 <ftello64@plt+0x3e24>
   15078:	mov	r0, #10
   1507c:	push	{r4, lr}
   15080:	ldr	r1, [r3]
   15084:	bl	1105c <fputc_unlocked@plt>
   15088:	mov	r2, #5
   1508c:	ldr	r1, [pc, #96]	; 150f4 <ftello64@plt+0x3e28>
   15090:	mov	r0, #0
   15094:	bl	11074 <dcgettext@plt>
   15098:	mov	r1, r0
   1509c:	ldr	r2, [pc, #84]	; 150f8 <ftello64@plt+0x3e2c>
   150a0:	mov	r0, #1
   150a4:	bl	111d0 <__printf_chk@plt>
   150a8:	mov	r2, #5
   150ac:	ldr	r1, [pc, #72]	; 150fc <ftello64@plt+0x3e30>
   150b0:	mov	r0, #0
   150b4:	bl	11074 <dcgettext@plt>
   150b8:	mov	r1, r0
   150bc:	ldr	r3, [pc, #60]	; 15100 <ftello64@plt+0x3e34>
   150c0:	mov	r0, #1
   150c4:	ldr	r2, [pc, #56]	; 15104 <ftello64@plt+0x3e38>
   150c8:	bl	111d0 <__printf_chk@plt>
   150cc:	mov	r2, #5
   150d0:	ldr	r1, [pc, #48]	; 15108 <ftello64@plt+0x3e3c>
   150d4:	mov	r0, #0
   150d8:	bl	11074 <dcgettext@plt>
   150dc:	mov	r1, r0
   150e0:	ldr	r2, [pc, #36]	; 1510c <ftello64@plt+0x3e40>
   150e4:	mov	r0, #1
   150e8:	pop	{r4, lr}
   150ec:	b	111d0 <__printf_chk@plt>
   150f0:	andeq	r8, r2, ip, lsl #3
   150f4:			; <UNDEFINED> instruction: 0x000178bd
   150f8:	ldrdeq	r7, [r1], -r1
   150fc:	andeq	r7, r1, r7, ror #17
   15100:	andeq	r7, r1, ip, ror #4
   15104:	muleq	r1, r4, r2
   15108:	strdeq	r7, [r1], -fp
   1510c:	andeq	r7, r1, r2, lsr #18
   15110:	push	{r4, lr}
   15114:	bl	15980 <ftello64@plt+0x46b4>
   15118:	cmp	r0, #0
   1511c:	popne	{r4, pc}
   15120:	bl	153c8 <ftello64@plt+0x40fc>
   15124:	push	{r4, lr}
   15128:	bl	15980 <ftello64@plt+0x46b4>
   1512c:	cmp	r0, #0
   15130:	popne	{r4, pc}
   15134:	bl	153c8 <ftello64@plt+0x40fc>
   15138:	b	15110 <ftello64@plt+0x3e44>
   1513c:	push	{r4, r5, r6, lr}
   15140:	mov	r5, r0
   15144:	mov	r4, r1
   15148:	bl	159ac <ftello64@plt+0x46e0>
   1514c:	cmp	r0, #0
   15150:	popne	{r4, r5, r6, pc}
   15154:	adds	r4, r4, #0
   15158:	movne	r4, #1
   1515c:	cmp	r5, #0
   15160:	moveq	r4, #1
   15164:	cmp	r4, #0
   15168:	popeq	{r4, r5, r6, pc}
   1516c:	bl	153c8 <ftello64@plt+0x40fc>
   15170:	push	{r4, lr}
   15174:	bl	16890 <ftello64@plt+0x55c4>
   15178:	cmp	r0, #0
   1517c:	popne	{r4, pc}
   15180:	bl	153c8 <ftello64@plt+0x40fc>
   15184:	push	{r4, r5, r6, lr}
   15188:	mov	r6, r0
   1518c:	mov	r5, r1
   15190:	mov	r4, r2
   15194:	bl	16938 <ftello64@plt+0x566c>
   15198:	cmp	r0, #0
   1519c:	popne	{r4, r5, r6, pc}
   151a0:	cmp	r6, #0
   151a4:	beq	151b4 <ftello64@plt+0x3ee8>
   151a8:	cmp	r5, #0
   151ac:	cmpne	r4, #0
   151b0:	popeq	{r4, r5, r6, pc}
   151b4:	bl	153c8 <ftello64@plt+0x40fc>
   151b8:	b	15184 <ftello64@plt+0x3eb8>
   151bc:	push	{r4, lr}
   151c0:	bl	168a0 <ftello64@plt+0x55d4>
   151c4:	cmp	r0, #0
   151c8:	popne	{r4, pc}
   151cc:	bl	153c8 <ftello64@plt+0x40fc>
   151d0:	mov	r2, r1
   151d4:	mov	r1, r0
   151d8:	mov	r0, #0
   151dc:	b	15184 <ftello64@plt+0x3eb8>
   151e0:	mov	r2, r1
   151e4:	mov	r1, r0
   151e8:	mov	r0, #0
   151ec:	b	151bc <ftello64@plt+0x3ef0>
   151f0:	cmp	r0, #0
   151f4:	push	{r4, r5, r6, lr}
   151f8:	mov	r5, r1
   151fc:	ldr	r4, [r1]
   15200:	bne	1522c <ftello64@plt+0x3f60>
   15204:	cmp	r4, #0
   15208:	bne	1521c <ftello64@plt+0x3f50>
   1520c:	mov	r4, #64	; 0x40
   15210:	udiv	r4, r4, r2
   15214:	cmp	r2, #64	; 0x40
   15218:	addhi	r4, r4, #1
   1521c:	mov	r1, r4
   15220:	bl	15184 <ftello64@plt+0x3eb8>
   15224:	str	r4, [r5]
   15228:	pop	{r4, r5, r6, pc}
   1522c:	lsr	r3, r4, #1
   15230:	add	r3, r3, #1
   15234:	adds	r4, r4, r3
   15238:	bcc	1521c <ftello64@plt+0x3f50>
   1523c:	bl	153c8 <ftello64@plt+0x40fc>
   15240:	mov	r2, #1
   15244:	b	151f0 <ftello64@plt+0x3f24>
   15248:	ldr	ip, [r1]
   1524c:	push	{r4, r5, r6, r7, r8, lr}
   15250:	mov	r5, r1
   15254:	mvn	r8, r3
   15258:	lsr	r8, r8, #31
   1525c:	ldr	lr, [sp, #24]
   15260:	asr	r1, ip, #1
   15264:	adds	r4, ip, r1
   15268:	mvnvs	r4, #-2147483648	; 0x80000000
   1526c:	cmp	r3, r4
   15270:	movge	r1, #0
   15274:	andlt	r1, r8, #1
   15278:	cmp	r1, #0
   1527c:	movne	r4, r3
   15280:	smull	r6, r7, r4, lr
   15284:	cmp	r7, r6, asr #31
   15288:	bne	152a0 <ftello64@plt+0x3fd4>
   1528c:	cmp	r6, #63	; 0x3f
   15290:	mov	r1, r6
   15294:	bgt	152b0 <ftello64@plt+0x3fe4>
   15298:	mov	r1, #64	; 0x40
   1529c:	b	152a4 <ftello64@plt+0x3fd8>
   152a0:	mvn	r1, #-2147483648	; 0x80000000
   152a4:	sdiv	r4, r1, lr
   152a8:	mls	r6, lr, r4, r1
   152ac:	sub	r1, r1, r6
   152b0:	cmp	r0, #0
   152b4:	sub	r6, r4, ip
   152b8:	streq	r0, [r5]
   152bc:	cmp	r6, r2
   152c0:	bge	152f4 <ftello64@plt+0x4028>
   152c4:	adds	r4, ip, r2
   152c8:	bvs	152f0 <ftello64@plt+0x4024>
   152cc:	cmp	r4, r3
   152d0:	movle	r3, #0
   152d4:	andgt	r3, r8, #1
   152d8:	cmp	r3, #0
   152dc:	bne	152f0 <ftello64@plt+0x4024>
   152e0:	smull	r2, r3, r4, lr
   152e4:	cmp	r3, r2, asr #31
   152e8:	mov	r1, r2
   152ec:	beq	152f4 <ftello64@plt+0x4028>
   152f0:	bl	153c8 <ftello64@plt+0x40fc>
   152f4:	bl	1513c <ftello64@plt+0x3e70>
   152f8:	str	r4, [r5]
   152fc:	pop	{r4, r5, r6, r7, r8, pc}
   15300:	push	{r4, lr}
   15304:	bl	1592c <ftello64@plt+0x4660>
   15308:	cmp	r0, #0
   1530c:	popne	{r4, pc}
   15310:	bl	153c8 <ftello64@plt+0x40fc>
   15314:	mov	r1, #1
   15318:	b	15300 <ftello64@plt+0x4034>
   1531c:	push	{r4, lr}
   15320:	bl	1592c <ftello64@plt+0x4660>
   15324:	cmp	r0, #0
   15328:	popne	{r4, pc}
   1532c:	bl	153c8 <ftello64@plt+0x40fc>
   15330:	mov	r1, #1
   15334:	b	1531c <ftello64@plt+0x4050>
   15338:	push	{r4, r5, r6, lr}
   1533c:	mov	r4, r1
   15340:	mov	r5, r0
   15344:	mov	r0, r1
   15348:	bl	15110 <ftello64@plt+0x3e44>
   1534c:	mov	r2, r4
   15350:	mov	r1, r5
   15354:	pop	{r4, r5, r6, lr}
   15358:	b	11020 <memcpy@plt>
   1535c:	push	{r4, r5, r6, lr}
   15360:	mov	r4, r1
   15364:	mov	r5, r0
   15368:	mov	r0, r1
   1536c:	bl	15124 <ftello64@plt+0x3e58>
   15370:	mov	r2, r4
   15374:	mov	r1, r5
   15378:	pop	{r4, r5, r6, lr}
   1537c:	b	11020 <memcpy@plt>
   15380:	push	{r4, r5, r6, lr}
   15384:	mov	r5, r0
   15388:	add	r0, r1, #1
   1538c:	mov	r4, r1
   15390:	bl	15124 <ftello64@plt+0x3e58>
   15394:	mov	r2, #0
   15398:	mov	r1, r5
   1539c:	strb	r2, [r0, r4]
   153a0:	mov	r2, r4
   153a4:	pop	{r4, r5, r6, lr}
   153a8:	b	11020 <memcpy@plt>
   153ac:	push	{r4, lr}
   153b0:	mov	r4, r0
   153b4:	bl	11188 <strlen@plt>
   153b8:	add	r1, r0, #1
   153bc:	mov	r0, r4
   153c0:	pop	{r4, lr}
   153c4:	b	15338 <ftello64@plt+0x406c>
   153c8:	ldr	r3, [pc, #44]	; 153fc <ftello64@plt+0x4130>
   153cc:	mov	r2, #5
   153d0:	mov	r0, #0
   153d4:	push	{r4, lr}
   153d8:	ldr	r1, [pc, #32]	; 15400 <ftello64@plt+0x4134>
   153dc:	ldr	r4, [r3]
   153e0:	bl	11074 <dcgettext@plt>
   153e4:	mov	r3, r0
   153e8:	ldr	r2, [pc, #20]	; 15404 <ftello64@plt+0x4138>
   153ec:	mov	r1, #0
   153f0:	mov	r0, r4
   153f4:	bl	11110 <error@plt>
   153f8:	bl	1129c <abort@plt>
   153fc:	andeq	r8, r2, ip, lsr #2
   15400:	andeq	r7, r1, lr, ror #18
   15404:	muleq	r1, r3, r3
   15408:	push	{r4, r5, r6, r7, r8, r9, lr}
   1540c:	sub	sp, sp, #20
   15410:	mov	r9, r3
   15414:	mov	r8, r2
   15418:	mov	r2, r1
   1541c:	mov	r1, #0
   15420:	mov	r7, r0
   15424:	ldr	r3, [sp, #56]	; 0x38
   15428:	ldr	r6, [sp, #64]	; 0x40
   1542c:	str	r3, [sp]
   15430:	add	r3, sp, #8
   15434:	bl	15598 <ftello64@plt+0x42cc>
   15438:	subs	r4, r0, #0
   1543c:	bne	154cc <ftello64@plt+0x4200>
   15440:	ldrd	r4, [sp, #8]
   15444:	ldrd	r2, [sp, #48]	; 0x30
   15448:	cmp	r5, r9
   1544c:	cmpeq	r4, r8
   15450:	movcc	r1, #1
   15454:	movcs	r1, #0
   15458:	cmp	r5, r3
   1545c:	cmpeq	r4, r2
   15460:	movls	r3, r1
   15464:	orrhi	r3, r1, #1
   15468:	cmp	r3, #0
   1546c:	beq	154e8 <ftello64@plt+0x421c>
   15470:	bl	111a0 <__errno_location@plt>
   15474:	mov	r3, #0
   15478:	mvn	r2, #-1073741824	; 0xc0000000
   1547c:	cmp	r5, r3
   15480:	cmpeq	r4, r2
   15484:	movls	r3, #34	; 0x22
   15488:	bls	15490 <ftello64@plt+0x41c4>
   1548c:	mov	r3, #75	; 0x4b
   15490:	str	r3, [r0]
   15494:	cmp	r6, #0
   15498:	moveq	r6, #1
   1549c:	bl	111a0 <__errno_location@plt>
   154a0:	ldr	r4, [r0]
   154a4:	mov	r0, r7
   154a8:	cmp	r4, #22
   154ac:	moveq	r4, #0
   154b0:	bl	13dcc <ftello64@plt+0x2b00>
   154b4:	ldr	r2, [pc, #60]	; 154f8 <ftello64@plt+0x422c>
   154b8:	mov	r1, r4
   154bc:	str	r0, [sp]
   154c0:	mov	r0, r6
   154c4:	ldr	r3, [sp, #60]	; 0x3c
   154c8:	bl	11110 <error@plt>
   154cc:	bl	111a0 <__errno_location@plt>
   154d0:	cmp	r4, #1
   154d4:	beq	1548c <ftello64@plt+0x41c0>
   154d8:	cmp	r4, #3
   154dc:	bne	15494 <ftello64@plt+0x41c8>
   154e0:	mov	r3, #0
   154e4:	b	15490 <ftello64@plt+0x41c4>
   154e8:	mov	r0, r4
   154ec:	mov	r1, r5
   154f0:	add	sp, sp, #20
   154f4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   154f8:	andeq	r7, r1, pc, lsl #7
   154fc:	mov	r1, #10
   15500:	b	15408 <ftello64@plt+0x413c>
   15504:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15508:	mov	ip, r0
   1550c:	asr	fp, r1, #31
   15510:	mov	r0, #0
   15514:	mov	lr, r0
   15518:	subs	r2, r2, #1
   1551c:	bcs	15528 <ftello64@plt+0x425c>
   15520:	add	sp, sp, #12
   15524:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15528:	ldrd	r8, [ip]
   1552c:	mov	r3, #0
   15530:	cmp	r9, r3
   15534:	umulleq	r8, r9, r8, r1
   15538:	moveq	r6, r8
   1553c:	moveq	r4, r9
   15540:	beq	15578 <ftello64@plt+0x42ac>
   15544:	umull	r4, r5, r8, r1
   15548:	strd	r4, [sp]
   1554c:	mov	r5, lr
   15550:	ldr	r4, [sp, #4]
   15554:	umlal	r4, r5, r9, r1
   15558:	cmp	r5, #0
   1555c:	ldrne	r3, [sp, #4]
   15560:	mulne	r4, r1, r9
   15564:	ldreq	r6, [sp]
   15568:	mlane	r4, r8, fp, r4
   1556c:	ldrne	r6, [sp]
   15570:	addne	r4, r4, r3
   15574:	movne	r3, #1
   15578:	cmp	r3, #0
   1557c:	mvnne	r6, #0
   15580:	movne	r3, #1
   15584:	movne	r4, r6
   15588:	orr	r0, r0, r3
   1558c:	str	r6, [ip]
   15590:	str	r4, [ip, #4]
   15594:	b	15518 <ftello64@plt+0x424c>
   15598:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1559c:	cmp	r2, #36	; 0x24
   155a0:	sub	sp, sp, #20
   155a4:	ldr	r5, [sp, #56]	; 0x38
   155a8:	bls	155c0 <ftello64@plt+0x42f4>
   155ac:	ldr	r3, [pc, #876]	; 15920 <ftello64@plt+0x4654>
   155b0:	mov	r2, #85	; 0x55
   155b4:	ldr	r1, [pc, #872]	; 15924 <ftello64@plt+0x4658>
   155b8:	ldr	r0, [pc, #872]	; 15928 <ftello64@plt+0x465c>
   155bc:	bl	112c0 <__assert_fail@plt>
   155c0:	cmp	r1, #0
   155c4:	mov	r6, r1
   155c8:	mov	r8, r0
   155cc:	mov	fp, r2
   155d0:	mov	r7, r3
   155d4:	addeq	r6, sp, #4
   155d8:	bl	111a0 <__errno_location@plt>
   155dc:	mov	r3, #0
   155e0:	mov	sl, r0
   155e4:	str	r3, [r0]
   155e8:	bl	11170 <__ctype_b_loc@plt>
   155ec:	ldrb	r9, [r8]
   155f0:	mov	r3, r8
   155f4:	ldr	r1, [r0]
   155f8:	lsl	r2, r9, #1
   155fc:	ldrh	r4, [r1, r2]
   15600:	ands	r4, r4, #8192	; 0x2000
   15604:	bne	15620 <ftello64@plt+0x4354>
   15608:	cmp	r9, #45	; 0x2d
   1560c:	bne	15628 <ftello64@plt+0x435c>
   15610:	mov	r4, #4
   15614:	mov	r0, r4
   15618:	add	sp, sp, #20
   1561c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15620:	ldrb	r9, [r3, #1]!
   15624:	b	155f8 <ftello64@plt+0x432c>
   15628:	mov	r2, fp
   1562c:	mov	r1, r6
   15630:	mov	r0, r8
   15634:	bl	111e8 <strtoumax@plt>
   15638:	ldr	r9, [r6]
   1563c:	strd	r0, [sp, #8]
   15640:	cmp	r9, r8
   15644:	bne	156a8 <ftello64@plt+0x43dc>
   15648:	cmp	r5, #0
   1564c:	beq	15610 <ftello64@plt+0x4344>
   15650:	ldrb	r1, [r8]
   15654:	cmp	r1, #0
   15658:	beq	15610 <ftello64@plt+0x4344>
   1565c:	mov	r0, r5
   15660:	bl	11194 <strchr@plt>
   15664:	cmp	r0, #0
   15668:	movne	r2, #1
   1566c:	movne	r3, #0
   15670:	strdne	r2, [sp, #8]
   15674:	beq	15610 <ftello64@plt+0x4344>
   15678:	ldrb	r8, [r9]
   1567c:	cmp	r8, #0
   15680:	beq	158d8 <ftello64@plt+0x460c>
   15684:	mov	r1, r8
   15688:	mov	r0, r5
   1568c:	bl	11194 <strchr@plt>
   15690:	cmp	r0, #0
   15694:	bne	156d0 <ftello64@plt+0x4404>
   15698:	ldrd	r2, [sp, #8]
   1569c:	orr	r4, r4, #2
   156a0:	strd	r2, [r7]
   156a4:	b	15614 <ftello64@plt+0x4348>
   156a8:	ldr	r4, [sl]
   156ac:	cmp	r4, #0
   156b0:	beq	156c0 <ftello64@plt+0x43f4>
   156b4:	cmp	r4, #34	; 0x22
   156b8:	bne	15610 <ftello64@plt+0x4344>
   156bc:	mov	r4, #1
   156c0:	cmp	r5, #0
   156c4:	strdeq	r0, [r7]
   156c8:	bne	15678 <ftello64@plt+0x43ac>
   156cc:	b	15614 <ftello64@plt+0x4348>
   156d0:	cmp	r8, #84	; 0x54
   156d4:	beq	15728 <ftello64@plt+0x445c>
   156d8:	bhi	15710 <ftello64@plt+0x4444>
   156dc:	cmp	r8, #75	; 0x4b
   156e0:	beq	15728 <ftello64@plt+0x445c>
   156e4:	bhi	15700 <ftello64@plt+0x4434>
   156e8:	cmp	r8, #69	; 0x45
   156ec:	beq	15728 <ftello64@plt+0x445c>
   156f0:	cmp	r8, #71	; 0x47
   156f4:	beq	15728 <ftello64@plt+0x445c>
   156f8:	mov	r5, #1
   156fc:	b	157e0 <ftello64@plt+0x4514>
   15700:	cmp	r8, #77	; 0x4d
   15704:	beq	15728 <ftello64@plt+0x445c>
   15708:	cmp	r8, #80	; 0x50
   1570c:	b	156f4 <ftello64@plt+0x4428>
   15710:	cmp	r8, #103	; 0x67
   15714:	beq	15728 <ftello64@plt+0x445c>
   15718:	bhi	157b8 <ftello64@plt+0x44ec>
   1571c:	sub	r3, r8, #89	; 0x59
   15720:	cmp	r3, #1
   15724:	bhi	156f8 <ftello64@plt+0x442c>
   15728:	mov	r1, #48	; 0x30
   1572c:	mov	r0, r5
   15730:	bl	11194 <strchr@plt>
   15734:	cmp	r0, #0
   15738:	beq	156f8 <ftello64@plt+0x442c>
   1573c:	ldrb	r3, [r9, #1]
   15740:	cmp	r3, #68	; 0x44
   15744:	moveq	r5, #2
   15748:	moveq	r1, #1000	; 0x3e8
   1574c:	beq	1576c <ftello64@plt+0x44a0>
   15750:	cmp	r3, #105	; 0x69
   15754:	beq	157d0 <ftello64@plt+0x4504>
   15758:	cmp	r3, #66	; 0x42
   1575c:	moveq	r5, #2
   15760:	movne	r5, #1
   15764:	moveq	r1, #1000	; 0x3e8
   15768:	movne	r1, #1024	; 0x400
   1576c:	cmp	r8, #89	; 0x59
   15770:	beq	15908 <ftello64@plt+0x463c>
   15774:	bhi	15808 <ftello64@plt+0x453c>
   15778:	cmp	r8, #75	; 0x4b
   1577c:	beq	15848 <ftello64@plt+0x457c>
   15780:	bhi	157e8 <ftello64@plt+0x451c>
   15784:	cmp	r8, #69	; 0x45
   15788:	beq	158e4 <ftello64@plt+0x4618>
   1578c:	cmp	r8, #71	; 0x47
   15790:	beq	158f0 <ftello64@plt+0x4624>
   15794:	cmp	r8, #66	; 0x42
   15798:	bne	15698 <ftello64@plt+0x43cc>
   1579c:	ldr	r3, [sp, #8]
   157a0:	ldr	r1, [sp, #12]
   157a4:	lsl	r2, r1, #10
   157a8:	lsr	r0, r1, #22
   157ac:	orr	r2, r2, r3, lsr #22
   157b0:	lsl	r3, r3, #10
   157b4:	b	15894 <ftello64@plt+0x45c8>
   157b8:	cmp	r8, #109	; 0x6d
   157bc:	beq	15728 <ftello64@plt+0x445c>
   157c0:	cmp	r8, #116	; 0x74
   157c4:	beq	15728 <ftello64@plt+0x445c>
   157c8:	cmp	r8, #107	; 0x6b
   157cc:	b	156f4 <ftello64@plt+0x4428>
   157d0:	ldrb	r3, [r9, #2]
   157d4:	cmp	r3, #66	; 0x42
   157d8:	movne	r5, #1
   157dc:	moveq	r5, #3
   157e0:	mov	r1, #1024	; 0x400
   157e4:	b	1576c <ftello64@plt+0x44a0>
   157e8:	cmp	r8, #80	; 0x50
   157ec:	beq	158f8 <ftello64@plt+0x462c>
   157f0:	cmp	r8, #84	; 0x54
   157f4:	beq	15900 <ftello64@plt+0x4634>
   157f8:	cmp	r8, #77	; 0x4d
   157fc:	bne	15698 <ftello64@plt+0x43cc>
   15800:	mov	r2, #2
   15804:	b	158e8 <ftello64@plt+0x461c>
   15808:	cmp	r8, #103	; 0x67
   1580c:	beq	158f0 <ftello64@plt+0x4624>
   15810:	bhi	15834 <ftello64@plt+0x4568>
   15814:	cmp	r8, #98	; 0x62
   15818:	beq	1587c <ftello64@plt+0x45b0>
   1581c:	cmp	r8, #99	; 0x63
   15820:	beq	15918 <ftello64@plt+0x464c>
   15824:	cmp	r8, #90	; 0x5a
   15828:	bne	15698 <ftello64@plt+0x43cc>
   1582c:	mov	r2, #7
   15830:	b	158e8 <ftello64@plt+0x461c>
   15834:	cmp	r8, #109	; 0x6d
   15838:	beq	15800 <ftello64@plt+0x4534>
   1583c:	bhi	15850 <ftello64@plt+0x4584>
   15840:	cmp	r8, #107	; 0x6b
   15844:	bne	15698 <ftello64@plt+0x43cc>
   15848:	mov	r2, #1
   1584c:	b	158e8 <ftello64@plt+0x461c>
   15850:	cmp	r8, #116	; 0x74
   15854:	beq	15900 <ftello64@plt+0x4634>
   15858:	cmp	r8, #119	; 0x77
   1585c:	bne	15698 <ftello64@plt+0x43cc>
   15860:	ldr	r3, [sp, #8]
   15864:	ldr	r2, [sp, #12]
   15868:	ldr	r0, [sp, #12]
   1586c:	adds	r3, r3, r3
   15870:	adc	r2, r2, r2
   15874:	lsr	r0, r0, #31
   15878:	b	15894 <ftello64@plt+0x45c8>
   1587c:	ldr	r3, [sp, #8]
   15880:	ldr	r1, [sp, #12]
   15884:	lsl	r2, r1, #9
   15888:	lsr	r0, r1, #23
   1588c:	orr	r2, r2, r3, lsr #23
   15890:	lsl	r3, r3, #9
   15894:	adds	r0, r0, #0
   15898:	movne	r0, #1
   1589c:	cmp	r0, #0
   158a0:	streq	r3, [sp, #8]
   158a4:	streq	r2, [sp, #12]
   158a8:	beq	158bc <ftello64@plt+0x45f0>
   158ac:	mvn	r2, #0
   158b0:	mvn	r3, #0
   158b4:	mov	r0, #1
   158b8:	strd	r2, [sp, #8]
   158bc:	ldr	r3, [r6]
   158c0:	orr	r4, r4, r0
   158c4:	add	r2, r3, r5
   158c8:	str	r2, [r6]
   158cc:	ldrb	r3, [r3, r5]
   158d0:	cmp	r3, #0
   158d4:	orrne	r4, r4, #2
   158d8:	ldrd	r2, [sp, #8]
   158dc:	strd	r2, [r7]
   158e0:	b	15614 <ftello64@plt+0x4348>
   158e4:	mov	r2, #6
   158e8:	add	r0, sp, #8
   158ec:	b	15910 <ftello64@plt+0x4644>
   158f0:	mov	r2, #3
   158f4:	b	158e8 <ftello64@plt+0x461c>
   158f8:	mov	r2, #5
   158fc:	b	158e8 <ftello64@plt+0x461c>
   15900:	mov	r2, #4
   15904:	b	158e8 <ftello64@plt+0x461c>
   15908:	mov	r2, #8
   1590c:	add	r0, sp, r2
   15910:	bl	15504 <ftello64@plt+0x4238>
   15914:	b	158bc <ftello64@plt+0x45f0>
   15918:	mov	r0, #0
   1591c:	b	158bc <ftello64@plt+0x45f0>
   15920:	andeq	r7, r1, pc, ror r9
   15924:	andeq	r7, r1, sl, lsl #19
   15928:	muleq	r1, r8, r9
   1592c:	cmp	r1, #0
   15930:	cmpne	r0, #0
   15934:	beq	1596c <ftello64@plt+0x46a0>
   15938:	push	{r4, r5, r6, lr}
   1593c:	umull	r4, r5, r0, r1
   15940:	adds	r3, r5, #0
   15944:	movne	r3, #1
   15948:	cmp	r4, #0
   1594c:	blt	15958 <ftello64@plt+0x468c>
   15950:	cmp	r3, #0
   15954:	beq	15978 <ftello64@plt+0x46ac>
   15958:	bl	111a0 <__errno_location@plt>
   1595c:	mov	r3, #12
   15960:	str	r3, [r0]
   15964:	mov	r0, #0
   15968:	pop	{r4, r5, r6, pc}
   1596c:	mov	r1, #1
   15970:	mov	r0, r1
   15974:	b	10fb4 <calloc@plt>
   15978:	pop	{r4, r5, r6, lr}
   1597c:	b	15974 <ftello64@plt+0x46a8>
   15980:	cmp	r0, #0
   15984:	beq	159a4 <ftello64@plt+0x46d8>
   15988:	bge	159a8 <ftello64@plt+0x46dc>
   1598c:	push	{r4, lr}
   15990:	bl	111a0 <__errno_location@plt>
   15994:	mov	r3, #12
   15998:	str	r3, [r0]
   1599c:	mov	r0, #0
   159a0:	pop	{r4, pc}
   159a4:	mov	r0, #1
   159a8:	b	11128 <malloc@plt>
   159ac:	cmp	r0, #0
   159b0:	bne	159bc <ftello64@plt+0x46f0>
   159b4:	mov	r0, r1
   159b8:	b	15980 <ftello64@plt+0x46b4>
   159bc:	cmp	r1, #0
   159c0:	push	{r4, lr}
   159c4:	bne	159d4 <ftello64@plt+0x4708>
   159c8:	bl	15af4 <ftello64@plt+0x4828>
   159cc:	mov	r0, #0
   159d0:	pop	{r4, pc}
   159d4:	blt	159e0 <ftello64@plt+0x4714>
   159d8:	pop	{r4, lr}
   159dc:	b	1108c <realloc@plt>
   159e0:	bl	111a0 <__errno_location@plt>
   159e4:	mov	r3, #12
   159e8:	str	r3, [r0]
   159ec:	b	159cc <ftello64@plt+0x4700>
   159f0:	push	{r4, r5, r6, lr}
   159f4:	mov	r4, r0
   159f8:	bl	110ec <__fpending@plt>
   159fc:	mov	r5, r0
   15a00:	mov	r0, r4
   15a04:	bl	110f8 <ferror_unlocked@plt>
   15a08:	mov	r6, r0
   15a0c:	mov	r0, r4
   15a10:	bl	123c0 <ftello64@plt+0x10f4>
   15a14:	cmp	r6, #0
   15a18:	mov	r4, r0
   15a1c:	bne	15a48 <ftello64@plt+0x477c>
   15a20:	cmp	r0, #0
   15a24:	beq	15a40 <ftello64@plt+0x4774>
   15a28:	cmp	r5, #0
   15a2c:	bne	15a58 <ftello64@plt+0x478c>
   15a30:	bl	111a0 <__errno_location@plt>
   15a34:	ldr	r4, [r0]
   15a38:	subs	r4, r4, #9
   15a3c:	mvnne	r4, #0
   15a40:	mov	r0, r4
   15a44:	pop	{r4, r5, r6, pc}
   15a48:	cmp	r0, #0
   15a4c:	bne	15a58 <ftello64@plt+0x478c>
   15a50:	bl	111a0 <__errno_location@plt>
   15a54:	str	r4, [r0]
   15a58:	mvn	r4, #0
   15a5c:	b	15a40 <ftello64@plt+0x4774>
   15a60:	push	{r4, r5, r6, lr}
   15a64:	mov	r6, r1
   15a68:	bl	11254 <fopen64@plt>
   15a6c:	subs	r4, r0, #0
   15a70:	beq	15aa8 <ftello64@plt+0x47dc>
   15a74:	bl	111dc <fileno@plt>
   15a78:	cmp	r0, #2
   15a7c:	bhi	15aa8 <ftello64@plt+0x47dc>
   15a80:	bl	16964 <ftello64@plt+0x5698>
   15a84:	subs	r5, r0, #0
   15a88:	bge	15ab0 <ftello64@plt+0x47e4>
   15a8c:	bl	111a0 <__errno_location@plt>
   15a90:	mov	r5, r0
   15a94:	mov	r0, r4
   15a98:	ldr	r6, [r5]
   15a9c:	bl	123c0 <ftello64@plt+0x10f4>
   15aa0:	str	r6, [r5]
   15aa4:	mov	r4, #0
   15aa8:	mov	r0, r4
   15aac:	pop	{r4, r5, r6, pc}
   15ab0:	mov	r0, r4
   15ab4:	bl	123c0 <ftello64@plt+0x10f4>
   15ab8:	cmp	r0, #0
   15abc:	beq	15adc <ftello64@plt+0x4810>
   15ac0:	bl	111a0 <__errno_location@plt>
   15ac4:	mov	r4, r0
   15ac8:	mov	r0, r5
   15acc:	ldr	r6, [r4]
   15ad0:	bl	112b4 <close@plt>
   15ad4:	str	r6, [r4]
   15ad8:	b	15aa4 <ftello64@plt+0x47d8>
   15adc:	mov	r1, r6
   15ae0:	mov	r0, r5
   15ae4:	bl	10fa8 <fdopen@plt>
   15ae8:	subs	r4, r0, #0
   15aec:	bne	15aa8 <ftello64@plt+0x47dc>
   15af0:	b	15ac0 <ftello64@plt+0x47f4>
   15af4:	push	{r0, r1, r2, r4, r5, lr}
   15af8:	mov	r5, r0
   15afc:	bl	111a0 <__errno_location@plt>
   15b00:	mov	r4, r0
   15b04:	mov	r0, r5
   15b08:	ldr	r3, [r4]
   15b0c:	str	r3, [sp]
   15b10:	str	r3, [sp, #4]
   15b14:	mov	r3, #0
   15b18:	str	r3, [r4]
   15b1c:	bl	10ffc <free@plt>
   15b20:	ldr	r3, [r4]
   15b24:	add	r2, sp, #8
   15b28:	clz	r3, r3
   15b2c:	lsr	r3, r3, #5
   15b30:	add	r3, r2, r3, lsl #2
   15b34:	ldr	r3, [r3, #-8]
   15b38:	str	r3, [r4]
   15b3c:	add	sp, sp, #12
   15b40:	pop	{r4, r5, pc}
   15b44:	andeq	r0, r0, r0
   15b48:	ror	r0, r0, #3
   15b4c:	udiv	r3, r0, r1
   15b50:	mls	r0, r3, r1, r0
   15b54:	bx	lr
   15b58:	sub	r0, r1, r0
   15b5c:	clz	r0, r0
   15b60:	lsr	r0, r0, #5
   15b64:	bx	lr
   15b68:	ldrb	r3, [r1, #16]
   15b6c:	cmp	r3, #0
   15b70:	bne	15b9c <ftello64@plt+0x48d0>
   15b74:	vmov	s15, r0
   15b78:	vldr	s14, [r1, #8]
   15b7c:	vcvt.f32.u32	s13, s15
   15b80:	vdiv.f32	s15, s13, s14
   15b84:	vldr	s14, [pc, #140]	; 15c18 <ftello64@plt+0x494c>
   15b88:	vcmpe.f32	s15, s14
   15b8c:	vmrs	APSR_nzcv, fpscr
   15b90:	bge	15bb0 <ftello64@plt+0x48e4>
   15b94:	vcvt.u32.f32	s15, s15
   15b98:	vmov	r0, s15
   15b9c:	cmp	r0, #10
   15ba0:	movcc	r0, #10
   15ba4:	orr	r0, r0, #1
   15ba8:	cmn	r0, #1
   15bac:	bne	15be4 <ftello64@plt+0x4918>
   15bb0:	mov	r0, #0
   15bb4:	bx	lr
   15bb8:	add	r2, r3, #1
   15bbc:	add	r3, r3, #2
   15bc0:	add	r1, r1, r2, lsl #2
   15bc4:	udiv	r2, r0, r3
   15bc8:	cmp	r0, r1
   15bcc:	mls	r2, r3, r2, r0
   15bd0:	bls	15bf0 <ftello64@plt+0x4924>
   15bd4:	cmp	r2, #0
   15bd8:	bne	15bb8 <ftello64@plt+0x48ec>
   15bdc:	add	r0, r0, #2
   15be0:	b	15ba8 <ftello64@plt+0x48dc>
   15be4:	mov	r1, #9
   15be8:	mov	r3, #3
   15bec:	b	15bc4 <ftello64@plt+0x48f8>
   15bf0:	cmp	r2, #0
   15bf4:	beq	15bdc <ftello64@plt+0x4910>
   15bf8:	lsrs	r3, r0, #30
   15bfc:	movne	r3, #1
   15c00:	moveq	r3, #0
   15c04:	tst	r0, #536870912	; 0x20000000
   15c08:	bne	15bb0 <ftello64@plt+0x48e4>
   15c0c:	cmp	r3, #0
   15c10:	bxeq	lr
   15c14:	b	15bb0 <ftello64@plt+0x48e4>
   15c18:	svcmi	0x00800000
   15c1c:	push	{r4, lr}
   15c20:	mov	r4, r0
   15c24:	mov	r0, r1
   15c28:	ldr	r1, [r4, #8]
   15c2c:	ldr	r3, [r4, #24]
   15c30:	blx	r3
   15c34:	ldr	r3, [r4, #8]
   15c38:	cmp	r3, r0
   15c3c:	bhi	15c44 <ftello64@plt+0x4978>
   15c40:	bl	1129c <abort@plt>
   15c44:	ldr	r3, [r4]
   15c48:	add	r0, r3, r0, lsl #3
   15c4c:	pop	{r4, pc}
   15c50:	push	{r4, r5, r6, r7, r8, lr}
   15c54:	mov	r8, r2
   15c58:	mov	r6, r1
   15c5c:	mov	r5, r0
   15c60:	mov	r7, r3
   15c64:	bl	15c1c <ftello64@plt+0x4950>
   15c68:	str	r0, [r8]
   15c6c:	ldr	r1, [r0]
   15c70:	cmp	r1, #0
   15c74:	bne	15c84 <ftello64@plt+0x49b8>
   15c78:	mov	r2, #0
   15c7c:	mov	r0, r2
   15c80:	pop	{r4, r5, r6, r7, r8, pc}
   15c84:	cmp	r1, r6
   15c88:	mov	r4, r0
   15c8c:	beq	15ca4 <ftello64@plt+0x49d8>
   15c90:	mov	r0, r6
   15c94:	ldr	r3, [r5, #28]
   15c98:	blx	r3
   15c9c:	cmp	r0, #0
   15ca0:	beq	15cf8 <ftello64@plt+0x4a2c>
   15ca4:	cmp	r7, #0
   15ca8:	ldr	r2, [r4]
   15cac:	beq	15c7c <ftello64@plt+0x49b0>
   15cb0:	ldr	r3, [r4, #4]
   15cb4:	cmp	r3, #0
   15cb8:	streq	r3, [r4]
   15cbc:	beq	15c7c <ftello64@plt+0x49b0>
   15cc0:	ldm	r3, {r0, r1}
   15cc4:	stm	r4, {r0, r1}
   15cc8:	mov	r1, #0
   15ccc:	str	r1, [r3]
   15cd0:	ldr	r1, [r5, #36]	; 0x24
   15cd4:	str	r1, [r3, #4]
   15cd8:	str	r3, [r5, #36]	; 0x24
   15cdc:	b	15c7c <ftello64@plt+0x49b0>
   15ce0:	mov	r0, r6
   15ce4:	ldr	r3, [r5, #28]
   15ce8:	blx	r3
   15cec:	cmp	r0, #0
   15cf0:	bne	15d10 <ftello64@plt+0x4a44>
   15cf4:	ldr	r4, [r4, #4]
   15cf8:	ldr	r3, [r4, #4]
   15cfc:	cmp	r3, #0
   15d00:	beq	15c78 <ftello64@plt+0x49ac>
   15d04:	ldr	r1, [r3]
   15d08:	cmp	r1, r6
   15d0c:	bne	15ce0 <ftello64@plt+0x4a14>
   15d10:	ldr	r3, [r4, #4]
   15d14:	cmp	r7, #0
   15d18:	ldr	r2, [r3]
   15d1c:	beq	15c7c <ftello64@plt+0x49b0>
   15d20:	ldr	r1, [r3, #4]
   15d24:	str	r1, [r4, #4]
   15d28:	b	15cc8 <ftello64@plt+0x49fc>
   15d2c:	ldr	r2, [pc, #164]	; 15dd8 <ftello64@plt+0x4b0c>
   15d30:	ldr	r3, [r0]
   15d34:	cmp	r3, r2
   15d38:	beq	15dc0 <ftello64@plt+0x4af4>
   15d3c:	vldr	s13, [pc, #132]	; 15dc8 <ftello64@plt+0x4afc>
   15d40:	vldr	s14, [r3, #8]
   15d44:	vcmpe.f32	s14, s13
   15d48:	vmrs	APSR_nzcv, fpscr
   15d4c:	ble	15db4 <ftello64@plt+0x4ae8>
   15d50:	vldr	s15, [pc, #116]	; 15dcc <ftello64@plt+0x4b00>
   15d54:	vcmpe.f32	s14, s15
   15d58:	vmrs	APSR_nzcv, fpscr
   15d5c:	bpl	15db4 <ftello64@plt+0x4ae8>
   15d60:	vldr	s15, [pc, #104]	; 15dd0 <ftello64@plt+0x4b04>
   15d64:	vldr	s12, [r3, #12]
   15d68:	vcmpe.f32	s12, s15
   15d6c:	vmrs	APSR_nzcv, fpscr
   15d70:	ble	15db4 <ftello64@plt+0x4ae8>
   15d74:	vldr	s15, [r3]
   15d78:	vcmpe.f32	s15, #0.0
   15d7c:	vmrs	APSR_nzcv, fpscr
   15d80:	blt	15db4 <ftello64@plt+0x4ae8>
   15d84:	vadd.f32	s15, s15, s13
   15d88:	vldr	s13, [r3, #4]
   15d8c:	vcmpe.f32	s15, s13
   15d90:	vmrs	APSR_nzcv, fpscr
   15d94:	bpl	15db4 <ftello64@plt+0x4ae8>
   15d98:	vldr	s12, [pc, #52]	; 15dd4 <ftello64@plt+0x4b08>
   15d9c:	vcmpe.f32	s13, s12
   15da0:	vmrs	APSR_nzcv, fpscr
   15da4:	bhi	15db4 <ftello64@plt+0x4ae8>
   15da8:	vcmpe.f32	s14, s15
   15dac:	vmrs	APSR_nzcv, fpscr
   15db0:	bgt	15dc0 <ftello64@plt+0x4af4>
   15db4:	str	r2, [r0]
   15db8:	mov	r0, #0
   15dbc:	bx	lr
   15dc0:	mov	r0, #1
   15dc4:	bx	lr
   15dc8:	stclcc	12, cr12, [ip, #820]	; 0x334
   15dcc:	svccc	0x00666666
   15dd0:	svccc	0x008ccccd
   15dd4:	svccc	0x00800000
   15dd8:	andeq	r7, r1, r0, asr #19
   15ddc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15de0:	mov	r5, r0
   15de4:	mov	r7, r1
   15de8:	mov	r8, r2
   15dec:	mov	r9, #0
   15df0:	ldr	r4, [r1]
   15df4:	add	r4, r4, #8
   15df8:	ldr	r2, [r7, #4]
   15dfc:	sub	r3, r4, #8
   15e00:	cmp	r2, r3
   15e04:	bhi	15e14 <ftello64@plt+0x4b48>
   15e08:	mov	r8, #1
   15e0c:	mov	r0, r8
   15e10:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15e14:	ldr	r3, [r4, #-8]
   15e18:	cmp	r3, #0
   15e1c:	ldrne	r6, [r4, #-4]
   15e20:	bne	15e7c <ftello64@plt+0x4bb0>
   15e24:	add	r4, r4, #8
   15e28:	b	15df8 <ftello64@plt+0x4b2c>
   15e2c:	ldr	sl, [r6]
   15e30:	mov	r0, r5
   15e34:	mov	r1, sl
   15e38:	bl	15c1c <ftello64@plt+0x4950>
   15e3c:	ldr	r2, [r0]
   15e40:	ldr	r1, [r6, #4]
   15e44:	cmp	r2, #0
   15e48:	ldrne	r3, [r0, #4]
   15e4c:	strne	r3, [r6, #4]
   15e50:	strne	r6, [r0, #4]
   15e54:	bne	15e78 <ftello64@plt+0x4bac>
   15e58:	ldr	r3, [r5, #12]
   15e5c:	str	sl, [r0]
   15e60:	add	r3, r3, #1
   15e64:	str	r3, [r5, #12]
   15e68:	str	r2, [r6]
   15e6c:	ldr	r3, [r5, #36]	; 0x24
   15e70:	str	r3, [r6, #4]
   15e74:	str	r6, [r5, #36]	; 0x24
   15e78:	mov	r6, r1
   15e7c:	cmp	r6, #0
   15e80:	bne	15e2c <ftello64@plt+0x4b60>
   15e84:	cmp	r8, #0
   15e88:	str	r6, [r4, #-4]
   15e8c:	ldr	sl, [r4, #-8]
   15e90:	bne	15e24 <ftello64@plt+0x4b58>
   15e94:	mov	r1, sl
   15e98:	mov	r0, r5
   15e9c:	bl	15c1c <ftello64@plt+0x4950>
   15ea0:	ldr	r3, [r0]
   15ea4:	mov	r6, r0
   15ea8:	cmp	r3, #0
   15eac:	beq	15ef8 <ftello64@plt+0x4c2c>
   15eb0:	ldr	r0, [r5, #36]	; 0x24
   15eb4:	cmp	r0, #0
   15eb8:	ldrne	r3, [r0, #4]
   15ebc:	strne	r3, [r5, #36]	; 0x24
   15ec0:	bne	15ed4 <ftello64@plt+0x4c08>
   15ec4:	mov	r0, #8
   15ec8:	bl	15980 <ftello64@plt+0x46b4>
   15ecc:	cmp	r0, #0
   15ed0:	beq	15e0c <ftello64@plt+0x4b40>
   15ed4:	ldr	r3, [r6, #4]
   15ed8:	str	sl, [r0]
   15edc:	str	r3, [r0, #4]
   15ee0:	str	r0, [r6, #4]
   15ee4:	ldr	r3, [r7, #12]
   15ee8:	str	r9, [r4, #-8]
   15eec:	sub	r3, r3, #1
   15ef0:	str	r3, [r7, #12]
   15ef4:	b	15e24 <ftello64@plt+0x4b58>
   15ef8:	ldr	r3, [r5, #12]
   15efc:	str	sl, [r0]
   15f00:	add	r3, r3, #1
   15f04:	str	r3, [r5, #12]
   15f08:	b	15ee4 <ftello64@plt+0x4c18>
   15f0c:	ldr	r0, [r0, #8]
   15f10:	bx	lr
   15f14:	ldr	r0, [r0, #12]
   15f18:	bx	lr
   15f1c:	ldr	r0, [r0, #16]
   15f20:	bx	lr
   15f24:	ldm	r0, {r3, ip}
   15f28:	mov	r0, #0
   15f2c:	cmp	ip, r3
   15f30:	bxls	lr
   15f34:	ldr	r2, [r3]
   15f38:	cmp	r2, #0
   15f3c:	beq	15f64 <ftello64@plt+0x4c98>
   15f40:	mov	r1, r3
   15f44:	mov	r2, #1
   15f48:	b	15f50 <ftello64@plt+0x4c84>
   15f4c:	add	r2, r2, #1
   15f50:	ldr	r1, [r1, #4]
   15f54:	cmp	r1, #0
   15f58:	bne	15f4c <ftello64@plt+0x4c80>
   15f5c:	cmp	r0, r2
   15f60:	movcc	r0, r2
   15f64:	add	r3, r3, #8
   15f68:	b	15f2c <ftello64@plt+0x4c60>
   15f6c:	push	{lr}		; (str lr, [sp, #-4]!)
   15f70:	mov	r3, #0
   15f74:	mov	r1, r3
   15f78:	ldm	r0, {r2, lr}
   15f7c:	cmp	lr, r2
   15f80:	bhi	15fa4 <ftello64@plt+0x4cd8>
   15f84:	ldr	r2, [r0, #12]
   15f88:	cmp	r2, r1
   15f8c:	ldreq	r0, [r0, #16]
   15f90:	subeq	r0, r0, r3
   15f94:	clzeq	r0, r0
   15f98:	lsreq	r0, r0, #5
   15f9c:	movne	r0, #0
   15fa0:	pop	{pc}		; (ldr pc, [sp], #4)
   15fa4:	ldr	ip, [r2]
   15fa8:	cmp	ip, #0
   15fac:	addne	r1, r1, #1
   15fb0:	addne	r3, r3, #1
   15fb4:	movne	ip, r2
   15fb8:	bne	15fc8 <ftello64@plt+0x4cfc>
   15fbc:	add	r2, r2, #8
   15fc0:	b	15f7c <ftello64@plt+0x4cb0>
   15fc4:	add	r3, r3, #1
   15fc8:	ldr	ip, [ip, #4]
   15fcc:	cmp	ip, #0
   15fd0:	bne	15fc4 <ftello64@plt+0x4cf8>
   15fd4:	b	15fbc <ftello64@plt+0x4cf0>
   15fd8:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   15fdc:	mov	r6, r0
   15fe0:	mov	r4, r1
   15fe4:	bl	15f24 <ftello64@plt+0x4c58>
   15fe8:	ldr	r5, [r6, #8]
   15fec:	mov	r8, r0
   15ff0:	mov	r1, #1
   15ff4:	mov	r0, r4
   15ff8:	ldr	r7, [r6, #12]
   15ffc:	ldr	r2, [pc, #116]	; 16078 <ftello64@plt+0x4dac>
   16000:	ldr	r3, [r6, #16]
   16004:	bl	111f4 <__fprintf_chk@plt>
   16008:	mov	r3, r5
   1600c:	ldr	r2, [pc, #104]	; 1607c <ftello64@plt+0x4db0>
   16010:	mov	r1, #1
   16014:	mov	r0, r4
   16018:	bl	111f4 <__fprintf_chk@plt>
   1601c:	vmov	s15, r7
   16020:	mov	r3, r7
   16024:	mov	r1, #1
   16028:	ldr	r2, [pc, #80]	; 16080 <ftello64@plt+0x4db4>
   1602c:	mov	r0, r4
   16030:	vcvt.f64.u32	d6, s15
   16034:	vldr	d7, [pc, #52]	; 16070 <ftello64@plt+0x4da4>
   16038:	vmul.f64	d6, d6, d7
   1603c:	vmov	s15, r5
   16040:	vcvt.f64.u32	d7, s15
   16044:	vdiv.f64	d5, d6, d7
   16048:	vstr	d5, [sp]
   1604c:	bl	111f4 <__fprintf_chk@plt>
   16050:	ldr	r2, [pc, #44]	; 16084 <ftello64@plt+0x4db8>
   16054:	mov	r3, r8
   16058:	mov	r1, #1
   1605c:	mov	r0, r4
   16060:	add	sp, sp, #8
   16064:	pop	{r4, r5, r6, r7, r8, lr}
   16068:	b	111f4 <__fprintf_chk@plt>
   1606c:	nop	{0}
   16070:	andeq	r0, r0, r0
   16074:	subsmi	r0, r9, r0
   16078:	ldrdeq	r7, [r1], -r4
   1607c:	andeq	r7, r1, ip, ror #19
   16080:	andeq	r7, r1, r4, lsl #20
   16084:	andeq	r7, r1, r5, lsr #20
   16088:	push	{r4, r5, r6, lr}
   1608c:	mov	r6, r0
   16090:	mov	r5, r1
   16094:	bl	15c1c <ftello64@plt+0x4950>
   16098:	ldr	r3, [r0]
   1609c:	cmp	r3, #0
   160a0:	beq	160dc <ftello64@plt+0x4e10>
   160a4:	mov	r4, r0
   160a8:	ldr	r1, [r4]
   160ac:	cmp	r1, r5
   160b0:	bne	160bc <ftello64@plt+0x4df0>
   160b4:	ldr	r0, [r4]
   160b8:	pop	{r4, r5, r6, pc}
   160bc:	mov	r0, r5
   160c0:	ldr	r3, [r6, #28]
   160c4:	blx	r3
   160c8:	cmp	r0, #0
   160cc:	bne	160b4 <ftello64@plt+0x4de8>
   160d0:	ldr	r4, [r4, #4]
   160d4:	cmp	r4, #0
   160d8:	bne	160a8 <ftello64@plt+0x4ddc>
   160dc:	mov	r0, #0
   160e0:	pop	{r4, r5, r6, pc}
   160e4:	ldr	r3, [r0, #16]
   160e8:	cmp	r3, #0
   160ec:	beq	1611c <ftello64@plt+0x4e50>
   160f0:	ldr	r3, [r0]
   160f4:	ldr	r2, [r0, #4]
   160f8:	cmp	r2, r3
   160fc:	bhi	16108 <ftello64@plt+0x4e3c>
   16100:	push	{r4, lr}
   16104:	bl	1129c <abort@plt>
   16108:	ldr	r0, [r3]
   1610c:	cmp	r0, #0
   16110:	bxne	lr
   16114:	add	r3, r3, #8
   16118:	b	160f8 <ftello64@plt+0x4e2c>
   1611c:	mov	r0, r3
   16120:	bx	lr
   16124:	push	{r4, r5, r6, lr}
   16128:	mov	r4, r0
   1612c:	mov	r5, r1
   16130:	bl	15c1c <ftello64@plt+0x4950>
   16134:	mov	r2, r0
   16138:	mov	r3, r0
   1613c:	ldm	r3, {r1, r3}
   16140:	cmp	r1, r5
   16144:	bne	16158 <ftello64@plt+0x4e8c>
   16148:	cmp	r3, #0
   1614c:	beq	16160 <ftello64@plt+0x4e94>
   16150:	ldr	r0, [r3]
   16154:	pop	{r4, r5, r6, pc}
   16158:	cmp	r3, #0
   1615c:	bne	1613c <ftello64@plt+0x4e70>
   16160:	ldr	r3, [r4, #4]
   16164:	add	r2, r2, #8
   16168:	cmp	r3, r2
   1616c:	bhi	16178 <ftello64@plt+0x4eac>
   16170:	mov	r0, #0
   16174:	pop	{r4, r5, r6, pc}
   16178:	ldr	r0, [r2]
   1617c:	cmp	r0, #0
   16180:	beq	16164 <ftello64@plt+0x4e98>
   16184:	pop	{r4, r5, r6, pc}
   16188:	ldr	ip, [r0]
   1618c:	mov	r3, #0
   16190:	push	{r4, r5, lr}
   16194:	ldr	lr, [r0, #4]
   16198:	cmp	lr, ip
   1619c:	bhi	161a8 <ftello64@plt+0x4edc>
   161a0:	mov	r0, r3
   161a4:	pop	{r4, r5, pc}
   161a8:	ldr	lr, [ip]
   161ac:	cmp	lr, #0
   161b0:	beq	161dc <ftello64@plt+0x4f10>
   161b4:	add	r4, r1, r3, lsl #2
   161b8:	mov	lr, ip
   161bc:	cmp	r2, r3
   161c0:	bls	161a0 <ftello64@plt+0x4ed4>
   161c4:	ldr	r5, [lr]
   161c8:	add	r3, r3, #1
   161cc:	str	r5, [r4], #4
   161d0:	ldr	lr, [lr, #4]
   161d4:	cmp	lr, #0
   161d8:	bne	161bc <ftello64@plt+0x4ef0>
   161dc:	add	ip, ip, #8
   161e0:	b	16194 <ftello64@plt+0x4ec8>
   161e4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   161e8:	mov	r7, r0
   161ec:	mov	r8, r1
   161f0:	mov	r9, r2
   161f4:	mov	r6, #0
   161f8:	ldr	r4, [r0]
   161fc:	ldr	r3, [r7, #4]
   16200:	cmp	r3, r4
   16204:	bhi	16210 <ftello64@plt+0x4f44>
   16208:	mov	r0, r6
   1620c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16210:	ldr	r3, [r4]
   16214:	cmp	r3, #0
   16218:	beq	16244 <ftello64@plt+0x4f78>
   1621c:	mov	r5, r4
   16220:	mov	r1, r9
   16224:	ldr	r0, [r5]
   16228:	blx	r8
   1622c:	cmp	r0, #0
   16230:	beq	16208 <ftello64@plt+0x4f3c>
   16234:	ldr	r5, [r5, #4]
   16238:	add	r6, r6, #1
   1623c:	cmp	r5, #0
   16240:	bne	16220 <ftello64@plt+0x4f54>
   16244:	add	r4, r4, #8
   16248:	b	161fc <ftello64@plt+0x4f30>
   1624c:	sub	r2, r0, #1
   16250:	mov	r0, #0
   16254:	ldrb	r3, [r2, #1]!
   16258:	cmp	r3, #0
   1625c:	bxeq	lr
   16260:	rsb	r0, r0, r0, lsl #5
   16264:	add	r0, r0, r3
   16268:	udiv	r3, r0, r1
   1626c:	mls	r0, r1, r3, r0
   16270:	b	16254 <ftello64@plt+0x4f88>
   16274:	push	{lr}		; (str lr, [sp, #-4]!)
   16278:	mov	ip, r0
   1627c:	ldr	lr, [pc, #16]	; 16294 <ftello64@plt+0x4fc8>
   16280:	ldm	lr!, {r0, r1, r2, r3}
   16284:	stmia	ip!, {r0, r1, r2, r3}
   16288:	ldr	r3, [lr]
   1628c:	str	r3, [ip]
   16290:	pop	{pc}		; (ldr pc, [sp], #4)
   16294:	andeq	r7, r1, r0, asr #19
   16298:	cmp	r2, #0
   1629c:	push	{r4, r5, r6, r7, r8, lr}
   162a0:	mov	r8, r0
   162a4:	mov	r0, #40	; 0x28
   162a8:	mov	r5, r1
   162ac:	ldr	r7, [pc, #164]	; 16358 <ftello64@plt+0x508c>
   162b0:	movne	r7, r2
   162b4:	cmp	r3, #0
   162b8:	ldr	r6, [pc, #156]	; 1635c <ftello64@plt+0x5090>
   162bc:	movne	r6, r3
   162c0:	bl	15980 <ftello64@plt+0x46b4>
   162c4:	subs	r4, r0, #0
   162c8:	beq	16340 <ftello64@plt+0x5074>
   162cc:	ldr	r3, [pc, #140]	; 16360 <ftello64@plt+0x5094>
   162d0:	cmp	r5, #0
   162d4:	mov	r0, r4
   162d8:	moveq	r5, r3
   162dc:	str	r5, [r0, #20]!
   162e0:	bl	15d2c <ftello64@plt+0x4a60>
   162e4:	cmp	r0, #0
   162e8:	beq	16348 <ftello64@plt+0x507c>
   162ec:	mov	r1, r5
   162f0:	mov	r0, r8
   162f4:	bl	15b68 <ftello64@plt+0x489c>
   162f8:	cmp	r0, #0
   162fc:	str	r0, [r4, #8]
   16300:	beq	16348 <ftello64@plt+0x507c>
   16304:	mov	r1, #8
   16308:	bl	1592c <ftello64@plt+0x4660>
   1630c:	cmp	r0, #0
   16310:	str	r0, [r4]
   16314:	beq	16348 <ftello64@plt+0x507c>
   16318:	ldr	r3, [r4, #8]
   1631c:	str	r7, [r4, #24]
   16320:	ldr	r2, [sp, #24]
   16324:	str	r6, [r4, #28]
   16328:	add	r0, r0, r3, lsl #3
   1632c:	mov	r3, #0
   16330:	str	r0, [r4, #4]
   16334:	str	r3, [r4, #12]
   16338:	str	r3, [r4, #16]
   1633c:	strd	r2, [r4, #32]
   16340:	mov	r0, r4
   16344:	pop	{r4, r5, r6, r7, r8, pc}
   16348:	mov	r0, r4
   1634c:	mov	r4, #0
   16350:	bl	15af4 <ftello64@plt+0x4828>
   16354:	b	16340 <ftello64@plt+0x5074>
   16358:	andeq	r5, r1, r8, asr #22
   1635c:	andeq	r5, r1, r8, asr fp
   16360:	andeq	r7, r1, r0, asr #19
   16364:	push	{r4, r5, r6, r7, r8, lr}
   16368:	mov	r5, r0
   1636c:	mov	r7, #0
   16370:	ldr	r4, [r0]
   16374:	add	r4, r4, #8
   16378:	ldr	r2, [r5, #4]
   1637c:	sub	r3, r4, #8
   16380:	cmp	r2, r3
   16384:	bhi	16398 <ftello64@plt+0x50cc>
   16388:	mov	r3, #0
   1638c:	str	r3, [r5, #12]
   16390:	str	r3, [r5, #16]
   16394:	pop	{r4, r5, r6, r7, r8, pc}
   16398:	ldr	r3, [r4, #-8]
   1639c:	cmp	r3, #0
   163a0:	ldrne	r6, [r4, #-4]
   163a4:	bne	163d8 <ftello64@plt+0x510c>
   163a8:	add	r4, r4, #8
   163ac:	b	16378 <ftello64@plt+0x50ac>
   163b0:	cmp	r3, #0
   163b4:	beq	163c0 <ftello64@plt+0x50f4>
   163b8:	ldr	r0, [r6]
   163bc:	blx	r3
   163c0:	ldr	r3, [r6, #4]
   163c4:	ldr	r2, [r5, #36]	; 0x24
   163c8:	str	r7, [r6]
   163cc:	str	r2, [r6, #4]
   163d0:	str	r6, [r5, #36]	; 0x24
   163d4:	mov	r6, r3
   163d8:	cmp	r6, #0
   163dc:	ldr	r3, [r5, #32]
   163e0:	bne	163b0 <ftello64@plt+0x50e4>
   163e4:	cmp	r3, #0
   163e8:	beq	163f4 <ftello64@plt+0x5128>
   163ec:	ldr	r0, [r4, #-8]
   163f0:	blx	r3
   163f4:	str	r7, [r4, #-8]
   163f8:	str	r7, [r4, #-4]
   163fc:	b	163a8 <ftello64@plt+0x50dc>
   16400:	ldr	r3, [r0, #32]
   16404:	push	{r4, r5, r6, lr}
   16408:	mov	r4, r0
   1640c:	cmp	r3, #0
   16410:	bne	16444 <ftello64@plt+0x5178>
   16414:	ldr	r5, [r4]
   16418:	ldr	r3, [r4, #4]
   1641c:	cmp	r3, r5
   16420:	bhi	16494 <ftello64@plt+0x51c8>
   16424:	ldr	r0, [r4, #36]	; 0x24
   16428:	cmp	r0, #0
   1642c:	bne	164b4 <ftello64@plt+0x51e8>
   16430:	ldr	r0, [r4]
   16434:	bl	15af4 <ftello64@plt+0x4828>
   16438:	mov	r0, r4
   1643c:	pop	{r4, r5, r6, lr}
   16440:	b	15af4 <ftello64@plt+0x4828>
   16444:	ldr	r3, [r0, #16]
   16448:	cmp	r3, #0
   1644c:	ldrne	r5, [r0]
   16450:	beq	16414 <ftello64@plt+0x5148>
   16454:	ldr	r3, [r4, #4]
   16458:	cmp	r3, r5
   1645c:	bls	16414 <ftello64@plt+0x5148>
   16460:	ldr	r3, [r5]
   16464:	cmp	r3, #0
   16468:	bne	16474 <ftello64@plt+0x51a8>
   1646c:	add	r5, r5, #8
   16470:	b	16454 <ftello64@plt+0x5188>
   16474:	mov	r6, r5
   16478:	ldr	r0, [r6]
   1647c:	ldr	r3, [r4, #32]
   16480:	blx	r3
   16484:	ldr	r6, [r6, #4]
   16488:	cmp	r6, #0
   1648c:	bne	16478 <ftello64@plt+0x51ac>
   16490:	b	1646c <ftello64@plt+0x51a0>
   16494:	ldr	r0, [r5, #4]
   16498:	cmp	r0, #0
   1649c:	addeq	r5, r5, #8
   164a0:	beq	16418 <ftello64@plt+0x514c>
   164a4:	ldr	r6, [r0, #4]
   164a8:	bl	15af4 <ftello64@plt+0x4828>
   164ac:	mov	r0, r6
   164b0:	b	16498 <ftello64@plt+0x51cc>
   164b4:	ldr	r5, [r0, #4]
   164b8:	bl	15af4 <ftello64@plt+0x4828>
   164bc:	mov	r0, r5
   164c0:	b	16428 <ftello64@plt+0x515c>
   164c4:	push	{r4, r5, lr}
   164c8:	mov	r4, r0
   164cc:	sub	sp, sp, #44	; 0x2c
   164d0:	mov	r0, r1
   164d4:	ldr	r1, [r4, #20]
   164d8:	bl	15b68 <ftello64@plt+0x489c>
   164dc:	subs	r5, r0, #0
   164e0:	bne	164f4 <ftello64@plt+0x5228>
   164e4:	mov	r5, #0
   164e8:	mov	r0, r5
   164ec:	add	sp, sp, #44	; 0x2c
   164f0:	pop	{r4, r5, pc}
   164f4:	ldr	r3, [r4, #8]
   164f8:	cmp	r3, r5
   164fc:	beq	165dc <ftello64@plt+0x5310>
   16500:	mov	r1, #8
   16504:	bl	1592c <ftello64@plt+0x4660>
   16508:	cmp	r0, #0
   1650c:	str	r0, [sp]
   16510:	beq	164e4 <ftello64@plt+0x5218>
   16514:	ldr	r3, [r4, #20]
   16518:	mov	r2, #0
   1651c:	add	r0, r0, r5, lsl #3
   16520:	mov	r1, r4
   16524:	stmib	sp, {r0, r5}
   16528:	mov	r0, sp
   1652c:	str	r2, [sp, #12]
   16530:	strd	r2, [sp, #16]
   16534:	ldr	r3, [r4, #24]
   16538:	str	r3, [sp, #24]
   1653c:	ldr	r3, [r4, #28]
   16540:	str	r3, [sp, #28]
   16544:	ldr	r3, [r4, #32]
   16548:	str	r3, [sp, #32]
   1654c:	ldr	r3, [r4, #36]	; 0x24
   16550:	str	r3, [sp, #36]	; 0x24
   16554:	bl	15ddc <ftello64@plt+0x4b10>
   16558:	subs	r5, r0, #0
   1655c:	beq	16594 <ftello64@plt+0x52c8>
   16560:	ldr	r0, [r4]
   16564:	bl	15af4 <ftello64@plt+0x4828>
   16568:	ldr	r3, [sp]
   1656c:	str	r3, [r4]
   16570:	ldr	r3, [sp, #4]
   16574:	str	r3, [r4, #4]
   16578:	ldr	r3, [sp, #8]
   1657c:	str	r3, [r4, #8]
   16580:	ldr	r3, [sp, #12]
   16584:	str	r3, [r4, #12]
   16588:	ldr	r3, [sp, #36]	; 0x24
   1658c:	str	r3, [r4, #36]	; 0x24
   16590:	b	164e8 <ftello64@plt+0x521c>
   16594:	ldr	r3, [sp, #36]	; 0x24
   16598:	mov	r2, #1
   1659c:	mov	r1, sp
   165a0:	mov	r0, r4
   165a4:	str	r3, [r4, #36]	; 0x24
   165a8:	bl	15ddc <ftello64@plt+0x4b10>
   165ac:	cmp	r0, #0
   165b0:	bne	165b8 <ftello64@plt+0x52ec>
   165b4:	bl	1129c <abort@plt>
   165b8:	mov	r2, r5
   165bc:	mov	r1, sp
   165c0:	mov	r0, r4
   165c4:	bl	15ddc <ftello64@plt+0x4b10>
   165c8:	cmp	r0, #0
   165cc:	beq	165b4 <ftello64@plt+0x52e8>
   165d0:	ldr	r0, [sp]
   165d4:	bl	15af4 <ftello64@plt+0x4828>
   165d8:	b	164e8 <ftello64@plt+0x521c>
   165dc:	mov	r5, #1
   165e0:	b	164e8 <ftello64@plt+0x521c>
   165e4:	push	{r0, r1, r4, r5, r6, lr}
   165e8:	subs	r6, r1, #0
   165ec:	bne	165f4 <ftello64@plt+0x5328>
   165f0:	bl	1129c <abort@plt>
   165f4:	mov	r5, r2
   165f8:	mov	r3, #0
   165fc:	add	r2, sp, #4
   16600:	mov	r4, r0
   16604:	bl	15c50 <ftello64@plt+0x4984>
   16608:	cmp	r0, #0
   1660c:	beq	16624 <ftello64@plt+0x5358>
   16610:	cmp	r5, #0
   16614:	strne	r0, [r5]
   16618:	movne	r0, #0
   1661c:	moveq	r0, r5
   16620:	b	166a4 <ftello64@plt+0x53d8>
   16624:	vldr	s15, [r4, #12]
   16628:	ldr	r3, [r4, #20]
   1662c:	vcvt.f32.u32	s14, s15
   16630:	vldr	s15, [r4, #8]
   16634:	vldr	s13, [r3, #8]
   16638:	vcvt.f32.u32	s15, s15
   1663c:	vmul.f32	s15, s15, s13
   16640:	vcmpe.f32	s14, s15
   16644:	vmrs	APSR_nzcv, fpscr
   16648:	ble	166e0 <ftello64@plt+0x5414>
   1664c:	add	r0, r4, #20
   16650:	bl	15d2c <ftello64@plt+0x4a60>
   16654:	vldr	s15, [r4, #8]
   16658:	vldr	s14, [r4, #12]
   1665c:	ldr	r3, [r4, #20]
   16660:	vcvt.f32.u32	s15, s15
   16664:	vcvt.f32.u32	s14, s14
   16668:	vldr	s13, [r3, #8]
   1666c:	vmul.f32	s12, s13, s15
   16670:	vcmpe.f32	s14, s12
   16674:	vmrs	APSR_nzcv, fpscr
   16678:	ble	166e0 <ftello64@plt+0x5414>
   1667c:	vldr	s14, [r3, #12]
   16680:	ldrb	r3, [r3, #16]
   16684:	vmul.f32	s15, s15, s14
   16688:	vldr	s14, [pc, #204]	; 1675c <ftello64@plt+0x5490>
   1668c:	cmp	r3, #0
   16690:	vmuleq.f32	s15, s15, s13
   16694:	vcmpe.f32	s15, s14
   16698:	vmrs	APSR_nzcv, fpscr
   1669c:	blt	166ac <ftello64@plt+0x53e0>
   166a0:	mvn	r0, #0
   166a4:	add	sp, sp, #8
   166a8:	pop	{r4, r5, r6, pc}
   166ac:	vcvt.u32.f32	s15, s15
   166b0:	mov	r0, r4
   166b4:	vmov	r1, s15
   166b8:	bl	164c4 <ftello64@plt+0x51f8>
   166bc:	cmp	r0, #0
   166c0:	beq	166a0 <ftello64@plt+0x53d4>
   166c4:	mov	r3, #0
   166c8:	add	r2, sp, #4
   166cc:	mov	r1, r6
   166d0:	mov	r0, r4
   166d4:	bl	15c50 <ftello64@plt+0x4984>
   166d8:	cmp	r0, #0
   166dc:	bne	165f0 <ftello64@plt+0x5324>
   166e0:	ldr	r3, [sp, #4]
   166e4:	ldr	r2, [r3]
   166e8:	cmp	r2, #0
   166ec:	beq	1673c <ftello64@plt+0x5470>
   166f0:	ldr	r0, [r4, #36]	; 0x24
   166f4:	cmp	r0, #0
   166f8:	ldrne	r3, [r0, #4]
   166fc:	strne	r3, [r4, #36]	; 0x24
   16700:	bne	16714 <ftello64@plt+0x5448>
   16704:	mov	r0, #8
   16708:	bl	15980 <ftello64@plt+0x46b4>
   1670c:	cmp	r0, #0
   16710:	beq	166a0 <ftello64@plt+0x53d4>
   16714:	ldr	r3, [sp, #4]
   16718:	ldr	r2, [r3, #4]
   1671c:	str	r6, [r0]
   16720:	str	r2, [r0, #4]
   16724:	str	r0, [r3, #4]
   16728:	ldr	r3, [r4, #16]
   1672c:	add	r3, r3, #1
   16730:	str	r3, [r4, #16]
   16734:	mov	r0, #1
   16738:	b	166a4 <ftello64@plt+0x53d8>
   1673c:	str	r6, [r3]
   16740:	ldr	r3, [r4, #16]
   16744:	add	r3, r3, #1
   16748:	str	r3, [r4, #16]
   1674c:	ldr	r3, [r4, #12]
   16750:	add	r3, r3, #1
   16754:	str	r3, [r4, #12]
   16758:	b	16734 <ftello64@plt+0x5468>
   1675c:	svcmi	0x00800000
   16760:	push	{r0, r1, r4, lr}
   16764:	add	r2, sp, #4
   16768:	mov	r4, r1
   1676c:	bl	165e4 <ftello64@plt+0x5318>
   16770:	cmn	r0, #1
   16774:	moveq	r4, #0
   16778:	beq	16784 <ftello64@plt+0x54b8>
   1677c:	cmp	r0, #0
   16780:	ldreq	r4, [sp, #4]
   16784:	mov	r0, r4
   16788:	add	sp, sp, #8
   1678c:	pop	{r4, pc}
   16790:	push	{r0, r1, r4, r5, r6, lr}
   16794:	mov	r3, #1
   16798:	add	r2, sp, #4
   1679c:	mov	r4, r0
   167a0:	bl	15c50 <ftello64@plt+0x4984>
   167a4:	subs	r5, r0, #0
   167a8:	beq	16860 <ftello64@plt+0x5594>
   167ac:	ldr	r3, [r4, #16]
   167b0:	sub	r3, r3, #1
   167b4:	str	r3, [r4, #16]
   167b8:	ldr	r3, [sp, #4]
   167bc:	ldr	r3, [r3]
   167c0:	cmp	r3, #0
   167c4:	bne	16860 <ftello64@plt+0x5594>
   167c8:	vldr	s14, [r4, #8]
   167cc:	ldr	r3, [r4, #12]
   167d0:	vcvt.f32.u32	s14, s14
   167d4:	sub	r3, r3, #1
   167d8:	vmov	s15, r3
   167dc:	str	r3, [r4, #12]
   167e0:	ldr	r3, [r4, #20]
   167e4:	vldr	s13, [r3]
   167e8:	vcvt.f32.u32	s15, s15
   167ec:	vmul.f32	s14, s14, s13
   167f0:	vcmpe.f32	s15, s14
   167f4:	vmrs	APSR_nzcv, fpscr
   167f8:	bpl	16860 <ftello64@plt+0x5594>
   167fc:	add	r0, r4, #20
   16800:	bl	15d2c <ftello64@plt+0x4a60>
   16804:	vldr	s15, [r4, #8]
   16808:	vldr	s14, [r4, #12]
   1680c:	ldr	r3, [r4, #20]
   16810:	vcvt.f32.u32	s15, s15
   16814:	vcvt.f32.u32	s13, s14
   16818:	vldr	s14, [r3]
   1681c:	vmul.f32	s14, s15, s14
   16820:	vcmpe.f32	s13, s14
   16824:	vmrs	APSR_nzcv, fpscr
   16828:	bpl	16860 <ftello64@plt+0x5594>
   1682c:	ldrb	r2, [r3, #16]
   16830:	mov	r0, r4
   16834:	vldr	s14, [r3, #4]
   16838:	cmp	r2, #0
   1683c:	vmul.f32	s15, s15, s14
   16840:	vldreq	s14, [r3, #8]
   16844:	vmuleq.f32	s15, s15, s14
   16848:	vcvt.u32.f32	s15, s15
   1684c:	vmov	r1, s15
   16850:	bl	164c4 <ftello64@plt+0x51f8>
   16854:	cmp	r0, #0
   16858:	ldreq	r0, [r4, #36]	; 0x24
   1685c:	beq	16878 <ftello64@plt+0x55ac>
   16860:	mov	r0, r5
   16864:	add	sp, sp, #8
   16868:	pop	{r4, r5, r6, pc}
   1686c:	ldr	r6, [r0, #4]
   16870:	bl	15af4 <ftello64@plt+0x4828>
   16874:	mov	r0, r6
   16878:	cmp	r0, #0
   1687c:	bne	1686c <ftello64@plt+0x55a0>
   16880:	str	r0, [r4, #36]	; 0x24
   16884:	b	16860 <ftello64@plt+0x5594>
   16888:	b	16790 <ftello64@plt+0x54c4>
   1688c:	b	15980 <ftello64@plt+0x46b4>
   16890:	cmp	r1, #0
   16894:	orreq	r1, r1, #1
   16898:	b	159ac <ftello64@plt+0x46e0>
   1689c:	b	1592c <ftello64@plt+0x4660>
   168a0:	cmp	r2, #0
   168a4:	cmpne	r1, #0
   168a8:	moveq	r2, #1
   168ac:	moveq	r1, r2
   168b0:	b	16938 <ftello64@plt+0x566c>
   168b4:	push	{r4, lr}
   168b8:	mov	r0, #14
   168bc:	bl	11248 <nl_langinfo@plt>
   168c0:	cmp	r0, #0
   168c4:	beq	168dc <ftello64@plt+0x5610>
   168c8:	ldrb	r2, [r0]
   168cc:	ldr	r3, [pc, #16]	; 168e4 <ftello64@plt+0x5618>
   168d0:	cmp	r2, #0
   168d4:	moveq	r0, r3
   168d8:	pop	{r4, pc}
   168dc:	ldr	r0, [pc]	; 168e4 <ftello64@plt+0x5618>
   168e0:	pop	{r4, pc}
   168e4:	andeq	r7, r1, sp, lsr sl
   168e8:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   168ec:	subs	r5, r0, #0
   168f0:	mov	r7, r2
   168f4:	addeq	r5, sp, #4
   168f8:	mov	r6, r1
   168fc:	mov	r0, r5
   16900:	bl	11104 <mbrtowc@plt>
   16904:	cmp	r7, #0
   16908:	cmnne	r0, #3
   1690c:	mov	r4, r0
   16910:	bls	1692c <ftello64@plt+0x5660>
   16914:	mov	r0, #0
   16918:	bl	16b20 <ftello64@plt+0x5854>
   1691c:	cmp	r0, #0
   16920:	ldrbeq	r3, [r6]
   16924:	moveq	r4, #1
   16928:	streq	r3, [r5]
   1692c:	mov	r0, r4
   16930:	add	sp, sp, #12
   16934:	pop	{r4, r5, r6, r7, pc}
   16938:	umull	r2, r3, r1, r2
   1693c:	cmp	r3, #0
   16940:	bne	1694c <ftello64@plt+0x5680>
   16944:	mov	r1, r2
   16948:	b	159ac <ftello64@plt+0x46e0>
   1694c:	push	{r4, lr}
   16950:	bl	111a0 <__errno_location@plt>
   16954:	mov	r3, #12
   16958:	str	r3, [r0]
   1695c:	mov	r0, #0
   16960:	pop	{r4, pc}
   16964:	mov	r2, #3
   16968:	mov	r1, #0
   1696c:	b	16970 <ftello64@plt+0x56a4>
   16970:	push	{r1, r2, r3}
   16974:	push	{r0, r1, r2, r4, r5, r6, r7, r8, lr}
   16978:	add	r2, sp, #40	; 0x28
   1697c:	ldr	r1, [sp, #36]	; 0x24
   16980:	str	r2, [sp, #4]
   16984:	cmp	r1, #0
   16988:	beq	169d8 <ftello64@plt+0x570c>
   1698c:	movw	r3, #1030	; 0x406
   16990:	mov	r5, r0
   16994:	cmp	r1, r3
   16998:	beq	169e4 <ftello64@plt+0x5718>
   1699c:	cmp	r1, #11
   169a0:	beq	169c8 <ftello64@plt+0x56fc>
   169a4:	bgt	16ad8 <ftello64@plt+0x580c>
   169a8:	cmp	r1, #4
   169ac:	beq	16af0 <ftello64@plt+0x5824>
   169b0:	bgt	16ad0 <ftello64@plt+0x5804>
   169b4:	cmp	r1, #2
   169b8:	beq	16af0 <ftello64@plt+0x5824>
   169bc:	bgt	169c8 <ftello64@plt+0x56fc>
   169c0:	cmp	r1, #1
   169c4:	bne	16af0 <ftello64@plt+0x5824>
   169c8:	mov	r0, r5
   169cc:	bl	11218 <fcntl64@plt>
   169d0:	mov	r4, r0
   169d4:	b	16a2c <ftello64@plt+0x5760>
   169d8:	ldr	r2, [sp, #40]	; 0x28
   169dc:	bl	11218 <fcntl64@plt>
   169e0:	b	169d0 <ftello64@plt+0x5704>
   169e4:	ldr	r6, [pc, #304]	; 16b1c <ftello64@plt+0x5850>
   169e8:	add	r3, sp, #44	; 0x2c
   169ec:	str	r3, [sp, #4]
   169f0:	ldr	r7, [r2]
   169f4:	ldr	r3, [r6]
   169f8:	mov	r8, r6
   169fc:	mov	r2, r7
   16a00:	cmp	r3, #0
   16a04:	blt	16a94 <ftello64@plt+0x57c8>
   16a08:	bl	11218 <fcntl64@plt>
   16a0c:	subs	r4, r0, #0
   16a10:	bge	16a24 <ftello64@plt+0x5758>
   16a14:	bl	111a0 <__errno_location@plt>
   16a18:	ldr	r3, [r0]
   16a1c:	cmp	r3, #22
   16a20:	beq	16a40 <ftello64@plt+0x5774>
   16a24:	mov	r3, #1
   16a28:	str	r3, [r8]
   16a2c:	mov	r0, r4
   16a30:	add	sp, sp, #12
   16a34:	pop	{r4, r5, r6, r7, r8, lr}
   16a38:	add	sp, sp, #12
   16a3c:	bx	lr
   16a40:	mov	r2, r7
   16a44:	mov	r1, #0
   16a48:	mov	r0, r5
   16a4c:	bl	11218 <fcntl64@plt>
   16a50:	subs	r4, r0, #0
   16a54:	mvnge	r3, #0
   16a58:	strge	r3, [r6]
   16a5c:	blt	16a2c <ftello64@plt+0x5760>
   16a60:	mov	r1, #1
   16a64:	mov	r0, r4
   16a68:	bl	11218 <fcntl64@plt>
   16a6c:	subs	r2, r0, #0
   16a70:	bge	16ab4 <ftello64@plt+0x57e8>
   16a74:	bl	111a0 <__errno_location@plt>
   16a78:	mov	r5, r0
   16a7c:	mov	r0, r4
   16a80:	ldr	r6, [r5]
   16a84:	mvn	r4, #0
   16a88:	bl	112b4 <close@plt>
   16a8c:	str	r6, [r5]
   16a90:	b	16a2c <ftello64@plt+0x5760>
   16a94:	mov	r1, #0
   16a98:	bl	11218 <fcntl64@plt>
   16a9c:	subs	r4, r0, #0
   16aa0:	blt	16a2c <ftello64@plt+0x5760>
   16aa4:	ldr	r3, [r6]
   16aa8:	cmn	r3, #1
   16aac:	bne	16a2c <ftello64@plt+0x5760>
   16ab0:	b	16a60 <ftello64@plt+0x5794>
   16ab4:	orr	r2, r2, #1
   16ab8:	mov	r1, #2
   16abc:	mov	r0, r4
   16ac0:	bl	11218 <fcntl64@plt>
   16ac4:	cmn	r0, #1
   16ac8:	bne	16a2c <ftello64@plt+0x5760>
   16acc:	b	16a74 <ftello64@plt+0x57a8>
   16ad0:	cmp	r1, #9
   16ad4:	b	169c4 <ftello64@plt+0x56f8>
   16ad8:	movw	r2, #1031	; 0x407
   16adc:	cmp	r1, r2
   16ae0:	bgt	16b00 <ftello64@plt+0x5834>
   16ae4:	cmp	r1, r3
   16ae8:	movwlt	r3, #1025	; 0x401
   16aec:	blt	16b14 <ftello64@plt+0x5848>
   16af0:	ldr	r3, [sp, #4]
   16af4:	mov	r0, r5
   16af8:	ldr	r2, [r3]
   16afc:	b	169dc <ftello64@plt+0x5710>
   16b00:	movw	r3, #1033	; 0x409
   16b04:	cmp	r1, r3
   16b08:	beq	16af0 <ftello64@plt+0x5824>
   16b0c:	blt	169c8 <ftello64@plt+0x56fc>
   16b10:	movw	r3, #1034	; 0x40a
   16b14:	cmp	r1, r3
   16b18:	b	169c4 <ftello64@plt+0x56f8>
   16b1c:	ldrdeq	r8, [r2], -r4
   16b20:	push	{lr}		; (str lr, [sp, #-4]!)
   16b24:	sub	sp, sp, #268	; 0x10c
   16b28:	movw	r2, #257	; 0x101
   16b2c:	add	r1, sp, #4
   16b30:	bl	16b7c <ftello64@plt+0x58b0>
   16b34:	cmp	r0, #0
   16b38:	movne	r0, #0
   16b3c:	bne	16b6c <ftello64@plt+0x58a0>
   16b40:	ldr	r1, [pc, #44]	; 16b74 <ftello64@plt+0x58a8>
   16b44:	add	r0, sp, #4
   16b48:	bl	10fd8 <strcmp@plt>
   16b4c:	cmp	r0, #0
   16b50:	beq	16b68 <ftello64@plt+0x589c>
   16b54:	ldr	r1, [pc, #28]	; 16b78 <ftello64@plt+0x58ac>
   16b58:	add	r0, sp, #4
   16b5c:	bl	10fd8 <strcmp@plt>
   16b60:	adds	r0, r0, #0
   16b64:	movne	r0, #1
   16b68:	and	r0, r0, #1
   16b6c:	add	sp, sp, #268	; 0x10c
   16b70:	pop	{pc}		; (ldr pc, [sp], #4)
   16b74:	andeq	r7, r1, r3, asr #20
   16b78:	andeq	r7, r1, r5, asr #20
   16b7c:	push	{r4, r5, r6, lr}
   16b80:	mov	r5, r1
   16b84:	mov	r1, #0
   16b88:	mov	r4, r2
   16b8c:	bl	11224 <setlocale@plt>
   16b90:	subs	r6, r0, #0
   16b94:	bne	16ba8 <ftello64@plt+0x58dc>
   16b98:	cmp	r4, #0
   16b9c:	mov	r0, #22
   16ba0:	strbne	r6, [r5]
   16ba4:	pop	{r4, r5, r6, pc}
   16ba8:	bl	11188 <strlen@plt>
   16bac:	cmp	r4, r0
   16bb0:	bls	16bcc <ftello64@plt+0x5900>
   16bb4:	add	r2, r0, #1
   16bb8:	mov	r1, r6
   16bbc:	mov	r0, r5
   16bc0:	bl	11020 <memcpy@plt>
   16bc4:	mov	r0, #0
   16bc8:	pop	{r4, r5, r6, pc}
   16bcc:	cmp	r4, #0
   16bd0:	beq	16bf0 <ftello64@plt+0x5924>
   16bd4:	sub	r4, r4, #1
   16bd8:	mov	r1, r6
   16bdc:	mov	r2, r4
   16be0:	mov	r0, r5
   16be4:	bl	11020 <memcpy@plt>
   16be8:	mov	r3, #0
   16bec:	strb	r3, [r5, r4]
   16bf0:	mov	r0, #34	; 0x22
   16bf4:	pop	{r4, r5, r6, pc}
   16bf8:	mov	r1, #0
   16bfc:	b	11224 <setlocale@plt>
   16c00:	cmp	r3, #0
   16c04:	cmpeq	r2, #0
   16c08:	bne	16c20 <ftello64@plt+0x5954>
   16c0c:	cmp	r1, #0
   16c10:	cmpeq	r0, #0
   16c14:	mvnne	r1, #0
   16c18:	mvnne	r0, #0
   16c1c:	b	16c3c <ftello64@plt+0x5970>
   16c20:	sub	sp, sp, #8
   16c24:	push	{sp, lr}
   16c28:	bl	16c4c <ftello64@plt+0x5980>
   16c2c:	ldr	lr, [sp, #4]
   16c30:	add	sp, sp, #8
   16c34:	pop	{r2, r3}
   16c38:	bx	lr
   16c3c:	push	{r1, lr}
   16c40:	mov	r0, #8
   16c44:	bl	10fcc <raise@plt>
   16c48:	pop	{r1, pc}
   16c4c:	cmp	r1, r3
   16c50:	cmpeq	r0, r2
   16c54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16c58:	mov	r4, r0
   16c5c:	movcc	r0, #0
   16c60:	mov	r5, r1
   16c64:	ldr	lr, [sp, #36]	; 0x24
   16c68:	movcc	r1, r0
   16c6c:	bcc	16d68 <ftello64@plt+0x5a9c>
   16c70:	cmp	r3, #0
   16c74:	clzeq	ip, r2
   16c78:	clzne	ip, r3
   16c7c:	addeq	ip, ip, #32
   16c80:	cmp	r5, #0
   16c84:	clzeq	r1, r4
   16c88:	addeq	r1, r1, #32
   16c8c:	clzne	r1, r5
   16c90:	sub	ip, ip, r1
   16c94:	sub	sl, ip, #32
   16c98:	lsl	r9, r3, ip
   16c9c:	rsb	fp, ip, #32
   16ca0:	orr	r9, r9, r2, lsl sl
   16ca4:	orr	r9, r9, r2, lsr fp
   16ca8:	lsl	r8, r2, ip
   16cac:	cmp	r5, r9
   16cb0:	cmpeq	r4, r8
   16cb4:	movcc	r0, #0
   16cb8:	movcc	r1, r0
   16cbc:	bcc	16cd8 <ftello64@plt+0x5a0c>
   16cc0:	mov	r0, #1
   16cc4:	subs	r4, r4, r8
   16cc8:	lsl	r1, r0, sl
   16ccc:	orr	r1, r1, r0, lsr fp
   16cd0:	lsl	r0, r0, ip
   16cd4:	sbc	r5, r5, r9
   16cd8:	cmp	ip, #0
   16cdc:	beq	16d68 <ftello64@plt+0x5a9c>
   16ce0:	lsr	r6, r8, #1
   16ce4:	orr	r6, r6, r9, lsl #31
   16ce8:	lsr	r7, r9, #1
   16cec:	mov	r2, ip
   16cf0:	b	16d14 <ftello64@plt+0x5a48>
   16cf4:	subs	r3, r4, r6
   16cf8:	sbc	r8, r5, r7
   16cfc:	adds	r3, r3, r3
   16d00:	adc	r8, r8, r8
   16d04:	adds	r4, r3, #1
   16d08:	adc	r5, r8, #0
   16d0c:	subs	r2, r2, #1
   16d10:	beq	16d30 <ftello64@plt+0x5a64>
   16d14:	cmp	r5, r7
   16d18:	cmpeq	r4, r6
   16d1c:	bcs	16cf4 <ftello64@plt+0x5a28>
   16d20:	adds	r4, r4, r4
   16d24:	adc	r5, r5, r5
   16d28:	subs	r2, r2, #1
   16d2c:	bne	16d14 <ftello64@plt+0x5a48>
   16d30:	lsr	r3, r4, ip
   16d34:	orr	r3, r3, r5, lsl fp
   16d38:	lsr	r2, r5, ip
   16d3c:	orr	r3, r3, r5, lsr sl
   16d40:	adds	r0, r0, r4
   16d44:	mov	r4, r3
   16d48:	lsl	r3, r2, ip
   16d4c:	orr	r3, r3, r4, lsl sl
   16d50:	lsl	ip, r4, ip
   16d54:	orr	r3, r3, r4, lsr fp
   16d58:	adc	r1, r1, r5
   16d5c:	subs	r0, r0, ip
   16d60:	mov	r5, r2
   16d64:	sbc	r1, r1, r3
   16d68:	cmp	lr, #0
   16d6c:	strdne	r4, [lr]
   16d70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16d74:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16d78:	mov	r7, r0
   16d7c:	ldr	r6, [pc, #72]	; 16dcc <ftello64@plt+0x5b00>
   16d80:	ldr	r5, [pc, #72]	; 16dd0 <ftello64@plt+0x5b04>
   16d84:	add	r6, pc, r6
   16d88:	add	r5, pc, r5
   16d8c:	sub	r6, r6, r5
   16d90:	mov	r8, r1
   16d94:	mov	r9, r2
   16d98:	bl	10f88 <fdopen@plt-0x20>
   16d9c:	asrs	r6, r6, #2
   16da0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   16da4:	mov	r4, #0
   16da8:	add	r4, r4, #1
   16dac:	ldr	r3, [r5], #4
   16db0:	mov	r2, r9
   16db4:	mov	r1, r8
   16db8:	mov	r0, r7
   16dbc:	blx	r3
   16dc0:	cmp	r6, r4
   16dc4:	bne	16da8 <ftello64@plt+0x5adc>
   16dc8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16dcc:	andeq	r1, r1, r8, lsl #3
   16dd0:	andeq	r1, r1, r0, lsl #3
   16dd4:	bx	lr
   16dd8:	ldr	r3, [pc, #12]	; 16dec <ftello64@plt+0x5b20>
   16ddc:	mov	r1, #0
   16de0:	add	r3, pc, r3
   16de4:	ldr	r2, [r3]
   16de8:	b	111ac <__cxa_atexit@plt>
   16dec:	andeq	r1, r1, ip, lsr r3
   16df0:	mov	r2, r1
   16df4:	mov	r1, r0
   16df8:	mov	r0, #3
   16dfc:	b	110bc <__fxstat64@plt>

Disassembly of section .fini:

00016e00 <.fini>:
   16e00:	push	{r3, lr}
   16e04:	pop	{r3, pc}
