
=== Andes Vector Quad-Widening Integer Multiply-Add Extension

[[vector-quad-widening-integer-multiply-add-operations]]
==== Vector Quad-Widening Integer Multiply-Add Intrinsics(XAndesVQMac)

[,c]
----
vint32mf2_t __riscv_nds_vqmacc_vv_i32mf2(vint32mf2_t vd, vint8mf8_t vs1,
                                         vint8mf8_t vs2, size_t vl);
vint32mf2_t __riscv_nds_vqmacc_vx_i32mf2(vint32mf2_t vd, int8_t rs1,
                                         vint8mf8_t vs2, size_t vl);
vint32m1_t __riscv_nds_vqmacc_vv_i32m1(vint32m1_t vd, vint8mf4_t vs1,
                                       vint8mf4_t vs2, size_t vl);
vint32m1_t __riscv_nds_vqmacc_vx_i32m1(vint32m1_t vd, int8_t rs1,
                                       vint8mf4_t vs2, size_t vl);
vint32m2_t __riscv_nds_vqmacc_vv_i32m2(vint32m2_t vd, vint8mf2_t vs1,
                                       vint8mf2_t vs2, size_t vl);
vint32m2_t __riscv_nds_vqmacc_vx_i32m2(vint32m2_t vd, int8_t rs1,
                                       vint8mf2_t vs2, size_t vl);
vint32m4_t __riscv_nds_vqmacc_vv_i32m4(vint32m4_t vd, vint8m1_t vs1,
                                       vint8m1_t vs2, size_t vl);
vint32m4_t __riscv_nds_vqmacc_vx_i32m4(vint32m4_t vd, int8_t rs1, vint8m1_t vs2,
                                       size_t vl);
vint32m8_t __riscv_nds_vqmacc_vv_i32m8(vint32m8_t vd, vint8m2_t vs1,
                                       vint8m2_t vs2, size_t vl);
vint32m8_t __riscv_nds_vqmacc_vx_i32m8(vint32m8_t vd, int8_t rs1, vint8m2_t vs2,
                                       size_t vl);
vint64m1_t __riscv_nds_vqmacc_vv_i64m1(vint64m1_t vd, vint16mf4_t vs1,
                                       vint16mf4_t vs2, size_t vl);
vint64m1_t __riscv_nds_vqmacc_vx_i64m1(vint64m1_t vd, int16_t rs1,
                                       vint16mf4_t vs2, size_t vl);
vint64m2_t __riscv_nds_vqmacc_vv_i64m2(vint64m2_t vd, vint16mf2_t vs1,
                                       vint16mf2_t vs2, size_t vl);
vint64m2_t __riscv_nds_vqmacc_vx_i64m2(vint64m2_t vd, int16_t rs1,
                                       vint16mf2_t vs2, size_t vl);
vint64m4_t __riscv_nds_vqmacc_vv_i64m4(vint64m4_t vd, vint16m1_t vs1,
                                       vint16m1_t vs2, size_t vl);
vint64m4_t __riscv_nds_vqmacc_vx_i64m4(vint64m4_t vd, int16_t rs1,
                                       vint16m1_t vs2, size_t vl);
vint64m8_t __riscv_nds_vqmacc_vv_i64m8(vint64m8_t vd, vint16m2_t vs1,
                                       vint16m2_t vs2, size_t vl);
vint64m8_t __riscv_nds_vqmacc_vx_i64m8(vint64m8_t vd, int16_t rs1,
                                       vint16m2_t vs2, size_t vl);
vint32mf2_t __riscv_nds_vqmaccsu_vv_i32mf2(vint32mf2_t vd, vint8mf8_t vs1,
                                           vuint8mf8_t vs2, size_t vl);
vint32mf2_t __riscv_nds_vqmaccsu_vx_i32mf2(vint32mf2_t vd, int8_t rs1,
                                           vuint8mf8_t vs2, size_t vl);
vint32m1_t __riscv_nds_vqmaccsu_vv_i32m1(vint32m1_t vd, vint8mf4_t vs1,
                                         vuint8mf4_t vs2, size_t vl);
vint32m1_t __riscv_nds_vqmaccsu_vx_i32m1(vint32m1_t vd, int8_t rs1,
                                         vuint8mf4_t vs2, size_t vl);
vint32m2_t __riscv_nds_vqmaccsu_vv_i32m2(vint32m2_t vd, vint8mf2_t vs1,
                                         vuint8mf2_t vs2, size_t vl);
vint32m2_t __riscv_nds_vqmaccsu_vx_i32m2(vint32m2_t vd, int8_t rs1,
                                         vuint8mf2_t vs2, size_t vl);
vint32m4_t __riscv_nds_vqmaccsu_vv_i32m4(vint32m4_t vd, vint8m1_t vs1,
                                         vuint8m1_t vs2, size_t vl);
vint32m4_t __riscv_nds_vqmaccsu_vx_i32m4(vint32m4_t vd, int8_t rs1,
                                         vuint8m1_t vs2, size_t vl);
vint32m8_t __riscv_nds_vqmaccsu_vv_i32m8(vint32m8_t vd, vint8m2_t vs1,
                                         vuint8m2_t vs2, size_t vl);
vint32m8_t __riscv_nds_vqmaccsu_vx_i32m8(vint32m8_t vd, int8_t rs1,
                                         vuint8m2_t vs2, size_t vl);
vint64m1_t __riscv_nds_vqmaccsu_vv_i64m1(vint64m1_t vd, vint16mf4_t vs1,
                                         vuint16mf4_t vs2, size_t vl);
vint64m1_t __riscv_nds_vqmaccsu_vx_i64m1(vint64m1_t vd, int16_t rs1,
                                         vuint16mf4_t vs2, size_t vl);
vint64m2_t __riscv_nds_vqmaccsu_vv_i64m2(vint64m2_t vd, vint16mf2_t vs1,
                                         vuint16mf2_t vs2, size_t vl);
vint64m2_t __riscv_nds_vqmaccsu_vx_i64m2(vint64m2_t vd, int16_t rs1,
                                         vuint16mf2_t vs2, size_t vl);
vint64m4_t __riscv_nds_vqmaccsu_vv_i64m4(vint64m4_t vd, vint16m1_t vs1,
                                         vuint16m1_t vs2, size_t vl);
vint64m4_t __riscv_nds_vqmaccsu_vx_i64m4(vint64m4_t vd, int16_t rs1,
                                         vuint16m1_t vs2, size_t vl);
vint64m8_t __riscv_nds_vqmaccsu_vv_i64m8(vint64m8_t vd, vint16m2_t vs1,
                                         vuint16m2_t vs2, size_t vl);
vint64m8_t __riscv_nds_vqmaccsu_vx_i64m8(vint64m8_t vd, int16_t rs1,
                                         vuint16m2_t vs2, size_t vl);
vint32mf2_t __riscv_nds_vqmaccus_vx_i32mf2(vint32mf2_t vd, uint8_t rs1,
                                           vint8mf8_t vs2, size_t vl);
vint32m1_t __riscv_nds_vqmaccus_vx_i32m1(vint32m1_t vd, uint8_t rs1,
                                         vint8mf4_t vs2, size_t vl);
vint32m2_t __riscv_nds_vqmaccus_vx_i32m2(vint32m2_t vd, uint8_t rs1,
                                         vint8mf2_t vs2, size_t vl);
vint32m4_t __riscv_nds_vqmaccus_vx_i32m4(vint32m4_t vd, uint8_t rs1,
                                         vint8m1_t vs2, size_t vl);
vint32m8_t __riscv_nds_vqmaccus_vx_i32m8(vint32m8_t vd, uint8_t rs1,
                                         vint8m2_t vs2, size_t vl);
vint64m1_t __riscv_nds_vqmaccus_vx_i64m1(vint64m1_t vd, uint16_t rs1,
                                         vint16mf4_t vs2, size_t vl);
vint64m2_t __riscv_nds_vqmaccus_vx_i64m2(vint64m2_t vd, uint16_t rs1,
                                         vint16mf2_t vs2, size_t vl);
vint64m4_t __riscv_nds_vqmaccus_vx_i64m4(vint64m4_t vd, uint16_t rs1,
                                         vint16m1_t vs2, size_t vl);
vint64m8_t __riscv_nds_vqmaccus_vx_i64m8(vint64m8_t vd, uint16_t rs1,
                                         vint16m2_t vs2, size_t vl);
vuint32mf2_t __riscv_nds_vqmaccu_vv_u32mf2(vuint32mf2_t vd, vuint8mf8_t vs1,
                                           vuint8mf8_t vs2, size_t vl);
vuint32mf2_t __riscv_nds_vqmaccu_vx_u32mf2(vuint32mf2_t vd, uint8_t rs1,
                                           vuint8mf8_t vs2, size_t vl);
vuint32m1_t __riscv_nds_vqmaccu_vv_u32m1(vuint32m1_t vd, vuint8mf4_t vs1,
                                         vuint8mf4_t vs2, size_t vl);
vuint32m1_t __riscv_nds_vqmaccu_vx_u32m1(vuint32m1_t vd, uint8_t rs1,
                                         vuint8mf4_t vs2, size_t vl);
vuint32m2_t __riscv_nds_vqmaccu_vv_u32m2(vuint32m2_t vd, vuint8mf2_t vs1,
                                         vuint8mf2_t vs2, size_t vl);
vuint32m2_t __riscv_nds_vqmaccu_vx_u32m2(vuint32m2_t vd, uint8_t rs1,
                                         vuint8mf2_t vs2, size_t vl);
vuint32m4_t __riscv_nds_vqmaccu_vv_u32m4(vuint32m4_t vd, vuint8m1_t vs1,
                                         vuint8m1_t vs2, size_t vl);
vuint32m4_t __riscv_nds_vqmaccu_vx_u32m4(vuint32m4_t vd, uint8_t rs1,
                                         vuint8m1_t vs2, size_t vl);
vuint32m8_t __riscv_nds_vqmaccu_vv_u32m8(vuint32m8_t vd, vuint8m2_t vs1,
                                         vuint8m2_t vs2, size_t vl);
vuint32m8_t __riscv_nds_vqmaccu_vx_u32m8(vuint32m8_t vd, uint8_t rs1,
                                         vuint8m2_t vs2, size_t vl);
vuint64m1_t __riscv_nds_vqmaccu_vv_u64m1(vuint64m1_t vd, vuint16mf4_t vs1,
                                         vuint16mf4_t vs2, size_t vl);
vuint64m1_t __riscv_nds_vqmaccu_vx_u64m1(vuint64m1_t vd, uint16_t rs1,
                                         vuint16mf4_t vs2, size_t vl);
vuint64m2_t __riscv_nds_vqmaccu_vv_u64m2(vuint64m2_t vd, vuint16mf2_t vs1,
                                         vuint16mf2_t vs2, size_t vl);
vuint64m2_t __riscv_nds_vqmaccu_vx_u64m2(vuint64m2_t vd, uint16_t rs1,
                                         vuint16mf2_t vs2, size_t vl);
vuint64m4_t __riscv_nds_vqmaccu_vv_u64m4(vuint64m4_t vd, vuint16m1_t vs1,
                                         vuint16m1_t vs2, size_t vl);
vuint64m4_t __riscv_nds_vqmaccu_vx_u64m4(vuint64m4_t vd, uint16_t rs1,
                                         vuint16m1_t vs2, size_t vl);
vuint64m8_t __riscv_nds_vqmaccu_vv_u64m8(vuint64m8_t vd, vuint16m2_t vs1,
                                         vuint16m2_t vs2, size_t vl);
vuint64m8_t __riscv_nds_vqmaccu_vx_u64m8(vuint64m8_t vd, uint16_t rs1,
                                         vuint16m2_t vs2, size_t vl);
// masked functions
vint32mf2_t __riscv_nds_vqmacc_vv_i32mf2_m(vbool64_t vm, vint32mf2_t vd,
                                           vint8mf8_t vs1, vint8mf8_t vs2,
                                           size_t vl);
vint32mf2_t __riscv_nds_vqmacc_vx_i32mf2_m(vbool64_t vm, vint32mf2_t vd,
                                           int8_t rs1, vint8mf8_t vs2,
                                           size_t vl);
vint32m1_t __riscv_nds_vqmacc_vv_i32m1_m(vbool32_t vm, vint32m1_t vd,
                                         vint8mf4_t vs1, vint8mf4_t vs2,
                                         size_t vl);
vint32m1_t __riscv_nds_vqmacc_vx_i32m1_m(vbool32_t vm, vint32m1_t vd,
                                         int8_t rs1, vint8mf4_t vs2, size_t vl);
vint32m2_t __riscv_nds_vqmacc_vv_i32m2_m(vbool16_t vm, vint32m2_t vd,
                                         vint8mf2_t vs1, vint8mf2_t vs2,
                                         size_t vl);
vint32m2_t __riscv_nds_vqmacc_vx_i32m2_m(vbool16_t vm, vint32m2_t vd,
                                         int8_t rs1, vint8mf2_t vs2, size_t vl);
vint32m4_t __riscv_nds_vqmacc_vv_i32m4_m(vbool8_t vm, vint32m4_t vd,
                                         vint8m1_t vs1, vint8m1_t vs2,
                                         size_t vl);
vint32m4_t __riscv_nds_vqmacc_vx_i32m4_m(vbool8_t vm, vint32m4_t vd, int8_t rs1,
                                         vint8m1_t vs2, size_t vl);
vint32m8_t __riscv_nds_vqmacc_vv_i32m8_m(vbool4_t vm, vint32m8_t vd,
                                         vint8m2_t vs1, vint8m2_t vs2,
                                         size_t vl);
vint32m8_t __riscv_nds_vqmacc_vx_i32m8_m(vbool4_t vm, vint32m8_t vd, int8_t rs1,
                                         vint8m2_t vs2, size_t vl);
vint64m1_t __riscv_nds_vqmacc_vv_i64m1_m(vbool64_t vm, vint64m1_t vd,
                                         vint16mf4_t vs1, vint16mf4_t vs2,
                                         size_t vl);
vint64m1_t __riscv_nds_vqmacc_vx_i64m1_m(vbool64_t vm, vint64m1_t vd,
                                         int16_t rs1, vint16mf4_t vs2,
                                         size_t vl);
vint64m2_t __riscv_nds_vqmacc_vv_i64m2_m(vbool32_t vm, vint64m2_t vd,
                                         vint16mf2_t vs1, vint16mf2_t vs2,
                                         size_t vl);
vint64m2_t __riscv_nds_vqmacc_vx_i64m2_m(vbool32_t vm, vint64m2_t vd,
                                         int16_t rs1, vint16mf2_t vs2,
                                         size_t vl);
vint64m4_t __riscv_nds_vqmacc_vv_i64m4_m(vbool16_t vm, vint64m4_t vd,
                                         vint16m1_t vs1, vint16m1_t vs2,
                                         size_t vl);
vint64m4_t __riscv_nds_vqmacc_vx_i64m4_m(vbool16_t vm, vint64m4_t vd,
                                         int16_t rs1, vint16m1_t vs2,
                                         size_t vl);
vint64m8_t __riscv_nds_vqmacc_vv_i64m8_m(vbool8_t vm, vint64m8_t vd,
                                         vint16m2_t vs1, vint16m2_t vs2,
                                         size_t vl);
vint64m8_t __riscv_nds_vqmacc_vx_i64m8_m(vbool8_t vm, vint64m8_t vd,
                                         int16_t rs1, vint16m2_t vs2,
                                         size_t vl);
vint32mf2_t __riscv_nds_vqmaccsu_vv_i32mf2_m(vbool64_t vm, vint32mf2_t vd,
                                             vint8mf8_t vs1, vuint8mf8_t vs2,
                                             size_t vl);
vint32mf2_t __riscv_nds_vqmaccsu_vx_i32mf2_m(vbool64_t vm, vint32mf2_t vd,
                                             int8_t rs1, vuint8mf8_t vs2,
                                             size_t vl);
vint32m1_t __riscv_nds_vqmaccsu_vv_i32m1_m(vbool32_t vm, vint32m1_t vd,
                                           vint8mf4_t vs1, vuint8mf4_t vs2,
                                           size_t vl);
vint32m1_t __riscv_nds_vqmaccsu_vx_i32m1_m(vbool32_t vm, vint32m1_t vd,
                                           int8_t rs1, vuint8mf4_t vs2,
                                           size_t vl);
vint32m2_t __riscv_nds_vqmaccsu_vv_i32m2_m(vbool16_t vm, vint32m2_t vd,
                                           vint8mf2_t vs1, vuint8mf2_t vs2,
                                           size_t vl);
vint32m2_t __riscv_nds_vqmaccsu_vx_i32m2_m(vbool16_t vm, vint32m2_t vd,
                                           int8_t rs1, vuint8mf2_t vs2,
                                           size_t vl);
vint32m4_t __riscv_nds_vqmaccsu_vv_i32m4_m(vbool8_t vm, vint32m4_t vd,
                                           vint8m1_t vs1, vuint8m1_t vs2,
                                           size_t vl);
vint32m4_t __riscv_nds_vqmaccsu_vx_i32m4_m(vbool8_t vm, vint32m4_t vd,
                                           int8_t rs1, vuint8m1_t vs2,
                                           size_t vl);
vint32m8_t __riscv_nds_vqmaccsu_vv_i32m8_m(vbool4_t vm, vint32m8_t vd,
                                           vint8m2_t vs1, vuint8m2_t vs2,
                                           size_t vl);
vint32m8_t __riscv_nds_vqmaccsu_vx_i32m8_m(vbool4_t vm, vint32m8_t vd,
                                           int8_t rs1, vuint8m2_t vs2,
                                           size_t vl);
vint64m1_t __riscv_nds_vqmaccsu_vv_i64m1_m(vbool64_t vm, vint64m1_t vd,
                                           vint16mf4_t vs1, vuint16mf4_t vs2,
                                           size_t vl);
vint64m1_t __riscv_nds_vqmaccsu_vx_i64m1_m(vbool64_t vm, vint64m1_t vd,
                                           int16_t rs1, vuint16mf4_t vs2,
                                           size_t vl);
vint64m2_t __riscv_nds_vqmaccsu_vv_i64m2_m(vbool32_t vm, vint64m2_t vd,
                                           vint16mf2_t vs1, vuint16mf2_t vs2,
                                           size_t vl);
vint64m2_t __riscv_nds_vqmaccsu_vx_i64m2_m(vbool32_t vm, vint64m2_t vd,
                                           int16_t rs1, vuint16mf2_t vs2,
                                           size_t vl);
vint64m4_t __riscv_nds_vqmaccsu_vv_i64m4_m(vbool16_t vm, vint64m4_t vd,
                                           vint16m1_t vs1, vuint16m1_t vs2,
                                           size_t vl);
vint64m4_t __riscv_nds_vqmaccsu_vx_i64m4_m(vbool16_t vm, vint64m4_t vd,
                                           int16_t rs1, vuint16m1_t vs2,
                                           size_t vl);
vint64m8_t __riscv_nds_vqmaccsu_vv_i64m8_m(vbool8_t vm, vint64m8_t vd,
                                           vint16m2_t vs1, vuint16m2_t vs2,
                                           size_t vl);
vint64m8_t __riscv_nds_vqmaccsu_vx_i64m8_m(vbool8_t vm, vint64m8_t vd,
                                           int16_t rs1, vuint16m2_t vs2,
                                           size_t vl);
vint32mf2_t __riscv_nds_vqmaccus_vx_i32mf2_m(vbool64_t vm, vint32mf2_t vd,
                                             uint8_t rs1, vint8mf8_t vs2,
                                             size_t vl);
vint32m1_t __riscv_nds_vqmaccus_vx_i32m1_m(vbool32_t vm, vint32m1_t vd,
                                           uint8_t rs1, vint8mf4_t vs2,
                                           size_t vl);
vint32m2_t __riscv_nds_vqmaccus_vx_i32m2_m(vbool16_t vm, vint32m2_t vd,
                                           uint8_t rs1, vint8mf2_t vs2,
                                           size_t vl);
vint32m4_t __riscv_nds_vqmaccus_vx_i32m4_m(vbool8_t vm, vint32m4_t vd,
                                           uint8_t rs1, vint8m1_t vs2,
                                           size_t vl);
vint32m8_t __riscv_nds_vqmaccus_vx_i32m8_m(vbool4_t vm, vint32m8_t vd,
                                           uint8_t rs1, vint8m2_t vs2,
                                           size_t vl);
vint64m1_t __riscv_nds_vqmaccus_vx_i64m1_m(vbool64_t vm, vint64m1_t vd,
                                           uint16_t rs1, vint16mf4_t vs2,
                                           size_t vl);
vint64m2_t __riscv_nds_vqmaccus_vx_i64m2_m(vbool32_t vm, vint64m2_t vd,
                                           uint16_t rs1, vint16mf2_t vs2,
                                           size_t vl);
vint64m4_t __riscv_nds_vqmaccus_vx_i64m4_m(vbool16_t vm, vint64m4_t vd,
                                           uint16_t rs1, vint16m1_t vs2,
                                           size_t vl);
vint64m8_t __riscv_nds_vqmaccus_vx_i64m8_m(vbool8_t vm, vint64m8_t vd,
                                           uint16_t rs1, vint16m2_t vs2,
                                           size_t vl);
vuint32mf2_t __riscv_nds_vqmaccu_vv_u32mf2_m(vbool64_t vm, vuint32mf2_t vd,
                                             vuint8mf8_t vs1, vuint8mf8_t vs2,
                                             size_t vl);
vuint32mf2_t __riscv_nds_vqmaccu_vx_u32mf2_m(vbool64_t vm, vuint32mf2_t vd,
                                             uint8_t rs1, vuint8mf8_t vs2,
                                             size_t vl);
vuint32m1_t __riscv_nds_vqmaccu_vv_u32m1_m(vbool32_t vm, vuint32m1_t vd,
                                           vuint8mf4_t vs1, vuint8mf4_t vs2,
                                           size_t vl);
vuint32m1_t __riscv_nds_vqmaccu_vx_u32m1_m(vbool32_t vm, vuint32m1_t vd,
                                           uint8_t rs1, vuint8mf4_t vs2,
                                           size_t vl);
vuint32m2_t __riscv_nds_vqmaccu_vv_u32m2_m(vbool16_t vm, vuint32m2_t vd,
                                           vuint8mf2_t vs1, vuint8mf2_t vs2,
                                           size_t vl);
vuint32m2_t __riscv_nds_vqmaccu_vx_u32m2_m(vbool16_t vm, vuint32m2_t vd,
                                           uint8_t rs1, vuint8mf2_t vs2,
                                           size_t vl);
vuint32m4_t __riscv_nds_vqmaccu_vv_u32m4_m(vbool8_t vm, vuint32m4_t vd,
                                           vuint8m1_t vs1, vuint8m1_t vs2,
                                           size_t vl);
vuint32m4_t __riscv_nds_vqmaccu_vx_u32m4_m(vbool8_t vm, vuint32m4_t vd,
                                           uint8_t rs1, vuint8m1_t vs2,
                                           size_t vl);
vuint32m8_t __riscv_nds_vqmaccu_vv_u32m8_m(vbool4_t vm, vuint32m8_t vd,
                                           vuint8m2_t vs1, vuint8m2_t vs2,
                                           size_t vl);
vuint32m8_t __riscv_nds_vqmaccu_vx_u32m8_m(vbool4_t vm, vuint32m8_t vd,
                                           uint8_t rs1, vuint8m2_t vs2,
                                           size_t vl);
vuint64m1_t __riscv_nds_vqmaccu_vv_u64m1_m(vbool64_t vm, vuint64m1_t vd,
                                           vuint16mf4_t vs1, vuint16mf4_t vs2,
                                           size_t vl);
vuint64m1_t __riscv_nds_vqmaccu_vx_u64m1_m(vbool64_t vm, vuint64m1_t vd,
                                           uint16_t rs1, vuint16mf4_t vs2,
                                           size_t vl);
vuint64m2_t __riscv_nds_vqmaccu_vv_u64m2_m(vbool32_t vm, vuint64m2_t vd,
                                           vuint16mf2_t vs1, vuint16mf2_t vs2,
                                           size_t vl);
vuint64m2_t __riscv_nds_vqmaccu_vx_u64m2_m(vbool32_t vm, vuint64m2_t vd,
                                           uint16_t rs1, vuint16mf2_t vs2,
                                           size_t vl);
vuint64m4_t __riscv_nds_vqmaccu_vv_u64m4_m(vbool16_t vm, vuint64m4_t vd,
                                           vuint16m1_t vs1, vuint16m1_t vs2,
                                           size_t vl);
vuint64m4_t __riscv_nds_vqmaccu_vx_u64m4_m(vbool16_t vm, vuint64m4_t vd,
                                           uint16_t rs1, vuint16m1_t vs2,
                                           size_t vl);
vuint64m8_t __riscv_nds_vqmaccu_vv_u64m8_m(vbool8_t vm, vuint64m8_t vd,
                                           vuint16m2_t vs1, vuint16m2_t vs2,
                                           size_t vl);
vuint64m8_t __riscv_nds_vqmaccu_vx_u64m8_m(vbool8_t vm, vuint64m8_t vd,
                                           uint16_t rs1, vuint16m2_t vs2,
                                           size_t vl);
----
