INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/CPU/TuringComplete/TuringComplete.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/CPU/TuringComplete/TuringComplete.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/CPU/TuringComplete/TuringComplete.srcs/sources_1/new/addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/CPU/TuringComplete/TuringComplete.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/CPU/TuringComplete/TuringComplete.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/CPU/TuringComplete/TuringComplete.srcs/sources_1/new/data_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/CPU/TuringComplete/TuringComplete.srcs/sources_1/new/m_accum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accum
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/CPU/TuringComplete/TuringComplete.srcs/sources_1/new/m_adr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/CPU/TuringComplete/TuringComplete.srcs/sources_1/new/m_alu_ena.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/CPU/TuringComplete/TuringComplete.srcs/sources_1/new/m_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/CPU/TuringComplete/TuringComplete.srcs/sources_1/new/machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module machine
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/CPU/TuringComplete/TuringComplete.srcs/sources_1/new/machine_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module machine_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/CPU/TuringComplete/TuringComplete.srcs/sources_1/new/mclk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/CPU/TuringComplete/TuringComplete.srcs/sim_1/new/cputop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/CPU/TuringComplete/TuringComplete.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
