// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2021 Rockchip Electronics Co., Ltd.
 *
 */
/ {
	vcc_mipidcphy3: vcc-mipidcphy3-regulator {
		compatible = "regulator-fixed";
		gpio = <&gpio1 RK_PB1 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&mipidcphy3_pwr>;
		regulator-name = "vcc_mipidcphy3";
		enable-active-high;
		regulator-always-on;
		regulator-boot-on;
	};
};

&i2c7 {
	status = "okay";
	pinctrl-0 = <&i2c7m0_xfer>;

	dw9763_3: dw9763-3@0c {
		status = "okay";
		compatible = "dongwoon,dw9763";
		reg = <0x0c>;
		rockchip,camera-module-index = <3>;
		rockchip,camera-module-facing = "back";
	};

	ov13855_3: ov13855-3@10 {
               compatible = "ovti,ov13855";
               status = "okay";
               reg = <0x10>;
               clocks = <&cru CLK_MIPI_CAMARAOUT_M4>;
               clock-names = "xvclk";
               power-domains = <&power RK3588_PD_VI>;
               pinctrl-names = "default";
               pinctrl-0 = <&mipim0_camera4_clk>;
               rockchip,grf = <&sys_grf>;
               reset-gpios = <&gpio1 RK_PB3 GPIO_ACTIVE_HIGH>;
               pwdn-gpios = <&gpio1 RK_PB0 GPIO_ACTIVE_HIGH>;
               rockchip,camera-module-index = <3>;
               rockchip,camera-module-facing = "front";
               rockchip,camera-module-name = "CMK-OT2016-FV1";
               rockchip,camera-module-lens-name = "default";
		lens-focus = <&dw9763_3>;
               port {
                       ov13855_out3: endpoint {
                               remote-endpoint = <&mipi_in_ucam3>;
                               data-lanes = <1 2 3 4>;
                       };
               };
       };
};

&csi2_dphy1_hw {
	status = "okay";
};

&csi2_dphy3 {
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;
		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi_in_ucam3: endpoint@1 {
				reg = <1>;
				remote-endpoint = <&ov13855_out3>;
				data-lanes = <1 2 3 4>;
			};
		};
		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			csidphy3_out: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&mipi4_csi2_input>;
			};
		};
	};
};

&mipi4_csi2 {
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi4_csi2_input: endpoint@1 {
				reg = <1>;
				remote-endpoint = <&csidphy3_out>;
			};
		};

		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi4_csi2_output: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&cif_mipi_in3>;
			};
		};
	};
};

&rkcif {
	status = "okay";
};

&rkcif_mmu {
	status = "okay";
};

&rkcif_mipi_lvds4 {
	status = "okay";

	port {
		cif_mipi_in3: endpoint {
			remote-endpoint = <&mipi4_csi2_output>;
		};
	};
};

&rkcif_mipi_lvds4_sditf {
	status = "okay";

	port {
		mipi4_lvds_sditf: endpoint {
			remote-endpoint = <&isp1_vir1>;
		};
	};
};

&rkisp1 {
	status = "okay";
};

&isp1_mmu {
	status = "okay";
};

&rkisp1_vir1 {
	status = "okay";

	port {
		#address-cells = <1>;
		#size-cells = <0>;

		isp1_vir1: endpoint@0 {
			reg = <0>;
			remote-endpoint = <&mipi4_lvds_sditf>;
		};
	};
};


&pinctrl {
	mipidcphy3_pwr: mipidcphy3-pwr {
		rockchip,pins =
			/* camera power en */
			<1 RK_PB1 RK_FUNC_GPIO &pcfg_output_high>;
	};
};
