vsim -debugDB -voptargs=+acc -assertdebug -c testbench -do "log -r /*; run -all;" +UVM_TESTNAME=test_BlockingGetPort
Reading pref.tcl

# 2022.4

# vsim -debugDB -voptargs="+acc" -assertdebug -c testbench -do "log -r /*; run -all;" "+UVM_TESTNAME=test_BlockingGetPort" 
# Start time: 15:02:10 on Feb 25,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2022.4 linux_x86_64 Oct 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.testbench(fast)
# Loading /opt/intelFPGA_pro/23.1/questa_fse/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# log -r /*
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Running test: test_BlockingGetPort
# UVM_INFO @ 0: reporter [RNTST] Running test test_BlockingGetPort...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------
# Name            Type                   Size  Value
# --------------------------------------------------
# uvm_test_top    test_BlockingGetPort   -     @466 
#   cmpA          BlockingGetPortA       -     @473 
#     m_get_imp   uvm_blocking_get_imp   -     @487 
#   cmpB          BlockingGetPortB       -     @480 
#     m_get_port  uvm_blocking_get_port  -     @495 
# --------------------------------------------------
# 
# UVM_INFO ../tb/BlockingGetPort.sv(17) @ 0: uvm_test_top.cmpA [BlockingGetPortA] Component B has requested for a packet
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# packet  packet    -     @503 
#   addr  integral  8     'h7c 
#   data  integral  8     'hcb 
# -----------------------------
# UVM_INFO ../tb/BlockingGetPort.sv(42) @ 0: uvm_test_top.cmpB [BlockingGetPortB] Component A just gave me the packet
# UVM_INFO ../tb/BlockingGetPort.sv(17) @ 0: uvm_test_top.cmpA [BlockingGetPortA] Component B has requested for a packet
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# packet  packet    -     @507 
#   addr  integral  8     'h5c 
#   data  integral  8     'h95 
# -----------------------------
# UVM_INFO ../tb/BlockingGetPort.sv(42) @ 0: uvm_test_top.cmpB [BlockingGetPortB] Component A just gave me the packet
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    9
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [BlockingGetPortA]     2
# [BlockingGetPortB]     2
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# ** Note: $finish    : /opt/intelFPGA_pro/23.1/questa_fse/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 217  Instance: /testbench
# End time: 15:02:10 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
