Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,23
design__inferred_latch__count,0
design__instance__count,17838
design__instance__area,132789
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,74
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,1.28802490234375
power__switching__total,1.957748293876648
power__leakage__total,1.5047206147755787E-7
power__total,3.2457735538482666
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5152145522709113
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.45095325972036365
timing__hold__ws__corner:nom_tt_025C_1v80,0.31276626618330516
timing__setup__ws__corner:nom_tt_025C_1v80,7.581173237096238
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.312766
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,16.013229
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,122
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,74
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.6460412387913268
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.5475164920859414
timing__hold__ws__corner:nom_ss_100C_1v60,0.866502893962929
timing__setup__ws__corner:nom_ss_100C_1v60,-1.9352626715586054
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-42.252655903350195
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-1.9352626715586054
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.866503
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,24
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-1.935263
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,24
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,74
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4313570456253936
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3856425565816854
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10627032887804522
timing__setup__ws__corner:nom_ff_n40C_1v95,9.221358160289341
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.106270
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.308834
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,195
design__max_fanout_violation__count,74
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.41758911399648213
clock__skew__worst_setup,0.3731260683815246
timing__hold__ws,0.10376333419523649
timing__setup__ws,-2.4298821420510417
timing__hold__tns,0.0
timing__setup__tns,-53.99629696201894
timing__hold__wns,0
timing__setup__wns,-2.4298821420510417
timing__hold_vio__count,0
timing__hold_r2r__ws,0.103763
timing__hold_r2r_vio__count,0
timing__setup_vio__count,72
timing__setup_r2r__ws,-2.429882
timing__setup_r2r_vio__count,72
design__die__bbox,0.0 0.0 1030.4 225.76
design__core__bbox,2.76 2.72 1027.64 223.04
design__io,45
design__die__area,232623
design__core__area,225802
design__instance__count__stdcell,17838
design__instance__area__stdcell,132789
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.588077
design__instance__utilization__stdcell,0.588077
design__instance__count__class:buffer,6
design__instance__count__class:inverter,189
design__instance__count__class:sequential_cell,1545
design__instance__count__class:multi_input_combinational_cell,10117
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,14005
design__instance__count__class:tap_cell,3278
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,362172
design__violations,0
design__instance__count__class:timing_repair_buffer,2134
design__instance__count__class:clock_buffer,82
design__instance__count__class:clock_inverter,419
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1149
antenna__violating__nets,9
antenna__violating__pins,10
route__antenna_violation__count,9
antenna_diodes_count,68
design__instance__count__class:antenna_cell,68
route__net,14470
route__net__special,2
route__drc_errors__iter:1,8456
route__wirelength__iter:1,419584
route__drc_errors__iter:2,4378
route__wirelength__iter:2,416044
route__drc_errors__iter:3,4215
route__wirelength__iter:3,415291
route__drc_errors__iter:4,633
route__wirelength__iter:4,415004
route__drc_errors__iter:5,32
route__wirelength__iter:5,414972
route__drc_errors__iter:6,24
route__wirelength__iter:6,414969
route__drc_errors__iter:7,4
route__wirelength__iter:7,414965
route__drc_errors__iter:8,4
route__wirelength__iter:8,414965
route__drc_errors__iter:9,4
route__wirelength__iter:9,414965
route__drc_errors__iter:10,4
route__wirelength__iter:10,414969
route__drc_errors__iter:11,0
route__wirelength__iter:11,414964
route__drc_errors,0
route__wirelength,414964
route__vias,103992
route__vias__singlecut,103992
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,655.34
timing__unannotated_net__count__corner:nom_tt_025C_1v80,53
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,53
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,53
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,74
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.49221594859844886
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.4320373903141254
timing__hold__ws__corner:min_tt_025C_1v80,0.3099111055501272
timing__setup__ws__corner:min_tt_025C_1v80,7.661302920030966
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.309911
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,16.106390
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,53
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,84
design__max_fanout_violation__count__corner:min_ss_100C_1v60,74
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.6057894357613283
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.5142515447921158
timing__hold__ws__corner:min_ss_100C_1v60,0.8577783170994667
timing__setup__ws__corner:min_ss_100C_1v60,-1.43596427701886
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-30.459369222329826
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-1.43596427701886
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.857778
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,24
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-1.435964
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,24
timing__unannotated_net__count__corner:min_ss_100C_1v60,53
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,74
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.41758911399648213
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.3731260683815246
timing__hold__ws__corner:min_ff_n40C_1v95,0.10629053493766485
timing__setup__ws__corner:min_ff_n40C_1v95,9.277890718302105
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.106291
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.370539
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,53
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,3
design__max_fanout_violation__count__corner:max_tt_025C_1v80,74
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5293484689302412
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.4689700982514098
timing__hold__ws__corner:max_tt_025C_1v80,0.3160991557974904
timing__setup__ws__corner:max_tt_025C_1v80,7.506036893378286
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.316099
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,15.928657
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,53
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,195
design__max_fanout_violation__count__corner:max_ss_100C_1v60,74
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.6760061590734256
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.571184449238881
timing__hold__ws__corner:max_ss_100C_1v60,0.8776981612152679
timing__setup__ws__corner:max_ss_100C_1v60,-2.4298821420510417
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-53.99629696201894
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-2.4298821420510417
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.877698
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,24
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-2.429882
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,24
timing__unannotated_net__count__corner:max_ss_100C_1v60,53
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,74
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.437941056925688
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.39837687054543813
timing__hold__ws__corner:max_ff_n40C_1v95,0.10376333419523649
timing__setup__ws__corner:max_ff_n40C_1v95,9.165875429198355
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.103763
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.252195
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,53
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,53
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.37539
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79549
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.42461
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.422517
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00465234
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.422517
design_powergrid__voltage__worst,0.422517
design_powergrid__voltage__worst__net:VPWR,1.37539
design_powergrid__drop__worst,0.42461
design_powergrid__drop__worst__net:VPWR,0.42461
design_powergrid__voltage__worst__net:VGND,0.422517
design_powergrid__drop__worst__net:VGND,0.422517
ir__voltage__worst,1.37999999999999989341858963598497211933135986328125
ir__drop__avg,0.00451000000000000011990408665951690636575222015380859375
ir__drop__worst,0.424999999999999988897769753748434595763683319091796875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
