// Seed: 1960475980
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_12(
      .id_0(1 ? id_11 : 1),
      .id_1(1),
      .id_2(id_8),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(1'h0),
      .id_7(1'd0),
      .id_8(1),
      .id_9(1'b0),
      .id_10(id_9),
      .id_11(1),
      .id_12(1),
      .id_13(1),
      .id_14(id_4 == 1),
      .id_15(("")),
      .id_16(1 < id_3),
      .id_17(1),
      .id_18(1),
      .id_19(1),
      .id_20(1),
      .id_21(id_3),
      .id_22(id_11),
      .id_23(1),
      .id_24(1'b0),
      .id_25(1),
      .id_26(~!1),
      .id_27(id_10),
      .id_28(id_7),
      .id_29(id_4),
      .id_30(1),
      .id_31(id_6),
      .id_32(1),
      .id_33(1'b0)
  );
  wire id_13;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output wire id_2
);
  always assert (id_1) #1 id_0 = 1'b0;
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
