<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: ilang::VlgSglTgtGen Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">0.9.1</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceilang.html">ilang</a></li><li class="navelem"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html">VlgSglTgtGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-static-methods">Static Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classilang_1_1_vlg_sgl_tgt_gen-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ilang::VlgSglTgtGen Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p>Generating a target (just the invairant or for an instruction)  
 <a href="classilang_1_1_vlg_sgl_tgt_gen.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="vtarget__gen__impl_8h_source.html">vtarget_gen_impl.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for ilang::VlgSglTgtGen:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classilang_1_1_vlg_sgl_tgt_gen.png" usemap="#ilang::VlgSglTgtGen_map" alt=""/>
  <map id="ilang::VlgSglTgtGen_map" name="ilang::VlgSglTgtGen_map">
<area href="classilang_1_1_vlg_sgl_tgt_gen___cosa.html" title="a class to interface w. COSA " alt="ilang::VlgSglTgtGen_Cosa" shape="rect" coords="0,56,168,80"/>
<area href="classilang_1_1_vlg_sgl_tgt_gen___jasper.html" title="Verilog Verification Target Generator â€“ for JasperGold Unlike for cosa, we don&#39;t need a separate fil..." alt="ilang::VlgSglTgtGen_Jasper" shape="rect" coords="178,56,346,80"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_sgl_tgt_gen_1_1ex__info__t.html">ex_info_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of record of extra info of a signal.  <a href="structilang_1_1_vlg_sgl_tgt_gen_1_1ex__info__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a5498364cb5f211530f8bb1cdb686107b"><td class="memItemLeft" align="right" valign="top"><a id="a5498364cb5f211530f8bb1cdb686107b"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a5498364cb5f211530f8bb1cdb686107b">target_type_t</a> { <b>INVARIANTS</b>, 
<b>INSTRUCTIONS</b>
 }<tr class="memdesc:a5498364cb5f211530f8bb1cdb686107b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of the target. <br /></td></tr>
</td></tr>
<tr class="separator:a5498364cb5f211530f8bb1cdb686107b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b002a2f0ce9f150e9f13bc16696e20e"><td class="memItemLeft" align="right" valign="top"><a id="a9b002a2f0ce9f150e9f13bc16696e20e"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a9b002a2f0ce9f150e9f13bc16696e20e">ready_type_t</a> { <b>NA</b> = 0, 
<b>READY_SIGNAL</b> = 1, 
<b>READY_BOUND</b> = 2, 
<b>BOTH</b> = 3
 }<tr class="memdesc:a9b002a2f0ce9f150e9f13bc16696e20e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of the ready condition. <br /></td></tr>
</td></tr>
<tr class="separator:a9b002a2f0ce9f150e9f13bc16696e20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae72ed1f0d28acbfdfa20c61162742b2d"><td class="memItemLeft" align="right" valign="top"><a id="ae72ed1f0d28acbfdfa20c61162742b2d"></a>
typedef std::map&lt; std::string, unsigned &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ae72ed1f0d28acbfdfa20c61162742b2d">func_app_cnt_t</a></td></tr>
<tr class="memdesc:ae72ed1f0d28acbfdfa20c61162742b2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Per func apply counter. <br /></td></tr>
<tr class="separator:ae72ed1f0d28acbfdfa20c61162742b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf3b6b58493232465434c74773671c4b"><td class="memItemLeft" align="right" valign="top"><a id="aaf3b6b58493232465434c74773671c4b"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#aaf3b6b58493232465434c74773671c4b">backend_selector</a> = <a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac71046ce500da911f51eb821f1807b38">VlgVerifTgtGenBase::backend_selector</a></td></tr>
<tr class="memdesc:aaf3b6b58493232465434c74773671c4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of the backend. <br /></td></tr>
<tr class="separator:aaf3b6b58493232465434c74773671c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb3fbc73d0c4eb0b65a999407bab5ff"><td class="memItemLeft" align="right" valign="top"><a id="a0bb3fbc73d0c4eb0b65a999407bab5ff"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a0bb3fbc73d0c4eb0b65a999407bab5ff">vtg_config_t</a> = <a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ae07e7ff27e54e5d7b825e1bd3556d696">VlgVerifTgtGenBase::vtg_config_t</a></td></tr>
<tr class="memdesc:a0bb3fbc73d0c4eb0b65a999407bab5ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of configuration. <br /></td></tr>
<tr class="separator:a0bb3fbc73d0c4eb0b65a999407bab5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a91e49a56d6bc1f03c640042391d6bd03"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a91e49a56d6bc1f03c640042391d6bd03">VlgSglTgtGen</a> (const std::string &amp;output_path, const <a class="el" href="namespaceilang.html#af88a19312ae653d687a0d1207bb284f6">InstrPtr</a> &amp;instr_ptr, const <a class="el" href="namespaceilang.html#ad1b30fdf347e493b3937143da05d1a72">InstrLvlAbsPtr</a> &amp;ila_ptr, const <a class="el" href="classilang_1_1_verilog_generator.html#ad20c944ef1f8654f8919b929c46fa1ba">VerilogGenerator::VlgGenConfig</a> &amp;config, nlohmann::json &amp;_rf_vmap, nlohmann::json &amp;_rf_cond, <a class="el" href="classilang_1_1_verilog_info.html">VerilogInfo</a> *_vlg_info_ptr, const std::string &amp;vlg_mod_inst_name, const std::string &amp;ila_mod_inst_name, const std::string &amp;wrapper_name, const std::vector&lt; std::string &gt; &amp;implementation_srcs, const std::vector&lt; std::string &gt; &amp;implementation_include_path, const <a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a0bb3fbc73d0c4eb0b65a999407bab5ff">vtg_config_t</a> &amp;vtg_config, <a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac71046ce500da911f51eb821f1807b38">backend_selector</a> backend)</td></tr>
<tr class="separator:a91e49a56d6bc1f03c640042391d6bd03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e3061f379264034e7d87b5e9eb9f24"><td class="memItemLeft" align="right" valign="top"><a id="ab3e3061f379264034e7d87b5e9eb9f24"></a>
virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ab3e3061f379264034e7d87b5e9eb9f24">~VlgSglTgtGen</a> ()</td></tr>
<tr class="memdesc:ab3e3061f379264034e7d87b5e9eb9f24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destructor: do nothing , most importantly it is virtual. <br /></td></tr>
<tr class="separator:ab3e3061f379264034e7d87b5e9eb9f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a999e5b09c35be1892d13cc805c378c4c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a999e5b09c35be1892d13cc805c378c4c">ConstructWrapper</a> ()</td></tr>
<tr class="separator:a999e5b09c35be1892d13cc805c378c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d8547d756ff99d5006571c920a7efc"><td class="memItemLeft" align="right" valign="top"><a id="ab4d8547d756ff99d5006571c920a7efc"></a>
virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ab4d8547d756ff99d5006571c920a7efc">Export_wrapper</a> (const std::string &amp;wrapper_name)</td></tr>
<tr class="memdesc:ab4d8547d756ff99d5006571c920a7efc"><td class="mdescLeft">&#160;</td><td class="mdescRight">create the wrapper file <br /></td></tr>
<tr class="separator:ab4d8547d756ff99d5006571c920a7efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a917eddbba611d563209b16cd4cbdc2d9"><td class="memItemLeft" align="right" valign="top"><a id="a917eddbba611d563209b16cd4cbdc2d9"></a>
virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a917eddbba611d563209b16cd4cbdc2d9">Export_ila_vlg</a> (const std::string &amp;ila_vlg_name)</td></tr>
<tr class="memdesc:a917eddbba611d563209b16cd4cbdc2d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">export the ila verilog <br /></td></tr>
<tr class="separator:a917eddbba611d563209b16cd4cbdc2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ac42e4af14cc49f29856d3ca14fc304"><td class="memItemLeft" align="right" valign="top"><a id="a5ac42e4af14cc49f29856d3ca14fc304"></a>
virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a5ac42e4af14cc49f29856d3ca14fc304">Export_script</a> (const std::string &amp;script_name)=0</td></tr>
<tr class="memdesc:a5ac42e4af14cc49f29856d3ca14fc304"><td class="mdescLeft">&#160;</td><td class="mdescRight">export the script to run the verification <br /></td></tr>
<tr class="separator:a5ac42e4af14cc49f29856d3ca14fc304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d752671af8543c5f24fb5feb2dfb29"><td class="memItemLeft" align="right" valign="top"><a id="a76d752671af8543c5f24fb5feb2dfb29"></a>
virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a76d752671af8543c5f24fb5feb2dfb29">Export_problem</a> (const std::string &amp;extra_name)=0</td></tr>
<tr class="memdesc:a76d752671af8543c5f24fb5feb2dfb29"><td class="mdescLeft">&#160;</td><td class="mdescRight">export extra things (problem) <br /></td></tr>
<tr class="separator:a76d752671af8543c5f24fb5feb2dfb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cfe1ba0b32108d84eacba763ed05a94"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a0cfe1ba0b32108d84eacba763ed05a94">Export_mem</a> (const std::string &amp;mem_name)=0</td></tr>
<tr class="separator:a0cfe1ba0b32108d84eacba763ed05a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2dfe9b6759318b6e9b412c881cf2006"><td class="memItemLeft" align="right" valign="top"><a id="ab2dfe9b6759318b6e9b412c881cf2006"></a>
virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ab2dfe9b6759318b6e9b412c881cf2006">Export_modify_verilog</a> ()=0</td></tr>
<tr class="memdesc:ab2dfe9b6759318b6e9b412c881cf2006"><td class="mdescLeft">&#160;</td><td class="mdescRight">For jasper, this means do nothing, for yosys, you need to add (<em>keep</em>) <br /></td></tr>
<tr class="separator:ab2dfe9b6759318b6e9b412c881cf2006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefdc8a900090424d0cd5e6b4e914fa3f"><td class="memItemLeft" align="right" valign="top"><a id="aefdc8a900090424d0cd5e6b4e914fa3f"></a>
virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#aefdc8a900090424d0cd5e6b4e914fa3f">ExportAll</a> (const std::string &amp;wrapper_name, const std::string &amp;ila_vlg_name, const std::string &amp;script_name, const std::string &amp;extra_name, const std::string &amp;mem_name)</td></tr>
<tr class="memdesc:aefdc8a900090424d0cd5e6b4e914fa3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Take care of exporting all of a single target. <br /></td></tr>
<tr class="separator:aefdc8a900090424d0cd5e6b4e914fa3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230da5728a9c03c95c94d90da429dbc1"><td class="memItemLeft" align="right" valign="top"><a id="a230da5728a9c03c95c94d90da429dbc1"></a>
virtual void&#160;</td><td class="memItemRight" valign="bottom"><b>do_not_instantiate</b> (void)=0</td></tr>
<tr class="separator:a230da5728a9c03c95c94d90da429dbc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa207ede054182e1a7cc7f3d110a43953"><td class="memItemLeft" align="right" valign="top"><a id="aa207ede054182e1a7cc7f3d110a43953"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#aa207ede054182e1a7cc7f3d110a43953">in_bad_state</a> (void) const</td></tr>
<tr class="memdesc:aa207ede054182e1a7cc7f3d110a43953"><td class="mdescLeft">&#160;</td><td class="mdescRight">check if this module is in a bad state <br /></td></tr>
<tr class="separator:aa207ede054182e1a7cc7f3d110a43953"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a1e4f610627a2d26adb6b77cd57ded3af"><td class="memItemLeft" align="right" valign="top"><a id="a1e4f610627a2d26adb6b77cd57ded3af"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a1e4f610627a2d26adb6b77cd57ded3af">new_mapping_id</a> ()</td></tr>
<tr class="memdesc:a1e4f610627a2d26adb6b77cd57ded3af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a new variable name for mapping. <br /></td></tr>
<tr class="separator:a1e4f610627a2d26adb6b77cd57ded3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f1ad29d15553df93a9cb1442947ef5"><td class="memItemLeft" align="right" valign="top"><a id="a90f1ad29d15553df93a9cb1442947ef5"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a90f1ad29d15553df93a9cb1442947ef5">new_property_id</a> ()</td></tr>
<tr class="memdesc:a90f1ad29d15553df93a9cb1442947ef5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a new variable name for property. <br /></td></tr>
<tr class="separator:a90f1ad29d15553df93a9cb1442947ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0894246c19f75c435d5832e318e3b7bd"><td class="memItemLeft" align="right" valign="top"><a id="a0894246c19f75c435d5832e318e3b7bd"></a>
const <a class="el" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a0894246c19f75c435d5832e318e3b7bd">IlaGetState</a> (const std::string &amp;sname) const</td></tr>
<tr class="memdesc:a0894246c19f75c435d5832e318e3b7bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the pointer of a ila state, it must exist. <br /></td></tr>
<tr class="separator:a0894246c19f75c435d5832e318e3b7bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f40b862acb8a3b5ac02f7000a600db0"><td class="memItemLeft" align="right" valign="top"><a id="a3f40b862acb8a3b5ac02f7000a600db0"></a>
const <a class="el" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a3f40b862acb8a3b5ac02f7000a600db0">IlaGetInput</a> (const std::string &amp;sname) const</td></tr>
<tr class="memdesc:a3f40b862acb8a3b5ac02f7000a600db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the pointer of an ila input, it must exist. <br /></td></tr>
<tr class="separator:a3f40b862acb8a3b5ac02f7000a600db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9a1ee97c8f1ea3f2b3681d3a26854eb"><td class="memItemLeft" align="right" valign="top"><a id="af9a1ee97c8f1ea3f2b3681d3a26854eb"></a>
std::pair&lt; unsigned, unsigned &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#af9a1ee97c8f1ea3f2b3681d3a26854eb">GetMemInfo</a> (const std::string &amp;ila_mem_name) const</td></tr>
<tr class="memdesc:af9a1ee97c8f1ea3f2b3681d3a26854eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get (a,d) width of a memory, if not existing, (0,0) <br /></td></tr>
<tr class="separator:af9a1ee97c8f1ea3f2b3681d3a26854eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a452ab0294235f64ee200764238827cab"><td class="memItemLeft" align="right" valign="top"><a id="a452ab0294235f64ee200764238827cab"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a452ab0294235f64ee200764238827cab">TryFindIlaState</a> (const std::string &amp;sname)</td></tr>
<tr class="memdesc:a452ab0294235f64ee200764238827cab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test if a string represents an ila state name. <br /></td></tr>
<tr class="separator:a452ab0294235f64ee200764238827cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c6866eff75df811e13e7ae45e4b91c"><td class="memItemLeft" align="right" valign="top"><a id="af9c6866eff75df811e13e7ae45e4b91c"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#af9c6866eff75df811e13e7ae45e4b91c">TryFindIlaInput</a> (const std::string &amp;sname)</td></tr>
<tr class="memdesc:af9c6866eff75df811e13e7ae45e4b91c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test if a string represents an ila input name. <br /></td></tr>
<tr class="separator:af9c6866eff75df811e13e7ae45e4b91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e09d3ebae24eb87dd1cf87289d9d5f6"><td class="memItemLeft" align="right" valign="top"><a id="a4e09d3ebae24eb87dd1cf87289d9d5f6"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a4e09d3ebae24eb87dd1cf87289d9d5f6">TryFindVlgState</a> (const std::string &amp;sname)</td></tr>
<tr class="memdesc:a4e09d3ebae24eb87dd1cf87289d9d5f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test if a string represents a Verilog signal name. <br /></td></tr>
<tr class="separator:a4e09d3ebae24eb87dd1cf87289d9d5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad55dd6e839a4629472d10986fda30808"><td class="memItemLeft" align="right" valign="top"><a id="ad55dd6e839a4629472d10986fda30808"></a>
<a class="el" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ad55dd6e839a4629472d10986fda30808">TryFindIlaVarName</a> (const std::string &amp;sname)</td></tr>
<tr class="memdesc:ad55dd6e839a4629472d10986fda30808"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to find a ILA var according to a name. <br /></td></tr>
<tr class="separator:ad55dd6e839a4629472d10986fda30808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f2ae38e5a48dca22beb43291bfb6a59"><td class="memItemLeft" align="right" valign="top"><a id="a1f2ae38e5a48dca22beb43291bfb6a59"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a1f2ae38e5a48dca22beb43291bfb6a59">ModifyCondExprAndRecordVlgName</a> (const <a class="el" href="classilang_1_1_var_extractor.html#aa8d68dcbf638d8afc67f22864546cf7d">VarExtractor::token</a> &amp;t)</td></tr>
<tr class="memdesc:a1f2ae38e5a48dca22beb43291bfb6a59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modify a token and record its use. <br /></td></tr>
<tr class="separator:a1f2ae38e5a48dca22beb43291bfb6a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef67118778144d440bca7efcd4dd7ceb"><td class="memItemLeft" align="right" valign="top"><a id="aef67118778144d440bca7efcd4dd7ceb"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#aef67118778144d440bca7efcd4dd7ceb">ReplExpr</a> (const std::string &amp;expr, bool force_vlg_sts=false)</td></tr>
<tr class="memdesc:aef67118778144d440bca7efcd4dd7ceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parse and modify a condition string. <br /></td></tr>
<tr class="separator:aef67118778144d440bca7efcd4dd7ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf195efff04925236ea8591c17c9aca0"><td class="memItemLeft" align="right" valign="top"><a id="abf195efff04925236ea8591c17c9aca0"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#abf195efff04925236ea8591c17c9aca0">PerStateMap</a> (const std::string &amp;ila_state_name_or_equ, const std::string &amp;vlg_st_name)</td></tr>
<tr class="memdesc:abf195efff04925236ea8591c17c9aca0"><td class="mdescLeft">&#160;</td><td class="mdescRight">handle a single string map (s-name/equ-string) <br /></td></tr>
<tr class="separator:abf195efff04925236ea8591c17c9aca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad15cf108be2089b870a6a24499f7a008"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ad15cf108be2089b870a6a24499f7a008">GetStateVarMapExpr</a> (const std::string &amp;ila_state_name, nlohmann::json &amp;m, bool is_assert=false)</td></tr>
<tr class="separator:ad15cf108be2089b870a6a24499f7a008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f045ff3c6fed252f614dd017f4a6974"><td class="memItemLeft" align="right" valign="top"><a id="a6f045ff3c6fed252f614dd017f4a6974"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a6f045ff3c6fed252f614dd017f4a6974">handle_start_condition</a> (nlohmann::json &amp;dc)</td></tr>
<tr class="memdesc:a6f045ff3c6fed252f614dd017f4a6974"><td class="mdescLeft">&#160;</td><td class="mdescRight">add a start condition if it is given <br /></td></tr>
<tr class="separator:a6f045ff3c6fed252f614dd017f4a6974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1c832ba75a6358ba19c8fbc2176b3b"><td class="memItemLeft" align="right" valign="top"><a id="afe1c832ba75a6358ba19c8fbc2176b3b"></a>
nlohmann::json &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#afe1c832ba75a6358ba19c8fbc2176b3b">get_current_instruction_rf</a> ()</td></tr>
<tr class="memdesc:afe1c832ba75a6358ba19c8fbc2176b3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find the current instruction mapping. <br /></td></tr>
<tr class="separator:afe1c832ba75a6358ba19c8fbc2176b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a03ad647d53835c9be56e655125b28c"><td class="memItemLeft" align="right" valign="top"><a id="a2a03ad647d53835c9be56e655125b28c"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a2a03ad647d53835c9be56e655125b28c">ConstructWrapper_add_ila_input</a> ()</td></tr>
<tr class="memdesc:a2a03ad647d53835c9be56e655125b28c"><td class="mdescLeft">&#160;</td><td class="mdescRight">add ila input to the wrapper <br /></td></tr>
<tr class="separator:a2a03ad647d53835c9be56e655125b28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6e2fcfcc1c25eb93260b17f63647cb6"><td class="memItemLeft" align="right" valign="top"><a id="ae6e2fcfcc1c25eb93260b17f63647cb6"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ae6e2fcfcc1c25eb93260b17f63647cb6">ConstructWrapper_add_vlg_input_output</a> ()</td></tr>
<tr class="memdesc:ae6e2fcfcc1c25eb93260b17f63647cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">add the vlg input ouput to the wrapper I/O <br /></td></tr>
<tr class="separator:ae6e2fcfcc1c25eb93260b17f63647cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50e80a5bb0070954948ed200c885be70"><td class="memItemLeft" align="right" valign="top"><a id="a50e80a5bb0070954948ed200c885be70"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a50e80a5bb0070954948ed200c885be70">ConstructWrapper_add_cycle_count_moniter</a> ()</td></tr>
<tr class="memdesc:a50e80a5bb0070954948ed200c885be70"><td class="mdescLeft">&#160;</td><td class="mdescRight">add a cycle counter to be used to deal with the end cycle <br /></td></tr>
<tr class="separator:a50e80a5bb0070954948ed200c885be70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2452ed0061fda7c4e51cb4e2f3a59fbc"><td class="memItemLeft" align="right" valign="top"><a id="a2452ed0061fda7c4e51cb4e2f3a59fbc"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a2452ed0061fda7c4e51cb4e2f3a59fbc">ConstructWrapper_generate_header</a> ()</td></tr>
<tr class="memdesc:a2452ed0061fda7c4e51cb4e2f3a59fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">generate the `define TRUE 1 <br /></td></tr>
<tr class="separator:a2452ed0061fda7c4e51cb4e2f3a59fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f8cad3f6bafea3000887f1a2fa357d"><td class="memItemLeft" align="right" valign="top"><a id="a90f8cad3f6bafea3000887f1a2fa357d"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a90f8cad3f6bafea3000887f1a2fa357d">ConstructWrapper_add_varmap_assumptions</a> ()</td></tr>
<tr class="memdesc:a90f8cad3f6bafea3000887f1a2fa357d"><td class="mdescLeft">&#160;</td><td class="mdescRight">add state equ assumptions <br /></td></tr>
<tr class="separator:a90f8cad3f6bafea3000887f1a2fa357d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153c769e2e6d1cf093b62f888dfbd0ca"><td class="memItemLeft" align="right" valign="top"><a id="a153c769e2e6d1cf093b62f888dfbd0ca"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a153c769e2e6d1cf093b62f888dfbd0ca">ConstructWrapper_add_varmap_assertions</a> ()</td></tr>
<tr class="memdesc:a153c769e2e6d1cf093b62f888dfbd0ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">add state equ assertions <br /></td></tr>
<tr class="separator:a153c769e2e6d1cf093b62f888dfbd0ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ce57fc8b34086cf453c894204f1e78"><td class="memItemLeft" align="right" valign="top"><a id="a25ce57fc8b34086cf453c894204f1e78"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a25ce57fc8b34086cf453c894204f1e78">ConstructWrapper_add_inv_assumptions</a> ()</td></tr>
<tr class="memdesc:a25ce57fc8b34086cf453c894204f1e78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add invariants as assumptions. <br /></td></tr>
<tr class="separator:a25ce57fc8b34086cf453c894204f1e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11c7fe8c390294358bd286b645931646"><td class="memItemLeft" align="right" valign="top"><a id="a11c7fe8c390294358bd286b645931646"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a11c7fe8c390294358bd286b645931646">ConstructWrapper_add_inv_assertions</a> ()</td></tr>
<tr class="memdesc:a11c7fe8c390294358bd286b645931646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add invariants as assertions. <br /></td></tr>
<tr class="separator:a11c7fe8c390294358bd286b645931646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c3ad5ac13426673d95c43af1631665b"><td class="memItemLeft" align="right" valign="top"><a id="a3c3ad5ac13426673d95c43af1631665b"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a3c3ad5ac13426673d95c43af1631665b">ConstructWrapper_add_additional_mapping_control</a> ()</td></tr>
<tr class="memdesc:a3c3ad5ac13426673d95c43af1631665b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add more assumptions/assertions. <br /></td></tr>
<tr class="separator:a3c3ad5ac13426673d95c43af1631665b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da2c2fba92bf5eaa639012f7a0c0727"><td class="memItemLeft" align="right" valign="top"><a id="a4da2c2fba92bf5eaa639012f7a0c0727"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a4da2c2fba92bf5eaa639012f7a0c0727">ConstructWrapper_add_condition_signals</a> ()</td></tr>
<tr class="memdesc:a4da2c2fba92bf5eaa639012f7a0c0727"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate <b>ISSUE</b>, <b>IEND</b>, ... signals. <br /></td></tr>
<tr class="separator:a4da2c2fba92bf5eaa639012f7a0c0727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bcef26b0b977edaa9bf2dab4aa87e27"><td class="memItemLeft" align="right" valign="top"><a id="a3bcef26b0b977edaa9bf2dab4aa87e27"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a3bcef26b0b977edaa9bf2dab4aa87e27">ConstructWrapper_register_extra_io_wire</a> ()</td></tr>
<tr class="memdesc:a3bcef26b0b977edaa9bf2dab4aa87e27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register the extra wires to the idr. <br /></td></tr>
<tr class="separator:a3bcef26b0b977edaa9bf2dab4aa87e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a590358b0c16959b72c0eb27a75ac6123"><td class="memItemLeft" align="right" valign="top"><a id="a590358b0c16959b72c0eb27a75ac6123"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a590358b0c16959b72c0eb27a75ac6123">ConstructWrapper_add_module_instantiation</a> ()</td></tr>
<tr class="memdesc:a590358b0c16959b72c0eb27a75ac6123"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add instantiation statement of the two modules. <br /></td></tr>
<tr class="separator:a590358b0c16959b72c0eb27a75ac6123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3d6294e642e0656fdf198636c7abcbb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ac3d6294e642e0656fdf198636c7abcbb">ConstructWrapper_add_helper_memory</a> ()</td></tr>
<tr class="separator:ac3d6294e642e0656fdf198636c7abcbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad62156d6425c93407a15b6a9569c5c4a"><td class="memItemLeft" align="right" valign="top"><a id="ad62156d6425c93407a15b6a9569c5c4a"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ad62156d6425c93407a15b6a9569c5c4a">ConstructWrapper_add_uf_constraints</a> ()</td></tr>
<tr class="memdesc:ad62156d6425c93407a15b6a9569c5c4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add buffers and assumption/assertions about the. <br /></td></tr>
<tr class="separator:ad62156d6425c93407a15b6a9569c5c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fbe5b0356d967ecbeaddf0165aea8af"><td class="memItemLeft" align="right" valign="top"><a id="a9fbe5b0356d967ecbeaddf0165aea8af"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a9fbe5b0356d967ecbeaddf0165aea8af">ConstructWrapper_get_ila_module_inst</a> ()</td></tr>
<tr class="memdesc:a9fbe5b0356d967ecbeaddf0165aea8af"><td class="mdescLeft">&#160;</td><td class="mdescRight">get the ila module instantiation string <br /></td></tr>
<tr class="separator:a9fbe5b0356d967ecbeaddf0165aea8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82f4949d301d18811f0d43bec3de51e5"><td class="memItemLeft" align="right" valign="top"><a id="a82f4949d301d18811f0d43bec3de51e5"></a>
virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a82f4949d301d18811f0d43bec3de51e5">add_an_assumption</a> (const std::string &amp;aspt, const std::string &amp;dspt)=0</td></tr>
<tr class="memdesc:a82f4949d301d18811f0d43bec3de51e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add an assumption. <br /></td></tr>
<tr class="separator:a82f4949d301d18811f0d43bec3de51e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ac93c5be5f42762ddb9001331991810"><td class="memItemLeft" align="right" valign="top"><a id="a7ac93c5be5f42762ddb9001331991810"></a>
virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a7ac93c5be5f42762ddb9001331991810">add_an_assertion</a> (const std::string &amp;asst, const std::string &amp;dspt)=0</td></tr>
<tr class="memdesc:a7ac93c5be5f42762ddb9001331991810"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add an assertion. <br /></td></tr>
<tr class="separator:a7ac93c5be5f42762ddb9001331991810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef9a034ee0f52624722cb8cb7cd8b99"><td class="memItemLeft" align="right" valign="top"><a id="aeef9a034ee0f52624722cb8cb7cd8b99"></a>
virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#aeef9a034ee0f52624722cb8cb7cd8b99">add_a_direct_assumption</a> (const std::string &amp;aspt, const std::string &amp;dspt)=0</td></tr>
<tr class="memdesc:aeef9a034ee0f52624722cb8cb7cd8b99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add an assumption. <br /></td></tr>
<tr class="separator:aeef9a034ee0f52624722cb8cb7cd8b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd321dc5b5530d85c2983e2489ef51d5"><td class="memItemLeft" align="right" valign="top"><a id="abd321dc5b5530d85c2983e2489ef51d5"></a>
virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#abd321dc5b5530d85c2983e2489ef51d5">add_a_direct_assertion</a> (const std::string &amp;asst, const std::string &amp;dspt)=0</td></tr>
<tr class="memdesc:abd321dc5b5530d85c2983e2489ef51d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add an assertion. <br /></td></tr>
<tr class="separator:abd321dc5b5530d85c2983e2489ef51d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a647445c3f330021dd15896ab733f71a9"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a647445c3f330021dd15896ab733f71a9">add_wire_assign_assumption</a> (const std::string &amp;varname, const std::string &amp;expression, const std::string &amp;dspt)=0</td></tr>
<tr class="separator:a647445c3f330021dd15896ab733f71a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95dab376eb6d8c2d2cfd40e70bbfae6"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ac95dab376eb6d8c2d2cfd40e70bbfae6">add_reg_cassign_assumption</a> (const std::string &amp;varname, const std::string &amp;expression, const std::string &amp;cond, const std::string &amp;dspt)=0</td></tr>
<tr class="separator:ac95dab376eb6d8c2d2cfd40e70bbfae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb4845e695703451a1f6c750a8b78dff"><td class="memItemLeft" align="right" valign="top"><a id="abb4845e695703451a1f6c750a8b78dff"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#abb4845e695703451a1f6c750a8b78dff">bad_state_return</a> (void)</td></tr>
<tr class="memdesc:abb4845e695703451a1f6c750a8b78dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">If it is bad state, return true and display a message. <br /></td></tr>
<tr class="separator:abb4845e695703451a1f6c750a8b78dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-static-methods"></a>
Static Protected Member Functions</h2></td></tr>
<tr class="memitem:af5aa38a558a37f1f3a4f6676b0006340"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#af5aa38a558a37f1f3a4f6676b0006340">TypeMatched</a> (const <a class="el" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a> &amp;ila_var, const <a class="el" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a> &amp;vlg_var)</td></tr>
<tr class="separator:af5aa38a558a37f1f3a4f6676b0006340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28cb9a8fac6500ba8a062adb7a0f774c"><td class="memItemLeft" align="right" valign="top"><a id="a28cb9a8fac6500ba8a062adb7a0f774c"></a>
static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a28cb9a8fac6500ba8a062adb7a0f774c">get_width</a> (const <a class="el" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a> &amp;n)</td></tr>
<tr class="memdesc:a28cb9a8fac6500ba8a062adb7a0f774c"><td class="mdescLeft">&#160;</td><td class="mdescRight">get width of an ila node <br /></td></tr>
<tr class="separator:a28cb9a8fac6500ba8a062adb7a0f774c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:adb2b6c912773af025c04e66c5a2e53dd"><td class="memItemLeft" align="right" valign="top">const std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#adb2b6c912773af025c04e66c5a2e53dd">_output_path</a></td></tr>
<tr class="separator:adb2b6c912773af025c04e66c5a2e53dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87c8114bdd8fcd234763a7d557ae00dc"><td class="memItemLeft" align="right" valign="top"><a id="a87c8114bdd8fcd234763a7d557ae00dc"></a>
<a class="el" href="namespaceilang.html#af88a19312ae653d687a0d1207bb284f6">InstrPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a87c8114bdd8fcd234763a7d557ae00dc">_instr_ptr</a></td></tr>
<tr class="memdesc:a87c8114bdd8fcd234763a7d557ae00dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">The pointer to the instruction that is going to export. <br /></td></tr>
<tr class="separator:a87c8114bdd8fcd234763a7d557ae00dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe749ddb97b9917fdb8716f084338d9c"><td class="memItemLeft" align="right" valign="top"><a id="afe749ddb97b9917fdb8716f084338d9c"></a>
<a class="el" href="namespaceilang.html#ad1b30fdf347e493b3937143da05d1a72">InstrLvlAbsPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#afe749ddb97b9917fdb8716f084338d9c">_host</a></td></tr>
<tr class="memdesc:afe749ddb97b9917fdb8716f084338d9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The pointer to the host ila. <br /></td></tr>
<tr class="separator:afe749ddb97b9917fdb8716f084338d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a279916ed87ad1acd2c5fb6c8d19cfeac"><td class="memItemLeft" align="right" valign="top"><a id="a279916ed87ad1acd2c5fb6c8d19cfeac"></a>
const std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a279916ed87ad1acd2c5fb6c8d19cfeac">_vlg_mod_inst_name</a></td></tr>
<tr class="memdesc:a279916ed87ad1acd2c5fb6c8d19cfeac"><td class="mdescLeft">&#160;</td><td class="mdescRight">The name of verilog top module instance in the wrapper. <br /></td></tr>
<tr class="separator:a279916ed87ad1acd2c5fb6c8d19cfeac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d20e779e8481126c1a59bfddb2757f"><td class="memItemLeft" align="right" valign="top"><a id="ad4d20e779e8481126c1a59bfddb2757f"></a>
const std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ad4d20e779e8481126c1a59bfddb2757f">_ila_mod_inst_name</a></td></tr>
<tr class="memdesc:ad4d20e779e8481126c1a59bfddb2757f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The name of ila-verilog top module instance in the wrapper. <br /></td></tr>
<tr class="separator:ad4d20e779e8481126c1a59bfddb2757f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af624ac37f1a491909ab35470210314d7"><td class="memItemLeft" align="right" valign="top"><a id="af624ac37f1a491909ab35470210314d7"></a>
<a class="el" href="classilang_1_1_verilog_generator_base.html">VerilogGeneratorBase</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#af624ac37f1a491909ab35470210314d7">vlg_wrapper</a></td></tr>
<tr class="memdesc:af624ac37f1a491909ab35470210314d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generator for the wrapper module. <br /></td></tr>
<tr class="separator:af624ac37f1a491909ab35470210314d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a711d3fb4853c9b711c91f04ea1cd3b5e"><td class="memItemLeft" align="right" valign="top"><a id="a711d3fb4853c9b711c91f04ea1cd3b5e"></a>
<a class="el" href="classilang_1_1_verilog_generator.html">VerilogGenerator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a711d3fb4853c9b711c91f04ea1cd3b5e">vlg_ila</a></td></tr>
<tr class="memdesc:a711d3fb4853c9b711c91f04ea1cd3b5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generator for the ila verilog. <br /></td></tr>
<tr class="separator:a711d3fb4853c9b711c91f04ea1cd3b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1eec4d06e8304249625881e1238ec5b"><td class="memItemLeft" align="right" valign="top"><a id="ae1eec4d06e8304249625881e1238ec5b"></a>
<a class="el" href="classilang_1_1_inteface_directive_recorder.html">IntefaceDirectiveRecorder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ae1eec4d06e8304249625881e1238ec5b">_idr</a></td></tr>
<tr class="memdesc:ae1eec4d06e8304249625881e1238ec5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">inteface directive recorder <br /></td></tr>
<tr class="separator:ae1eec4d06e8304249625881e1238ec5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1fd50121b06169423f8924d35dabf92"><td class="memItemLeft" align="right" valign="top"><a id="ad1fd50121b06169423f8924d35dabf92"></a>
<a class="el" href="classilang_1_1_state_mapping_directive_recorder.html">StateMappingDirectiveRecorder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ad1fd50121b06169423f8924d35dabf92">_sdr</a></td></tr>
<tr class="memdesc:ad1fd50121b06169423f8924d35dabf92"><td class="mdescLeft">&#160;</td><td class="mdescRight">state directive recorder <br /></td></tr>
<tr class="separator:ad1fd50121b06169423f8924d35dabf92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a575d387c167ad27f66b8df3c4aa60150"><td class="memItemLeft" align="right" valign="top"><a id="a575d387c167ad27f66b8df3c4aa60150"></a>
<a class="el" href="classilang_1_1_verilog_info.html">VerilogInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a575d387c167ad27f66b8df3c4aa60150">vlg_info_ptr</a></td></tr>
<tr class="memdesc:a575d387c167ad27f66b8df3c4aa60150"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyzer for the implementation. <br /></td></tr>
<tr class="separator:a575d387c167ad27f66b8df3c4aa60150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b385c90d1d8350248247955b5f96d5"><td class="memItemLeft" align="right" valign="top"><a id="a76b385c90d1d8350248247955b5f96d5"></a>
<a class="el" href="classilang_1_1_var_extractor.html">VarExtractor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a76b385c90d1d8350248247955b5f96d5">_vext</a></td></tr>
<tr class="memdesc:a76b385c90d1d8350248247955b5f96d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">variable extractor to handle property expressions <br /></td></tr>
<tr class="separator:a76b385c90d1d8350248247955b5f96d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af980474a31e8a7b64a308d916e7274bb"><td class="memItemLeft" align="right" valign="top"><a id="af980474a31e8a7b64a308d916e7274bb"></a>
nlohmann::json &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#af980474a31e8a7b64a308d916e7274bb">rf_vmap</a></td></tr>
<tr class="memdesc:af980474a31e8a7b64a308d916e7274bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">refinement relation variable mapping <br /></td></tr>
<tr class="separator:af980474a31e8a7b64a308d916e7274bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea10c210f6832c058983aca64d22155b"><td class="memItemLeft" align="right" valign="top"><a id="aea10c210f6832c058983aca64d22155b"></a>
nlohmann::json &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#aea10c210f6832c058983aca64d22155b">rf_cond</a></td></tr>
<tr class="memdesc:aea10c210f6832c058983aca64d22155b"><td class="mdescLeft">&#160;</td><td class="mdescRight">refinement relation instruction conditions <br /></td></tr>
<tr class="separator:aea10c210f6832c058983aca64d22155b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a44ec4c5a81fa529b6b52b7c197ef1"><td class="memItemLeft" align="right" valign="top"><a id="ac3a44ec4c5a81fa529b6b52b7c197ef1"></a>
nlohmann::json&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ac3a44ec4c5a81fa529b6b52b7c197ef1">empty_json</a></td></tr>
<tr class="memdesc:ac3a44ec4c5a81fa529b6b52b7c197ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">An empty json for default fallthrough cases. <br /></td></tr>
<tr class="separator:ac3a44ec4c5a81fa529b6b52b7c197ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d309cff8c6bd4b1d17ed9818b10e436"><td class="memItemLeft" align="right" valign="top"><a id="a3d309cff8c6bd4b1d17ed9818b10e436"></a>
std::map&lt; std::string, <a class="el" href="structilang_1_1_vlg_sgl_tgt_gen_1_1ex__info__t.html">ex_info_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a3d309cff8c6bd4b1d17ed9818b10e436">_all_referred_vlg_names</a></td></tr>
<tr class="memdesc:a3d309cff8c6bd4b1d17ed9818b10e436"><td class="mdescLeft">&#160;</td><td class="mdescRight">record all the referred vlg names, so you can add (<em>keep</em>) if needed <br /></td></tr>
<tr class="separator:a3d309cff8c6bd4b1d17ed9818b10e436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f805a64657203263ee57263f83c5f9"><td class="memItemLeft" align="right" valign="top"><a id="ab1f805a64657203263ee57263f83c5f9"></a>
<a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a5498364cb5f211530f8bb1cdb686107b">target_type_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ab1f805a64657203263ee57263f83c5f9">target_type</a></td></tr>
<tr class="memdesc:ab1f805a64657203263ee57263f83c5f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">target type <br /></td></tr>
<tr class="separator:ab1f805a64657203263ee57263f83c5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe38a6b1c5080bbbe857d1fd6dc7ba43"><td class="memItemLeft" align="right" valign="top"><a id="afe38a6b1c5080bbbe857d1fd6dc7ba43"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#afe38a6b1c5080bbbe857d1fd6dc7ba43">has_flush</a></td></tr>
<tr class="memdesc:afe38a6b1c5080bbbe857d1fd6dc7ba43"><td class="mdescLeft">&#160;</td><td class="mdescRight">a shortcut of whether rf has flush condition set <br /></td></tr>
<tr class="separator:afe38a6b1c5080bbbe857d1fd6dc7ba43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd417ab106861ed9acbc840926af71c"><td class="memItemLeft" align="right" valign="top"><a id="a9fd417ab106861ed9acbc840926af71c"></a>
<a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a9b002a2f0ce9f150e9f13bc16696e20e">ready_type_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a9fd417ab106861ed9acbc840926af71c">ready_type</a></td></tr>
<tr class="memdesc:a9fd417ab106861ed9acbc840926af71c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ready type <br /></td></tr>
<tr class="separator:a9fd417ab106861ed9acbc840926af71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeed8d7be8eeaeafc7dd8aaa8995b9a77"><td class="memItemLeft" align="right" valign="top"><a id="aeed8d7be8eeaeafc7dd8aaa8995b9a77"></a>
<a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ae72ed1f0d28acbfdfa20c61162742b2d">func_app_cnt_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#aeed8d7be8eeaeafc7dd8aaa8995b9a77">func_cnt</a></td></tr>
<tr class="memdesc:aeed8d7be8eeaeafc7dd8aaa8995b9a77"><td class="mdescLeft">&#160;</td><td class="mdescRight">func apply counter <br /></td></tr>
<tr class="separator:aeed8d7be8eeaeafc7dd8aaa8995b9a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a149ae32537d639d4c43af5c0d7458a93"><td class="memItemLeft" align="right" valign="top"><a id="a149ae32537d639d4c43af5c0d7458a93"></a>
unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a149ae32537d639d4c43af5c0d7458a93">max_bound</a></td></tr>
<tr class="memdesc:a149ae32537d639d4c43af5c0d7458a93"><td class="mdescLeft">&#160;</td><td class="mdescRight">max bound , default 127 <br /></td></tr>
<tr class="separator:a149ae32537d639d4c43af5c0d7458a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3cf6f8f871d034faa5c2346968787c8"><td class="memItemLeft" align="right" valign="top"><a id="ac3cf6f8f871d034faa5c2346968787c8"></a>
unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ac3cf6f8f871d034faa5c2346968787c8">cnt_width</a></td></tr>
<tr class="memdesc:ac3cf6f8f871d034faa5c2346968787c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">the width of the counter <br /></td></tr>
<tr class="separator:ac3cf6f8f871d034faa5c2346968787c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9fade2639c13b0ad28420ecaa5d4680"><td class="memItemLeft" align="right" valign="top"><a id="ad9fade2639c13b0ad28420ecaa5d4680"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ad9fade2639c13b0ad28420ecaa5d4680">top_mod_name</a></td></tr>
<tr class="memdesc:ad9fade2639c13b0ad28420ecaa5d4680"><td class="mdescLeft">&#160;</td><td class="mdescRight">top verilog module name <br /></td></tr>
<tr class="separator:ad9fade2639c13b0ad28420ecaa5d4680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c32264c1a1623bb75abf974aa9a7ff8"><td class="memItemLeft" align="right" valign="top"><a id="a1c32264c1a1623bb75abf974aa9a7ff8"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a1c32264c1a1623bb75abf974aa9a7ff8">top_file_name</a></td></tr>
<tr class="memdesc:a1c32264c1a1623bb75abf974aa9a7ff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">top verilog module file <br /></td></tr>
<tr class="separator:a1c32264c1a1623bb75abf974aa9a7ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44edf8fc2e6dbe1526c5e2cae9d06bf0"><td class="memItemLeft" align="right" valign="top"><a id="a44edf8fc2e6dbe1526c5e2cae9d06bf0"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a44edf8fc2e6dbe1526c5e2cae9d06bf0">ila_file_name</a></td></tr>
<tr class="memdesc:a44edf8fc2e6dbe1526c5e2cae9d06bf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">top verilog module file <br /></td></tr>
<tr class="separator:a44edf8fc2e6dbe1526c5e2cae9d06bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22da743894b79d944a64f7be90be9504"><td class="memItemLeft" align="right" valign="top"><a id="a22da743894b79d944a64f7be90be9504"></a>
std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a22da743894b79d944a64f7be90be9504">vlg_design_files</a></td></tr>
<tr class="memdesc:a22da743894b79d944a64f7be90be9504"><td class="mdescLeft">&#160;</td><td class="mdescRight">design files <br /></td></tr>
<tr class="separator:a22da743894b79d944a64f7be90be9504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace5600731955dbde085e092be133a8fb"><td class="memItemLeft" align="right" valign="top"><a id="ace5600731955dbde085e092be133a8fb"></a>
std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ace5600731955dbde085e092be133a8fb">vlg_include_files_path</a></td></tr>
<tr class="memdesc:ace5600731955dbde085e092be133a8fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">include paths <br /></td></tr>
<tr class="separator:ace5600731955dbde085e092be133a8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab55bd3a64d65d80caf924094ebc68189"><td class="memItemLeft" align="right" valign="top"><a id="ab55bd3a64d65d80caf924094ebc68189"></a>
<a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a0bb3fbc73d0c4eb0b65a999407bab5ff">vtg_config_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#ab55bd3a64d65d80caf924094ebc68189">_vtg_config</a></td></tr>
<tr class="memdesc:ab55bd3a64d65d80caf924094ebc68189"><td class="mdescLeft">&#160;</td><td class="mdescRight">Store the configuration. <br /></td></tr>
<tr class="separator:ab55bd3a64d65d80caf924094ebc68189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42ed94ea5093c63c1e61183a3c7ad360"><td class="memItemLeft" align="right" valign="top"><a id="a42ed94ea5093c63c1e61183a3c7ad360"></a>
<a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac71046ce500da911f51eb821f1807b38">backend_selector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a42ed94ea5093c63c1e61183a3c7ad360">_backend</a></td></tr>
<tr class="memdesc:a42ed94ea5093c63c1e61183a3c7ad360"><td class="mdescLeft">&#160;</td><td class="mdescRight">Store the selection of backend. <br /></td></tr>
<tr class="separator:a42ed94ea5093c63c1e61183a3c7ad360"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Generating a target (just the invairant or for an instruction) </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a91e49a56d6bc1f03c640042391d6bd03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91e49a56d6bc1f03c640042391d6bd03">&#9670;&nbsp;</a></span>VlgSglTgtGen()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ilang::VlgSglTgtGen::VlgSglTgtGen </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>output_path</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceilang.html#af88a19312ae653d687a0d1207bb284f6">InstrPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>instr_ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceilang.html#ad1b30fdf347e493b3937143da05d1a72">InstrLvlAbsPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>ila_ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classilang_1_1_verilog_generator.html#ad20c944ef1f8654f8919b929c46fa1ba">VerilogGenerator::VlgGenConfig</a> &amp;&#160;</td>
          <td class="paramname"><em>config</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">nlohmann::json &amp;&#160;</td>
          <td class="paramname"><em>_rf_vmap</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">nlohmann::json &amp;&#160;</td>
          <td class="paramname"><em>_rf_cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classilang_1_1_verilog_info.html">VerilogInfo</a> *&#160;</td>
          <td class="paramname"><em>_vlg_info_ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>vlg_mod_inst_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>ila_mod_inst_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>wrapper_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::vector&lt; std::string &gt; &amp;&#160;</td>
          <td class="paramname"><em>implementation_srcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::vector&lt; std::string &gt; &amp;&#160;</td>
          <td class="paramname"><em>implementation_include_path</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a0bb3fbc73d0c4eb0b65a999407bab5ff">vtg_config_t</a> &amp;&#160;</td>
          <td class="paramname"><em>vtg_config</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac71046ce500da911f51eb821f1807b38">backend_selector</a>&#160;</td>
          <td class="paramname"><em>backend</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">output</td><td>path (ila-verilog, wrapper-verilog, problem.txt, run-verify-by-???, modify-impl, it there is ) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pointer</td><td>to the instruction </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">the</td><td>host ila </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">the</td><td>default configuration for outputing verilog </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">the</td><td>variable map </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">the</td><td>conditions </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pointer</td><td>to verify info class </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">verilog</td><td>module name </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ila</td><td>module name </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">verilog</td><td>wrapper module name </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">implemenation</td><td>sources, can be used to modify and copy </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">all</td><td>include paths </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">which</td><td>backend to use, it needs this info to gen proper properties </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ac95dab376eb6d8c2d2cfd40e70bbfae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac95dab376eb6d8c2d2cfd40e70bbfae6">&#9670;&nbsp;</a></span>add_reg_cassign_assumption()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ilang::VlgSglTgtGen::add_reg_cassign_assumption </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>varname</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>expression</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>dspt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Add an assignment to a register which in JasperGold could be an assignment, but in CoSA has to be an assumption </p>

<p>Implemented in <a class="el" href="classilang_1_1_vlg_sgl_tgt_gen___cosa.html#af16ba0825dc7f5a914b476844e35ab4b">ilang::VlgSglTgtGen_Cosa</a>, and <a class="el" href="classilang_1_1_vlg_sgl_tgt_gen___jasper.html#abf0cc02cffe950ded98ded0f5dcebec7">ilang::VlgSglTgtGen_Jasper</a>.</p>

</div>
</div>
<a id="a647445c3f330021dd15896ab733f71a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a647445c3f330021dd15896ab733f71a9">&#9670;&nbsp;</a></span>add_wire_assign_assumption()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ilang::VlgSglTgtGen::add_wire_assign_assumption </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>varname</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>expression</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>dspt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Add an assignment which in JasperGold could be an assignment, but in CoSA has to be an assumption </p>

<p>Implemented in <a class="el" href="classilang_1_1_vlg_sgl_tgt_gen___cosa.html#a216518448b50af49c235228ccc1bac4f">ilang::VlgSglTgtGen_Cosa</a>, and <a class="el" href="classilang_1_1_vlg_sgl_tgt_gen___jasper.html#a09f1a4e5f95d871976668917974130b8">ilang::VlgSglTgtGen_Jasper</a>.</p>

</div>
</div>
<a id="a999e5b09c35be1892d13cc805c378c4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a999e5b09c35be1892d13cc805c378c4c">&#9670;&nbsp;</a></span>ConstructWrapper()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ilang::VlgSglTgtGen::ConstructWrapper </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Call the separate construct functions to make a wrapper (not yet export it) </p>

</div>
</div>
<a id="ac3d6294e642e0656fdf198636c7abcbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3d6294e642e0656fdf198636c7abcbb">&#9670;&nbsp;</a></span>ConstructWrapper_add_helper_memory()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ilang::VlgSglTgtGen::ConstructWrapper_add_helper_memory </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Add instantiation of the memory and put the needed mem implementation in extra export This also include the assertions </p>

</div>
</div>
<a id="a0cfe1ba0b32108d84eacba763ed05a94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cfe1ba0b32108d84eacba763ed05a94">&#9670;&nbsp;</a></span>Export_mem()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ilang::VlgSglTgtGen::Export_mem </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>mem_name</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>export the memory abstraction (implementation) Yes, this is also implementation specific, (jasper may use a different one) </p>

<p>Implemented in <a class="el" href="classilang_1_1_vlg_sgl_tgt_gen___cosa.html#adc696eff5c56cd112ab06e01068a4d12">ilang::VlgSglTgtGen_Cosa</a>, and <a class="el" href="classilang_1_1_vlg_sgl_tgt_gen___jasper.html#a77fd6343b6f7e6640cb403d4ac81b59a">ilang::VlgSglTgtGen_Jasper</a>.</p>

</div>
</div>
<a id="ad15cf108be2089b870a6a24499f7a008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad15cf108be2089b870a6a24499f7a008">&#9670;&nbsp;</a></span>GetStateVarMapExpr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ilang::VlgSglTgtGen::GetStateVarMapExpr </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>ila_state_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">nlohmann::json &amp;&#160;</td>
          <td class="paramname"><em>m</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_assert</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>handle a var map will create new variables "m?" and return it</p><ol type="1">
<li>"ila-state":"**MEM**.?" 2a. "ila-state":"statename" &ndash;&gt; PerStateMap 2b. "ila-state":"(cond)&amp;map" &ndash;&gt; PerStateMap</li>
<li>"ila-state":[ "cond&amp;map" ]</li>
<li>"ila-state":[ {"cond":,"map":}, ] </li>
</ol>

</div>
</div>
<a id="af5aa38a558a37f1f3a4f6676b0006340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5aa38a558a37f1f3a4f6676b0006340">&#9670;&nbsp;</a></span>TypeMatched()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned ilang::VlgSglTgtGen::TypeMatched </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>ila_var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a> &amp;&#160;</td>
          <td class="paramname"><em>vlg_var</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Check if ila name and vlg name are type compatible (not including special directives) </p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="adb2b6c912773af025c04e66c5a2e53dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb2b6c912773af025c04e66c5a2e53dd">&#9670;&nbsp;</a></span>_output_path</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const std::string ilang::VlgSglTgtGen::_output_path</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>output path, output the ila-verilog, wrapper-verilog, problem.txt, run-verify-by-??? </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="vtarget__gen__impl_8h_source.html">vtarget_gen_impl.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
