

================================================================
== Vitis HLS Report for 'compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU'
================================================================
* Date:           Tue Oct 21 03:22:17 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.908 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Conv2_ReLU  |        5|        5|         3|          1|          1|     4|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     663|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     271|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     271|     699|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U410  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U411  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U412  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U413  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U414  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U415  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U416  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln192_fu_376_p2      |         +|   0|  0|  13|           6|           4|
    |and_ln196_1_fu_471_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln196_2_fu_520_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln196_3_fu_569_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln196_4_fu_618_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln196_5_fu_667_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln196_6_fu_716_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln196_7_fu_765_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln196_fu_422_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln196_10_fu_649_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln196_11_fu_655_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln196_12_fu_698_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln196_13_fu_704_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln196_14_fu_747_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln196_15_fu_753_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln196_1_fu_410_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln196_2_fu_453_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln196_3_fu_459_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln196_4_fu_502_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln196_5_fu_508_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln196_6_fu_551_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln196_7_fu_557_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln196_8_fu_600_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln196_9_fu_606_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln196_fu_404_p2     |      icmp|   0|  0|  15|           8|           2|
    |or_ln196_1_fu_465_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln196_2_fu_514_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln196_3_fu_563_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln196_4_fu_612_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln196_5_fu_661_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln196_6_fu_710_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln196_7_fu_759_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln196_fu_416_p2       |        or|   0|  0|   2|           1|           1|
    |f2_1_d0                  |    select|   0|  0|  32|           1|          32|
    |f2_2_d0                  |    select|   0|  0|  32|           1|          32|
    |f2_3_d0                  |    select|   0|  0|  32|           1|          32|
    |f2_4_d0                  |    select|   0|  0|  32|           1|          32|
    |f2_5_d0                  |    select|   0|  0|  32|           1|          32|
    |f2_6_d0                  |    select|   0|  0|  32|           1|          32|
    |f2_7_d0                  |    select|   0|  0|  32|           1|          32|
    |f2_d0                    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 663|         279|         302|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n2      |   9|          2|    6|         12|
    |n2_1_fu_78               |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc2_1_load_reg_849               |  32|   0|   32|          0|
    |acc2_2_load_reg_856               |  32|   0|   32|          0|
    |acc2_3_load_reg_863               |  32|   0|   32|          0|
    |acc2_4_load_reg_870               |  32|   0|   32|          0|
    |acc2_5_load_reg_877               |  32|   0|   32|          0|
    |acc2_6_load_reg_884               |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |n2_1_fu_78                        |   6|   0|    6|          0|
    |t_1_reg_891                       |  32|   0|   32|          0|
    |t_reg_842                         |  32|   0|   32|          0|
    |zext_ln192_reg_790                |   2|   0|   64|         62|
    |zext_ln192_reg_790_pp0_iter1_reg  |   2|   0|   64|         62|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 271|   0|  395|        124|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU|  return value|
|grp_fu_3186_p_din0    |  out|   32|  ap_ctrl_hs|  compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU|  return value|
|grp_fu_3186_p_din1    |  out|   32|  ap_ctrl_hs|  compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU|  return value|
|grp_fu_3186_p_opcode  |  out|    5|  ap_ctrl_hs|  compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU|  return value|
|grp_fu_3186_p_dout0   |   in|    1|  ap_ctrl_hs|  compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU|  return value|
|grp_fu_3186_p_ce      |  out|    1|  ap_ctrl_hs|  compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU|  return value|
|f2_7_address0         |  out|    2|   ap_memory|                                                  f2_7|         array|
|f2_7_ce0              |  out|    1|   ap_memory|                                                  f2_7|         array|
|f2_7_we0              |  out|    1|   ap_memory|                                                  f2_7|         array|
|f2_7_d0               |  out|   32|   ap_memory|                                                  f2_7|         array|
|f2_6_address0         |  out|    2|   ap_memory|                                                  f2_6|         array|
|f2_6_ce0              |  out|    1|   ap_memory|                                                  f2_6|         array|
|f2_6_we0              |  out|    1|   ap_memory|                                                  f2_6|         array|
|f2_6_d0               |  out|   32|   ap_memory|                                                  f2_6|         array|
|f2_5_address0         |  out|    2|   ap_memory|                                                  f2_5|         array|
|f2_5_ce0              |  out|    1|   ap_memory|                                                  f2_5|         array|
|f2_5_we0              |  out|    1|   ap_memory|                                                  f2_5|         array|
|f2_5_d0               |  out|   32|   ap_memory|                                                  f2_5|         array|
|f2_4_address0         |  out|    2|   ap_memory|                                                  f2_4|         array|
|f2_4_ce0              |  out|    1|   ap_memory|                                                  f2_4|         array|
|f2_4_we0              |  out|    1|   ap_memory|                                                  f2_4|         array|
|f2_4_d0               |  out|   32|   ap_memory|                                                  f2_4|         array|
|f2_3_address0         |  out|    2|   ap_memory|                                                  f2_3|         array|
|f2_3_ce0              |  out|    1|   ap_memory|                                                  f2_3|         array|
|f2_3_we0              |  out|    1|   ap_memory|                                                  f2_3|         array|
|f2_3_d0               |  out|   32|   ap_memory|                                                  f2_3|         array|
|f2_2_address0         |  out|    2|   ap_memory|                                                  f2_2|         array|
|f2_2_ce0              |  out|    1|   ap_memory|                                                  f2_2|         array|
|f2_2_we0              |  out|    1|   ap_memory|                                                  f2_2|         array|
|f2_2_d0               |  out|   32|   ap_memory|                                                  f2_2|         array|
|f2_1_address0         |  out|    2|   ap_memory|                                                  f2_1|         array|
|f2_1_ce0              |  out|    1|   ap_memory|                                                  f2_1|         array|
|f2_1_we0              |  out|    1|   ap_memory|                                                  f2_1|         array|
|f2_1_d0               |  out|   32|   ap_memory|                                                  f2_1|         array|
|f2_address0           |  out|    2|   ap_memory|                                                    f2|         array|
|f2_ce0                |  out|    1|   ap_memory|                                                    f2|         array|
|f2_we0                |  out|    1|   ap_memory|                                                    f2|         array|
|f2_d0                 |  out|   32|   ap_memory|                                                    f2|         array|
|acc2_address0         |  out|    2|   ap_memory|                                                  acc2|         array|
|acc2_ce0              |  out|    1|   ap_memory|                                                  acc2|         array|
|acc2_q0               |   in|   32|   ap_memory|                                                  acc2|         array|
|acc2_1_address0       |  out|    2|   ap_memory|                                                acc2_1|         array|
|acc2_1_ce0            |  out|    1|   ap_memory|                                                acc2_1|         array|
|acc2_1_q0             |   in|   32|   ap_memory|                                                acc2_1|         array|
|acc2_2_address0       |  out|    2|   ap_memory|                                                acc2_2|         array|
|acc2_2_ce0            |  out|    1|   ap_memory|                                                acc2_2|         array|
|acc2_2_q0             |   in|   32|   ap_memory|                                                acc2_2|         array|
|acc2_3_address0       |  out|    2|   ap_memory|                                                acc2_3|         array|
|acc2_3_ce0            |  out|    1|   ap_memory|                                                acc2_3|         array|
|acc2_3_q0             |   in|   32|   ap_memory|                                                acc2_3|         array|
|acc2_4_address0       |  out|    2|   ap_memory|                                                acc2_4|         array|
|acc2_4_ce0            |  out|    1|   ap_memory|                                                acc2_4|         array|
|acc2_4_q0             |   in|   32|   ap_memory|                                                acc2_4|         array|
|acc2_5_address0       |  out|    2|   ap_memory|                                                acc2_5|         array|
|acc2_5_ce0            |  out|    1|   ap_memory|                                                acc2_5|         array|
|acc2_5_q0             |   in|   32|   ap_memory|                                                acc2_5|         array|
|acc2_6_address0       |  out|    2|   ap_memory|                                                acc2_6|         array|
|acc2_6_ce0            |  out|    1|   ap_memory|                                                acc2_6|         array|
|acc2_6_q0             |   in|   32|   ap_memory|                                                acc2_6|         array|
|acc2_7_address0       |  out|    2|   ap_memory|                                                acc2_7|         array|
|acc2_7_ce0            |  out|    1|   ap_memory|                                                acc2_7|         array|
|acc2_7_q0             |   in|   32|   ap_memory|                                                acc2_7|         array|
+----------------------+-----+-----+------------+------------------------------------------------------+--------------+

