
BootApplication.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08010000  08010000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b24  080101c4  080101c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08011ce8  08011ce8  00011ce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011cf8  08011cf8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08011cf8  08011cf8  00011cf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011d00  08011d00  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011d00  08011d00  00011d00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011d04  08011d04  00011d04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08011d08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  2000000c  08011d14  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  08011d14  00020030  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000049a0  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000011ce  00000000  00000000  00024a1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000004b0  00000000  00000000  00025bf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000367  00000000  00000000  000260a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020755  00000000  00000000  00026407  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000065b1  00000000  00000000  00046b5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c5936  00000000  00000000  0004d10d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001124  00000000  00000000  00112a44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00113b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080101c4 <__do_global_dtors_aux>:
 80101c4:	b510      	push	{r4, lr}
 80101c6:	4c05      	ldr	r4, [pc, #20]	; (80101dc <__do_global_dtors_aux+0x18>)
 80101c8:	7823      	ldrb	r3, [r4, #0]
 80101ca:	b933      	cbnz	r3, 80101da <__do_global_dtors_aux+0x16>
 80101cc:	4b04      	ldr	r3, [pc, #16]	; (80101e0 <__do_global_dtors_aux+0x1c>)
 80101ce:	b113      	cbz	r3, 80101d6 <__do_global_dtors_aux+0x12>
 80101d0:	4804      	ldr	r0, [pc, #16]	; (80101e4 <__do_global_dtors_aux+0x20>)
 80101d2:	f3af 8000 	nop.w
 80101d6:	2301      	movs	r3, #1
 80101d8:	7023      	strb	r3, [r4, #0]
 80101da:	bd10      	pop	{r4, pc}
 80101dc:	2000000c 	.word	0x2000000c
 80101e0:	00000000 	.word	0x00000000
 80101e4:	08011cd0 	.word	0x08011cd0

080101e8 <frame_dummy>:
 80101e8:	b508      	push	{r3, lr}
 80101ea:	4b03      	ldr	r3, [pc, #12]	; (80101f8 <frame_dummy+0x10>)
 80101ec:	b11b      	cbz	r3, 80101f6 <frame_dummy+0xe>
 80101ee:	4903      	ldr	r1, [pc, #12]	; (80101fc <frame_dummy+0x14>)
 80101f0:	4803      	ldr	r0, [pc, #12]	; (8010200 <frame_dummy+0x18>)
 80101f2:	f3af 8000 	nop.w
 80101f6:	bd08      	pop	{r3, pc}
 80101f8:	00000000 	.word	0x00000000
 80101fc:	20000010 	.word	0x20000010
 8010200:	08011cd0 	.word	0x08011cd0

08010204 <__aeabi_uldivmod>:
 8010204:	b953      	cbnz	r3, 801021c <__aeabi_uldivmod+0x18>
 8010206:	b94a      	cbnz	r2, 801021c <__aeabi_uldivmod+0x18>
 8010208:	2900      	cmp	r1, #0
 801020a:	bf08      	it	eq
 801020c:	2800      	cmpeq	r0, #0
 801020e:	bf1c      	itt	ne
 8010210:	f04f 31ff 	movne.w	r1, #4294967295
 8010214:	f04f 30ff 	movne.w	r0, #4294967295
 8010218:	f000 b970 	b.w	80104fc <__aeabi_idiv0>
 801021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8010220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8010224:	f000 f806 	bl	8010234 <__udivmoddi4>
 8010228:	f8dd e004 	ldr.w	lr, [sp, #4]
 801022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010230:	b004      	add	sp, #16
 8010232:	4770      	bx	lr

08010234 <__udivmoddi4>:
 8010234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010238:	9e08      	ldr	r6, [sp, #32]
 801023a:	460d      	mov	r5, r1
 801023c:	4604      	mov	r4, r0
 801023e:	460f      	mov	r7, r1
 8010240:	2b00      	cmp	r3, #0
 8010242:	d14a      	bne.n	80102da <__udivmoddi4+0xa6>
 8010244:	428a      	cmp	r2, r1
 8010246:	4694      	mov	ip, r2
 8010248:	d965      	bls.n	8010316 <__udivmoddi4+0xe2>
 801024a:	fab2 f382 	clz	r3, r2
 801024e:	b143      	cbz	r3, 8010262 <__udivmoddi4+0x2e>
 8010250:	fa02 fc03 	lsl.w	ip, r2, r3
 8010254:	f1c3 0220 	rsb	r2, r3, #32
 8010258:	409f      	lsls	r7, r3
 801025a:	fa20 f202 	lsr.w	r2, r0, r2
 801025e:	4317      	orrs	r7, r2
 8010260:	409c      	lsls	r4, r3
 8010262:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8010266:	fa1f f58c 	uxth.w	r5, ip
 801026a:	fbb7 f1fe 	udiv	r1, r7, lr
 801026e:	0c22      	lsrs	r2, r4, #16
 8010270:	fb0e 7711 	mls	r7, lr, r1, r7
 8010274:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8010278:	fb01 f005 	mul.w	r0, r1, r5
 801027c:	4290      	cmp	r0, r2
 801027e:	d90a      	bls.n	8010296 <__udivmoddi4+0x62>
 8010280:	eb1c 0202 	adds.w	r2, ip, r2
 8010284:	f101 37ff 	add.w	r7, r1, #4294967295
 8010288:	f080 811c 	bcs.w	80104c4 <__udivmoddi4+0x290>
 801028c:	4290      	cmp	r0, r2
 801028e:	f240 8119 	bls.w	80104c4 <__udivmoddi4+0x290>
 8010292:	3902      	subs	r1, #2
 8010294:	4462      	add	r2, ip
 8010296:	1a12      	subs	r2, r2, r0
 8010298:	b2a4      	uxth	r4, r4
 801029a:	fbb2 f0fe 	udiv	r0, r2, lr
 801029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80102a2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80102a6:	fb00 f505 	mul.w	r5, r0, r5
 80102aa:	42a5      	cmp	r5, r4
 80102ac:	d90a      	bls.n	80102c4 <__udivmoddi4+0x90>
 80102ae:	eb1c 0404 	adds.w	r4, ip, r4
 80102b2:	f100 32ff 	add.w	r2, r0, #4294967295
 80102b6:	f080 8107 	bcs.w	80104c8 <__udivmoddi4+0x294>
 80102ba:	42a5      	cmp	r5, r4
 80102bc:	f240 8104 	bls.w	80104c8 <__udivmoddi4+0x294>
 80102c0:	4464      	add	r4, ip
 80102c2:	3802      	subs	r0, #2
 80102c4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80102c8:	1b64      	subs	r4, r4, r5
 80102ca:	2100      	movs	r1, #0
 80102cc:	b11e      	cbz	r6, 80102d6 <__udivmoddi4+0xa2>
 80102ce:	40dc      	lsrs	r4, r3
 80102d0:	2300      	movs	r3, #0
 80102d2:	e9c6 4300 	strd	r4, r3, [r6]
 80102d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102da:	428b      	cmp	r3, r1
 80102dc:	d908      	bls.n	80102f0 <__udivmoddi4+0xbc>
 80102de:	2e00      	cmp	r6, #0
 80102e0:	f000 80ed 	beq.w	80104be <__udivmoddi4+0x28a>
 80102e4:	2100      	movs	r1, #0
 80102e6:	e9c6 0500 	strd	r0, r5, [r6]
 80102ea:	4608      	mov	r0, r1
 80102ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102f0:	fab3 f183 	clz	r1, r3
 80102f4:	2900      	cmp	r1, #0
 80102f6:	d149      	bne.n	801038c <__udivmoddi4+0x158>
 80102f8:	42ab      	cmp	r3, r5
 80102fa:	d302      	bcc.n	8010302 <__udivmoddi4+0xce>
 80102fc:	4282      	cmp	r2, r0
 80102fe:	f200 80f8 	bhi.w	80104f2 <__udivmoddi4+0x2be>
 8010302:	1a84      	subs	r4, r0, r2
 8010304:	eb65 0203 	sbc.w	r2, r5, r3
 8010308:	2001      	movs	r0, #1
 801030a:	4617      	mov	r7, r2
 801030c:	2e00      	cmp	r6, #0
 801030e:	d0e2      	beq.n	80102d6 <__udivmoddi4+0xa2>
 8010310:	e9c6 4700 	strd	r4, r7, [r6]
 8010314:	e7df      	b.n	80102d6 <__udivmoddi4+0xa2>
 8010316:	b902      	cbnz	r2, 801031a <__udivmoddi4+0xe6>
 8010318:	deff      	udf	#255	; 0xff
 801031a:	fab2 f382 	clz	r3, r2
 801031e:	2b00      	cmp	r3, #0
 8010320:	f040 8090 	bne.w	8010444 <__udivmoddi4+0x210>
 8010324:	1a8a      	subs	r2, r1, r2
 8010326:	ea4f 471c 	mov.w	r7, ip, lsr #16
 801032a:	fa1f fe8c 	uxth.w	lr, ip
 801032e:	2101      	movs	r1, #1
 8010330:	fbb2 f5f7 	udiv	r5, r2, r7
 8010334:	fb07 2015 	mls	r0, r7, r5, r2
 8010338:	0c22      	lsrs	r2, r4, #16
 801033a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 801033e:	fb0e f005 	mul.w	r0, lr, r5
 8010342:	4290      	cmp	r0, r2
 8010344:	d908      	bls.n	8010358 <__udivmoddi4+0x124>
 8010346:	eb1c 0202 	adds.w	r2, ip, r2
 801034a:	f105 38ff 	add.w	r8, r5, #4294967295
 801034e:	d202      	bcs.n	8010356 <__udivmoddi4+0x122>
 8010350:	4290      	cmp	r0, r2
 8010352:	f200 80cb 	bhi.w	80104ec <__udivmoddi4+0x2b8>
 8010356:	4645      	mov	r5, r8
 8010358:	1a12      	subs	r2, r2, r0
 801035a:	b2a4      	uxth	r4, r4
 801035c:	fbb2 f0f7 	udiv	r0, r2, r7
 8010360:	fb07 2210 	mls	r2, r7, r0, r2
 8010364:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8010368:	fb0e fe00 	mul.w	lr, lr, r0
 801036c:	45a6      	cmp	lr, r4
 801036e:	d908      	bls.n	8010382 <__udivmoddi4+0x14e>
 8010370:	eb1c 0404 	adds.w	r4, ip, r4
 8010374:	f100 32ff 	add.w	r2, r0, #4294967295
 8010378:	d202      	bcs.n	8010380 <__udivmoddi4+0x14c>
 801037a:	45a6      	cmp	lr, r4
 801037c:	f200 80bb 	bhi.w	80104f6 <__udivmoddi4+0x2c2>
 8010380:	4610      	mov	r0, r2
 8010382:	eba4 040e 	sub.w	r4, r4, lr
 8010386:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 801038a:	e79f      	b.n	80102cc <__udivmoddi4+0x98>
 801038c:	f1c1 0720 	rsb	r7, r1, #32
 8010390:	408b      	lsls	r3, r1
 8010392:	fa22 fc07 	lsr.w	ip, r2, r7
 8010396:	ea4c 0c03 	orr.w	ip, ip, r3
 801039a:	fa05 f401 	lsl.w	r4, r5, r1
 801039e:	fa20 f307 	lsr.w	r3, r0, r7
 80103a2:	40fd      	lsrs	r5, r7
 80103a4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80103a8:	4323      	orrs	r3, r4
 80103aa:	fbb5 f8f9 	udiv	r8, r5, r9
 80103ae:	fa1f fe8c 	uxth.w	lr, ip
 80103b2:	fb09 5518 	mls	r5, r9, r8, r5
 80103b6:	0c1c      	lsrs	r4, r3, #16
 80103b8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80103bc:	fb08 f50e 	mul.w	r5, r8, lr
 80103c0:	42a5      	cmp	r5, r4
 80103c2:	fa02 f201 	lsl.w	r2, r2, r1
 80103c6:	fa00 f001 	lsl.w	r0, r0, r1
 80103ca:	d90b      	bls.n	80103e4 <__udivmoddi4+0x1b0>
 80103cc:	eb1c 0404 	adds.w	r4, ip, r4
 80103d0:	f108 3aff 	add.w	sl, r8, #4294967295
 80103d4:	f080 8088 	bcs.w	80104e8 <__udivmoddi4+0x2b4>
 80103d8:	42a5      	cmp	r5, r4
 80103da:	f240 8085 	bls.w	80104e8 <__udivmoddi4+0x2b4>
 80103de:	f1a8 0802 	sub.w	r8, r8, #2
 80103e2:	4464      	add	r4, ip
 80103e4:	1b64      	subs	r4, r4, r5
 80103e6:	b29d      	uxth	r5, r3
 80103e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80103ec:	fb09 4413 	mls	r4, r9, r3, r4
 80103f0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80103f4:	fb03 fe0e 	mul.w	lr, r3, lr
 80103f8:	45a6      	cmp	lr, r4
 80103fa:	d908      	bls.n	801040e <__udivmoddi4+0x1da>
 80103fc:	eb1c 0404 	adds.w	r4, ip, r4
 8010400:	f103 35ff 	add.w	r5, r3, #4294967295
 8010404:	d26c      	bcs.n	80104e0 <__udivmoddi4+0x2ac>
 8010406:	45a6      	cmp	lr, r4
 8010408:	d96a      	bls.n	80104e0 <__udivmoddi4+0x2ac>
 801040a:	3b02      	subs	r3, #2
 801040c:	4464      	add	r4, ip
 801040e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8010412:	fba3 9502 	umull	r9, r5, r3, r2
 8010416:	eba4 040e 	sub.w	r4, r4, lr
 801041a:	42ac      	cmp	r4, r5
 801041c:	46c8      	mov	r8, r9
 801041e:	46ae      	mov	lr, r5
 8010420:	d356      	bcc.n	80104d0 <__udivmoddi4+0x29c>
 8010422:	d053      	beq.n	80104cc <__udivmoddi4+0x298>
 8010424:	b156      	cbz	r6, 801043c <__udivmoddi4+0x208>
 8010426:	ebb0 0208 	subs.w	r2, r0, r8
 801042a:	eb64 040e 	sbc.w	r4, r4, lr
 801042e:	fa04 f707 	lsl.w	r7, r4, r7
 8010432:	40ca      	lsrs	r2, r1
 8010434:	40cc      	lsrs	r4, r1
 8010436:	4317      	orrs	r7, r2
 8010438:	e9c6 7400 	strd	r7, r4, [r6]
 801043c:	4618      	mov	r0, r3
 801043e:	2100      	movs	r1, #0
 8010440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010444:	f1c3 0120 	rsb	r1, r3, #32
 8010448:	fa02 fc03 	lsl.w	ip, r2, r3
 801044c:	fa20 f201 	lsr.w	r2, r0, r1
 8010450:	fa25 f101 	lsr.w	r1, r5, r1
 8010454:	409d      	lsls	r5, r3
 8010456:	432a      	orrs	r2, r5
 8010458:	ea4f 471c 	mov.w	r7, ip, lsr #16
 801045c:	fa1f fe8c 	uxth.w	lr, ip
 8010460:	fbb1 f0f7 	udiv	r0, r1, r7
 8010464:	fb07 1510 	mls	r5, r7, r0, r1
 8010468:	0c11      	lsrs	r1, r2, #16
 801046a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 801046e:	fb00 f50e 	mul.w	r5, r0, lr
 8010472:	428d      	cmp	r5, r1
 8010474:	fa04 f403 	lsl.w	r4, r4, r3
 8010478:	d908      	bls.n	801048c <__udivmoddi4+0x258>
 801047a:	eb1c 0101 	adds.w	r1, ip, r1
 801047e:	f100 38ff 	add.w	r8, r0, #4294967295
 8010482:	d22f      	bcs.n	80104e4 <__udivmoddi4+0x2b0>
 8010484:	428d      	cmp	r5, r1
 8010486:	d92d      	bls.n	80104e4 <__udivmoddi4+0x2b0>
 8010488:	3802      	subs	r0, #2
 801048a:	4461      	add	r1, ip
 801048c:	1b49      	subs	r1, r1, r5
 801048e:	b292      	uxth	r2, r2
 8010490:	fbb1 f5f7 	udiv	r5, r1, r7
 8010494:	fb07 1115 	mls	r1, r7, r5, r1
 8010498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 801049c:	fb05 f10e 	mul.w	r1, r5, lr
 80104a0:	4291      	cmp	r1, r2
 80104a2:	d908      	bls.n	80104b6 <__udivmoddi4+0x282>
 80104a4:	eb1c 0202 	adds.w	r2, ip, r2
 80104a8:	f105 38ff 	add.w	r8, r5, #4294967295
 80104ac:	d216      	bcs.n	80104dc <__udivmoddi4+0x2a8>
 80104ae:	4291      	cmp	r1, r2
 80104b0:	d914      	bls.n	80104dc <__udivmoddi4+0x2a8>
 80104b2:	3d02      	subs	r5, #2
 80104b4:	4462      	add	r2, ip
 80104b6:	1a52      	subs	r2, r2, r1
 80104b8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80104bc:	e738      	b.n	8010330 <__udivmoddi4+0xfc>
 80104be:	4631      	mov	r1, r6
 80104c0:	4630      	mov	r0, r6
 80104c2:	e708      	b.n	80102d6 <__udivmoddi4+0xa2>
 80104c4:	4639      	mov	r1, r7
 80104c6:	e6e6      	b.n	8010296 <__udivmoddi4+0x62>
 80104c8:	4610      	mov	r0, r2
 80104ca:	e6fb      	b.n	80102c4 <__udivmoddi4+0x90>
 80104cc:	4548      	cmp	r0, r9
 80104ce:	d2a9      	bcs.n	8010424 <__udivmoddi4+0x1f0>
 80104d0:	ebb9 0802 	subs.w	r8, r9, r2
 80104d4:	eb65 0e0c 	sbc.w	lr, r5, ip
 80104d8:	3b01      	subs	r3, #1
 80104da:	e7a3      	b.n	8010424 <__udivmoddi4+0x1f0>
 80104dc:	4645      	mov	r5, r8
 80104de:	e7ea      	b.n	80104b6 <__udivmoddi4+0x282>
 80104e0:	462b      	mov	r3, r5
 80104e2:	e794      	b.n	801040e <__udivmoddi4+0x1da>
 80104e4:	4640      	mov	r0, r8
 80104e6:	e7d1      	b.n	801048c <__udivmoddi4+0x258>
 80104e8:	46d0      	mov	r8, sl
 80104ea:	e77b      	b.n	80103e4 <__udivmoddi4+0x1b0>
 80104ec:	3d02      	subs	r5, #2
 80104ee:	4462      	add	r2, ip
 80104f0:	e732      	b.n	8010358 <__udivmoddi4+0x124>
 80104f2:	4608      	mov	r0, r1
 80104f4:	e70a      	b.n	801030c <__udivmoddi4+0xd8>
 80104f6:	4464      	add	r4, ip
 80104f8:	3802      	subs	r0, #2
 80104fa:	e742      	b.n	8010382 <__udivmoddi4+0x14e>

080104fc <__aeabi_idiv0>:
 80104fc:	4770      	bx	lr
 80104fe:	bf00      	nop

08010500 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8010500:	b480      	push	{r7}
 8010502:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8010504:	f3bf 8f4f 	dsb	sy
}
 8010508:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 801050a:	4b06      	ldr	r3, [pc, #24]	; (8010524 <__NVIC_SystemReset+0x24>)
 801050c:	68db      	ldr	r3, [r3, #12]
 801050e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8010512:	4904      	ldr	r1, [pc, #16]	; (8010524 <__NVIC_SystemReset+0x24>)
 8010514:	4b04      	ldr	r3, [pc, #16]	; (8010528 <__NVIC_SystemReset+0x28>)
 8010516:	4313      	orrs	r3, r2
 8010518:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 801051a:	f3bf 8f4f 	dsb	sy
}
 801051e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8010520:	bf00      	nop
 8010522:	e7fd      	b.n	8010520 <__NVIC_SystemReset+0x20>
 8010524:	e000ed00 	.word	0xe000ed00
 8010528:	05fa0004 	.word	0x05fa0004

0801052c <jump_to_application>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void jump_to_application(void)
{
 801052c:	b580      	push	{r7, lr}
 801052e:	b086      	sub	sp, #24
 8010530:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8010532:	b672      	cpsid	i
}
 8010534:	bf00      	nop
    __disable_irq();

    // 1) Parar e limpar SysTick
    SysTick->CTRL = 0;
 8010536:	4b5d      	ldr	r3, [pc, #372]	; (80106ac <jump_to_application+0x180>)
 8010538:	2200      	movs	r2, #0
 801053a:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 801053c:	4b5b      	ldr	r3, [pc, #364]	; (80106ac <jump_to_application+0x180>)
 801053e:	2200      	movs	r2, #0
 8010540:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;
 8010542:	4b5a      	ldr	r3, [pc, #360]	; (80106ac <jump_to_application+0x180>)
 8010544:	2200      	movs	r2, #0
 8010546:	609a      	str	r2, [r3, #8]

    // 2) Limpar pendências de exceções
    SCB->ICSR |= SCB_ICSR_PENDSTCLR_Msk | SCB_ICSR_PENDSVCLR_Msk;
 8010548:	4b59      	ldr	r3, [pc, #356]	; (80106b0 <jump_to_application+0x184>)
 801054a:	685b      	ldr	r3, [r3, #4]
 801054c:	4a58      	ldr	r2, [pc, #352]	; (80106b0 <jump_to_application+0x184>)
 801054e:	f043 6320 	orr.w	r3, r3, #167772160	; 0xa000000
 8010552:	6053      	str	r3, [r2, #4]

    // 3) Desabilitar e limpar NVIC
    for (uint32_t i = 0; i < 8; i++) {
 8010554:	2300      	movs	r3, #0
 8010556:	617b      	str	r3, [r7, #20]
 8010558:	e010      	b.n	801057c <jump_to_application+0x50>
        NVIC->ICER[i] = 0xFFFFFFFF;
 801055a:	4a56      	ldr	r2, [pc, #344]	; (80106b4 <jump_to_application+0x188>)
 801055c:	697b      	ldr	r3, [r7, #20]
 801055e:	3320      	adds	r3, #32
 8010560:	f04f 31ff 	mov.w	r1, #4294967295
 8010564:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 8010568:	4a52      	ldr	r2, [pc, #328]	; (80106b4 <jump_to_application+0x188>)
 801056a:	697b      	ldr	r3, [r7, #20]
 801056c:	3360      	adds	r3, #96	; 0x60
 801056e:	f04f 31ff 	mov.w	r1, #4294967295
 8010572:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint32_t i = 0; i < 8; i++) {
 8010576:	697b      	ldr	r3, [r7, #20]
 8010578:	3301      	adds	r3, #1
 801057a:	617b      	str	r3, [r7, #20]
 801057c:	697b      	ldr	r3, [r7, #20]
 801057e:	2b07      	cmp	r3, #7
 8010580:	d9eb      	bls.n	801055a <jump_to_application+0x2e>
    }

    // 4) Limpar status de Faults
    SCB->CFSR = SCB->CFSR;
 8010582:	4b4b      	ldr	r3, [pc, #300]	; (80106b0 <jump_to_application+0x184>)
 8010584:	4a4a      	ldr	r2, [pc, #296]	; (80106b0 <jump_to_application+0x184>)
 8010586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010588:	6293      	str	r3, [r2, #40]	; 0x28
    SCB->HFSR = SCB->HFSR;
 801058a:	4b49      	ldr	r3, [pc, #292]	; (80106b0 <jump_to_application+0x184>)
 801058c:	4a48      	ldr	r2, [pc, #288]	; (80106b0 <jump_to_application+0x184>)
 801058e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010590:	62d3      	str	r3, [r2, #44]	; 0x2c
    SCB->DFSR = SCB->DFSR;
 8010592:	4b47      	ldr	r3, [pc, #284]	; (80106b0 <jump_to_application+0x184>)
 8010594:	4a46      	ldr	r2, [pc, #280]	; (80106b0 <jump_to_application+0x184>)
 8010596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010598:	6313      	str	r3, [r2, #48]	; 0x30
    SCB->SHCSR = 0;
 801059a:	4b45      	ldr	r3, [pc, #276]	; (80106b0 <jump_to_application+0x184>)
 801059c:	2200      	movs	r2, #0
 801059e:	625a      	str	r2, [r3, #36]	; 0x24

    // 5) Limpar pendências EXTI (evita “flag latente”)
    EXTI->PR = 0x00FFFFFFU; // write-1-to-clear
 80105a0:	4b45      	ldr	r3, [pc, #276]	; (80106b8 <jump_to_application+0x18c>)
 80105a2:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 80105a6:	615a      	str	r2, [r3, #20]
    // ==============================================================
    // ALTERAÇÕES SUGERIDAS A PARTIR DAQUI
    // ==============================================================

    // 6.a) Resetar e liberar o SYSCFG (Importante para o MUX do EXTI)
    __HAL_RCC_SYSCFG_FORCE_RESET();
 80105a8:	4b44      	ldr	r3, [pc, #272]	; (80106bc <jump_to_application+0x190>)
 80105aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80105ac:	4a43      	ldr	r2, [pc, #268]	; (80106bc <jump_to_application+0x190>)
 80105ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80105b2:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_RCC_SYSCFG_RELEASE_RESET();
 80105b4:	4b41      	ldr	r3, [pc, #260]	; (80106bc <jump_to_application+0x190>)
 80105b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80105b8:	4a40      	ldr	r2, [pc, #256]	; (80106bc <jump_to_application+0x190>)
 80105ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80105be:	6253      	str	r3, [r2, #36]	; 0x24

    // 6.b) Desabilitar CLOCKS de todos os GPIOs e periféricos do bootloader
    // Isso força a aplicação a reconfigurar tudo do zero.
    __HAL_RCC_GPIOA_CLK_DISABLE();
 80105c0:	4b3e      	ldr	r3, [pc, #248]	; (80106bc <jump_to_application+0x190>)
 80105c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80105c4:	4a3d      	ldr	r2, [pc, #244]	; (80106bc <jump_to_application+0x190>)
 80105c6:	f023 0301 	bic.w	r3, r3, #1
 80105ca:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_GPIOB_CLK_DISABLE();
 80105cc:	4b3b      	ldr	r3, [pc, #236]	; (80106bc <jump_to_application+0x190>)
 80105ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80105d0:	4a3a      	ldr	r2, [pc, #232]	; (80106bc <jump_to_application+0x190>)
 80105d2:	f023 0302 	bic.w	r3, r3, #2
 80105d6:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_GPIOC_CLK_DISABLE();
 80105d8:	4b38      	ldr	r3, [pc, #224]	; (80106bc <jump_to_application+0x190>)
 80105da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80105dc:	4a37      	ldr	r2, [pc, #220]	; (80106bc <jump_to_application+0x190>)
 80105de:	f023 0304 	bic.w	r3, r3, #4
 80105e2:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_GPIOD_CLK_DISABLE();
 80105e4:	4b35      	ldr	r3, [pc, #212]	; (80106bc <jump_to_application+0x190>)
 80105e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80105e8:	4a34      	ldr	r2, [pc, #208]	; (80106bc <jump_to_application+0x190>)
 80105ea:	f023 0308 	bic.w	r3, r3, #8
 80105ee:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_GPIOE_CLK_DISABLE();
 80105f0:	4b32      	ldr	r3, [pc, #200]	; (80106bc <jump_to_application+0x190>)
 80105f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80105f4:	4a31      	ldr	r2, [pc, #196]	; (80106bc <jump_to_application+0x190>)
 80105f6:	f023 0310 	bic.w	r3, r3, #16
 80105fa:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_GPIOF_CLK_DISABLE();
 80105fc:	4b2f      	ldr	r3, [pc, #188]	; (80106bc <jump_to_application+0x190>)
 80105fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010600:	4a2e      	ldr	r2, [pc, #184]	; (80106bc <jump_to_application+0x190>)
 8010602:	f023 0320 	bic.w	r3, r3, #32
 8010606:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_GPIOG_CLK_DISABLE();
 8010608:	4b2c      	ldr	r3, [pc, #176]	; (80106bc <jump_to_application+0x190>)
 801060a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801060c:	4a2b      	ldr	r2, [pc, #172]	; (80106bc <jump_to_application+0x190>)
 801060e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010612:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_GPIOH_CLK_DISABLE();
 8010614:	4b29      	ldr	r3, [pc, #164]	; (80106bc <jump_to_application+0x190>)
 8010616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010618:	4a28      	ldr	r2, [pc, #160]	; (80106bc <jump_to_application+0x190>)
 801061a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801061e:	6313      	str	r3, [r2, #48]	; 0x30
    // Adicione outros periféricos que o BOOTLOADER usou (UART, SPI, etc.) se necessário
    // Exemplo: __HAL_RCC_USART2_CLK_DISABLE();

    // 6.c) Deinit HAL/periféricos (função que você já tinha)
    HAL_DeInit();
 8010620:	f000 fa60 	bl	8010ae4 <HAL_DeInit>
    // FIM DAS ALTERAÇÕES
    // ==============================================================


    // 7) Validar imagem da App
    uint32_t app_msp   = *(__IO uint32_t*)BOOT_ADDR;
 8010624:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8010628:	681b      	ldr	r3, [r3, #0]
 801062a:	613b      	str	r3, [r7, #16]
    uint32_t app_reset = *(__IO uint32_t*)(BOOT_ADDR + 4);
 801062c:	4b24      	ldr	r3, [pc, #144]	; (80106c0 <jump_to_application+0x194>)
 801062e:	681b      	ldr	r3, [r3, #0]
 8010630:	60fb      	str	r3, [r7, #12]
    if ((app_msp & 0x2FF00000U) != 0x20000000U || (app_reset & 1U) == 0U) {
 8010632:	693a      	ldr	r2, [r7, #16]
 8010634:	4b23      	ldr	r3, [pc, #140]	; (80106c4 <jump_to_application+0x198>)
 8010636:	4013      	ands	r3, r2
 8010638:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801063c:	d104      	bne.n	8010648 <jump_to_application+0x11c>
 801063e:	68fb      	ldr	r3, [r7, #12]
 8010640:	f003 0301 	and.w	r3, r3, #1
 8010644:	2b00      	cmp	r3, #0
 8010646:	d101      	bne.n	801064c <jump_to_application+0x120>
        // Validação falhou, resetar o sistema
        NVIC_SystemReset();
 8010648:	f7ff ff5a 	bl	8010500 <__NVIC_SystemReset>
 801064c:	2300      	movs	r3, #0
 801064e:	603b      	str	r3, [r7, #0]
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8010650:	683b      	ldr	r3, [r7, #0]
 8010652:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 8010656:	f3bf 8f6f 	isb	sy
}
 801065a:	bf00      	nop
  __ISB();
}
 801065c:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 801065e:	f3bf 8f4f 	dsb	sy
}
 8010662:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8010664:	f3bf 8f6f 	isb	sy
}
 8010668:	bf00      	nop
 801066a:	2300      	movs	r3, #0
 801066c:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Base Priority register.
  \param [in]    basePri  Base Priority value to set
 */
__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	f383 8811 	msr	BASEPRI, r3
}
 8010674:	bf00      	nop
    __set_BASEPRI(0);



    // 10) VTOR da app (Você já tinha isso corretamente)
    SCB->VTOR = BOOT_ADDR;    // alinhado a 0x200
 8010676:	4b0e      	ldr	r3, [pc, #56]	; (80106b0 <jump_to_application+0x184>)
 8010678:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 801067c:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 801067e:	f3bf 8f4f 	dsb	sy
}
 8010682:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8010684:	f3bf 8f6f 	isb	sy
}
 8010688:	bf00      	nop
 801068a:	693b      	ldr	r3, [r7, #16]
 801068c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 801068e:	68bb      	ldr	r3, [r7, #8]
 8010690:	f383 8808 	msr	MSP, r3
}
 8010694:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8010696:	f3bf 8f4f 	dsb	sy
}
 801069a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801069c:	f3bf 8f6f 	isb	sy
}
 80106a0:	bf00      	nop
    __DSB(); __ISB(); // Barreiras de memória



    // 12) Saltar para Reset_Handler da app (bit0=1 já vem correto)
    ((pFunction)app_reset)();
 80106a2:	68fb      	ldr	r3, [r7, #12]
 80106a4:	4798      	blx	r3

    // Se a aplicação retornar (o que não deveria), resetar
    NVIC_SystemReset();
 80106a6:	f7ff ff2b 	bl	8010500 <__NVIC_SystemReset>
 80106aa:	bf00      	nop
 80106ac:	e000e010 	.word	0xe000e010
 80106b0:	e000ed00 	.word	0xe000ed00
 80106b4:	e000e100 	.word	0xe000e100
 80106b8:	40013c00 	.word	0x40013c00
 80106bc:	40023800 	.word	0x40023800
 80106c0:	08000004 	.word	0x08000004
 80106c4:	2ff00000 	.word	0x2ff00000

080106c8 <HAL_GPIO_EXTI_Callback>:
}

bool flag_jump = false;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80106c8:	b580      	push	{r7, lr}
 80106ca:	b082      	sub	sp, #8
 80106cc:	af00      	add	r7, sp, #0
 80106ce:	4603      	mov	r3, r0
 80106d0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == shield_SwS1_Pin)
 80106d2:	88fb      	ldrh	r3, [r7, #6]
 80106d4:	2b02      	cmp	r3, #2
 80106d6:	d104      	bne.n	80106e2 <HAL_GPIO_EXTI_Callback+0x1a>
	{
		HAL_GPIO_TogglePin(shield_LedD2_GPIO_Port, shield_LedD2_Pin);
 80106d8:	2140      	movs	r1, #64	; 0x40
 80106da:	480b      	ldr	r0, [pc, #44]	; (8010708 <HAL_GPIO_EXTI_Callback+0x40>)
 80106dc:	f000 fd6b 	bl	80111b6 <HAL_GPIO_TogglePin>
	}
	else if(GPIO_Pin == shield_SwS3_Pin)
	{
		flag_jump = true;
	}
}
 80106e0:	e00d      	b.n	80106fe <HAL_GPIO_EXTI_Callback+0x36>
	else if(GPIO_Pin == shield_SwS2_Pin)
 80106e2:	88fb      	ldrh	r3, [r7, #6]
 80106e4:	2b10      	cmp	r3, #16
 80106e6:	d104      	bne.n	80106f2 <HAL_GPIO_EXTI_Callback+0x2a>
		HAL_GPIO_TogglePin(shield_LedD3_GPIO_Port, shield_LedD3_Pin);
 80106e8:	2180      	movs	r1, #128	; 0x80
 80106ea:	4807      	ldr	r0, [pc, #28]	; (8010708 <HAL_GPIO_EXTI_Callback+0x40>)
 80106ec:	f000 fd63 	bl	80111b6 <HAL_GPIO_TogglePin>
}
 80106f0:	e005      	b.n	80106fe <HAL_GPIO_EXTI_Callback+0x36>
	else if(GPIO_Pin == shield_SwS3_Pin)
 80106f2:	88fb      	ldrh	r3, [r7, #6]
 80106f4:	2b01      	cmp	r3, #1
 80106f6:	d102      	bne.n	80106fe <HAL_GPIO_EXTI_Callback+0x36>
		flag_jump = true;
 80106f8:	4b04      	ldr	r3, [pc, #16]	; (801070c <HAL_GPIO_EXTI_Callback+0x44>)
 80106fa:	2201      	movs	r2, #1
 80106fc:	701a      	strb	r2, [r3, #0]
}
 80106fe:	bf00      	nop
 8010700:	3708      	adds	r7, #8
 8010702:	46bd      	mov	sp, r7
 8010704:	bd80      	pop	{r7, pc}
 8010706:	bf00      	nop
 8010708:	40020000 	.word	0x40020000
 801070c:	20000028 	.word	0x20000028

08010710 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 8010710:	b580      	push	{r7, lr}
 8010712:	b082      	sub	sp, #8
 8010714:	af00      	add	r7, sp, #0
//	uint32_t basepri_val = __get_BASEPRI();
//	uint32_t aircr_val = SCB->AIRCR;

  HAL_Init();
 8010716:	f000 f9c3 	bl	8010aa0 <HAL_Init>

  // Herdado do bootloader: garanta ambiente previsível
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 801071a:	2003      	movs	r0, #3
 801071c:	f000 fb5c 	bl	8010dd8 <HAL_NVIC_SetPriorityGrouping>
//  __HAL_RCC_SYSCFG_FORCE_RESET();  __HAL_RCC_SYSCFG_RELEASE_RESET();
//  __HAL_RCC_GPIOA_FORCE_RESET();   __HAL_RCC_GPIOA_RELEASE_RESET();
//  __HAL_RCC_GPIOB_FORCE_RESET();   __HAL_RCC_GPIOB_RELEASE_RESET();

  // Clocks do sistema
  SystemClock_Config();
 8010720:	f000 f826 	bl	8010770 <SystemClock_Config>
  // Reabilite clocks de GPIO novamente (após o reset acima)
//  __HAL_RCC_GPIOA_CLK_ENABLE();
//  __HAL_RCC_GPIOB_CLK_ENABLE();

  // GPIO/EXTI (CubeMX)
  MX_GPIO_Init();
 8010724:	f000 f884 	bl	8010830 <MX_GPIO_Init>
  __ASM volatile ("cpsie i" : : : "memory");
 8010728:	b662      	cpsie	i
}
 801072a:	bf00      	nop
  // (Opcional) teste de disparo por software — deve chamar HAL_GPIO_EXTI_Callback()
//   EXTI->SWIER |= (1U << 0);
//   EXTI->SWIER |= (1U << 1);
//   EXTI->SWIER |= (1U << 4);

  	int i = 5;
 801072c:	2305      	movs	r3, #5
 801072e:	607b      	str	r3, [r7, #4]
	while (i)
 8010730:	e010      	b.n	8010754 <main+0x44>
	{

	 HAL_GPIO_TogglePin(shield_LedD4_GPIO_Port, shield_LedD4_Pin);
 8010732:	2140      	movs	r1, #64	; 0x40
 8010734:	480c      	ldr	r0, [pc, #48]	; (8010768 <main+0x58>)
 8010736:	f000 fd3e 	bl	80111b6 <HAL_GPIO_TogglePin>
	 HAL_Delay(200);
 801073a:	20c8      	movs	r0, #200	; 0xc8
 801073c:	f000 fa58 	bl	8010bf0 <HAL_Delay>
	 HAL_GPIO_TogglePin(shield_LedD4_GPIO_Port, shield_LedD4_Pin);
 8010740:	2140      	movs	r1, #64	; 0x40
 8010742:	4809      	ldr	r0, [pc, #36]	; (8010768 <main+0x58>)
 8010744:	f000 fd37 	bl	80111b6 <HAL_GPIO_TogglePin>
	 HAL_Delay(200);
 8010748:	20c8      	movs	r0, #200	; 0xc8
 801074a:	f000 fa51 	bl	8010bf0 <HAL_Delay>
	 i--;
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	3b01      	subs	r3, #1
 8010752:	607b      	str	r3, [r7, #4]
	while (i)
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	2b00      	cmp	r3, #0
 8010758:	d1eb      	bne.n	8010732 <main+0x22>
	  /* USER CODE BEGIN 3 */
	}

  while (1)
  {
	  if(flag_jump)
 801075a:	4b04      	ldr	r3, [pc, #16]	; (801076c <main+0x5c>)
 801075c:	781b      	ldrb	r3, [r3, #0]
 801075e:	2b00      	cmp	r3, #0
 8010760:	d0fb      	beq.n	801075a <main+0x4a>
	  		  jump_to_application();
 8010762:	f7ff fee3 	bl	801052c <jump_to_application>
	  if(flag_jump)
 8010766:	e7f8      	b.n	801075a <main+0x4a>
 8010768:	40020400 	.word	0x40020400
 801076c:	20000028 	.word	0x20000028

08010770 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8010770:	b580      	push	{r7, lr}
 8010772:	b094      	sub	sp, #80	; 0x50
 8010774:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8010776:	f107 031c 	add.w	r3, r7, #28
 801077a:	2234      	movs	r2, #52	; 0x34
 801077c:	2100      	movs	r1, #0
 801077e:	4618      	mov	r0, r3
 8010780:	f001 fa7a 	bl	8011c78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8010784:	f107 0308 	add.w	r3, r7, #8
 8010788:	2200      	movs	r2, #0
 801078a:	601a      	str	r2, [r3, #0]
 801078c:	605a      	str	r2, [r3, #4]
 801078e:	609a      	str	r2, [r3, #8]
 8010790:	60da      	str	r2, [r3, #12]
 8010792:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8010794:	2300      	movs	r3, #0
 8010796:	607b      	str	r3, [r7, #4]
 8010798:	4b23      	ldr	r3, [pc, #140]	; (8010828 <SystemClock_Config+0xb8>)
 801079a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801079c:	4a22      	ldr	r2, [pc, #136]	; (8010828 <SystemClock_Config+0xb8>)
 801079e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80107a2:	6413      	str	r3, [r2, #64]	; 0x40
 80107a4:	4b20      	ldr	r3, [pc, #128]	; (8010828 <SystemClock_Config+0xb8>)
 80107a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80107a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80107ac:	607b      	str	r3, [r7, #4]
 80107ae:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80107b0:	2300      	movs	r3, #0
 80107b2:	603b      	str	r3, [r7, #0]
 80107b4:	4b1d      	ldr	r3, [pc, #116]	; (801082c <SystemClock_Config+0xbc>)
 80107b6:	681b      	ldr	r3, [r3, #0]
 80107b8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80107bc:	4a1b      	ldr	r2, [pc, #108]	; (801082c <SystemClock_Config+0xbc>)
 80107be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80107c2:	6013      	str	r3, [r2, #0]
 80107c4:	4b19      	ldr	r3, [pc, #100]	; (801082c <SystemClock_Config+0xbc>)
 80107c6:	681b      	ldr	r3, [r3, #0]
 80107c8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80107cc:	603b      	str	r3, [r7, #0]
 80107ce:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80107d0:	2302      	movs	r3, #2
 80107d2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80107d4:	2301      	movs	r3, #1
 80107d6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80107d8:	2310      	movs	r3, #16
 80107da:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80107dc:	2300      	movs	r3, #0
 80107de:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80107e0:	f107 031c 	add.w	r3, r7, #28
 80107e4:	4618      	mov	r0, r3
 80107e6:	f000 ffa9 	bl	801173c <HAL_RCC_OscConfig>
 80107ea:	4603      	mov	r3, r0
 80107ec:	2b00      	cmp	r3, #0
 80107ee:	d001      	beq.n	80107f4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80107f0:	f000 f8a8 	bl	8010944 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80107f4:	230f      	movs	r3, #15
 80107f6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80107f8:	2300      	movs	r3, #0
 80107fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80107fc:	2300      	movs	r3, #0
 80107fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8010800:	2300      	movs	r3, #0
 8010802:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8010804:	2300      	movs	r3, #0
 8010806:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8010808:	f107 0308 	add.w	r3, r7, #8
 801080c:	2100      	movs	r1, #0
 801080e:	4618      	mov	r0, r3
 8010810:	f000 fd04 	bl	801121c <HAL_RCC_ClockConfig>
 8010814:	4603      	mov	r3, r0
 8010816:	2b00      	cmp	r3, #0
 8010818:	d001      	beq.n	801081e <SystemClock_Config+0xae>
  {
    Error_Handler();
 801081a:	f000 f893 	bl	8010944 <Error_Handler>
  }
}
 801081e:	bf00      	nop
 8010820:	3750      	adds	r7, #80	; 0x50
 8010822:	46bd      	mov	sp, r7
 8010824:	bd80      	pop	{r7, pc}
 8010826:	bf00      	nop
 8010828:	40023800 	.word	0x40023800
 801082c:	40007000 	.word	0x40007000

08010830 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8010830:	b580      	push	{r7, lr}
 8010832:	b088      	sub	sp, #32
 8010834:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010836:	f107 030c 	add.w	r3, r7, #12
 801083a:	2200      	movs	r2, #0
 801083c:	601a      	str	r2, [r3, #0]
 801083e:	605a      	str	r2, [r3, #4]
 8010840:	609a      	str	r2, [r3, #8]
 8010842:	60da      	str	r2, [r3, #12]
 8010844:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8010846:	2300      	movs	r3, #0
 8010848:	60bb      	str	r3, [r7, #8]
 801084a:	4b3b      	ldr	r3, [pc, #236]	; (8010938 <MX_GPIO_Init+0x108>)
 801084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801084e:	4a3a      	ldr	r2, [pc, #232]	; (8010938 <MX_GPIO_Init+0x108>)
 8010850:	f043 0301 	orr.w	r3, r3, #1
 8010854:	6313      	str	r3, [r2, #48]	; 0x30
 8010856:	4b38      	ldr	r3, [pc, #224]	; (8010938 <MX_GPIO_Init+0x108>)
 8010858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801085a:	f003 0301 	and.w	r3, r3, #1
 801085e:	60bb      	str	r3, [r7, #8]
 8010860:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8010862:	2300      	movs	r3, #0
 8010864:	607b      	str	r3, [r7, #4]
 8010866:	4b34      	ldr	r3, [pc, #208]	; (8010938 <MX_GPIO_Init+0x108>)
 8010868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801086a:	4a33      	ldr	r2, [pc, #204]	; (8010938 <MX_GPIO_Init+0x108>)
 801086c:	f043 0302 	orr.w	r3, r3, #2
 8010870:	6313      	str	r3, [r2, #48]	; 0x30
 8010872:	4b31      	ldr	r3, [pc, #196]	; (8010938 <MX_GPIO_Init+0x108>)
 8010874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010876:	f003 0302 	and.w	r3, r3, #2
 801087a:	607b      	str	r3, [r7, #4]
 801087c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, shield_LedD2_Pin|shield_LedD3_Pin, GPIO_PIN_SET);
 801087e:	2201      	movs	r2, #1
 8010880:	21c0      	movs	r1, #192	; 0xc0
 8010882:	482e      	ldr	r0, [pc, #184]	; (801093c <MX_GPIO_Init+0x10c>)
 8010884:	f000 fc7e 	bl	8011184 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(shield_LedD4_GPIO_Port, shield_LedD4_Pin, GPIO_PIN_SET);
 8010888:	2201      	movs	r2, #1
 801088a:	2140      	movs	r1, #64	; 0x40
 801088c:	482c      	ldr	r0, [pc, #176]	; (8010940 <MX_GPIO_Init+0x110>)
 801088e:	f000 fc79 	bl	8011184 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : shield_SwS1_Pin shield_SwS2_Pin */
  GPIO_InitStruct.Pin = shield_SwS1_Pin|shield_SwS2_Pin;
 8010892:	2312      	movs	r3, #18
 8010894:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8010896:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 801089a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801089c:	2300      	movs	r3, #0
 801089e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80108a0:	f107 030c 	add.w	r3, r7, #12
 80108a4:	4619      	mov	r1, r3
 80108a6:	4825      	ldr	r0, [pc, #148]	; (801093c <MX_GPIO_Init+0x10c>)
 80108a8:	f000 fad8 	bl	8010e5c <HAL_GPIO_Init>

  /*Configure GPIO pins : shield_LedD2_Pin shield_LedD3_Pin */
  GPIO_InitStruct.Pin = shield_LedD2_Pin|shield_LedD3_Pin;
 80108ac:	23c0      	movs	r3, #192	; 0xc0
 80108ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80108b0:	2311      	movs	r3, #17
 80108b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80108b4:	2300      	movs	r3, #0
 80108b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80108b8:	2300      	movs	r3, #0
 80108ba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80108bc:	f107 030c 	add.w	r3, r7, #12
 80108c0:	4619      	mov	r1, r3
 80108c2:	481e      	ldr	r0, [pc, #120]	; (801093c <MX_GPIO_Init+0x10c>)
 80108c4:	f000 faca 	bl	8010e5c <HAL_GPIO_Init>

  /*Configure GPIO pin : shield_SwS3_Pin */
  GPIO_InitStruct.Pin = shield_SwS3_Pin;
 80108c8:	2301      	movs	r3, #1
 80108ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80108cc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80108d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80108d2:	2300      	movs	r3, #0
 80108d4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(shield_SwS3_GPIO_Port, &GPIO_InitStruct);
 80108d6:	f107 030c 	add.w	r3, r7, #12
 80108da:	4619      	mov	r1, r3
 80108dc:	4818      	ldr	r0, [pc, #96]	; (8010940 <MX_GPIO_Init+0x110>)
 80108de:	f000 fabd 	bl	8010e5c <HAL_GPIO_Init>

  /*Configure GPIO pin : shield_LedD4_Pin */
  GPIO_InitStruct.Pin = shield_LedD4_Pin;
 80108e2:	2340      	movs	r3, #64	; 0x40
 80108e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80108e6:	2311      	movs	r3, #17
 80108e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80108ea:	2300      	movs	r3, #0
 80108ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80108ee:	2300      	movs	r3, #0
 80108f0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(shield_LedD4_GPIO_Port, &GPIO_InitStruct);
 80108f2:	f107 030c 	add.w	r3, r7, #12
 80108f6:	4619      	mov	r1, r3
 80108f8:	4811      	ldr	r0, [pc, #68]	; (8010940 <MX_GPIO_Init+0x110>)
 80108fa:	f000 faaf 	bl	8010e5c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80108fe:	2200      	movs	r2, #0
 8010900:	2100      	movs	r1, #0
 8010902:	2006      	movs	r0, #6
 8010904:	f000 fa73 	bl	8010dee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8010908:	2006      	movs	r0, #6
 801090a:	f000 fa8c 	bl	8010e26 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 801090e:	2200      	movs	r2, #0
 8010910:	2100      	movs	r1, #0
 8010912:	2007      	movs	r0, #7
 8010914:	f000 fa6b 	bl	8010dee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8010918:	2007      	movs	r0, #7
 801091a:	f000 fa84 	bl	8010e26 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 801091e:	2200      	movs	r2, #0
 8010920:	2100      	movs	r1, #0
 8010922:	200a      	movs	r0, #10
 8010924:	f000 fa63 	bl	8010dee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8010928:	200a      	movs	r0, #10
 801092a:	f000 fa7c 	bl	8010e26 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 801092e:	bf00      	nop
 8010930:	3720      	adds	r7, #32
 8010932:	46bd      	mov	sp, r7
 8010934:	bd80      	pop	{r7, pc}
 8010936:	bf00      	nop
 8010938:	40023800 	.word	0x40023800
 801093c:	40020000 	.word	0x40020000
 8010940:	40020400 	.word	0x40020400

08010944 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8010944:	b480      	push	{r7}
 8010946:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8010948:	b672      	cpsid	i
}
 801094a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 801094c:	e7fe      	b.n	801094c <Error_Handler+0x8>
	...

08010950 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8010950:	b480      	push	{r7}
 8010952:	b083      	sub	sp, #12
 8010954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8010956:	2300      	movs	r3, #0
 8010958:	607b      	str	r3, [r7, #4]
 801095a:	4b10      	ldr	r3, [pc, #64]	; (801099c <HAL_MspInit+0x4c>)
 801095c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801095e:	4a0f      	ldr	r2, [pc, #60]	; (801099c <HAL_MspInit+0x4c>)
 8010960:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010964:	6453      	str	r3, [r2, #68]	; 0x44
 8010966:	4b0d      	ldr	r3, [pc, #52]	; (801099c <HAL_MspInit+0x4c>)
 8010968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801096a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801096e:	607b      	str	r3, [r7, #4]
 8010970:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8010972:	2300      	movs	r3, #0
 8010974:	603b      	str	r3, [r7, #0]
 8010976:	4b09      	ldr	r3, [pc, #36]	; (801099c <HAL_MspInit+0x4c>)
 8010978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801097a:	4a08      	ldr	r2, [pc, #32]	; (801099c <HAL_MspInit+0x4c>)
 801097c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010980:	6413      	str	r3, [r2, #64]	; 0x40
 8010982:	4b06      	ldr	r3, [pc, #24]	; (801099c <HAL_MspInit+0x4c>)
 8010984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010986:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801098a:	603b      	str	r3, [r7, #0]
 801098c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 801098e:	bf00      	nop
 8010990:	370c      	adds	r7, #12
 8010992:	46bd      	mov	sp, r7
 8010994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010998:	4770      	bx	lr
 801099a:	bf00      	nop
 801099c:	40023800 	.word	0x40023800

080109a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80109a0:	b480      	push	{r7}
 80109a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80109a4:	e7fe      	b.n	80109a4 <NMI_Handler+0x4>

080109a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80109a6:	b480      	push	{r7}
 80109a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80109aa:	e7fe      	b.n	80109aa <HardFault_Handler+0x4>

080109ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80109ac:	b480      	push	{r7}
 80109ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80109b0:	e7fe      	b.n	80109b0 <MemManage_Handler+0x4>

080109b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80109b2:	b480      	push	{r7}
 80109b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80109b6:	e7fe      	b.n	80109b6 <BusFault_Handler+0x4>

080109b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80109b8:	b480      	push	{r7}
 80109ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80109bc:	e7fe      	b.n	80109bc <UsageFault_Handler+0x4>

080109be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80109be:	b480      	push	{r7}
 80109c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80109c2:	bf00      	nop
 80109c4:	46bd      	mov	sp, r7
 80109c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ca:	4770      	bx	lr

080109cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80109cc:	b480      	push	{r7}
 80109ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80109d0:	bf00      	nop
 80109d2:	46bd      	mov	sp, r7
 80109d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109d8:	4770      	bx	lr

080109da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80109da:	b480      	push	{r7}
 80109dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80109de:	bf00      	nop
 80109e0:	46bd      	mov	sp, r7
 80109e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109e6:	4770      	bx	lr

080109e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80109e8:	b580      	push	{r7, lr}
 80109ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80109ec:	f000 f8e0 	bl	8010bb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80109f0:	bf00      	nop
 80109f2:	bd80      	pop	{r7, pc}

080109f4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80109f4:	b580      	push	{r7, lr}
 80109f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(shield_SwS3_Pin);
 80109f8:	2001      	movs	r0, #1
 80109fa:	f000 fbf7 	bl	80111ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80109fe:	bf00      	nop
 8010a00:	bd80      	pop	{r7, pc}

08010a02 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8010a02:	b580      	push	{r7, lr}
 8010a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(shield_SwS1_Pin);
 8010a06:	2002      	movs	r0, #2
 8010a08:	f000 fbf0 	bl	80111ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8010a0c:	bf00      	nop
 8010a0e:	bd80      	pop	{r7, pc}

08010a10 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8010a10:	b580      	push	{r7, lr}
 8010a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(shield_SwS2_Pin);
 8010a14:	2010      	movs	r0, #16
 8010a16:	f000 fbe9 	bl	80111ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8010a1a:	bf00      	nop
 8010a1c:	bd80      	pop	{r7, pc}
	...

08010a20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8010a20:	b480      	push	{r7}
 8010a22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8010a24:	4b07      	ldr	r3, [pc, #28]	; (8010a44 <SystemInit+0x24>)
 8010a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010a2a:	4a06      	ldr	r2, [pc, #24]	; (8010a44 <SystemInit+0x24>)
 8010a2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8010a30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8010a34:	4b03      	ldr	r3, [pc, #12]	; (8010a44 <SystemInit+0x24>)
 8010a36:	4a04      	ldr	r2, [pc, #16]	; (8010a48 <SystemInit+0x28>)
 8010a38:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8010a3a:	bf00      	nop
 8010a3c:	46bd      	mov	sp, r7
 8010a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a42:	4770      	bx	lr
 8010a44:	e000ed00 	.word	0xe000ed00
 8010a48:	08010000 	.word	0x08010000

08010a4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8010a4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8010a84 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8010a50:	f7ff ffe6 	bl	8010a20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8010a54:	480c      	ldr	r0, [pc, #48]	; (8010a88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8010a56:	490d      	ldr	r1, [pc, #52]	; (8010a8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8010a58:	4a0d      	ldr	r2, [pc, #52]	; (8010a90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8010a5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8010a5c:	e002      	b.n	8010a64 <LoopCopyDataInit>

08010a5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8010a5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8010a60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8010a62:	3304      	adds	r3, #4

08010a64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8010a64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8010a66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8010a68:	d3f9      	bcc.n	8010a5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8010a6a:	4a0a      	ldr	r2, [pc, #40]	; (8010a94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8010a6c:	4c0a      	ldr	r4, [pc, #40]	; (8010a98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8010a6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8010a70:	e001      	b.n	8010a76 <LoopFillZerobss>

08010a72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8010a72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8010a74:	3204      	adds	r2, #4

08010a76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8010a76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8010a78:	d3fb      	bcc.n	8010a72 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8010a7a:	f001 f905 	bl	8011c88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8010a7e:	f7ff fe47 	bl	8010710 <main>
  bx  lr    
 8010a82:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8010a84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8010a88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8010a8c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8010a90:	08011d08 	.word	0x08011d08
  ldr r2, =_sbss
 8010a94:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8010a98:	20000030 	.word	0x20000030

08010a9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8010a9c:	e7fe      	b.n	8010a9c <ADC_IRQHandler>
	...

08010aa0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8010aa0:	b580      	push	{r7, lr}
 8010aa2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8010aa4:	4b0e      	ldr	r3, [pc, #56]	; (8010ae0 <HAL_Init+0x40>)
 8010aa6:	681b      	ldr	r3, [r3, #0]
 8010aa8:	4a0d      	ldr	r2, [pc, #52]	; (8010ae0 <HAL_Init+0x40>)
 8010aaa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8010aae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8010ab0:	4b0b      	ldr	r3, [pc, #44]	; (8010ae0 <HAL_Init+0x40>)
 8010ab2:	681b      	ldr	r3, [r3, #0]
 8010ab4:	4a0a      	ldr	r2, [pc, #40]	; (8010ae0 <HAL_Init+0x40>)
 8010ab6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8010aba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8010abc:	4b08      	ldr	r3, [pc, #32]	; (8010ae0 <HAL_Init+0x40>)
 8010abe:	681b      	ldr	r3, [r3, #0]
 8010ac0:	4a07      	ldr	r2, [pc, #28]	; (8010ae0 <HAL_Init+0x40>)
 8010ac2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010ac6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8010ac8:	2003      	movs	r0, #3
 8010aca:	f000 f985 	bl	8010dd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8010ace:	200f      	movs	r0, #15
 8010ad0:	f000 f83e 	bl	8010b50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8010ad4:	f7ff ff3c 	bl	8010950 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8010ad8:	2300      	movs	r3, #0
}
 8010ada:	4618      	mov	r0, r3
 8010adc:	bd80      	pop	{r7, pc}
 8010ade:	bf00      	nop
 8010ae0:	40023c00 	.word	0x40023c00

08010ae4 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8010ae4:	b580      	push	{r7, lr}
 8010ae6:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8010ae8:	4b11      	ldr	r3, [pc, #68]	; (8010b30 <HAL_DeInit+0x4c>)
 8010aea:	4a12      	ldr	r2, [pc, #72]	; (8010b34 <HAL_DeInit+0x50>)
 8010aec:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8010aee:	4b10      	ldr	r3, [pc, #64]	; (8010b30 <HAL_DeInit+0x4c>)
 8010af0:	2200      	movs	r2, #0
 8010af2:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8010af4:	4b0e      	ldr	r3, [pc, #56]	; (8010b30 <HAL_DeInit+0x4c>)
 8010af6:	4a10      	ldr	r2, [pc, #64]	; (8010b38 <HAL_DeInit+0x54>)
 8010af8:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8010afa:	4b0d      	ldr	r3, [pc, #52]	; (8010b30 <HAL_DeInit+0x4c>)
 8010afc:	2200      	movs	r2, #0
 8010afe:	625a      	str	r2, [r3, #36]	; 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8010b00:	4b0b      	ldr	r3, [pc, #44]	; (8010b30 <HAL_DeInit+0x4c>)
 8010b02:	4a0e      	ldr	r2, [pc, #56]	; (8010b3c <HAL_DeInit+0x58>)
 8010b04:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8010b06:	4b0a      	ldr	r3, [pc, #40]	; (8010b30 <HAL_DeInit+0x4c>)
 8010b08:	2200      	movs	r2, #0
 8010b0a:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8010b0c:	4b08      	ldr	r3, [pc, #32]	; (8010b30 <HAL_DeInit+0x4c>)
 8010b0e:	2281      	movs	r2, #129	; 0x81
 8010b10:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8010b12:	4b07      	ldr	r3, [pc, #28]	; (8010b30 <HAL_DeInit+0x4c>)
 8010b14:	2200      	movs	r2, #0
 8010b16:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8010b18:	4b05      	ldr	r3, [pc, #20]	; (8010b30 <HAL_DeInit+0x4c>)
 8010b1a:	2203      	movs	r2, #3
 8010b1c:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8010b1e:	4b04      	ldr	r3, [pc, #16]	; (8010b30 <HAL_DeInit+0x4c>)
 8010b20:	2200      	movs	r2, #0
 8010b22:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8010b24:	f000 f80c 	bl	8010b40 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 8010b28:	2300      	movs	r3, #0
}
 8010b2a:	4618      	mov	r0, r3
 8010b2c:	bd80      	pop	{r7, pc}
 8010b2e:	bf00      	nop
 8010b30:	40023800 	.word	0x40023800
 8010b34:	3fffc9ff 	.word	0x3fffc9ff
 8010b38:	00c77933 	.word	0x00c77933
 8010b3c:	206010ff 	.word	0x206010ff

08010b40 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8010b40:	b480      	push	{r7}
 8010b42:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8010b44:	bf00      	nop
 8010b46:	46bd      	mov	sp, r7
 8010b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b4c:	4770      	bx	lr
	...

08010b50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8010b50:	b580      	push	{r7, lr}
 8010b52:	b082      	sub	sp, #8
 8010b54:	af00      	add	r7, sp, #0
 8010b56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8010b58:	4b12      	ldr	r3, [pc, #72]	; (8010ba4 <HAL_InitTick+0x54>)
 8010b5a:	681a      	ldr	r2, [r3, #0]
 8010b5c:	4b12      	ldr	r3, [pc, #72]	; (8010ba8 <HAL_InitTick+0x58>)
 8010b5e:	781b      	ldrb	r3, [r3, #0]
 8010b60:	4619      	mov	r1, r3
 8010b62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8010b66:	fbb3 f3f1 	udiv	r3, r3, r1
 8010b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8010b6e:	4618      	mov	r0, r3
 8010b70:	f000 f967 	bl	8010e42 <HAL_SYSTICK_Config>
 8010b74:	4603      	mov	r3, r0
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d001      	beq.n	8010b7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8010b7a:	2301      	movs	r3, #1
 8010b7c:	e00e      	b.n	8010b9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	2b0f      	cmp	r3, #15
 8010b82:	d80a      	bhi.n	8010b9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8010b84:	2200      	movs	r2, #0
 8010b86:	6879      	ldr	r1, [r7, #4]
 8010b88:	f04f 30ff 	mov.w	r0, #4294967295
 8010b8c:	f000 f92f 	bl	8010dee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8010b90:	4a06      	ldr	r2, [pc, #24]	; (8010bac <HAL_InitTick+0x5c>)
 8010b92:	687b      	ldr	r3, [r7, #4]
 8010b94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8010b96:	2300      	movs	r3, #0
 8010b98:	e000      	b.n	8010b9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8010b9a:	2301      	movs	r3, #1
}
 8010b9c:	4618      	mov	r0, r3
 8010b9e:	3708      	adds	r7, #8
 8010ba0:	46bd      	mov	sp, r7
 8010ba2:	bd80      	pop	{r7, pc}
 8010ba4:	20000000 	.word	0x20000000
 8010ba8:	20000008 	.word	0x20000008
 8010bac:	20000004 	.word	0x20000004

08010bb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8010bb0:	b480      	push	{r7}
 8010bb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8010bb4:	4b06      	ldr	r3, [pc, #24]	; (8010bd0 <HAL_IncTick+0x20>)
 8010bb6:	781b      	ldrb	r3, [r3, #0]
 8010bb8:	461a      	mov	r2, r3
 8010bba:	4b06      	ldr	r3, [pc, #24]	; (8010bd4 <HAL_IncTick+0x24>)
 8010bbc:	681b      	ldr	r3, [r3, #0]
 8010bbe:	4413      	add	r3, r2
 8010bc0:	4a04      	ldr	r2, [pc, #16]	; (8010bd4 <HAL_IncTick+0x24>)
 8010bc2:	6013      	str	r3, [r2, #0]
}
 8010bc4:	bf00      	nop
 8010bc6:	46bd      	mov	sp, r7
 8010bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bcc:	4770      	bx	lr
 8010bce:	bf00      	nop
 8010bd0:	20000008 	.word	0x20000008
 8010bd4:	2000002c 	.word	0x2000002c

08010bd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8010bd8:	b480      	push	{r7}
 8010bda:	af00      	add	r7, sp, #0
  return uwTick;
 8010bdc:	4b03      	ldr	r3, [pc, #12]	; (8010bec <HAL_GetTick+0x14>)
 8010bde:	681b      	ldr	r3, [r3, #0]
}
 8010be0:	4618      	mov	r0, r3
 8010be2:	46bd      	mov	sp, r7
 8010be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010be8:	4770      	bx	lr
 8010bea:	bf00      	nop
 8010bec:	2000002c 	.word	0x2000002c

08010bf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8010bf0:	b580      	push	{r7, lr}
 8010bf2:	b084      	sub	sp, #16
 8010bf4:	af00      	add	r7, sp, #0
 8010bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8010bf8:	f7ff ffee 	bl	8010bd8 <HAL_GetTick>
 8010bfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8010c02:	68fb      	ldr	r3, [r7, #12]
 8010c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c08:	d005      	beq.n	8010c16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8010c0a:	4b0a      	ldr	r3, [pc, #40]	; (8010c34 <HAL_Delay+0x44>)
 8010c0c:	781b      	ldrb	r3, [r3, #0]
 8010c0e:	461a      	mov	r2, r3
 8010c10:	68fb      	ldr	r3, [r7, #12]
 8010c12:	4413      	add	r3, r2
 8010c14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8010c16:	bf00      	nop
 8010c18:	f7ff ffde 	bl	8010bd8 <HAL_GetTick>
 8010c1c:	4602      	mov	r2, r0
 8010c1e:	68bb      	ldr	r3, [r7, #8]
 8010c20:	1ad3      	subs	r3, r2, r3
 8010c22:	68fa      	ldr	r2, [r7, #12]
 8010c24:	429a      	cmp	r2, r3
 8010c26:	d8f7      	bhi.n	8010c18 <HAL_Delay+0x28>
  {
  }
}
 8010c28:	bf00      	nop
 8010c2a:	bf00      	nop
 8010c2c:	3710      	adds	r7, #16
 8010c2e:	46bd      	mov	sp, r7
 8010c30:	bd80      	pop	{r7, pc}
 8010c32:	bf00      	nop
 8010c34:	20000008 	.word	0x20000008

08010c38 <__NVIC_SetPriorityGrouping>:
{
 8010c38:	b480      	push	{r7}
 8010c3a:	b085      	sub	sp, #20
 8010c3c:	af00      	add	r7, sp, #0
 8010c3e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	f003 0307 	and.w	r3, r3, #7
 8010c46:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8010c48:	4b0c      	ldr	r3, [pc, #48]	; (8010c7c <__NVIC_SetPriorityGrouping+0x44>)
 8010c4a:	68db      	ldr	r3, [r3, #12]
 8010c4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8010c4e:	68ba      	ldr	r2, [r7, #8]
 8010c50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8010c54:	4013      	ands	r3, r2
 8010c56:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8010c58:	68fb      	ldr	r3, [r7, #12]
 8010c5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8010c5c:	68bb      	ldr	r3, [r7, #8]
 8010c5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8010c60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8010c64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8010c68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8010c6a:	4a04      	ldr	r2, [pc, #16]	; (8010c7c <__NVIC_SetPriorityGrouping+0x44>)
 8010c6c:	68bb      	ldr	r3, [r7, #8]
 8010c6e:	60d3      	str	r3, [r2, #12]
}
 8010c70:	bf00      	nop
 8010c72:	3714      	adds	r7, #20
 8010c74:	46bd      	mov	sp, r7
 8010c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c7a:	4770      	bx	lr
 8010c7c:	e000ed00 	.word	0xe000ed00

08010c80 <__NVIC_GetPriorityGrouping>:
{
 8010c80:	b480      	push	{r7}
 8010c82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8010c84:	4b04      	ldr	r3, [pc, #16]	; (8010c98 <__NVIC_GetPriorityGrouping+0x18>)
 8010c86:	68db      	ldr	r3, [r3, #12]
 8010c88:	0a1b      	lsrs	r3, r3, #8
 8010c8a:	f003 0307 	and.w	r3, r3, #7
}
 8010c8e:	4618      	mov	r0, r3
 8010c90:	46bd      	mov	sp, r7
 8010c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c96:	4770      	bx	lr
 8010c98:	e000ed00 	.word	0xe000ed00

08010c9c <__NVIC_EnableIRQ>:
{
 8010c9c:	b480      	push	{r7}
 8010c9e:	b083      	sub	sp, #12
 8010ca0:	af00      	add	r7, sp, #0
 8010ca2:	4603      	mov	r3, r0
 8010ca4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010caa:	2b00      	cmp	r3, #0
 8010cac:	db0b      	blt.n	8010cc6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8010cae:	79fb      	ldrb	r3, [r7, #7]
 8010cb0:	f003 021f 	and.w	r2, r3, #31
 8010cb4:	4907      	ldr	r1, [pc, #28]	; (8010cd4 <__NVIC_EnableIRQ+0x38>)
 8010cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010cba:	095b      	lsrs	r3, r3, #5
 8010cbc:	2001      	movs	r0, #1
 8010cbe:	fa00 f202 	lsl.w	r2, r0, r2
 8010cc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8010cc6:	bf00      	nop
 8010cc8:	370c      	adds	r7, #12
 8010cca:	46bd      	mov	sp, r7
 8010ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cd0:	4770      	bx	lr
 8010cd2:	bf00      	nop
 8010cd4:	e000e100 	.word	0xe000e100

08010cd8 <__NVIC_SetPriority>:
{
 8010cd8:	b480      	push	{r7}
 8010cda:	b083      	sub	sp, #12
 8010cdc:	af00      	add	r7, sp, #0
 8010cde:	4603      	mov	r3, r0
 8010ce0:	6039      	str	r1, [r7, #0]
 8010ce2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010ce4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010ce8:	2b00      	cmp	r3, #0
 8010cea:	db0a      	blt.n	8010d02 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010cec:	683b      	ldr	r3, [r7, #0]
 8010cee:	b2da      	uxtb	r2, r3
 8010cf0:	490c      	ldr	r1, [pc, #48]	; (8010d24 <__NVIC_SetPriority+0x4c>)
 8010cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010cf6:	0112      	lsls	r2, r2, #4
 8010cf8:	b2d2      	uxtb	r2, r2
 8010cfa:	440b      	add	r3, r1
 8010cfc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8010d00:	e00a      	b.n	8010d18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010d02:	683b      	ldr	r3, [r7, #0]
 8010d04:	b2da      	uxtb	r2, r3
 8010d06:	4908      	ldr	r1, [pc, #32]	; (8010d28 <__NVIC_SetPriority+0x50>)
 8010d08:	79fb      	ldrb	r3, [r7, #7]
 8010d0a:	f003 030f 	and.w	r3, r3, #15
 8010d0e:	3b04      	subs	r3, #4
 8010d10:	0112      	lsls	r2, r2, #4
 8010d12:	b2d2      	uxtb	r2, r2
 8010d14:	440b      	add	r3, r1
 8010d16:	761a      	strb	r2, [r3, #24]
}
 8010d18:	bf00      	nop
 8010d1a:	370c      	adds	r7, #12
 8010d1c:	46bd      	mov	sp, r7
 8010d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d22:	4770      	bx	lr
 8010d24:	e000e100 	.word	0xe000e100
 8010d28:	e000ed00 	.word	0xe000ed00

08010d2c <NVIC_EncodePriority>:
{
 8010d2c:	b480      	push	{r7}
 8010d2e:	b089      	sub	sp, #36	; 0x24
 8010d30:	af00      	add	r7, sp, #0
 8010d32:	60f8      	str	r0, [r7, #12]
 8010d34:	60b9      	str	r1, [r7, #8]
 8010d36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8010d38:	68fb      	ldr	r3, [r7, #12]
 8010d3a:	f003 0307 	and.w	r3, r3, #7
 8010d3e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8010d40:	69fb      	ldr	r3, [r7, #28]
 8010d42:	f1c3 0307 	rsb	r3, r3, #7
 8010d46:	2b04      	cmp	r3, #4
 8010d48:	bf28      	it	cs
 8010d4a:	2304      	movcs	r3, #4
 8010d4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8010d4e:	69fb      	ldr	r3, [r7, #28]
 8010d50:	3304      	adds	r3, #4
 8010d52:	2b06      	cmp	r3, #6
 8010d54:	d902      	bls.n	8010d5c <NVIC_EncodePriority+0x30>
 8010d56:	69fb      	ldr	r3, [r7, #28]
 8010d58:	3b03      	subs	r3, #3
 8010d5a:	e000      	b.n	8010d5e <NVIC_EncodePriority+0x32>
 8010d5c:	2300      	movs	r3, #0
 8010d5e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010d60:	f04f 32ff 	mov.w	r2, #4294967295
 8010d64:	69bb      	ldr	r3, [r7, #24]
 8010d66:	fa02 f303 	lsl.w	r3, r2, r3
 8010d6a:	43da      	mvns	r2, r3
 8010d6c:	68bb      	ldr	r3, [r7, #8]
 8010d6e:	401a      	ands	r2, r3
 8010d70:	697b      	ldr	r3, [r7, #20]
 8010d72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8010d74:	f04f 31ff 	mov.w	r1, #4294967295
 8010d78:	697b      	ldr	r3, [r7, #20]
 8010d7a:	fa01 f303 	lsl.w	r3, r1, r3
 8010d7e:	43d9      	mvns	r1, r3
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010d84:	4313      	orrs	r3, r2
}
 8010d86:	4618      	mov	r0, r3
 8010d88:	3724      	adds	r7, #36	; 0x24
 8010d8a:	46bd      	mov	sp, r7
 8010d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d90:	4770      	bx	lr
	...

08010d94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8010d94:	b580      	push	{r7, lr}
 8010d96:	b082      	sub	sp, #8
 8010d98:	af00      	add	r7, sp, #0
 8010d9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	3b01      	subs	r3, #1
 8010da0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8010da4:	d301      	bcc.n	8010daa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8010da6:	2301      	movs	r3, #1
 8010da8:	e00f      	b.n	8010dca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8010daa:	4a0a      	ldr	r2, [pc, #40]	; (8010dd4 <SysTick_Config+0x40>)
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	3b01      	subs	r3, #1
 8010db0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8010db2:	210f      	movs	r1, #15
 8010db4:	f04f 30ff 	mov.w	r0, #4294967295
 8010db8:	f7ff ff8e 	bl	8010cd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8010dbc:	4b05      	ldr	r3, [pc, #20]	; (8010dd4 <SysTick_Config+0x40>)
 8010dbe:	2200      	movs	r2, #0
 8010dc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8010dc2:	4b04      	ldr	r3, [pc, #16]	; (8010dd4 <SysTick_Config+0x40>)
 8010dc4:	2207      	movs	r2, #7
 8010dc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8010dc8:	2300      	movs	r3, #0
}
 8010dca:	4618      	mov	r0, r3
 8010dcc:	3708      	adds	r7, #8
 8010dce:	46bd      	mov	sp, r7
 8010dd0:	bd80      	pop	{r7, pc}
 8010dd2:	bf00      	nop
 8010dd4:	e000e010 	.word	0xe000e010

08010dd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010dd8:	b580      	push	{r7, lr}
 8010dda:	b082      	sub	sp, #8
 8010ddc:	af00      	add	r7, sp, #0
 8010dde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8010de0:	6878      	ldr	r0, [r7, #4]
 8010de2:	f7ff ff29 	bl	8010c38 <__NVIC_SetPriorityGrouping>
}
 8010de6:	bf00      	nop
 8010de8:	3708      	adds	r7, #8
 8010dea:	46bd      	mov	sp, r7
 8010dec:	bd80      	pop	{r7, pc}

08010dee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8010dee:	b580      	push	{r7, lr}
 8010df0:	b086      	sub	sp, #24
 8010df2:	af00      	add	r7, sp, #0
 8010df4:	4603      	mov	r3, r0
 8010df6:	60b9      	str	r1, [r7, #8]
 8010df8:	607a      	str	r2, [r7, #4]
 8010dfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8010dfc:	2300      	movs	r3, #0
 8010dfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8010e00:	f7ff ff3e 	bl	8010c80 <__NVIC_GetPriorityGrouping>
 8010e04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8010e06:	687a      	ldr	r2, [r7, #4]
 8010e08:	68b9      	ldr	r1, [r7, #8]
 8010e0a:	6978      	ldr	r0, [r7, #20]
 8010e0c:	f7ff ff8e 	bl	8010d2c <NVIC_EncodePriority>
 8010e10:	4602      	mov	r2, r0
 8010e12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010e16:	4611      	mov	r1, r2
 8010e18:	4618      	mov	r0, r3
 8010e1a:	f7ff ff5d 	bl	8010cd8 <__NVIC_SetPriority>
}
 8010e1e:	bf00      	nop
 8010e20:	3718      	adds	r7, #24
 8010e22:	46bd      	mov	sp, r7
 8010e24:	bd80      	pop	{r7, pc}

08010e26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8010e26:	b580      	push	{r7, lr}
 8010e28:	b082      	sub	sp, #8
 8010e2a:	af00      	add	r7, sp, #0
 8010e2c:	4603      	mov	r3, r0
 8010e2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8010e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010e34:	4618      	mov	r0, r3
 8010e36:	f7ff ff31 	bl	8010c9c <__NVIC_EnableIRQ>
}
 8010e3a:	bf00      	nop
 8010e3c:	3708      	adds	r7, #8
 8010e3e:	46bd      	mov	sp, r7
 8010e40:	bd80      	pop	{r7, pc}

08010e42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8010e42:	b580      	push	{r7, lr}
 8010e44:	b082      	sub	sp, #8
 8010e46:	af00      	add	r7, sp, #0
 8010e48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8010e4a:	6878      	ldr	r0, [r7, #4]
 8010e4c:	f7ff ffa2 	bl	8010d94 <SysTick_Config>
 8010e50:	4603      	mov	r3, r0
}
 8010e52:	4618      	mov	r0, r3
 8010e54:	3708      	adds	r7, #8
 8010e56:	46bd      	mov	sp, r7
 8010e58:	bd80      	pop	{r7, pc}
	...

08010e5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8010e5c:	b480      	push	{r7}
 8010e5e:	b089      	sub	sp, #36	; 0x24
 8010e60:	af00      	add	r7, sp, #0
 8010e62:	6078      	str	r0, [r7, #4]
 8010e64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8010e66:	2300      	movs	r3, #0
 8010e68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8010e6a:	2300      	movs	r3, #0
 8010e6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8010e6e:	2300      	movs	r3, #0
 8010e70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8010e72:	2300      	movs	r3, #0
 8010e74:	61fb      	str	r3, [r7, #28]
 8010e76:	e165      	b.n	8011144 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8010e78:	2201      	movs	r2, #1
 8010e7a:	69fb      	ldr	r3, [r7, #28]
 8010e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8010e80:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8010e82:	683b      	ldr	r3, [r7, #0]
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	697a      	ldr	r2, [r7, #20]
 8010e88:	4013      	ands	r3, r2
 8010e8a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8010e8c:	693a      	ldr	r2, [r7, #16]
 8010e8e:	697b      	ldr	r3, [r7, #20]
 8010e90:	429a      	cmp	r2, r3
 8010e92:	f040 8154 	bne.w	801113e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8010e96:	683b      	ldr	r3, [r7, #0]
 8010e98:	685b      	ldr	r3, [r3, #4]
 8010e9a:	f003 0303 	and.w	r3, r3, #3
 8010e9e:	2b01      	cmp	r3, #1
 8010ea0:	d005      	beq.n	8010eae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8010ea2:	683b      	ldr	r3, [r7, #0]
 8010ea4:	685b      	ldr	r3, [r3, #4]
 8010ea6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8010eaa:	2b02      	cmp	r3, #2
 8010eac:	d130      	bne.n	8010f10 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	689b      	ldr	r3, [r3, #8]
 8010eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8010eb4:	69fb      	ldr	r3, [r7, #28]
 8010eb6:	005b      	lsls	r3, r3, #1
 8010eb8:	2203      	movs	r2, #3
 8010eba:	fa02 f303 	lsl.w	r3, r2, r3
 8010ebe:	43db      	mvns	r3, r3
 8010ec0:	69ba      	ldr	r2, [r7, #24]
 8010ec2:	4013      	ands	r3, r2
 8010ec4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8010ec6:	683b      	ldr	r3, [r7, #0]
 8010ec8:	68da      	ldr	r2, [r3, #12]
 8010eca:	69fb      	ldr	r3, [r7, #28]
 8010ecc:	005b      	lsls	r3, r3, #1
 8010ece:	fa02 f303 	lsl.w	r3, r2, r3
 8010ed2:	69ba      	ldr	r2, [r7, #24]
 8010ed4:	4313      	orrs	r3, r2
 8010ed6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	69ba      	ldr	r2, [r7, #24]
 8010edc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	685b      	ldr	r3, [r3, #4]
 8010ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8010ee4:	2201      	movs	r2, #1
 8010ee6:	69fb      	ldr	r3, [r7, #28]
 8010ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8010eec:	43db      	mvns	r3, r3
 8010eee:	69ba      	ldr	r2, [r7, #24]
 8010ef0:	4013      	ands	r3, r2
 8010ef2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8010ef4:	683b      	ldr	r3, [r7, #0]
 8010ef6:	685b      	ldr	r3, [r3, #4]
 8010ef8:	091b      	lsrs	r3, r3, #4
 8010efa:	f003 0201 	and.w	r2, r3, #1
 8010efe:	69fb      	ldr	r3, [r7, #28]
 8010f00:	fa02 f303 	lsl.w	r3, r2, r3
 8010f04:	69ba      	ldr	r2, [r7, #24]
 8010f06:	4313      	orrs	r3, r2
 8010f08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	69ba      	ldr	r2, [r7, #24]
 8010f0e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8010f10:	683b      	ldr	r3, [r7, #0]
 8010f12:	685b      	ldr	r3, [r3, #4]
 8010f14:	f003 0303 	and.w	r3, r3, #3
 8010f18:	2b03      	cmp	r3, #3
 8010f1a:	d017      	beq.n	8010f4c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	68db      	ldr	r3, [r3, #12]
 8010f20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8010f22:	69fb      	ldr	r3, [r7, #28]
 8010f24:	005b      	lsls	r3, r3, #1
 8010f26:	2203      	movs	r2, #3
 8010f28:	fa02 f303 	lsl.w	r3, r2, r3
 8010f2c:	43db      	mvns	r3, r3
 8010f2e:	69ba      	ldr	r2, [r7, #24]
 8010f30:	4013      	ands	r3, r2
 8010f32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8010f34:	683b      	ldr	r3, [r7, #0]
 8010f36:	689a      	ldr	r2, [r3, #8]
 8010f38:	69fb      	ldr	r3, [r7, #28]
 8010f3a:	005b      	lsls	r3, r3, #1
 8010f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8010f40:	69ba      	ldr	r2, [r7, #24]
 8010f42:	4313      	orrs	r3, r2
 8010f44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	69ba      	ldr	r2, [r7, #24]
 8010f4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8010f4c:	683b      	ldr	r3, [r7, #0]
 8010f4e:	685b      	ldr	r3, [r3, #4]
 8010f50:	f003 0303 	and.w	r3, r3, #3
 8010f54:	2b02      	cmp	r3, #2
 8010f56:	d123      	bne.n	8010fa0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8010f58:	69fb      	ldr	r3, [r7, #28]
 8010f5a:	08da      	lsrs	r2, r3, #3
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	3208      	adds	r2, #8
 8010f60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010f64:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8010f66:	69fb      	ldr	r3, [r7, #28]
 8010f68:	f003 0307 	and.w	r3, r3, #7
 8010f6c:	009b      	lsls	r3, r3, #2
 8010f6e:	220f      	movs	r2, #15
 8010f70:	fa02 f303 	lsl.w	r3, r2, r3
 8010f74:	43db      	mvns	r3, r3
 8010f76:	69ba      	ldr	r2, [r7, #24]
 8010f78:	4013      	ands	r3, r2
 8010f7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8010f7c:	683b      	ldr	r3, [r7, #0]
 8010f7e:	691a      	ldr	r2, [r3, #16]
 8010f80:	69fb      	ldr	r3, [r7, #28]
 8010f82:	f003 0307 	and.w	r3, r3, #7
 8010f86:	009b      	lsls	r3, r3, #2
 8010f88:	fa02 f303 	lsl.w	r3, r2, r3
 8010f8c:	69ba      	ldr	r2, [r7, #24]
 8010f8e:	4313      	orrs	r3, r2
 8010f90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8010f92:	69fb      	ldr	r3, [r7, #28]
 8010f94:	08da      	lsrs	r2, r3, #3
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	3208      	adds	r2, #8
 8010f9a:	69b9      	ldr	r1, [r7, #24]
 8010f9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	681b      	ldr	r3, [r3, #0]
 8010fa4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8010fa6:	69fb      	ldr	r3, [r7, #28]
 8010fa8:	005b      	lsls	r3, r3, #1
 8010faa:	2203      	movs	r2, #3
 8010fac:	fa02 f303 	lsl.w	r3, r2, r3
 8010fb0:	43db      	mvns	r3, r3
 8010fb2:	69ba      	ldr	r2, [r7, #24]
 8010fb4:	4013      	ands	r3, r2
 8010fb6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8010fb8:	683b      	ldr	r3, [r7, #0]
 8010fba:	685b      	ldr	r3, [r3, #4]
 8010fbc:	f003 0203 	and.w	r2, r3, #3
 8010fc0:	69fb      	ldr	r3, [r7, #28]
 8010fc2:	005b      	lsls	r3, r3, #1
 8010fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8010fc8:	69ba      	ldr	r2, [r7, #24]
 8010fca:	4313      	orrs	r3, r2
 8010fcc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	69ba      	ldr	r2, [r7, #24]
 8010fd2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8010fd4:	683b      	ldr	r3, [r7, #0]
 8010fd6:	685b      	ldr	r3, [r3, #4]
 8010fd8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	f000 80ae 	beq.w	801113e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8010fe2:	2300      	movs	r3, #0
 8010fe4:	60fb      	str	r3, [r7, #12]
 8010fe6:	4b5d      	ldr	r3, [pc, #372]	; (801115c <HAL_GPIO_Init+0x300>)
 8010fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010fea:	4a5c      	ldr	r2, [pc, #368]	; (801115c <HAL_GPIO_Init+0x300>)
 8010fec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010ff0:	6453      	str	r3, [r2, #68]	; 0x44
 8010ff2:	4b5a      	ldr	r3, [pc, #360]	; (801115c <HAL_GPIO_Init+0x300>)
 8010ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010ff6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010ffa:	60fb      	str	r3, [r7, #12]
 8010ffc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8010ffe:	4a58      	ldr	r2, [pc, #352]	; (8011160 <HAL_GPIO_Init+0x304>)
 8011000:	69fb      	ldr	r3, [r7, #28]
 8011002:	089b      	lsrs	r3, r3, #2
 8011004:	3302      	adds	r3, #2
 8011006:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801100a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 801100c:	69fb      	ldr	r3, [r7, #28]
 801100e:	f003 0303 	and.w	r3, r3, #3
 8011012:	009b      	lsls	r3, r3, #2
 8011014:	220f      	movs	r2, #15
 8011016:	fa02 f303 	lsl.w	r3, r2, r3
 801101a:	43db      	mvns	r3, r3
 801101c:	69ba      	ldr	r2, [r7, #24]
 801101e:	4013      	ands	r3, r2
 8011020:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	4a4f      	ldr	r2, [pc, #316]	; (8011164 <HAL_GPIO_Init+0x308>)
 8011026:	4293      	cmp	r3, r2
 8011028:	d025      	beq.n	8011076 <HAL_GPIO_Init+0x21a>
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	4a4e      	ldr	r2, [pc, #312]	; (8011168 <HAL_GPIO_Init+0x30c>)
 801102e:	4293      	cmp	r3, r2
 8011030:	d01f      	beq.n	8011072 <HAL_GPIO_Init+0x216>
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	4a4d      	ldr	r2, [pc, #308]	; (801116c <HAL_GPIO_Init+0x310>)
 8011036:	4293      	cmp	r3, r2
 8011038:	d019      	beq.n	801106e <HAL_GPIO_Init+0x212>
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	4a4c      	ldr	r2, [pc, #304]	; (8011170 <HAL_GPIO_Init+0x314>)
 801103e:	4293      	cmp	r3, r2
 8011040:	d013      	beq.n	801106a <HAL_GPIO_Init+0x20e>
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	4a4b      	ldr	r2, [pc, #300]	; (8011174 <HAL_GPIO_Init+0x318>)
 8011046:	4293      	cmp	r3, r2
 8011048:	d00d      	beq.n	8011066 <HAL_GPIO_Init+0x20a>
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	4a4a      	ldr	r2, [pc, #296]	; (8011178 <HAL_GPIO_Init+0x31c>)
 801104e:	4293      	cmp	r3, r2
 8011050:	d007      	beq.n	8011062 <HAL_GPIO_Init+0x206>
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	4a49      	ldr	r2, [pc, #292]	; (801117c <HAL_GPIO_Init+0x320>)
 8011056:	4293      	cmp	r3, r2
 8011058:	d101      	bne.n	801105e <HAL_GPIO_Init+0x202>
 801105a:	2306      	movs	r3, #6
 801105c:	e00c      	b.n	8011078 <HAL_GPIO_Init+0x21c>
 801105e:	2307      	movs	r3, #7
 8011060:	e00a      	b.n	8011078 <HAL_GPIO_Init+0x21c>
 8011062:	2305      	movs	r3, #5
 8011064:	e008      	b.n	8011078 <HAL_GPIO_Init+0x21c>
 8011066:	2304      	movs	r3, #4
 8011068:	e006      	b.n	8011078 <HAL_GPIO_Init+0x21c>
 801106a:	2303      	movs	r3, #3
 801106c:	e004      	b.n	8011078 <HAL_GPIO_Init+0x21c>
 801106e:	2302      	movs	r3, #2
 8011070:	e002      	b.n	8011078 <HAL_GPIO_Init+0x21c>
 8011072:	2301      	movs	r3, #1
 8011074:	e000      	b.n	8011078 <HAL_GPIO_Init+0x21c>
 8011076:	2300      	movs	r3, #0
 8011078:	69fa      	ldr	r2, [r7, #28]
 801107a:	f002 0203 	and.w	r2, r2, #3
 801107e:	0092      	lsls	r2, r2, #2
 8011080:	4093      	lsls	r3, r2
 8011082:	69ba      	ldr	r2, [r7, #24]
 8011084:	4313      	orrs	r3, r2
 8011086:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8011088:	4935      	ldr	r1, [pc, #212]	; (8011160 <HAL_GPIO_Init+0x304>)
 801108a:	69fb      	ldr	r3, [r7, #28]
 801108c:	089b      	lsrs	r3, r3, #2
 801108e:	3302      	adds	r3, #2
 8011090:	69ba      	ldr	r2, [r7, #24]
 8011092:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8011096:	4b3a      	ldr	r3, [pc, #232]	; (8011180 <HAL_GPIO_Init+0x324>)
 8011098:	689b      	ldr	r3, [r3, #8]
 801109a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801109c:	693b      	ldr	r3, [r7, #16]
 801109e:	43db      	mvns	r3, r3
 80110a0:	69ba      	ldr	r2, [r7, #24]
 80110a2:	4013      	ands	r3, r2
 80110a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80110a6:	683b      	ldr	r3, [r7, #0]
 80110a8:	685b      	ldr	r3, [r3, #4]
 80110aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d003      	beq.n	80110ba <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80110b2:	69ba      	ldr	r2, [r7, #24]
 80110b4:	693b      	ldr	r3, [r7, #16]
 80110b6:	4313      	orrs	r3, r2
 80110b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80110ba:	4a31      	ldr	r2, [pc, #196]	; (8011180 <HAL_GPIO_Init+0x324>)
 80110bc:	69bb      	ldr	r3, [r7, #24]
 80110be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80110c0:	4b2f      	ldr	r3, [pc, #188]	; (8011180 <HAL_GPIO_Init+0x324>)
 80110c2:	68db      	ldr	r3, [r3, #12]
 80110c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80110c6:	693b      	ldr	r3, [r7, #16]
 80110c8:	43db      	mvns	r3, r3
 80110ca:	69ba      	ldr	r2, [r7, #24]
 80110cc:	4013      	ands	r3, r2
 80110ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80110d0:	683b      	ldr	r3, [r7, #0]
 80110d2:	685b      	ldr	r3, [r3, #4]
 80110d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d003      	beq.n	80110e4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80110dc:	69ba      	ldr	r2, [r7, #24]
 80110de:	693b      	ldr	r3, [r7, #16]
 80110e0:	4313      	orrs	r3, r2
 80110e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80110e4:	4a26      	ldr	r2, [pc, #152]	; (8011180 <HAL_GPIO_Init+0x324>)
 80110e6:	69bb      	ldr	r3, [r7, #24]
 80110e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80110ea:	4b25      	ldr	r3, [pc, #148]	; (8011180 <HAL_GPIO_Init+0x324>)
 80110ec:	685b      	ldr	r3, [r3, #4]
 80110ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80110f0:	693b      	ldr	r3, [r7, #16]
 80110f2:	43db      	mvns	r3, r3
 80110f4:	69ba      	ldr	r2, [r7, #24]
 80110f6:	4013      	ands	r3, r2
 80110f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80110fa:	683b      	ldr	r3, [r7, #0]
 80110fc:	685b      	ldr	r3, [r3, #4]
 80110fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011102:	2b00      	cmp	r3, #0
 8011104:	d003      	beq.n	801110e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8011106:	69ba      	ldr	r2, [r7, #24]
 8011108:	693b      	ldr	r3, [r7, #16]
 801110a:	4313      	orrs	r3, r2
 801110c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 801110e:	4a1c      	ldr	r2, [pc, #112]	; (8011180 <HAL_GPIO_Init+0x324>)
 8011110:	69bb      	ldr	r3, [r7, #24]
 8011112:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8011114:	4b1a      	ldr	r3, [pc, #104]	; (8011180 <HAL_GPIO_Init+0x324>)
 8011116:	681b      	ldr	r3, [r3, #0]
 8011118:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801111a:	693b      	ldr	r3, [r7, #16]
 801111c:	43db      	mvns	r3, r3
 801111e:	69ba      	ldr	r2, [r7, #24]
 8011120:	4013      	ands	r3, r2
 8011122:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8011124:	683b      	ldr	r3, [r7, #0]
 8011126:	685b      	ldr	r3, [r3, #4]
 8011128:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801112c:	2b00      	cmp	r3, #0
 801112e:	d003      	beq.n	8011138 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8011130:	69ba      	ldr	r2, [r7, #24]
 8011132:	693b      	ldr	r3, [r7, #16]
 8011134:	4313      	orrs	r3, r2
 8011136:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8011138:	4a11      	ldr	r2, [pc, #68]	; (8011180 <HAL_GPIO_Init+0x324>)
 801113a:	69bb      	ldr	r3, [r7, #24]
 801113c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 801113e:	69fb      	ldr	r3, [r7, #28]
 8011140:	3301      	adds	r3, #1
 8011142:	61fb      	str	r3, [r7, #28]
 8011144:	69fb      	ldr	r3, [r7, #28]
 8011146:	2b0f      	cmp	r3, #15
 8011148:	f67f ae96 	bls.w	8010e78 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 801114c:	bf00      	nop
 801114e:	bf00      	nop
 8011150:	3724      	adds	r7, #36	; 0x24
 8011152:	46bd      	mov	sp, r7
 8011154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011158:	4770      	bx	lr
 801115a:	bf00      	nop
 801115c:	40023800 	.word	0x40023800
 8011160:	40013800 	.word	0x40013800
 8011164:	40020000 	.word	0x40020000
 8011168:	40020400 	.word	0x40020400
 801116c:	40020800 	.word	0x40020800
 8011170:	40020c00 	.word	0x40020c00
 8011174:	40021000 	.word	0x40021000
 8011178:	40021400 	.word	0x40021400
 801117c:	40021800 	.word	0x40021800
 8011180:	40013c00 	.word	0x40013c00

08011184 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8011184:	b480      	push	{r7}
 8011186:	b083      	sub	sp, #12
 8011188:	af00      	add	r7, sp, #0
 801118a:	6078      	str	r0, [r7, #4]
 801118c:	460b      	mov	r3, r1
 801118e:	807b      	strh	r3, [r7, #2]
 8011190:	4613      	mov	r3, r2
 8011192:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8011194:	787b      	ldrb	r3, [r7, #1]
 8011196:	2b00      	cmp	r3, #0
 8011198:	d003      	beq.n	80111a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 801119a:	887a      	ldrh	r2, [r7, #2]
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80111a0:	e003      	b.n	80111aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80111a2:	887b      	ldrh	r3, [r7, #2]
 80111a4:	041a      	lsls	r2, r3, #16
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	619a      	str	r2, [r3, #24]
}
 80111aa:	bf00      	nop
 80111ac:	370c      	adds	r7, #12
 80111ae:	46bd      	mov	sp, r7
 80111b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111b4:	4770      	bx	lr

080111b6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80111b6:	b480      	push	{r7}
 80111b8:	b085      	sub	sp, #20
 80111ba:	af00      	add	r7, sp, #0
 80111bc:	6078      	str	r0, [r7, #4]
 80111be:	460b      	mov	r3, r1
 80111c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	695b      	ldr	r3, [r3, #20]
 80111c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80111c8:	887a      	ldrh	r2, [r7, #2]
 80111ca:	68fb      	ldr	r3, [r7, #12]
 80111cc:	4013      	ands	r3, r2
 80111ce:	041a      	lsls	r2, r3, #16
 80111d0:	68fb      	ldr	r3, [r7, #12]
 80111d2:	43d9      	mvns	r1, r3
 80111d4:	887b      	ldrh	r3, [r7, #2]
 80111d6:	400b      	ands	r3, r1
 80111d8:	431a      	orrs	r2, r3
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	619a      	str	r2, [r3, #24]
}
 80111de:	bf00      	nop
 80111e0:	3714      	adds	r7, #20
 80111e2:	46bd      	mov	sp, r7
 80111e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111e8:	4770      	bx	lr
	...

080111ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80111ec:	b580      	push	{r7, lr}
 80111ee:	b082      	sub	sp, #8
 80111f0:	af00      	add	r7, sp, #0
 80111f2:	4603      	mov	r3, r0
 80111f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80111f6:	4b08      	ldr	r3, [pc, #32]	; (8011218 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80111f8:	695a      	ldr	r2, [r3, #20]
 80111fa:	88fb      	ldrh	r3, [r7, #6]
 80111fc:	4013      	ands	r3, r2
 80111fe:	2b00      	cmp	r3, #0
 8011200:	d006      	beq.n	8011210 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8011202:	4a05      	ldr	r2, [pc, #20]	; (8011218 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8011204:	88fb      	ldrh	r3, [r7, #6]
 8011206:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8011208:	88fb      	ldrh	r3, [r7, #6]
 801120a:	4618      	mov	r0, r3
 801120c:	f7ff fa5c 	bl	80106c8 <HAL_GPIO_EXTI_Callback>
  }
}
 8011210:	bf00      	nop
 8011212:	3708      	adds	r7, #8
 8011214:	46bd      	mov	sp, r7
 8011216:	bd80      	pop	{r7, pc}
 8011218:	40013c00 	.word	0x40013c00

0801121c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 801121c:	b580      	push	{r7, lr}
 801121e:	b084      	sub	sp, #16
 8011220:	af00      	add	r7, sp, #0
 8011222:	6078      	str	r0, [r7, #4]
 8011224:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	2b00      	cmp	r3, #0
 801122a:	d101      	bne.n	8011230 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 801122c:	2301      	movs	r3, #1
 801122e:	e0cc      	b.n	80113ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8011230:	4b68      	ldr	r3, [pc, #416]	; (80113d4 <HAL_RCC_ClockConfig+0x1b8>)
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	f003 030f 	and.w	r3, r3, #15
 8011238:	683a      	ldr	r2, [r7, #0]
 801123a:	429a      	cmp	r2, r3
 801123c:	d90c      	bls.n	8011258 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801123e:	4b65      	ldr	r3, [pc, #404]	; (80113d4 <HAL_RCC_ClockConfig+0x1b8>)
 8011240:	683a      	ldr	r2, [r7, #0]
 8011242:	b2d2      	uxtb	r2, r2
 8011244:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8011246:	4b63      	ldr	r3, [pc, #396]	; (80113d4 <HAL_RCC_ClockConfig+0x1b8>)
 8011248:	681b      	ldr	r3, [r3, #0]
 801124a:	f003 030f 	and.w	r3, r3, #15
 801124e:	683a      	ldr	r2, [r7, #0]
 8011250:	429a      	cmp	r2, r3
 8011252:	d001      	beq.n	8011258 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8011254:	2301      	movs	r3, #1
 8011256:	e0b8      	b.n	80113ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	681b      	ldr	r3, [r3, #0]
 801125c:	f003 0302 	and.w	r3, r3, #2
 8011260:	2b00      	cmp	r3, #0
 8011262:	d020      	beq.n	80112a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	f003 0304 	and.w	r3, r3, #4
 801126c:	2b00      	cmp	r3, #0
 801126e:	d005      	beq.n	801127c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8011270:	4b59      	ldr	r3, [pc, #356]	; (80113d8 <HAL_RCC_ClockConfig+0x1bc>)
 8011272:	689b      	ldr	r3, [r3, #8]
 8011274:	4a58      	ldr	r2, [pc, #352]	; (80113d8 <HAL_RCC_ClockConfig+0x1bc>)
 8011276:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 801127a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	681b      	ldr	r3, [r3, #0]
 8011280:	f003 0308 	and.w	r3, r3, #8
 8011284:	2b00      	cmp	r3, #0
 8011286:	d005      	beq.n	8011294 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8011288:	4b53      	ldr	r3, [pc, #332]	; (80113d8 <HAL_RCC_ClockConfig+0x1bc>)
 801128a:	689b      	ldr	r3, [r3, #8]
 801128c:	4a52      	ldr	r2, [pc, #328]	; (80113d8 <HAL_RCC_ClockConfig+0x1bc>)
 801128e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8011292:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8011294:	4b50      	ldr	r3, [pc, #320]	; (80113d8 <HAL_RCC_ClockConfig+0x1bc>)
 8011296:	689b      	ldr	r3, [r3, #8]
 8011298:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	689b      	ldr	r3, [r3, #8]
 80112a0:	494d      	ldr	r1, [pc, #308]	; (80113d8 <HAL_RCC_ClockConfig+0x1bc>)
 80112a2:	4313      	orrs	r3, r2
 80112a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	681b      	ldr	r3, [r3, #0]
 80112aa:	f003 0301 	and.w	r3, r3, #1
 80112ae:	2b00      	cmp	r3, #0
 80112b0:	d044      	beq.n	801133c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	685b      	ldr	r3, [r3, #4]
 80112b6:	2b01      	cmp	r3, #1
 80112b8:	d107      	bne.n	80112ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80112ba:	4b47      	ldr	r3, [pc, #284]	; (80113d8 <HAL_RCC_ClockConfig+0x1bc>)
 80112bc:	681b      	ldr	r3, [r3, #0]
 80112be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	d119      	bne.n	80112fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80112c6:	2301      	movs	r3, #1
 80112c8:	e07f      	b.n	80113ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	685b      	ldr	r3, [r3, #4]
 80112ce:	2b02      	cmp	r3, #2
 80112d0:	d003      	beq.n	80112da <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80112d6:	2b03      	cmp	r3, #3
 80112d8:	d107      	bne.n	80112ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80112da:	4b3f      	ldr	r3, [pc, #252]	; (80113d8 <HAL_RCC_ClockConfig+0x1bc>)
 80112dc:	681b      	ldr	r3, [r3, #0]
 80112de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d109      	bne.n	80112fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80112e6:	2301      	movs	r3, #1
 80112e8:	e06f      	b.n	80113ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80112ea:	4b3b      	ldr	r3, [pc, #236]	; (80113d8 <HAL_RCC_ClockConfig+0x1bc>)
 80112ec:	681b      	ldr	r3, [r3, #0]
 80112ee:	f003 0302 	and.w	r3, r3, #2
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	d101      	bne.n	80112fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80112f6:	2301      	movs	r3, #1
 80112f8:	e067      	b.n	80113ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80112fa:	4b37      	ldr	r3, [pc, #220]	; (80113d8 <HAL_RCC_ClockConfig+0x1bc>)
 80112fc:	689b      	ldr	r3, [r3, #8]
 80112fe:	f023 0203 	bic.w	r2, r3, #3
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	685b      	ldr	r3, [r3, #4]
 8011306:	4934      	ldr	r1, [pc, #208]	; (80113d8 <HAL_RCC_ClockConfig+0x1bc>)
 8011308:	4313      	orrs	r3, r2
 801130a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 801130c:	f7ff fc64 	bl	8010bd8 <HAL_GetTick>
 8011310:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011312:	e00a      	b.n	801132a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8011314:	f7ff fc60 	bl	8010bd8 <HAL_GetTick>
 8011318:	4602      	mov	r2, r0
 801131a:	68fb      	ldr	r3, [r7, #12]
 801131c:	1ad3      	subs	r3, r2, r3
 801131e:	f241 3288 	movw	r2, #5000	; 0x1388
 8011322:	4293      	cmp	r3, r2
 8011324:	d901      	bls.n	801132a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8011326:	2303      	movs	r3, #3
 8011328:	e04f      	b.n	80113ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801132a:	4b2b      	ldr	r3, [pc, #172]	; (80113d8 <HAL_RCC_ClockConfig+0x1bc>)
 801132c:	689b      	ldr	r3, [r3, #8]
 801132e:	f003 020c 	and.w	r2, r3, #12
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	685b      	ldr	r3, [r3, #4]
 8011336:	009b      	lsls	r3, r3, #2
 8011338:	429a      	cmp	r2, r3
 801133a:	d1eb      	bne.n	8011314 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 801133c:	4b25      	ldr	r3, [pc, #148]	; (80113d4 <HAL_RCC_ClockConfig+0x1b8>)
 801133e:	681b      	ldr	r3, [r3, #0]
 8011340:	f003 030f 	and.w	r3, r3, #15
 8011344:	683a      	ldr	r2, [r7, #0]
 8011346:	429a      	cmp	r2, r3
 8011348:	d20c      	bcs.n	8011364 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801134a:	4b22      	ldr	r3, [pc, #136]	; (80113d4 <HAL_RCC_ClockConfig+0x1b8>)
 801134c:	683a      	ldr	r2, [r7, #0]
 801134e:	b2d2      	uxtb	r2, r2
 8011350:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8011352:	4b20      	ldr	r3, [pc, #128]	; (80113d4 <HAL_RCC_ClockConfig+0x1b8>)
 8011354:	681b      	ldr	r3, [r3, #0]
 8011356:	f003 030f 	and.w	r3, r3, #15
 801135a:	683a      	ldr	r2, [r7, #0]
 801135c:	429a      	cmp	r2, r3
 801135e:	d001      	beq.n	8011364 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8011360:	2301      	movs	r3, #1
 8011362:	e032      	b.n	80113ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	681b      	ldr	r3, [r3, #0]
 8011368:	f003 0304 	and.w	r3, r3, #4
 801136c:	2b00      	cmp	r3, #0
 801136e:	d008      	beq.n	8011382 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8011370:	4b19      	ldr	r3, [pc, #100]	; (80113d8 <HAL_RCC_ClockConfig+0x1bc>)
 8011372:	689b      	ldr	r3, [r3, #8]
 8011374:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	68db      	ldr	r3, [r3, #12]
 801137c:	4916      	ldr	r1, [pc, #88]	; (80113d8 <HAL_RCC_ClockConfig+0x1bc>)
 801137e:	4313      	orrs	r3, r2
 8011380:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	681b      	ldr	r3, [r3, #0]
 8011386:	f003 0308 	and.w	r3, r3, #8
 801138a:	2b00      	cmp	r3, #0
 801138c:	d009      	beq.n	80113a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 801138e:	4b12      	ldr	r3, [pc, #72]	; (80113d8 <HAL_RCC_ClockConfig+0x1bc>)
 8011390:	689b      	ldr	r3, [r3, #8]
 8011392:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	691b      	ldr	r3, [r3, #16]
 801139a:	00db      	lsls	r3, r3, #3
 801139c:	490e      	ldr	r1, [pc, #56]	; (80113d8 <HAL_RCC_ClockConfig+0x1bc>)
 801139e:	4313      	orrs	r3, r2
 80113a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80113a2:	f000 f821 	bl	80113e8 <HAL_RCC_GetSysClockFreq>
 80113a6:	4602      	mov	r2, r0
 80113a8:	4b0b      	ldr	r3, [pc, #44]	; (80113d8 <HAL_RCC_ClockConfig+0x1bc>)
 80113aa:	689b      	ldr	r3, [r3, #8]
 80113ac:	091b      	lsrs	r3, r3, #4
 80113ae:	f003 030f 	and.w	r3, r3, #15
 80113b2:	490a      	ldr	r1, [pc, #40]	; (80113dc <HAL_RCC_ClockConfig+0x1c0>)
 80113b4:	5ccb      	ldrb	r3, [r1, r3]
 80113b6:	fa22 f303 	lsr.w	r3, r2, r3
 80113ba:	4a09      	ldr	r2, [pc, #36]	; (80113e0 <HAL_RCC_ClockConfig+0x1c4>)
 80113bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80113be:	4b09      	ldr	r3, [pc, #36]	; (80113e4 <HAL_RCC_ClockConfig+0x1c8>)
 80113c0:	681b      	ldr	r3, [r3, #0]
 80113c2:	4618      	mov	r0, r3
 80113c4:	f7ff fbc4 	bl	8010b50 <HAL_InitTick>

  return HAL_OK;
 80113c8:	2300      	movs	r3, #0
}
 80113ca:	4618      	mov	r0, r3
 80113cc:	3710      	adds	r7, #16
 80113ce:	46bd      	mov	sp, r7
 80113d0:	bd80      	pop	{r7, pc}
 80113d2:	bf00      	nop
 80113d4:	40023c00 	.word	0x40023c00
 80113d8:	40023800 	.word	0x40023800
 80113dc:	08011ce8 	.word	0x08011ce8
 80113e0:	20000000 	.word	0x20000000
 80113e4:	20000004 	.word	0x20000004

080113e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80113e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80113ec:	b0a6      	sub	sp, #152	; 0x98
 80113ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80113f0:	2300      	movs	r3, #0
 80113f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 80113f6:	2300      	movs	r3, #0
 80113f8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 80113fc:	2300      	movs	r3, #0
 80113fe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 8011402:	2300      	movs	r3, #0
 8011404:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 8011408:	2300      	movs	r3, #0
 801140a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 801140e:	4bc8      	ldr	r3, [pc, #800]	; (8011730 <HAL_RCC_GetSysClockFreq+0x348>)
 8011410:	689b      	ldr	r3, [r3, #8]
 8011412:	f003 030c 	and.w	r3, r3, #12
 8011416:	2b0c      	cmp	r3, #12
 8011418:	f200 817e 	bhi.w	8011718 <HAL_RCC_GetSysClockFreq+0x330>
 801141c:	a201      	add	r2, pc, #4	; (adr r2, 8011424 <HAL_RCC_GetSysClockFreq+0x3c>)
 801141e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011422:	bf00      	nop
 8011424:	08011459 	.word	0x08011459
 8011428:	08011719 	.word	0x08011719
 801142c:	08011719 	.word	0x08011719
 8011430:	08011719 	.word	0x08011719
 8011434:	08011461 	.word	0x08011461
 8011438:	08011719 	.word	0x08011719
 801143c:	08011719 	.word	0x08011719
 8011440:	08011719 	.word	0x08011719
 8011444:	08011469 	.word	0x08011469
 8011448:	08011719 	.word	0x08011719
 801144c:	08011719 	.word	0x08011719
 8011450:	08011719 	.word	0x08011719
 8011454:	080115d3 	.word	0x080115d3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8011458:	4bb6      	ldr	r3, [pc, #728]	; (8011734 <HAL_RCC_GetSysClockFreq+0x34c>)
 801145a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 801145e:	e15f      	b.n	8011720 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8011460:	4bb5      	ldr	r3, [pc, #724]	; (8011738 <HAL_RCC_GetSysClockFreq+0x350>)
 8011462:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8011466:	e15b      	b.n	8011720 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8011468:	4bb1      	ldr	r3, [pc, #708]	; (8011730 <HAL_RCC_GetSysClockFreq+0x348>)
 801146a:	685b      	ldr	r3, [r3, #4]
 801146c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011470:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8011474:	4bae      	ldr	r3, [pc, #696]	; (8011730 <HAL_RCC_GetSysClockFreq+0x348>)
 8011476:	685b      	ldr	r3, [r3, #4]
 8011478:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801147c:	2b00      	cmp	r3, #0
 801147e:	d031      	beq.n	80114e4 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8011480:	4bab      	ldr	r3, [pc, #684]	; (8011730 <HAL_RCC_GetSysClockFreq+0x348>)
 8011482:	685b      	ldr	r3, [r3, #4]
 8011484:	099b      	lsrs	r3, r3, #6
 8011486:	2200      	movs	r2, #0
 8011488:	66bb      	str	r3, [r7, #104]	; 0x68
 801148a:	66fa      	str	r2, [r7, #108]	; 0x6c
 801148c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801148e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011492:	663b      	str	r3, [r7, #96]	; 0x60
 8011494:	2300      	movs	r3, #0
 8011496:	667b      	str	r3, [r7, #100]	; 0x64
 8011498:	4ba7      	ldr	r3, [pc, #668]	; (8011738 <HAL_RCC_GetSysClockFreq+0x350>)
 801149a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 801149e:	462a      	mov	r2, r5
 80114a0:	fb03 f202 	mul.w	r2, r3, r2
 80114a4:	2300      	movs	r3, #0
 80114a6:	4621      	mov	r1, r4
 80114a8:	fb01 f303 	mul.w	r3, r1, r3
 80114ac:	4413      	add	r3, r2
 80114ae:	4aa2      	ldr	r2, [pc, #648]	; (8011738 <HAL_RCC_GetSysClockFreq+0x350>)
 80114b0:	4621      	mov	r1, r4
 80114b2:	fba1 1202 	umull	r1, r2, r1, r2
 80114b6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80114b8:	460a      	mov	r2, r1
 80114ba:	67ba      	str	r2, [r7, #120]	; 0x78
 80114bc:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80114be:	4413      	add	r3, r2
 80114c0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80114c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80114c6:	2200      	movs	r2, #0
 80114c8:	65bb      	str	r3, [r7, #88]	; 0x58
 80114ca:	65fa      	str	r2, [r7, #92]	; 0x5c
 80114cc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80114d0:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80114d4:	f7fe fe96 	bl	8010204 <__aeabi_uldivmod>
 80114d8:	4602      	mov	r2, r0
 80114da:	460b      	mov	r3, r1
 80114dc:	4613      	mov	r3, r2
 80114de:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80114e2:	e064      	b.n	80115ae <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80114e4:	4b92      	ldr	r3, [pc, #584]	; (8011730 <HAL_RCC_GetSysClockFreq+0x348>)
 80114e6:	685b      	ldr	r3, [r3, #4]
 80114e8:	099b      	lsrs	r3, r3, #6
 80114ea:	2200      	movs	r2, #0
 80114ec:	653b      	str	r3, [r7, #80]	; 0x50
 80114ee:	657a      	str	r2, [r7, #84]	; 0x54
 80114f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80114f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80114f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80114f8:	2300      	movs	r3, #0
 80114fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80114fc:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8011500:	4622      	mov	r2, r4
 8011502:	462b      	mov	r3, r5
 8011504:	f04f 0000 	mov.w	r0, #0
 8011508:	f04f 0100 	mov.w	r1, #0
 801150c:	0159      	lsls	r1, r3, #5
 801150e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8011512:	0150      	lsls	r0, r2, #5
 8011514:	4602      	mov	r2, r0
 8011516:	460b      	mov	r3, r1
 8011518:	4621      	mov	r1, r4
 801151a:	1a51      	subs	r1, r2, r1
 801151c:	6139      	str	r1, [r7, #16]
 801151e:	4629      	mov	r1, r5
 8011520:	eb63 0301 	sbc.w	r3, r3, r1
 8011524:	617b      	str	r3, [r7, #20]
 8011526:	f04f 0200 	mov.w	r2, #0
 801152a:	f04f 0300 	mov.w	r3, #0
 801152e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8011532:	4659      	mov	r1, fp
 8011534:	018b      	lsls	r3, r1, #6
 8011536:	4651      	mov	r1, sl
 8011538:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 801153c:	4651      	mov	r1, sl
 801153e:	018a      	lsls	r2, r1, #6
 8011540:	4651      	mov	r1, sl
 8011542:	ebb2 0801 	subs.w	r8, r2, r1
 8011546:	4659      	mov	r1, fp
 8011548:	eb63 0901 	sbc.w	r9, r3, r1
 801154c:	f04f 0200 	mov.w	r2, #0
 8011550:	f04f 0300 	mov.w	r3, #0
 8011554:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8011558:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 801155c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8011560:	4690      	mov	r8, r2
 8011562:	4699      	mov	r9, r3
 8011564:	4623      	mov	r3, r4
 8011566:	eb18 0303 	adds.w	r3, r8, r3
 801156a:	60bb      	str	r3, [r7, #8]
 801156c:	462b      	mov	r3, r5
 801156e:	eb49 0303 	adc.w	r3, r9, r3
 8011572:	60fb      	str	r3, [r7, #12]
 8011574:	f04f 0200 	mov.w	r2, #0
 8011578:	f04f 0300 	mov.w	r3, #0
 801157c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8011580:	4629      	mov	r1, r5
 8011582:	028b      	lsls	r3, r1, #10
 8011584:	4621      	mov	r1, r4
 8011586:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 801158a:	4621      	mov	r1, r4
 801158c:	028a      	lsls	r2, r1, #10
 801158e:	4610      	mov	r0, r2
 8011590:	4619      	mov	r1, r3
 8011592:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011596:	2200      	movs	r2, #0
 8011598:	643b      	str	r3, [r7, #64]	; 0x40
 801159a:	647a      	str	r2, [r7, #68]	; 0x44
 801159c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80115a0:	f7fe fe30 	bl	8010204 <__aeabi_uldivmod>
 80115a4:	4602      	mov	r2, r0
 80115a6:	460b      	mov	r3, r1
 80115a8:	4613      	mov	r3, r2
 80115aa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80115ae:	4b60      	ldr	r3, [pc, #384]	; (8011730 <HAL_RCC_GetSysClockFreq+0x348>)
 80115b0:	685b      	ldr	r3, [r3, #4]
 80115b2:	0c1b      	lsrs	r3, r3, #16
 80115b4:	f003 0303 	and.w	r3, r3, #3
 80115b8:	3301      	adds	r3, #1
 80115ba:	005b      	lsls	r3, r3, #1
 80115bc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco / pllp;
 80115c0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80115c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80115c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80115cc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80115d0:	e0a6      	b.n	8011720 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80115d2:	4b57      	ldr	r3, [pc, #348]	; (8011730 <HAL_RCC_GetSysClockFreq+0x348>)
 80115d4:	685b      	ldr	r3, [r3, #4]
 80115d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80115da:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80115de:	4b54      	ldr	r3, [pc, #336]	; (8011730 <HAL_RCC_GetSysClockFreq+0x348>)
 80115e0:	685b      	ldr	r3, [r3, #4]
 80115e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d02a      	beq.n	8011640 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80115ea:	4b51      	ldr	r3, [pc, #324]	; (8011730 <HAL_RCC_GetSysClockFreq+0x348>)
 80115ec:	685b      	ldr	r3, [r3, #4]
 80115ee:	099b      	lsrs	r3, r3, #6
 80115f0:	2200      	movs	r2, #0
 80115f2:	63bb      	str	r3, [r7, #56]	; 0x38
 80115f4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80115f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115f8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80115fc:	2100      	movs	r1, #0
 80115fe:	4b4e      	ldr	r3, [pc, #312]	; (8011738 <HAL_RCC_GetSysClockFreq+0x350>)
 8011600:	fb03 f201 	mul.w	r2, r3, r1
 8011604:	2300      	movs	r3, #0
 8011606:	fb00 f303 	mul.w	r3, r0, r3
 801160a:	4413      	add	r3, r2
 801160c:	4a4a      	ldr	r2, [pc, #296]	; (8011738 <HAL_RCC_GetSysClockFreq+0x350>)
 801160e:	fba0 1202 	umull	r1, r2, r0, r2
 8011612:	677a      	str	r2, [r7, #116]	; 0x74
 8011614:	460a      	mov	r2, r1
 8011616:	673a      	str	r2, [r7, #112]	; 0x70
 8011618:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 801161a:	4413      	add	r3, r2
 801161c:	677b      	str	r3, [r7, #116]	; 0x74
 801161e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011622:	2200      	movs	r2, #0
 8011624:	633b      	str	r3, [r7, #48]	; 0x30
 8011626:	637a      	str	r2, [r7, #52]	; 0x34
 8011628:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 801162c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8011630:	f7fe fde8 	bl	8010204 <__aeabi_uldivmod>
 8011634:	4602      	mov	r2, r0
 8011636:	460b      	mov	r3, r1
 8011638:	4613      	mov	r3, r2
 801163a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 801163e:	e05b      	b.n	80116f8 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8011640:	4b3b      	ldr	r3, [pc, #236]	; (8011730 <HAL_RCC_GetSysClockFreq+0x348>)
 8011642:	685b      	ldr	r3, [r3, #4]
 8011644:	099b      	lsrs	r3, r3, #6
 8011646:	2200      	movs	r2, #0
 8011648:	62bb      	str	r3, [r7, #40]	; 0x28
 801164a:	62fa      	str	r2, [r7, #44]	; 0x2c
 801164c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801164e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011652:	623b      	str	r3, [r7, #32]
 8011654:	2300      	movs	r3, #0
 8011656:	627b      	str	r3, [r7, #36]	; 0x24
 8011658:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 801165c:	4642      	mov	r2, r8
 801165e:	464b      	mov	r3, r9
 8011660:	f04f 0000 	mov.w	r0, #0
 8011664:	f04f 0100 	mov.w	r1, #0
 8011668:	0159      	lsls	r1, r3, #5
 801166a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 801166e:	0150      	lsls	r0, r2, #5
 8011670:	4602      	mov	r2, r0
 8011672:	460b      	mov	r3, r1
 8011674:	4641      	mov	r1, r8
 8011676:	ebb2 0a01 	subs.w	sl, r2, r1
 801167a:	4649      	mov	r1, r9
 801167c:	eb63 0b01 	sbc.w	fp, r3, r1
 8011680:	f04f 0200 	mov.w	r2, #0
 8011684:	f04f 0300 	mov.w	r3, #0
 8011688:	ea4f 138b 	mov.w	r3, fp, lsl #6
 801168c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8011690:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8011694:	ebb2 040a 	subs.w	r4, r2, sl
 8011698:	eb63 050b 	sbc.w	r5, r3, fp
 801169c:	f04f 0200 	mov.w	r2, #0
 80116a0:	f04f 0300 	mov.w	r3, #0
 80116a4:	00eb      	lsls	r3, r5, #3
 80116a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80116aa:	00e2      	lsls	r2, r4, #3
 80116ac:	4614      	mov	r4, r2
 80116ae:	461d      	mov	r5, r3
 80116b0:	4643      	mov	r3, r8
 80116b2:	18e3      	adds	r3, r4, r3
 80116b4:	603b      	str	r3, [r7, #0]
 80116b6:	464b      	mov	r3, r9
 80116b8:	eb45 0303 	adc.w	r3, r5, r3
 80116bc:	607b      	str	r3, [r7, #4]
 80116be:	f04f 0200 	mov.w	r2, #0
 80116c2:	f04f 0300 	mov.w	r3, #0
 80116c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80116ca:	4629      	mov	r1, r5
 80116cc:	028b      	lsls	r3, r1, #10
 80116ce:	4621      	mov	r1, r4
 80116d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80116d4:	4621      	mov	r1, r4
 80116d6:	028a      	lsls	r2, r1, #10
 80116d8:	4610      	mov	r0, r2
 80116da:	4619      	mov	r1, r3
 80116dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80116e0:	2200      	movs	r2, #0
 80116e2:	61bb      	str	r3, [r7, #24]
 80116e4:	61fa      	str	r2, [r7, #28]
 80116e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80116ea:	f7fe fd8b 	bl	8010204 <__aeabi_uldivmod>
 80116ee:	4602      	mov	r2, r0
 80116f0:	460b      	mov	r3, r1
 80116f2:	4613      	mov	r3, r2
 80116f4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80116f8:	4b0d      	ldr	r3, [pc, #52]	; (8011730 <HAL_RCC_GetSysClockFreq+0x348>)
 80116fa:	685b      	ldr	r3, [r3, #4]
 80116fc:	0f1b      	lsrs	r3, r3, #28
 80116fe:	f003 0307 	and.w	r3, r3, #7
 8011702:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco / pllr;
 8011706:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 801170a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801170e:	fbb2 f3f3 	udiv	r3, r2, r3
 8011712:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8011716:	e003      	b.n	8011720 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8011718:	4b06      	ldr	r3, [pc, #24]	; (8011734 <HAL_RCC_GetSysClockFreq+0x34c>)
 801171a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 801171e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8011720:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8011724:	4618      	mov	r0, r3
 8011726:	3798      	adds	r7, #152	; 0x98
 8011728:	46bd      	mov	sp, r7
 801172a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801172e:	bf00      	nop
 8011730:	40023800 	.word	0x40023800
 8011734:	00f42400 	.word	0x00f42400
 8011738:	017d7840 	.word	0x017d7840

0801173c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 801173c:	b580      	push	{r7, lr}
 801173e:	b086      	sub	sp, #24
 8011740:	af00      	add	r7, sp, #0
 8011742:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8011744:	687b      	ldr	r3, [r7, #4]
 8011746:	2b00      	cmp	r3, #0
 8011748:	d101      	bne.n	801174e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 801174a:	2301      	movs	r3, #1
 801174c:	e28d      	b.n	8011c6a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	681b      	ldr	r3, [r3, #0]
 8011752:	f003 0301 	and.w	r3, r3, #1
 8011756:	2b00      	cmp	r3, #0
 8011758:	f000 8083 	beq.w	8011862 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 801175c:	4b94      	ldr	r3, [pc, #592]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 801175e:	689b      	ldr	r3, [r3, #8]
 8011760:	f003 030c 	and.w	r3, r3, #12
 8011764:	2b04      	cmp	r3, #4
 8011766:	d019      	beq.n	801179c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8011768:	4b91      	ldr	r3, [pc, #580]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 801176a:	689b      	ldr	r3, [r3, #8]
 801176c:	f003 030c 	and.w	r3, r3, #12
        || \
 8011770:	2b08      	cmp	r3, #8
 8011772:	d106      	bne.n	8011782 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8011774:	4b8e      	ldr	r3, [pc, #568]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 8011776:	685b      	ldr	r3, [r3, #4]
 8011778:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801177c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8011780:	d00c      	beq.n	801179c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8011782:	4b8b      	ldr	r3, [pc, #556]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 8011784:	689b      	ldr	r3, [r3, #8]
 8011786:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 801178a:	2b0c      	cmp	r3, #12
 801178c:	d112      	bne.n	80117b4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 801178e:	4b88      	ldr	r3, [pc, #544]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 8011790:	685b      	ldr	r3, [r3, #4]
 8011792:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8011796:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 801179a:	d10b      	bne.n	80117b4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801179c:	4b84      	ldr	r3, [pc, #528]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	d05b      	beq.n	8011860 <HAL_RCC_OscConfig+0x124>
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	685b      	ldr	r3, [r3, #4]
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	d157      	bne.n	8011860 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80117b0:	2301      	movs	r3, #1
 80117b2:	e25a      	b.n	8011c6a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	685b      	ldr	r3, [r3, #4]
 80117b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80117bc:	d106      	bne.n	80117cc <HAL_RCC_OscConfig+0x90>
 80117be:	4b7c      	ldr	r3, [pc, #496]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 80117c0:	681b      	ldr	r3, [r3, #0]
 80117c2:	4a7b      	ldr	r2, [pc, #492]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 80117c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80117c8:	6013      	str	r3, [r2, #0]
 80117ca:	e01d      	b.n	8011808 <HAL_RCC_OscConfig+0xcc>
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	685b      	ldr	r3, [r3, #4]
 80117d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80117d4:	d10c      	bne.n	80117f0 <HAL_RCC_OscConfig+0xb4>
 80117d6:	4b76      	ldr	r3, [pc, #472]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 80117d8:	681b      	ldr	r3, [r3, #0]
 80117da:	4a75      	ldr	r2, [pc, #468]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 80117dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80117e0:	6013      	str	r3, [r2, #0]
 80117e2:	4b73      	ldr	r3, [pc, #460]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 80117e4:	681b      	ldr	r3, [r3, #0]
 80117e6:	4a72      	ldr	r2, [pc, #456]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 80117e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80117ec:	6013      	str	r3, [r2, #0]
 80117ee:	e00b      	b.n	8011808 <HAL_RCC_OscConfig+0xcc>
 80117f0:	4b6f      	ldr	r3, [pc, #444]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 80117f2:	681b      	ldr	r3, [r3, #0]
 80117f4:	4a6e      	ldr	r2, [pc, #440]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 80117f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80117fa:	6013      	str	r3, [r2, #0]
 80117fc:	4b6c      	ldr	r3, [pc, #432]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 80117fe:	681b      	ldr	r3, [r3, #0]
 8011800:	4a6b      	ldr	r2, [pc, #428]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 8011802:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8011806:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	685b      	ldr	r3, [r3, #4]
 801180c:	2b00      	cmp	r3, #0
 801180e:	d013      	beq.n	8011838 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011810:	f7ff f9e2 	bl	8010bd8 <HAL_GetTick>
 8011814:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8011816:	e008      	b.n	801182a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8011818:	f7ff f9de 	bl	8010bd8 <HAL_GetTick>
 801181c:	4602      	mov	r2, r0
 801181e:	693b      	ldr	r3, [r7, #16]
 8011820:	1ad3      	subs	r3, r2, r3
 8011822:	2b64      	cmp	r3, #100	; 0x64
 8011824:	d901      	bls.n	801182a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8011826:	2303      	movs	r3, #3
 8011828:	e21f      	b.n	8011c6a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801182a:	4b61      	ldr	r3, [pc, #388]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 801182c:	681b      	ldr	r3, [r3, #0]
 801182e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011832:	2b00      	cmp	r3, #0
 8011834:	d0f0      	beq.n	8011818 <HAL_RCC_OscConfig+0xdc>
 8011836:	e014      	b.n	8011862 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011838:	f7ff f9ce 	bl	8010bd8 <HAL_GetTick>
 801183c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 801183e:	e008      	b.n	8011852 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8011840:	f7ff f9ca 	bl	8010bd8 <HAL_GetTick>
 8011844:	4602      	mov	r2, r0
 8011846:	693b      	ldr	r3, [r7, #16]
 8011848:	1ad3      	subs	r3, r2, r3
 801184a:	2b64      	cmp	r3, #100	; 0x64
 801184c:	d901      	bls.n	8011852 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 801184e:	2303      	movs	r3, #3
 8011850:	e20b      	b.n	8011c6a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8011852:	4b57      	ldr	r3, [pc, #348]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 8011854:	681b      	ldr	r3, [r3, #0]
 8011856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801185a:	2b00      	cmp	r3, #0
 801185c:	d1f0      	bne.n	8011840 <HAL_RCC_OscConfig+0x104>
 801185e:	e000      	b.n	8011862 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8011860:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	681b      	ldr	r3, [r3, #0]
 8011866:	f003 0302 	and.w	r3, r3, #2
 801186a:	2b00      	cmp	r3, #0
 801186c:	d06f      	beq.n	801194e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 801186e:	4b50      	ldr	r3, [pc, #320]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 8011870:	689b      	ldr	r3, [r3, #8]
 8011872:	f003 030c 	and.w	r3, r3, #12
 8011876:	2b00      	cmp	r3, #0
 8011878:	d017      	beq.n	80118aa <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 801187a:	4b4d      	ldr	r3, [pc, #308]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 801187c:	689b      	ldr	r3, [r3, #8]
 801187e:	f003 030c 	and.w	r3, r3, #12
        || \
 8011882:	2b08      	cmp	r3, #8
 8011884:	d105      	bne.n	8011892 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8011886:	4b4a      	ldr	r3, [pc, #296]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 8011888:	685b      	ldr	r3, [r3, #4]
 801188a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801188e:	2b00      	cmp	r3, #0
 8011890:	d00b      	beq.n	80118aa <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8011892:	4b47      	ldr	r3, [pc, #284]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 8011894:	689b      	ldr	r3, [r3, #8]
 8011896:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 801189a:	2b0c      	cmp	r3, #12
 801189c:	d11c      	bne.n	80118d8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 801189e:	4b44      	ldr	r3, [pc, #272]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 80118a0:	685b      	ldr	r3, [r3, #4]
 80118a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80118a6:	2b00      	cmp	r3, #0
 80118a8:	d116      	bne.n	80118d8 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80118aa:	4b41      	ldr	r3, [pc, #260]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 80118ac:	681b      	ldr	r3, [r3, #0]
 80118ae:	f003 0302 	and.w	r3, r3, #2
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d005      	beq.n	80118c2 <HAL_RCC_OscConfig+0x186>
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	68db      	ldr	r3, [r3, #12]
 80118ba:	2b01      	cmp	r3, #1
 80118bc:	d001      	beq.n	80118c2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80118be:	2301      	movs	r3, #1
 80118c0:	e1d3      	b.n	8011c6a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80118c2:	4b3b      	ldr	r3, [pc, #236]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 80118c4:	681b      	ldr	r3, [r3, #0]
 80118c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	691b      	ldr	r3, [r3, #16]
 80118ce:	00db      	lsls	r3, r3, #3
 80118d0:	4937      	ldr	r1, [pc, #220]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 80118d2:	4313      	orrs	r3, r2
 80118d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80118d6:	e03a      	b.n	801194e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	68db      	ldr	r3, [r3, #12]
 80118dc:	2b00      	cmp	r3, #0
 80118de:	d020      	beq.n	8011922 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80118e0:	4b34      	ldr	r3, [pc, #208]	; (80119b4 <HAL_RCC_OscConfig+0x278>)
 80118e2:	2201      	movs	r2, #1
 80118e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80118e6:	f7ff f977 	bl	8010bd8 <HAL_GetTick>
 80118ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80118ec:	e008      	b.n	8011900 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80118ee:	f7ff f973 	bl	8010bd8 <HAL_GetTick>
 80118f2:	4602      	mov	r2, r0
 80118f4:	693b      	ldr	r3, [r7, #16]
 80118f6:	1ad3      	subs	r3, r2, r3
 80118f8:	2b02      	cmp	r3, #2
 80118fa:	d901      	bls.n	8011900 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80118fc:	2303      	movs	r3, #3
 80118fe:	e1b4      	b.n	8011c6a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8011900:	4b2b      	ldr	r3, [pc, #172]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 8011902:	681b      	ldr	r3, [r3, #0]
 8011904:	f003 0302 	and.w	r3, r3, #2
 8011908:	2b00      	cmp	r3, #0
 801190a:	d0f0      	beq.n	80118ee <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801190c:	4b28      	ldr	r3, [pc, #160]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 801190e:	681b      	ldr	r3, [r3, #0]
 8011910:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	691b      	ldr	r3, [r3, #16]
 8011918:	00db      	lsls	r3, r3, #3
 801191a:	4925      	ldr	r1, [pc, #148]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 801191c:	4313      	orrs	r3, r2
 801191e:	600b      	str	r3, [r1, #0]
 8011920:	e015      	b.n	801194e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8011922:	4b24      	ldr	r3, [pc, #144]	; (80119b4 <HAL_RCC_OscConfig+0x278>)
 8011924:	2200      	movs	r2, #0
 8011926:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011928:	f7ff f956 	bl	8010bd8 <HAL_GetTick>
 801192c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801192e:	e008      	b.n	8011942 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8011930:	f7ff f952 	bl	8010bd8 <HAL_GetTick>
 8011934:	4602      	mov	r2, r0
 8011936:	693b      	ldr	r3, [r7, #16]
 8011938:	1ad3      	subs	r3, r2, r3
 801193a:	2b02      	cmp	r3, #2
 801193c:	d901      	bls.n	8011942 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 801193e:	2303      	movs	r3, #3
 8011940:	e193      	b.n	8011c6a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8011942:	4b1b      	ldr	r3, [pc, #108]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 8011944:	681b      	ldr	r3, [r3, #0]
 8011946:	f003 0302 	and.w	r3, r3, #2
 801194a:	2b00      	cmp	r3, #0
 801194c:	d1f0      	bne.n	8011930 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801194e:	687b      	ldr	r3, [r7, #4]
 8011950:	681b      	ldr	r3, [r3, #0]
 8011952:	f003 0308 	and.w	r3, r3, #8
 8011956:	2b00      	cmp	r3, #0
 8011958:	d036      	beq.n	80119c8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 801195a:	687b      	ldr	r3, [r7, #4]
 801195c:	695b      	ldr	r3, [r3, #20]
 801195e:	2b00      	cmp	r3, #0
 8011960:	d016      	beq.n	8011990 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8011962:	4b15      	ldr	r3, [pc, #84]	; (80119b8 <HAL_RCC_OscConfig+0x27c>)
 8011964:	2201      	movs	r2, #1
 8011966:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011968:	f7ff f936 	bl	8010bd8 <HAL_GetTick>
 801196c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801196e:	e008      	b.n	8011982 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8011970:	f7ff f932 	bl	8010bd8 <HAL_GetTick>
 8011974:	4602      	mov	r2, r0
 8011976:	693b      	ldr	r3, [r7, #16]
 8011978:	1ad3      	subs	r3, r2, r3
 801197a:	2b02      	cmp	r3, #2
 801197c:	d901      	bls.n	8011982 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 801197e:	2303      	movs	r3, #3
 8011980:	e173      	b.n	8011c6a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8011982:	4b0b      	ldr	r3, [pc, #44]	; (80119b0 <HAL_RCC_OscConfig+0x274>)
 8011984:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011986:	f003 0302 	and.w	r3, r3, #2
 801198a:	2b00      	cmp	r3, #0
 801198c:	d0f0      	beq.n	8011970 <HAL_RCC_OscConfig+0x234>
 801198e:	e01b      	b.n	80119c8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8011990:	4b09      	ldr	r3, [pc, #36]	; (80119b8 <HAL_RCC_OscConfig+0x27c>)
 8011992:	2200      	movs	r2, #0
 8011994:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011996:	f7ff f91f 	bl	8010bd8 <HAL_GetTick>
 801199a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 801199c:	e00e      	b.n	80119bc <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801199e:	f7ff f91b 	bl	8010bd8 <HAL_GetTick>
 80119a2:	4602      	mov	r2, r0
 80119a4:	693b      	ldr	r3, [r7, #16]
 80119a6:	1ad3      	subs	r3, r2, r3
 80119a8:	2b02      	cmp	r3, #2
 80119aa:	d907      	bls.n	80119bc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80119ac:	2303      	movs	r3, #3
 80119ae:	e15c      	b.n	8011c6a <HAL_RCC_OscConfig+0x52e>
 80119b0:	40023800 	.word	0x40023800
 80119b4:	42470000 	.word	0x42470000
 80119b8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80119bc:	4b8a      	ldr	r3, [pc, #552]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 80119be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80119c0:	f003 0302 	and.w	r3, r3, #2
 80119c4:	2b00      	cmp	r3, #0
 80119c6:	d1ea      	bne.n	801199e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	681b      	ldr	r3, [r3, #0]
 80119cc:	f003 0304 	and.w	r3, r3, #4
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	f000 8097 	beq.w	8011b04 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80119d6:	2300      	movs	r3, #0
 80119d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80119da:	4b83      	ldr	r3, [pc, #524]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 80119dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80119de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80119e2:	2b00      	cmp	r3, #0
 80119e4:	d10f      	bne.n	8011a06 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80119e6:	2300      	movs	r3, #0
 80119e8:	60bb      	str	r3, [r7, #8]
 80119ea:	4b7f      	ldr	r3, [pc, #508]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 80119ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80119ee:	4a7e      	ldr	r2, [pc, #504]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 80119f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80119f4:	6413      	str	r3, [r2, #64]	; 0x40
 80119f6:	4b7c      	ldr	r3, [pc, #496]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 80119f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80119fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80119fe:	60bb      	str	r3, [r7, #8]
 8011a00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8011a02:	2301      	movs	r3, #1
 8011a04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011a06:	4b79      	ldr	r3, [pc, #484]	; (8011bec <HAL_RCC_OscConfig+0x4b0>)
 8011a08:	681b      	ldr	r3, [r3, #0]
 8011a0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011a0e:	2b00      	cmp	r3, #0
 8011a10:	d118      	bne.n	8011a44 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8011a12:	4b76      	ldr	r3, [pc, #472]	; (8011bec <HAL_RCC_OscConfig+0x4b0>)
 8011a14:	681b      	ldr	r3, [r3, #0]
 8011a16:	4a75      	ldr	r2, [pc, #468]	; (8011bec <HAL_RCC_OscConfig+0x4b0>)
 8011a18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011a1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8011a1e:	f7ff f8db 	bl	8010bd8 <HAL_GetTick>
 8011a22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011a24:	e008      	b.n	8011a38 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8011a26:	f7ff f8d7 	bl	8010bd8 <HAL_GetTick>
 8011a2a:	4602      	mov	r2, r0
 8011a2c:	693b      	ldr	r3, [r7, #16]
 8011a2e:	1ad3      	subs	r3, r2, r3
 8011a30:	2b02      	cmp	r3, #2
 8011a32:	d901      	bls.n	8011a38 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8011a34:	2303      	movs	r3, #3
 8011a36:	e118      	b.n	8011c6a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011a38:	4b6c      	ldr	r3, [pc, #432]	; (8011bec <HAL_RCC_OscConfig+0x4b0>)
 8011a3a:	681b      	ldr	r3, [r3, #0]
 8011a3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011a40:	2b00      	cmp	r3, #0
 8011a42:	d0f0      	beq.n	8011a26 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	689b      	ldr	r3, [r3, #8]
 8011a48:	2b01      	cmp	r3, #1
 8011a4a:	d106      	bne.n	8011a5a <HAL_RCC_OscConfig+0x31e>
 8011a4c:	4b66      	ldr	r3, [pc, #408]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 8011a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011a50:	4a65      	ldr	r2, [pc, #404]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 8011a52:	f043 0301 	orr.w	r3, r3, #1
 8011a56:	6713      	str	r3, [r2, #112]	; 0x70
 8011a58:	e01c      	b.n	8011a94 <HAL_RCC_OscConfig+0x358>
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	689b      	ldr	r3, [r3, #8]
 8011a5e:	2b05      	cmp	r3, #5
 8011a60:	d10c      	bne.n	8011a7c <HAL_RCC_OscConfig+0x340>
 8011a62:	4b61      	ldr	r3, [pc, #388]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 8011a64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011a66:	4a60      	ldr	r2, [pc, #384]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 8011a68:	f043 0304 	orr.w	r3, r3, #4
 8011a6c:	6713      	str	r3, [r2, #112]	; 0x70
 8011a6e:	4b5e      	ldr	r3, [pc, #376]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 8011a70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011a72:	4a5d      	ldr	r2, [pc, #372]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 8011a74:	f043 0301 	orr.w	r3, r3, #1
 8011a78:	6713      	str	r3, [r2, #112]	; 0x70
 8011a7a:	e00b      	b.n	8011a94 <HAL_RCC_OscConfig+0x358>
 8011a7c:	4b5a      	ldr	r3, [pc, #360]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 8011a7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011a80:	4a59      	ldr	r2, [pc, #356]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 8011a82:	f023 0301 	bic.w	r3, r3, #1
 8011a86:	6713      	str	r3, [r2, #112]	; 0x70
 8011a88:	4b57      	ldr	r3, [pc, #348]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 8011a8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011a8c:	4a56      	ldr	r2, [pc, #344]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 8011a8e:	f023 0304 	bic.w	r3, r3, #4
 8011a92:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8011a94:	687b      	ldr	r3, [r7, #4]
 8011a96:	689b      	ldr	r3, [r3, #8]
 8011a98:	2b00      	cmp	r3, #0
 8011a9a:	d015      	beq.n	8011ac8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011a9c:	f7ff f89c 	bl	8010bd8 <HAL_GetTick>
 8011aa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8011aa2:	e00a      	b.n	8011aba <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8011aa4:	f7ff f898 	bl	8010bd8 <HAL_GetTick>
 8011aa8:	4602      	mov	r2, r0
 8011aaa:	693b      	ldr	r3, [r7, #16]
 8011aac:	1ad3      	subs	r3, r2, r3
 8011aae:	f241 3288 	movw	r2, #5000	; 0x1388
 8011ab2:	4293      	cmp	r3, r2
 8011ab4:	d901      	bls.n	8011aba <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8011ab6:	2303      	movs	r3, #3
 8011ab8:	e0d7      	b.n	8011c6a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8011aba:	4b4b      	ldr	r3, [pc, #300]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 8011abc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011abe:	f003 0302 	and.w	r3, r3, #2
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	d0ee      	beq.n	8011aa4 <HAL_RCC_OscConfig+0x368>
 8011ac6:	e014      	b.n	8011af2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011ac8:	f7ff f886 	bl	8010bd8 <HAL_GetTick>
 8011acc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8011ace:	e00a      	b.n	8011ae6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8011ad0:	f7ff f882 	bl	8010bd8 <HAL_GetTick>
 8011ad4:	4602      	mov	r2, r0
 8011ad6:	693b      	ldr	r3, [r7, #16]
 8011ad8:	1ad3      	subs	r3, r2, r3
 8011ada:	f241 3288 	movw	r2, #5000	; 0x1388
 8011ade:	4293      	cmp	r3, r2
 8011ae0:	d901      	bls.n	8011ae6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8011ae2:	2303      	movs	r3, #3
 8011ae4:	e0c1      	b.n	8011c6a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8011ae6:	4b40      	ldr	r3, [pc, #256]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 8011ae8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011aea:	f003 0302 	and.w	r3, r3, #2
 8011aee:	2b00      	cmp	r3, #0
 8011af0:	d1ee      	bne.n	8011ad0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8011af2:	7dfb      	ldrb	r3, [r7, #23]
 8011af4:	2b01      	cmp	r3, #1
 8011af6:	d105      	bne.n	8011b04 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8011af8:	4b3b      	ldr	r3, [pc, #236]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 8011afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011afc:	4a3a      	ldr	r2, [pc, #232]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 8011afe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8011b02:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	699b      	ldr	r3, [r3, #24]
 8011b08:	2b00      	cmp	r3, #0
 8011b0a:	f000 80ad 	beq.w	8011c68 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8011b0e:	4b36      	ldr	r3, [pc, #216]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 8011b10:	689b      	ldr	r3, [r3, #8]
 8011b12:	f003 030c 	and.w	r3, r3, #12
 8011b16:	2b08      	cmp	r3, #8
 8011b18:	d060      	beq.n	8011bdc <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	699b      	ldr	r3, [r3, #24]
 8011b1e:	2b02      	cmp	r3, #2
 8011b20:	d145      	bne.n	8011bae <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8011b22:	4b33      	ldr	r3, [pc, #204]	; (8011bf0 <HAL_RCC_OscConfig+0x4b4>)
 8011b24:	2200      	movs	r2, #0
 8011b26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011b28:	f7ff f856 	bl	8010bd8 <HAL_GetTick>
 8011b2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011b2e:	e008      	b.n	8011b42 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8011b30:	f7ff f852 	bl	8010bd8 <HAL_GetTick>
 8011b34:	4602      	mov	r2, r0
 8011b36:	693b      	ldr	r3, [r7, #16]
 8011b38:	1ad3      	subs	r3, r2, r3
 8011b3a:	2b02      	cmp	r3, #2
 8011b3c:	d901      	bls.n	8011b42 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8011b3e:	2303      	movs	r3, #3
 8011b40:	e093      	b.n	8011c6a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011b42:	4b29      	ldr	r3, [pc, #164]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 8011b44:	681b      	ldr	r3, [r3, #0]
 8011b46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d1f0      	bne.n	8011b30 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	69da      	ldr	r2, [r3, #28]
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	6a1b      	ldr	r3, [r3, #32]
 8011b56:	431a      	orrs	r2, r3
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011b5c:	019b      	lsls	r3, r3, #6
 8011b5e:	431a      	orrs	r2, r3
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011b64:	085b      	lsrs	r3, r3, #1
 8011b66:	3b01      	subs	r3, #1
 8011b68:	041b      	lsls	r3, r3, #16
 8011b6a:	431a      	orrs	r2, r3
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b70:	061b      	lsls	r3, r3, #24
 8011b72:	431a      	orrs	r2, r3
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011b78:	071b      	lsls	r3, r3, #28
 8011b7a:	491b      	ldr	r1, [pc, #108]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 8011b7c:	4313      	orrs	r3, r2
 8011b7e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8011b80:	4b1b      	ldr	r3, [pc, #108]	; (8011bf0 <HAL_RCC_OscConfig+0x4b4>)
 8011b82:	2201      	movs	r2, #1
 8011b84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011b86:	f7ff f827 	bl	8010bd8 <HAL_GetTick>
 8011b8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011b8c:	e008      	b.n	8011ba0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8011b8e:	f7ff f823 	bl	8010bd8 <HAL_GetTick>
 8011b92:	4602      	mov	r2, r0
 8011b94:	693b      	ldr	r3, [r7, #16]
 8011b96:	1ad3      	subs	r3, r2, r3
 8011b98:	2b02      	cmp	r3, #2
 8011b9a:	d901      	bls.n	8011ba0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8011b9c:	2303      	movs	r3, #3
 8011b9e:	e064      	b.n	8011c6a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011ba0:	4b11      	ldr	r3, [pc, #68]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 8011ba2:	681b      	ldr	r3, [r3, #0]
 8011ba4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011ba8:	2b00      	cmp	r3, #0
 8011baa:	d0f0      	beq.n	8011b8e <HAL_RCC_OscConfig+0x452>
 8011bac:	e05c      	b.n	8011c68 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8011bae:	4b10      	ldr	r3, [pc, #64]	; (8011bf0 <HAL_RCC_OscConfig+0x4b4>)
 8011bb0:	2200      	movs	r2, #0
 8011bb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011bb4:	f7ff f810 	bl	8010bd8 <HAL_GetTick>
 8011bb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011bba:	e008      	b.n	8011bce <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8011bbc:	f7ff f80c 	bl	8010bd8 <HAL_GetTick>
 8011bc0:	4602      	mov	r2, r0
 8011bc2:	693b      	ldr	r3, [r7, #16]
 8011bc4:	1ad3      	subs	r3, r2, r3
 8011bc6:	2b02      	cmp	r3, #2
 8011bc8:	d901      	bls.n	8011bce <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8011bca:	2303      	movs	r3, #3
 8011bcc:	e04d      	b.n	8011c6a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011bce:	4b06      	ldr	r3, [pc, #24]	; (8011be8 <HAL_RCC_OscConfig+0x4ac>)
 8011bd0:	681b      	ldr	r3, [r3, #0]
 8011bd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	d1f0      	bne.n	8011bbc <HAL_RCC_OscConfig+0x480>
 8011bda:	e045      	b.n	8011c68 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	699b      	ldr	r3, [r3, #24]
 8011be0:	2b01      	cmp	r3, #1
 8011be2:	d107      	bne.n	8011bf4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8011be4:	2301      	movs	r3, #1
 8011be6:	e040      	b.n	8011c6a <HAL_RCC_OscConfig+0x52e>
 8011be8:	40023800 	.word	0x40023800
 8011bec:	40007000 	.word	0x40007000
 8011bf0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8011bf4:	4b1f      	ldr	r3, [pc, #124]	; (8011c74 <HAL_RCC_OscConfig+0x538>)
 8011bf6:	685b      	ldr	r3, [r3, #4]
 8011bf8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	699b      	ldr	r3, [r3, #24]
 8011bfe:	2b01      	cmp	r3, #1
 8011c00:	d030      	beq.n	8011c64 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8011c02:	68fb      	ldr	r3, [r7, #12]
 8011c04:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8011c0c:	429a      	cmp	r2, r3
 8011c0e:	d129      	bne.n	8011c64 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8011c10:	68fb      	ldr	r3, [r7, #12]
 8011c12:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8011c16:	687b      	ldr	r3, [r7, #4]
 8011c18:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8011c1a:	429a      	cmp	r2, r3
 8011c1c:	d122      	bne.n	8011c64 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8011c1e:	68fa      	ldr	r2, [r7, #12]
 8011c20:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8011c24:	4013      	ands	r3, r2
 8011c26:	687a      	ldr	r2, [r7, #4]
 8011c28:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8011c2a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8011c2c:	4293      	cmp	r3, r2
 8011c2e:	d119      	bne.n	8011c64 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8011c30:	68fb      	ldr	r3, [r7, #12]
 8011c32:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011c3a:	085b      	lsrs	r3, r3, #1
 8011c3c:	3b01      	subs	r3, #1
 8011c3e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8011c40:	429a      	cmp	r2, r3
 8011c42:	d10f      	bne.n	8011c64 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8011c44:	68fb      	ldr	r3, [r7, #12]
 8011c46:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c4e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8011c50:	429a      	cmp	r2, r3
 8011c52:	d107      	bne.n	8011c64 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8011c54:	68fb      	ldr	r3, [r7, #12]
 8011c56:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011c5e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8011c60:	429a      	cmp	r2, r3
 8011c62:	d001      	beq.n	8011c68 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8011c64:	2301      	movs	r3, #1
 8011c66:	e000      	b.n	8011c6a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8011c68:	2300      	movs	r3, #0
}
 8011c6a:	4618      	mov	r0, r3
 8011c6c:	3718      	adds	r7, #24
 8011c6e:	46bd      	mov	sp, r7
 8011c70:	bd80      	pop	{r7, pc}
 8011c72:	bf00      	nop
 8011c74:	40023800 	.word	0x40023800

08011c78 <memset>:
 8011c78:	4402      	add	r2, r0
 8011c7a:	4603      	mov	r3, r0
 8011c7c:	4293      	cmp	r3, r2
 8011c7e:	d100      	bne.n	8011c82 <memset+0xa>
 8011c80:	4770      	bx	lr
 8011c82:	f803 1b01 	strb.w	r1, [r3], #1
 8011c86:	e7f9      	b.n	8011c7c <memset+0x4>

08011c88 <__libc_init_array>:
 8011c88:	b570      	push	{r4, r5, r6, lr}
 8011c8a:	4d0d      	ldr	r5, [pc, #52]	; (8011cc0 <__libc_init_array+0x38>)
 8011c8c:	4c0d      	ldr	r4, [pc, #52]	; (8011cc4 <__libc_init_array+0x3c>)
 8011c8e:	1b64      	subs	r4, r4, r5
 8011c90:	10a4      	asrs	r4, r4, #2
 8011c92:	2600      	movs	r6, #0
 8011c94:	42a6      	cmp	r6, r4
 8011c96:	d109      	bne.n	8011cac <__libc_init_array+0x24>
 8011c98:	4d0b      	ldr	r5, [pc, #44]	; (8011cc8 <__libc_init_array+0x40>)
 8011c9a:	4c0c      	ldr	r4, [pc, #48]	; (8011ccc <__libc_init_array+0x44>)
 8011c9c:	f000 f818 	bl	8011cd0 <_init>
 8011ca0:	1b64      	subs	r4, r4, r5
 8011ca2:	10a4      	asrs	r4, r4, #2
 8011ca4:	2600      	movs	r6, #0
 8011ca6:	42a6      	cmp	r6, r4
 8011ca8:	d105      	bne.n	8011cb6 <__libc_init_array+0x2e>
 8011caa:	bd70      	pop	{r4, r5, r6, pc}
 8011cac:	f855 3b04 	ldr.w	r3, [r5], #4
 8011cb0:	4798      	blx	r3
 8011cb2:	3601      	adds	r6, #1
 8011cb4:	e7ee      	b.n	8011c94 <__libc_init_array+0xc>
 8011cb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8011cba:	4798      	blx	r3
 8011cbc:	3601      	adds	r6, #1
 8011cbe:	e7f2      	b.n	8011ca6 <__libc_init_array+0x1e>
 8011cc0:	08011d00 	.word	0x08011d00
 8011cc4:	08011d00 	.word	0x08011d00
 8011cc8:	08011d00 	.word	0x08011d00
 8011ccc:	08011d04 	.word	0x08011d04

08011cd0 <_init>:
 8011cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cd2:	bf00      	nop
 8011cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011cd6:	bc08      	pop	{r3}
 8011cd8:	469e      	mov	lr, r3
 8011cda:	4770      	bx	lr

08011cdc <_fini>:
 8011cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cde:	bf00      	nop
 8011ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011ce2:	bc08      	pop	{r3}
 8011ce4:	469e      	mov	lr, r3
 8011ce6:	4770      	bx	lr
