============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jan 30 2025  05:36:00 pm
  Module:                 wrapper
  Technology libraries:   lib224_b15_7t_108pp_base_nom_tttt_0p800v_25c_tttt_ctyp_ccslnt 1.0
                          lib224_b15_7t_108pp_clk_nom_tttt_0p800v_25c_tttt_ctyp_ccslnt 1.0
                          lib224_b15_7t_108pp_dsclk1_nom_tttt_0p800v_25c_tttt_ctyp_ccslnt 1.0
                          lib224_b15_7t_108pp_ldrseq_nom_tttt_0p800v_25c_tttt_ctyp_ccslnt 1.0
                          lib224_b15_7t_108pp_ldrsupseq_nom_tttt_0p800v_25c_tttt_ctyp_ccslnt 1.0
                          lib224_b15_7t_108pp_pwm_nom_tttt_0p800v_25c_tttt_ctyp_ccslnt 1.0
                          lib224_b15_7t_108pp_seq_nom_tttt_0p800v_25c_tttt_ctyp_ccslnt 1.0
                          lib224_b15_7t_108pp_spcl_nom_tttt_0p800v_25c_tttt_ctyp_ccslnt 1.0
                          lib224_b15_7t_108pp_supbase_nom_tttt_0p800v_25c_tttt_ctyp_ccslnt 1.0
                          lib224_b15_7t_108pp_supclk_nom_tttt_0p800v_25c_tttt_ctyp_ccslnt 1.0
                          lib224_b15_7t_108pp_suppwm_nom_tttt_0p800v_25c_tttt_ctyp_ccslnt 1.0
                          lib224_b15_7t_108pp_supseq_nom_tttt_0p800v_25c_tttt_ctyp_ccslnt 1.0
                          physical_cells 
  Operating conditions:   typical_1.00 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

                 Pin                          Type          Fanout Load Slew Delay Arrival   Location    
                                                                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------------
(clock ideal_clock)                      launch                                          0 R             
regfile_b2h_addr_first_reg_2/clk                                           0    +0       0 R             
regfile_b2h_addr_first_reg_2/o           b15fqn003hn1n02x5       3  4.4   37   +75      75 R             
arbiter_inst/b2h_addr_first[2] 
  ADD_TC_OP_g505__7098/b                                                        +0      75               
  ADD_TC_OP_g505__7098/carry             b15rt0022en1n02x5       1  1.9   17   +44     119 R             
  ADD_TC_OP_g504__8246/b                                                        +0     119               
  ADD_TC_OP_g504__8246/carry             b15rt0022en1n02x5       1  1.9   17   +37     156 R             
  ADD_TC_OP_g503__5122/b                                                        +0     156               
  ADD_TC_OP_g503__5122/carry             b15rt0022en1n02x5       1  1.9   17   +37     193 R             
  ADD_TC_OP_g502__1705/b                                                        +0     193               
  ADD_TC_OP_g502__1705/carry             b15rt0022en1n02x5       1  1.9   17   +37     230 R             
  ADD_TC_OP_g501__2802/b                                                        +0     230               
  ADD_TC_OP_g501__2802/carry             b15rt0022en1n02x5       1  1.9   17   +37     267 R             
  ADD_TC_OP_g500__1617/b                                                        +0     267               
  ADD_TC_OP_g500__1617/carry             b15rt0022en1n02x5       1  1.9   17   +37     304 R             
  ADD_TC_OP_g499__3680/b                                                        +0     304               
  ADD_TC_OP_g499__3680/carry             b15rt0022en1n02x5       1  1.9   17   +37     341 R             
  ADD_TC_OP_g498__6783/b                                                        +0     341               
  ADD_TC_OP_g498__6783/carry             b15rt0022en1n02x5       1  1.9   17   +37     378 R             
  ADD_TC_OP_g497__5526/b                                                        +0     378               
  ADD_TC_OP_g497__5526/carry             b15rt0022en1n02x5       1  1.9   17   +37     415 R             
  ADD_TC_OP_g496__8428/b                                                        +0     415               
  ADD_TC_OP_g496__8428/carry             b15rt0022en1n02x5       1  1.9   17   +37     452 R             
  ADD_TC_OP_g495__4319/b                                                        +0     452               
  ADD_TC_OP_g495__4319/carry             b15rt0022en1n02x5       1  1.9   17   +37     489 R             
  ADD_TC_OP_g494__6260/b                                                        +0     489               
  ADD_TC_OP_g494__6260/carry             b15rt0022en1n02x5       1  1.9   17   +37     526 R             
  ADD_TC_OP_g493__5107/b                                                        +0     526               
  ADD_TC_OP_g493__5107/carry             b15rt0022en1n02x5       1  1.9   17   +37     563 R             
  ADD_TC_OP_g492__2398/b                                                        +0     563               
  ADD_TC_OP_g492__2398/carry             b15rt0022en1n02x5       1  1.9   17   +37     600 R             
  ADD_TC_OP_g491__5477/b                                                        +0     600               
  ADD_TC_OP_g491__5477/carry             b15rt0022en1n02x5       1  1.9   17   +37     637 R             
  ADD_TC_OP_g490__6417/b                                                        +0     637               
  ADD_TC_OP_g490__6417/carry             b15rt0022en1n02x5       1  1.9   17   +37     674 R             
  ADD_TC_OP_g489__7410/b                                                        +0     674               
  ADD_TC_OP_g489__7410/carry             b15rt0022en1n02x5       1  1.9   17   +37     711 R             
  ADD_TC_OP_g488__1666/b                                                        +0     711               
  ADD_TC_OP_g488__1666/carry             b15rt0022en1n02x5       1  1.9   17   +37     748 R             
  ADD_TC_OP_g487__2346/b                                                        +0     748               
  ADD_TC_OP_g487__2346/carry             b15rt0022en1n02x5       1  1.9   17   +37     785 R             
  ADD_TC_OP_g486__2883/b                                                        +0     785               
  ADD_TC_OP_g486__2883/carry             b15rt0022en1n02x5       1  1.9   17   +37     822 R             
  ADD_TC_OP_g485__9945/b                                                        +0     822               
  ADD_TC_OP_g485__9945/carry             b15rt0022en1n02x5       1  1.9   17   +37     859 R             
  ADD_TC_OP_g484__9315/b                                                        +0     859               
  ADD_TC_OP_g484__9315/carry             b15rt0022en1n02x5       1  1.9   17   +37     896 R             
  ADD_TC_OP_g483__6161/b                                                        +0     896               
  ADD_TC_OP_g483__6161/carry             b15rt0022en1n02x5       1  1.9   17   +37     933 R             
  ADD_TC_OP_g482__4733/b                                                        +0     933               
  ADD_TC_OP_g482__4733/carry             b15rt0022en1n02x5       1  1.9   17   +37     970 R             
  ADD_TC_OP_g481__7482/b                                                        +0     970               
  ADD_TC_OP_g481__7482/carry             b15rt0022en1n02x5       1  1.9   17   +37    1007 R             
  ADD_TC_OP_g480__5115/b                                                        +0    1007               
  ADD_TC_OP_g480__5115/carry             b15rt0022en1n02x5       1  1.9   17   +37    1044 R             
  ADD_TC_OP_g479__1881/b                                                        +0    1044               
  ADD_TC_OP_g479__1881/carry             b15rt0022en1n02x5       1  1.9   17   +37    1081 R             
  ADD_TC_OP_g478__6131/b                                                        +0    1081               
  ADD_TC_OP_g478__6131/carry             b15rt0022en1n02x5       1  2.2   19   +38    1120 R             
  ADD_TC_OP_g477__7098/a                                                        +0    1120               
  ADD_TC_OP_g477__7098/out0              b15xorc02an1n03x5       1  1.7   22   +35    1155 R             
  g1269__8246/a                                                                 +0    1155               
  g1269__8246/o                          b15and002an1n04x5       1  1.6   12   +23    1178 R             
  write_data_b2h_addr_first_reg_31/d     b15fqn003hn1n02x5                      +0    1178               
  write_data_b2h_addr_first_reg_31/clk   setup                             0   +23    1201 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock ideal_clock)                      capture                                      1500 R             
---------------------------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :     299ps 
Start-point  : regfile_b2h_addr_first_reg_2/clk
End-point    : arbiter_inst/write_data_b2h_addr_first_reg_31/d

path   2:

                 Pin                          Type          Fanout Load Slew Delay Arrival   Location    
                                                                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------------
(clock ideal_clock)                      launch                                          0 R             
regfile_b2h_addr_first_reg_2/clk                                           0    +0       0 R             
regfile_b2h_addr_first_reg_2/o           b15fqn003hn1n02x5       3  4.4   37   +75      75 R             
arbiter_inst/b2h_addr_first[2] 
  ADD_TC_OP_g505__7098/b                                                        +0      75               
  ADD_TC_OP_g505__7098/carry             b15rt0022en1n02x5       1  1.9   17   +44     119 R             
  ADD_TC_OP_g504__8246/b                                                        +0     119               
  ADD_TC_OP_g504__8246/carry             b15rt0022en1n02x5       1  1.9   17   +37     156 R             
  ADD_TC_OP_g503__5122/b                                                        +0     156               
  ADD_TC_OP_g503__5122/carry             b15rt0022en1n02x5       1  1.9   17   +37     193 R             
  ADD_TC_OP_g502__1705/b                                                        +0     193               
  ADD_TC_OP_g502__1705/carry             b15rt0022en1n02x5       1  1.9   17   +37     230 R             
  ADD_TC_OP_g501__2802/b                                                        +0     230               
  ADD_TC_OP_g501__2802/carry             b15rt0022en1n02x5       1  1.9   17   +37     267 R             
  ADD_TC_OP_g500__1617/b                                                        +0     267               
  ADD_TC_OP_g500__1617/carry             b15rt0022en1n02x5       1  1.9   17   +37     304 R             
  ADD_TC_OP_g499__3680/b                                                        +0     304               
  ADD_TC_OP_g499__3680/carry             b15rt0022en1n02x5       1  1.9   17   +37     341 R             
  ADD_TC_OP_g498__6783/b                                                        +0     341               
  ADD_TC_OP_g498__6783/carry             b15rt0022en1n02x5       1  1.9   17   +37     378 R             
  ADD_TC_OP_g497__5526/b                                                        +0     378               
  ADD_TC_OP_g497__5526/carry             b15rt0022en1n02x5       1  1.9   17   +37     415 R             
  ADD_TC_OP_g496__8428/b                                                        +0     415               
  ADD_TC_OP_g496__8428/carry             b15rt0022en1n02x5       1  1.9   17   +37     452 R             
  ADD_TC_OP_g495__4319/b                                                        +0     452               
  ADD_TC_OP_g495__4319/carry             b15rt0022en1n02x5       1  1.9   17   +37     489 R             
  ADD_TC_OP_g494__6260/b                                                        +0     489               
  ADD_TC_OP_g494__6260/carry             b15rt0022en1n02x5       1  1.9   17   +37     526 R             
  ADD_TC_OP_g493__5107/b                                                        +0     526               
  ADD_TC_OP_g493__5107/carry             b15rt0022en1n02x5       1  1.9   17   +37     563 R             
  ADD_TC_OP_g492__2398/b                                                        +0     563               
  ADD_TC_OP_g492__2398/carry             b15rt0022en1n02x5       1  1.9   17   +37     600 R             
  ADD_TC_OP_g491__5477/b                                                        +0     600               
  ADD_TC_OP_g491__5477/carry             b15rt0022en1n02x5       1  1.9   17   +37     637 R             
  ADD_TC_OP_g490__6417/b                                                        +0     637               
  ADD_TC_OP_g490__6417/carry             b15rt0022en1n02x5       1  1.9   17   +37     674 R             
  ADD_TC_OP_g489__7410/b                                                        +0     674               
  ADD_TC_OP_g489__7410/carry             b15rt0022en1n02x5       1  1.9   17   +37     711 R             
  ADD_TC_OP_g488__1666/b                                                        +0     711               
  ADD_TC_OP_g488__1666/carry             b15rt0022en1n02x5       1  1.9   17   +37     748 R             
  ADD_TC_OP_g487__2346/b                                                        +0     748               
  ADD_TC_OP_g487__2346/carry             b15rt0022en1n02x5       1  1.9   17   +37     785 R             
  ADD_TC_OP_g486__2883/b                                                        +0     785               
  ADD_TC_OP_g486__2883/carry             b15rt0022en1n02x5       1  1.9   17   +37     822 R             
  ADD_TC_OP_g485__9945/b                                                        +0     822               
  ADD_TC_OP_g485__9945/carry             b15rt0022en1n02x5       1  1.9   17   +37     859 R             
  ADD_TC_OP_g484__9315/b                                                        +0     859               
  ADD_TC_OP_g484__9315/carry             b15rt0022en1n02x5       1  1.9   17   +37     896 R             
  ADD_TC_OP_g483__6161/b                                                        +0     896               
  ADD_TC_OP_g483__6161/carry             b15rt0022en1n02x5       1  1.9   17   +37     933 R             
  ADD_TC_OP_g482__4733/b                                                        +0     933               
  ADD_TC_OP_g482__4733/carry             b15rt0022en1n02x5       1  1.9   17   +37     970 R             
  ADD_TC_OP_g481__7482/b                                                        +0     970               
  ADD_TC_OP_g481__7482/carry             b15rt0022en1n02x5       1  1.9   17   +37    1007 R             
  ADD_TC_OP_g480__5115/b                                                        +0    1007               
  ADD_TC_OP_g480__5115/carry             b15rt0022en1n02x5       1  1.9   17   +37    1044 R             
  ADD_TC_OP_g479__1881/b                                                        +0    1044               
  ADD_TC_OP_g479__1881/carry             b15rt0022en1n02x5       1  1.9   17   +37    1081 R             
  ADD_TC_OP_g478__6131/b                                                        +0    1081               
  ADD_TC_OP_g478__6131/sum               b15rt0022en1n02x5       1  1.7   12   +44    1124 F             
  g1272__1881/a                                                                 +0    1125               
  g1272__1881/o                          b15and002an1n04x5       1  1.6    9   +20    1145 F             
  write_data_b2h_addr_first_reg_30/d     b15fqn003hn1n02x5                      +0    1145               
  write_data_b2h_addr_first_reg_30/clk   setup                             0   +29    1174 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock ideal_clock)                      capture                                      1500 R             
---------------------------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :     326ps 
Start-point  : regfile_b2h_addr_first_reg_2/clk
End-point    : arbiter_inst/write_data_b2h_addr_first_reg_30/d


(a) : Net has asynchronous load pins which are being considered ideal.

