AMDGPU_VCE_FIRMWARE_OFFSET,VAR_0
CHIP_STONEY,VAR_1
VCE_SYS_INT_EN,VAR_2
VCE_SYS_INT_TRAP_INTERRUPT_EN,VAR_3
VCE_V3_0_DATA_SIZE,VAR_4
VCE_V3_0_FW_SIZE,VAR_5
VCE_V3_0_STACK_SIZE,VAR_6
WREG32,FUNC_0
WREG32_FIELD,FUNC_1
WREG32_OR,FUNC_2
WREG32_P,FUNC_3
mmVCE_CLOCK_GATING_A,VAR_7
mmVCE_CLOCK_GATING_B,VAR_8
mmVCE_LMI_CACHE_CTRL,VAR_9
mmVCE_LMI_CTRL,VAR_10
mmVCE_LMI_CTRL2,VAR_11
mmVCE_LMI_SWAP_CNTL,VAR_12
mmVCE_LMI_SWAP_CNTL1,VAR_13
mmVCE_LMI_VCPU_CACHE_40BIT_BAR,VAR_14
mmVCE_LMI_VCPU_CACHE_40BIT_BAR0,VAR_15
mmVCE_LMI_VCPU_CACHE_40BIT_BAR1,VAR_16
mmVCE_LMI_VCPU_CACHE_40BIT_BAR2,VAR_17
mmVCE_LMI_VM_CTRL,VAR_18
mmVCE_UENC_CLOCK_GATING,VAR_19
mmVCE_UENC_REG_CLOCK_GATING,VAR_20
mmVCE_VCPU_CACHE_OFFSET0,VAR_21
mmVCE_VCPU_CACHE_OFFSET1,VAR_22
mmVCE_VCPU_CACHE_OFFSET2,VAR_23
mmVCE_VCPU_CACHE_SIZE0,VAR_24
mmVCE_VCPU_CACHE_SIZE1,VAR_25
mmVCE_VCPU_CACHE_SIZE2,VAR_26
mmVCE_VCPU_CNTL,VAR_27
vce_v3_0_mc_resume,FUNC_4
adev,VAR_28
idx,VAR_29
offset,VAR_30
size,VAR_31
