vhdl xil_defaultlib  \
"../../../bd/design_1/ipshared/8f9c/hdl/AXI4Stream_UART_v1_0_M00_AXIS_RX.vhd" \
"../../../bd/design_1/ipshared/8f9c/hdl/AXI4Stream_UART_v1_0_S00_AXIS_TX.vhd" \
"../../../bd/design_1/ipshared/8f9c/hdl/UART_Engine.vhd" \
"../../../bd/design_1/ipshared/8f9c/hdl/UART_Manager.vhd" \
"../../../bd/design_1/ipshared/8f9c/hdl/AXI4Stream_UART_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_AXI4Stream_UART_0_0/sim/design_1_AXI4Stream_UART_0_0.vhd" \
"../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.vhd" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.vhd" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.vhd" \
"../../../bd/design_1/ip/design_1_led_blinker_0_0/sim/design_1_led_blinker_0_0.vhd" \
"../../../bd/design_1/ip/design_1_packetizer_0_1/sim/design_1_packetizer_0_1.vhd" \
"../../../bd/design_1/ip/design_1_depacketizer_0_0/sim/design_1_depacketizer_0_0.vhd" \
"../../../bd/design_1/ip/design_1_img_conv_0_0/sim/design_1_img_conv_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rgb2gray_0_0/sim/design_1_rgb2gray_0_0.vhd" \
"../../../bd/design_1/ip/design_1_bram_writer_0_0/sim/design_1_bram_writer_0_0.vhd" \
"../../../bd/design_1/ip/design_1_led_blinker_0_1/sim/design_1_led_blinker_0_1.vhd" \
"../../../bd/design_1/ip/design_1_led_blinker_0_2/sim/design_1_led_blinker_0_2.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
