\hypertarget{union__hw__i2c__c1}{}\section{\+\_\+hw\+\_\+i2c\+\_\+c1 Union Reference}
\label{union__hw__i2c__c1}\index{\+\_\+hw\+\_\+i2c\+\_\+c1@{\+\_\+hw\+\_\+i2c\+\_\+c1}}


H\+W\+\_\+\+I2\+C\+\_\+\+C1 -\/ I2C Control Register 1 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+i2c.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__i2c__c1_1_1__hw__i2c__c1__bitfields}{\+\_\+hw\+\_\+i2c\+\_\+c1\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__i2c__c1_ad5c8693f4fde1904fbe04f63f62e958f}{}\label{union__hw__i2c__c1_ad5c8693f4fde1904fbe04f63f62e958f}

\item 
struct \hyperlink{struct__hw__i2c__c1_1_1__hw__i2c__c1__bitfields}{\+\_\+hw\+\_\+i2c\+\_\+c1\+::\+\_\+hw\+\_\+i2c\+\_\+c1\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__i2c__c1_a21af7abbe89dc19faeb3630d2d90d423}{}\label{union__hw__i2c__c1_a21af7abbe89dc19faeb3630d2d90d423}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+I2\+C\+\_\+\+C1 -\/ I2C Control Register 1 (RW) 

Reset value\+: 0x00U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2c.\+h\end{DoxyCompactItemize}
