{"Source Block": ["hdl/library/common/ad_mem_asym.v@73:83@HdlIdDef", "  input   [ADDR_WIDTH_B-1:0]  addrb;\n  output  [DATA_WIDTH_B-1:0]  doutb;\n\n  // internal registers\n\n  reg     [DATA_WIDTH_B-1:0]  m_ram[0:MEM_SIZE-1];\n  reg     [DATA_WIDTH_B-1:0]  doutb;\n\n  // write interface\n\n  generate\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[78, "  reg     [DATA_WIDTH_B-1:0]  m_ram[0:MEM_SIZE-1];\n"]], "Add": []}}