Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o Y:/Subject/digital/MipsCPU/test_isim_beh.exe -prj Y:/Subject/digital/MipsCPU/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "Y:/Subject/digital/MipsCPU/REG_FILE.v" into library work
Analyzing Verilog file "Y:/Subject/digital/MipsCPU/ipcore_dir/IRRAM.v" into library work
Analyzing Verilog file "Y:/Subject/digital/MipsCPU/ipcore_dir/DRAM.v" into library work
Analyzing Verilog file "Y:/Subject/digital/MipsCPU/ControlUnit.v" into library work
Analyzing Verilog file "Y:/Subject/digital/MipsCPU/BrUnit.v" into library work
Analyzing Verilog file "Y:/Subject/digital/MipsCPU/ALU.v" into library work
Analyzing Verilog file "Y:/Subject/digital/MipsCPU/MEM_WB.v" into library work
Analyzing Verilog file "Y:/Subject/digital/MipsCPU/MEM.v" into library work
Analyzing Verilog file "Y:/Subject/digital/MipsCPU/IF_ID.v" into library work
Analyzing Verilog file "Y:/Subject/digital/MipsCPU/IF.v" into library work
Analyzing Verilog file "Y:/Subject/digital/MipsCPU/ID_EX.v" into library work
Analyzing Verilog file "Y:/Subject/digital/MipsCPU/ID.v" into library work
Analyzing Verilog file "Y:/Subject/digital/MipsCPU/HazardUnit.v" into library work
Analyzing Verilog file "Y:/Subject/digital/MipsCPU/EXE_MEM.v" into library work
Analyzing Verilog file "Y:/Subject/digital/MipsCPU/EXE.v" into library work
Analyzing Verilog file "Y:/Subject/digital/MipsCPU/cpu.v" into library work
Analyzing Verilog file "Y:/Subject/digital/MipsCPU/top.v" into library work
Analyzing Verilog file "Y:/Subject/digital/MipsCPU/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "Y:/Subject/digital/MipsCPU/MEM.v" Line 31: Port dpra is not connected to this instance
Completed static elaboration
Compiling module DIST_MEM_GEN_V5_1(C_FAMILY="spar...
Compiling module IRRAM
Compiling module IF
Compiling module IF_ID
Compiling module REG_FILE
Compiling module ControlUnit
Compiling module BrUnit
Compiling module ID
Compiling module ID_EX
Compiling module ALU
Compiling module EXE
Compiling module EXE_MEM
Compiling module DIST_MEM_GEN_V5_1(C_FAMILY="spar...
Compiling module DRAM
Compiling module MEM
Compiling module MEM_WB
Compiling module HazardUnit
Compiling module CPU
Compiling module top
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 16 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\test_isim_beh.exe.sim\libPortability.dll".
Compiled 21 Verilog Units
Built simulation executable Y:/Subject/digital/MipsCPU/test_isim_beh.exe
Fuse Memory Usage: 29712 KB
Fuse CPU Usage: 796 ms
