{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-526,-363",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port AXIS_IN -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port ddr4 -pg 1 -lvl 5 -x 1360 -y 60 -defaultsOSRD
preplace port ddr4_clk -pg 1 -lvl 5 -x 1360 -y 80 -defaultsOSRD -right
preplace port RAM_AXI -pg 1 -lvl 5 -x 1360 -y 100 -defaultsOSRD -right
preplace port port-id_cmac_clk -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port port-id_sys_reset -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port port-id_capture -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port port-id_erase_idle -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD -left
preplace port port-id_erase_ram -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_init_calib_complete -pg 1 -lvl 5 -x 1360 -y 120 -defaultsOSRD
preplace port port-id_ram_clk -pg 1 -lvl 5 -x 1360 -y 280 -defaultsOSRD
preplace portBus ram_resetn_out -pg 1 -lvl 5 -x 1360 -y 140 -defaultsOSRD
preplace inst packet_gate -pg 1 -lvl 1 -x 190 -y 240 -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir clk left -pinY clk 20L -pinDir sys_reset left -pinY sys_reset 40L -pinDir enable_async left -pinY enable_async 60L
preplace inst add_header -pg 1 -lvl 2 -x 510 -y 240 -swap {0 1 2 3 4 5 6 7 8 9 10 12 11 13 14} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir sys_reset left -pinY sys_reset 40L -pinDir src_clk left -pinY src_clk 20L -pinDir dst_clk right -pinY dst_clk 20R -pinDir capture_async left -pinY capture_async 120L
preplace inst stream_to_ram -pg 1 -lvl 3 -x 850 -y 240 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 40 39 41 42} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk left -pinY clk 40L -pinDir sys_reset left -pinY sys_reset 20L -pinBusDir ram_blocks_written right -pinBusY ram_blocks_written 20R -pinDir out_of_ram right -pinY out_of_ram 40R
preplace inst ddr4_ram -pg 1 -lvl 4 -x 1200 -y 60 -swap {3 1 2 0 4 5 6 7 8 9 10 11 12 13 14 15 16 17 87 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 18 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 126 125 122 123 124} -defaultsOSRD -pinDir ddr4_clk right -pinY ddr4_clk 20R -pinDir ddr4 right -pinY ddr4 0R -pinDir S02_AXI left -pinY S02_AXI 180L -pinDir S00_AXI right -pinY S00_AXI 40R -pinDir S01_AXI left -pinY S01_AXI 0L -pinDir ram_clk right -pinY ram_clk 220R -pinDir sys_reset left -pinY sys_reset 220L -pinDir init_calib_complete right -pinY init_calib_complete 60R -pinDir ram_reset left -pinY ram_reset 200L -pinBusDir ram_resetn_out right -pinBusY ram_resetn_out 80R
preplace inst fill_ram -pg 1 -lvl 3 -x 850 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 39 37 36 35 38} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk left -pinY clk 40L -pinDir reset right -pinY reset 40R -pinBusDir elapsed right -pinBusY elapsed 20R -pinDir idle left -pinY idle 0L -pinDir start_async left -pinY start_async 20L
preplace netloc capture_1 1 0 2 20 360 NJ
preplace netloc cmac_clk_1 1 0 2 20 160 340
preplace netloc ddr4_c0_ddr4_ui_clk 1 2 3 660 160 1040 330 1340
preplace netloc ddr4_ram_init_calib_complete 1 4 1 NJ 120
preplace netloc ddr4_ram_ram_reset 1 3 1 1060 100n
preplace netloc erase_ram_1 1 0 3 NJ 80 NJ 80 NJ
preplace netloc fill_ram_0_idle 1 0 3 NJ 60 NJ 60 NJ
preplace netloc sys_reset_1 1 0 4 40 180 360 180 680 180 1020
preplace netloc ddr4_ram_ram_resetn_out 1 4 1 N 140
preplace netloc AXIS_IN_1 1 0 1 NJ 240
preplace netloc Conn1 1 4 1 NJ 60
preplace netloc Conn2 1 4 1 NJ 80
preplace netloc add_header_AXIS_OUT 1 2 1 N 240
preplace netloc fill_ram_0_M_AXI 1 3 1 N 60
preplace netloc packet_gate_AXIS_OUT 1 1 1 N 240
preplace netloc stream_to_ram_M_AXI 1 3 1 N 240
preplace netloc S00_AXI_1 1 4 1 NJ 100
levelinfo -pg 1 0 190 510 850 1200 1360
pagesize -pg 1 -db -bbox -sgen -130 0 1560 420
",
   "No Loops_ScaleFactor":"0.742108",
   "No Loops_TopLeft":"-124,-232",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port AXIS_IN -pg 1 -lvl 0 -x -10 -y -50 -defaultsOSRD
preplace port port-id_cmac_clk -pg 1 -lvl 0 -x -10 -y -30 -defaultsOSRD
preplace port port-id_sys_reset -pg 1 -lvl 0 -x -10 -y -10 -defaultsOSRD
preplace port port-id_capture -pg 1 -lvl 0 -x -10 -y 10 -defaultsOSRD
preplace inst packet_gate -pg 1 -lvl 1 -x 160 -y -20 -defaultsOSRD
preplace netloc cmac_clk_1 1 0 1 N -30
preplace netloc sys_reset_1 1 0 1 N -10
preplace netloc capture_1 1 0 1 N 10
preplace netloc AXIS_IN_1 1 0 1 N -50
levelinfo -pg 1 -10 160 320
pagesize -pg 1 -db -bbox -sgen -130 -110 320 180
"
}
0
