// Seed: 2755902649
module module_0;
  final id_1 <= -1;
  always id_2 <= 1;
  id_3(
      -1, -1, id_2
  );
  wire id_4;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_4 :
  assert property (@(negedge id_1) -1) id_2[-1'b0&1] = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  module_2 modCall_1 ();
  int id_9;
endmodule
