# Reading D:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do ROM_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {E:/quartus/EDA_PROJECT/ROM/ROM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ROM
# -- Compiling architecture art of ROM
# vcom -93 -work work {E:/quartus/EDA_PROJECT/ROM/sin.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sin
# -- Compiling architecture SYN of sin
# vcom -93 -work work {E:/quartus/EDA_PROJECT/ROM/cos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity cos
# -- Compiling architecture SYN of cos
# 
vsim -voptargs=+acc work.rom(art)
# vsim -voptargs=+acc work.rom(art) 
add wave -position insertpoint  \
sim:/rom/clk \
sim:/rom/din1 \
sim:/rom/din2 \
sim:/rom/s_address
force -freeze sim:/rom/clk 1 0, 0 {50 ps} -r 100
# Break key hit 
run -all
run -all
run -all
run -all
# Break key hit 
