

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>PoC.cache.mem &mdash; The PoC-Library 1.1.2 documentation</title>
  

  
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="../../static/css/theme.css" type="text/css" />
  

  
    <link rel="stylesheet" href="../../static/css/custom.css" type="text/css" />
  

  
        <link rel="index" title="Index"
              href="../../genindex.html"/>
        <link rel="search" title="Search" href="../../search.html"/>
    <link rel="top" title="The PoC-Library 1.1.2 documentation" href="../../index.html"/>
        <link rel="up" title="PoC.cache" href="index.html"/>
        <link rel="next" title="PoC.cache.par" href="cache_par.html"/>
        <link rel="prev" title="PoC.cache.cpu" href="cache_cpu.html"/> 

  
  <script src="../../static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">

   
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> The PoC-Library
          

          
          </a>

          
            
            
              <div class="version">
                1.1
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
                <p class="caption"><span class="caption-text">Introduction</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../WhatIsPoC/index.html">What is PoC?</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../QuickStart.html">Quick Start Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../GetInvolved/index.html">Get Involved</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../References/Licenses/License.html">Apache License 2.0</a></li>
</ul>
<p class="caption"><span class="caption-text">Main Documentation</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../UsingPoC/index.html">Using PoC</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Interfaces/index.html">IP Core Interfaces</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">IP Core Documentations</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../common/index.html">common</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sim/index.html">sim</a></li>
<li class="toctree-l2"><a class="reference internal" href="../alt/index.html">alt</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arith/index.html">arith</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bus/index.html">bus</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">cache</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="cache_cpu.html">cache_cpu</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">cache_mem</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#configuration">Configuration</a></li>
<li class="toctree-l4"><a class="reference internal" href="#operation">Operation</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="cache_par.html">cache_par</a></li>
<li class="toctree-l3"><a class="reference internal" href="cache_par2.html">cache_par2</a></li>
<li class="toctree-l3"><a class="reference internal" href="cache_replacement_policy.html">cache_replacement_policy</a></li>
<li class="toctree-l3"><a class="reference internal" href="cache_tagunit_par.html">cache_tagunit_par</a></li>
<li class="toctree-l3"><a class="reference internal" href="cache_tagunit_seq.html">cache_tagunit_seq</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../comm/index.html">comm</a></li>
<li class="toctree-l2"><a class="reference internal" href="../dstruct/index.html">dstruct</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fifo/index.html">fifo</a></li>
<li class="toctree-l2"><a class="reference internal" href="../io/index.html">io</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mem/index.html">mem</a></li>
<li class="toctree-l2"><a class="reference internal" href="../misc/index.html">misc</a></li>
<li class="toctree-l2"><a class="reference internal" href="../net/index.html">net</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sort/index.html">sort</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xil/index.html">xil</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../Miscelaneous/ThirdParty.html">Third Party Libraries</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ConstraintFiles/index.html">Constraint Files</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ToolChains/index.html">Tool Chain Specifics</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Examples/index.html">Examples</a></li>
</ul>
<p class="caption"><span class="caption-text">References</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../References/CommandReference.html">Command Reference</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../References/Database.html">IP Core Database</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../PyInfrastructure/index.html">Python Infrastructure</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../References/more.html">More ...</a></li>
</ul>
<p class="caption"><span class="caption-text">Appendix</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../ChangeLog/index.html">Change Log</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../genindex.html">Index</a></li>
</ul>
<p class="caption"><span class="caption-text">Internal</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../Internal/ToDo.html">ToDo List</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Internal/Sphinx.html">Sphinx</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">The PoC-Library</a>
        
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html">Docs</a> &raquo;</li>
        
          <li><a href="../index.html">IP Core Documentations</a> &raquo;</li>
        
          <li><a href="index.html">PoC.cache</a> &raquo;</li>
        
      <li>PoC.cache.mem</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../sources/IPCores/cache/cache_mem.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="poc-cache-mem">
<span id="ip-cache-mem"></span><h1>PoC.cache.mem<a class="headerlink" href="#poc-cache-mem" title="Permalink to this headline">¶</a></h1>
<div class="sidebar">
<p class="first sidebar-title">GitHub Links</p>
<ul class="last simple">
<li><a class="reference external" href="https://github.com/VLSI-EDA/PoC/blob/master/src/cache/cache_mem.vhdl"><img alt="Source Code on GitHub" src="../../images/GitHub-Mark-32px.png" style="width: 12.8px; height: 12.8px;" /></a> <a class="reference external" href="https://github.com/VLSI-EDA/PoC/blob/master/src/cache/cache_mem.vhdl?ts=2">Sourcecode</a></li>
<li><a class="reference external" href="https://github.com/VLSI-EDA/PoC/blob/master/tb/cache/cache_mem_tb.vhdl"><img alt="Source Code on GitHub" src="../../images/GitHub-Mark-32px.png" style="width: 12.8px; height: 12.8px;" /></a> <a class="reference external" href="https://github.com/VLSI-EDA/PoC/blob/master/tb/cache/cache_mem_tb.vhdl?ts=2">Testbench</a></li>
</ul>
</div>
<p>This unit provides a cache (<a class="reference internal" href="cache_par2.html#ip-cache-par2"><span class="std std-ref">PoC.cache.par2</span></a>) together
with a cache controller which reads / writes cache lines from / to memory.
It has two <a class="reference internal" href="../../Interfaces/Memory.html#int-poc-mem"><span class="std std-ref">PoC.Mem Interface</span></a> interfaces:</p>
<ul class="simple">
<li>one for the &#8220;CPU&#8221; side  (ports with prefix <code class="docutils literal"><span class="pre">cpu_</span></code>), and</li>
<li>one for the memory side (ports with prefix <code class="docutils literal"><span class="pre">mem_</span></code>).</li>
</ul>
<p>Thus, this unit can be placed into an already available memory path between
the CPU and the memory (controller). If you want to plugin a cache into a
CPU pipeline, see <a class="reference internal" href="cache_cpu.html#ip-cache-cpu"><span class="std std-ref">PoC.cache.cpu</span></a>.</p>
<div class="section" id="configuration">
<h2>Configuration<a class="headerlink" href="#configuration" title="Permalink to this headline">¶</a></h2>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="73%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>REPLACEMENT_POLICY</td>
<td>Replacement policy of embedded cache. For supported
values see PoC.cache_replacement_policy.</td>
</tr>
<tr class="row-odd"><td>CACHE_LINES</td>
<td>Number of cache lines.</td>
</tr>
<tr class="row-even"><td>ASSOCIATIVITY</td>
<td>Associativity of embedded cache.</td>
</tr>
<tr class="row-odd"><td>CPU_ADDR_BITS</td>
<td>Number of address bits on the CPU side. Each address
identifies one memory word as seen from the CPU.
Calculated from other parameters as described below.</td>
</tr>
<tr class="row-even"><td>CPU_DATA_BITS</td>
<td>Width of the data bus (in bits) on the CPU side.
CPU_DATA_BITS must be divisible by 8.</td>
</tr>
<tr class="row-odd"><td>MEM_ADDR_BITS</td>
<td>Number of address bits on the memory side. Each
address identifies one word in the memory.</td>
</tr>
<tr class="row-even"><td>MEM_DATA_BITS</td>
<td>Width of a memory word and of a cache line in bits.
MEM_DATA_BITS must be divisible by CPU_DATA_BITS.</td>
</tr>
<tr class="row-odd"><td>OUTSTANDING_REQ</td>
<td>Number of oustanding requests, see notes below.</td>
</tr>
</tbody>
</table>
<p>If the CPU data-bus width is smaller than the memory data-bus width, then
the CPU needs additional address bits to identify one CPU data word inside a
memory word. Thus, the CPU address-bus width is calculated from:</p>
<div class="highlight-default"><div class="highlight"><pre><span></span><span class="n">CPU_ADDR_BITS</span><span class="o">=</span><span class="n">log2ceil</span><span class="p">(</span><span class="n">MEM_DATA_BITS</span><span class="o">/</span><span class="n">CPU_DATA_BITS</span><span class="p">)</span><span class="o">+</span><span class="n">MEM_ADDR_BITS</span>
</pre></div>
</div>
<p>The write policy is: write-through, no-write-allocate.</p>
<p>The maximum throughput is one request per clock cycle, except for
<code class="docutils literal"><span class="pre">OUSTANDING_REQ</span> <span class="pre">=</span> <span class="pre">1</span></code>.</p>
<p>If <code class="docutils literal"><span class="pre">OUTSTANDING_REQ</span></code> is:</p>
<ul class="simple">
<li>1: then 1 request is buffered by a single register. To give a short
critical path (clock-to-output delay) for <code class="docutils literal"><span class="pre">cpu_rdy</span></code>, the throughput is
degraded to one request per 2 clock cycles at maximum.</li>
<li>2: then 2 requests are buffered by <a class="reference internal" href="../fifo/fifo_glue.html#ip-fifo-glue"><span class="std std-ref">PoC.fifo.glue</span></a>. This setting has
the lowest area requirements without degrading the performance.</li>
<li>&gt;2: then the requests are buffered by <a class="reference internal" href="../fifo/fifo_cc_got.html#ip-fifo-cc-got"><span class="std std-ref">PoC.fifo.cc_got</span></a>. The number of
outstanding requests is rounded up to the next suitable value. This setting
is useful in applications with out-of-order execution (of other
operations). The CPU requests to the cache are always processed in-order.</li>
</ul>
</div>
<div class="section" id="operation">
<h2>Operation<a class="headerlink" href="#operation" title="Permalink to this headline">¶</a></h2>
<p>Memory accesses are always aligned to a word boundary. Each memory word
(and each cache line) consists of MEM_DATA_BITS bits.
For example if MEM_DATA_BITS=128:</p>
<ul class="simple">
<li>memory address 0 selects the bits   0..127 in memory,</li>
<li>memory address 1 selects the bits 128..256 in memory, and so on.</li>
</ul>
<p>Cache accesses are always aligned to a CPU word boundary. Each CPU word
consists of CPU_DATA_BITS bits. For example if CPU_DATA_BITS=32:</p>
<ul class="simple">
<li>CPU address 0 selects the bits   0.. 31 in memory word 0,</li>
<li>CPU address 1 selects the bits  32.. 63 in memory word 0,</li>
<li>CPU address 2 selects the bits  64.. 95 in memory word 0,</li>
<li>CPU address 3 selects the bits  96..127 in memory word 0,</li>
<li>CPU address 4 selects the bits   0.. 31 in memory word 1,</li>
<li>CPU address 5 selects the bits  32.. 63 in memory word 1, and so on.</li>
</ul>
<p>A synchronous reset must be applied even on a FPGA.</p>
<p>The interface is documented in detail <a class="reference internal" href="../../Interfaces/Memory.html#int-poc-mem"><span class="std std-ref">here</span></a>.</p>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">If the design is synthesized with Xilinx ISE / XST, then the synthesis
option &#8220;Keep Hierarchy&#8221; must be set to SOFT or TRUE.</p>
</div>
<p class="rubric">Entity Declaration:</p>
<div class="highlight-vhdl"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre> 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="k">entity</span> <span class="nc">cache_mem</span> <span class="k">is</span>
  <span class="k">generic</span> <span class="p">(</span>
    <span class="n">REPLACEMENT_POLICY</span> <span class="o">:</span> <span class="kt">string</span>   <span class="o">:=</span> <span class="s">&quot;LRU&quot;</span><span class="p">;</span>
    <span class="n">CACHE_LINES</span>        <span class="o">:</span> <span class="kt">positive</span><span class="p">;</span>
    <span class="n">ASSOCIATIVITY</span>      <span class="o">:</span> <span class="kt">positive</span><span class="p">;</span>
    <span class="n">CPU_DATA_BITS</span>      <span class="o">:</span> <span class="kt">positive</span><span class="p">;</span>
    <span class="n">MEM_ADDR_BITS</span>      <span class="o">:</span> <span class="kt">positive</span><span class="p">;</span>
    <span class="n">MEM_DATA_BITS</span>      <span class="o">:</span> <span class="kt">positive</span><span class="p">;</span>
    <span class="n">OUTSTANDING_REQ</span>    <span class="o">:</span> <span class="kt">positive</span> <span class="o">:=</span> <span class="mi">2</span>
  <span class="p">);</span>
  <span class="k">port</span> <span class="p">(</span>
    <span class="n">clk</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span> <span class="c1">-- clock</span>
    <span class="n">rst</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span> <span class="c1">-- reset</span>
    
    <span class="c1">-- &quot;CPU&quot; side</span>
    <span class="n">cpu_req</span>   <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">cpu_write</span> <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">cpu_addr</span>  <span class="o">:</span> <span class="k">in</span>  <span class="kt">unsigned</span><span class="p">(</span><span class="n">log2ceil</span><span class="p">(</span><span class="n">MEM_DATA_BITS</span><span class="o">/</span><span class="n">CPU_DATA_BITS</span><span class="p">)</span><span class="o">+</span><span class="n">MEM_ADDR_BITS</span><span class="o">-</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">cpu_wdata</span> <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">CPU_DATA_BITS</span><span class="o">-</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">cpu_wmask</span> <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">CPU_DATA_BITS</span><span class="o">/</span><span class="mi">8</span><span class="o">-</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span> <span class="o">:=</span> <span class="p">(</span><span class="k">others</span> <span class="o">=&gt;</span> <span class="sc">&#39;0&#39;</span><span class="p">);</span>
    <span class="n">cpu_rdy</span>   <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">cpu_rstb</span>  <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">cpu_rdata</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">CPU_DATA_BITS</span><span class="o">-</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    
    <span class="c1">-- Memory side</span>
    <span class="n">mem_req</span>   <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">mem_write</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">mem_addr</span>  <span class="o">:</span> <span class="k">out</span> <span class="kt">unsigned</span><span class="p">(</span><span class="n">MEM_ADDR_BITS</span><span class="o">-</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">mem_wdata</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">MEM_DATA_BITS</span><span class="o">-</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">mem_wmask</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">MEM_DATA_BITS</span><span class="o">/</span><span class="mi">8</span><span class="o">-</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">mem_rdy</span>   <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">mem_rstb</span>  <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">mem_rdata</span> <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">MEM_DATA_BITS</span><span class="o">-</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span>
    <span class="p">);</span>
<span class="k">end</span> <span class="k">entity</span><span class="p">;</span>
</pre></div>
</td></tr></table></div>
<div class="admonition seealso">
<p class="first admonition-title">See also</p>
<p class="last"><a class="reference internal" href="cache_cpu.html#ip-cache-cpu"><span class="std std-ref">PoC.cache.cpu</span></a></p>
</div>
</div>
</div>

    <script type="text/javascript">
        function init() {
            WaveDrom.ProcessAll();
        }
        window.onload = init;
    </script>

           </div>
           <div class="articleComments">
            
           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="cache_par.html" class="btn btn-neutral float-right" title="PoC.cache.par" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="cache_cpu.html" class="btn btn-neutral" title="PoC.cache.cpu" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2007-2016 Technische Universitaet Dresden - Germany, Chair of VLSI-Design, Diagnostics and Architecture.
      Last updated on Mar 12, 2017.

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/snide/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'../../',
            VERSION:'1.1.2',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true,
            SOURCELINK_SUFFIX: '.txt'
        };
    </script>
      <script type="text/javascript" src="../../static/jquery.js"></script>
      <script type="text/javascript" src="../../static/underscore.js"></script>
      <script type="text/javascript" src="../../static/doctools.js"></script>
      <script type="text/javascript" src="http://wavedrom.com/skins/default.js"></script>
      <script type="text/javascript" src="http://wavedrom.com/WaveDrom.js"></script>
      <script type="text/javascript" src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>

  

  
  
    <script type="text/javascript" src="../../static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
      });
  </script>
   

</body>
</html>
