Analysis & Synthesis report for de2_150
Mon Jun 13 11:55:26 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Jun 13 11:55:26 2016           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; de2_150                                     ;
; Top-level Entity Name              ; de2_150_top                                 ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; de2_150_top        ; de2_150            ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Auto RAM Block Balancing                                                   ; Off                ; On                 ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Jun 13 11:55:14 2016
Info: Command: quartus_map de2_150
Warning (20028): Parallel compilation is not licensed and has been disabled
Error (10170): Verilog HDL syntax error at de2_150_top.sv(93) near text: "}";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/wardac/NyuziProcessor/hardware/fpga/de2-150/de2_150_top.sv Line: 93
Error (10112): Ignored design unit "de2_150_top" at de2_150_top.sv(19) due to previous errors File: /home/wardac/NyuziProcessor/hardware/fpga/de2-150/de2_150_top.sv Line: 19
Info (12021): Found 0 design units, including 0 entities, in source file de2_150_top.sv
Info (12021): Found 1 design units, including 1 entities, in source file /home/wardac/NyuziProcessor/hardware/fpga/common/vga_sequencer.sv
    Info (12023): Found entity 1: vga_sequencer File: /home/wardac/NyuziProcessor/hardware/fpga/common/vga_sequencer.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /home/wardac/NyuziProcessor/hardware/fpga/common/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: /home/wardac/NyuziProcessor/hardware/fpga/common/vga_controller.sv Line: 23
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/fpga/common/sdram_controller.sv
Info (12021): Found 1 design units, including 1 entities, in source file /home/wardac/NyuziProcessor/hardware/fpga/common/spi_controller.sv
    Info (12023): Found entity 1: spi_controller File: /home/wardac/NyuziProcessor/hardware/fpga/common/spi_controller.sv Line: 22
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/fpga/common/axi_rom.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv
Info (12021): Found 1 design units, including 1 entities, in source file /home/wardac/NyuziProcessor/hardware/fpga/common/uart.sv
    Info (12023): Found entity 1: uart File: /home/wardac/NyuziProcessor/hardware/fpga/common/uart.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/wardac/NyuziProcessor/hardware/fpga/common/uart_transmit.sv
    Info (12023): Found entity 1: uart_transmit File: /home/wardac/NyuziProcessor/hardware/fpga/common/uart_transmit.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/wardac/NyuziProcessor/hardware/fpga/common/uart_receive.sv
    Info (12023): Found entity 1: uart_receive File: /home/wardac/NyuziProcessor/hardware/fpga/common/uart_receive.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/wardac/NyuziProcessor/hardware/fpga/common/synchronizer.sv
    Info (12023): Found entity 1: synchronizer File: /home/wardac/NyuziProcessor/hardware/fpga/common/synchronizer.sv Line: 21
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/fpga/common/gpio_controller.sv
Info (12021): Found 1 design units, including 1 entities, in source file /home/wardac/NyuziProcessor/hardware/fpga/common/ps2_controller.sv
    Info (12023): Found entity 1: ps2_controller File: /home/wardac/NyuziProcessor/hardware/fpga/common/ps2_controller.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/wardac/NyuziProcessor/hardware/fpga/common/timer.sv
    Info (12023): Found entity 1: timer File: /home/wardac/NyuziProcessor/hardware/fpga/common/timer.sv Line: 21
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/io_request_queue.sv
Info (12021): Found 1 design units, including 1 entities, in source file /home/wardac/NyuziProcessor/hardware/core/idx_to_oh.sv
    Info (12023): Found entity 1: idx_to_oh File: /home/wardac/NyuziProcessor/hardware/core/idx_to_oh.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /home/wardac/NyuziProcessor/hardware/core/oh_to_idx.sv
    Info (12023): Found entity 1: oh_to_idx File: /home/wardac/NyuziProcessor/hardware/core/oh_to_idx.sv Line: 24
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/writeback_stage.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/thread_select_stage.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/sync_fifo.sv
Info (12021): Found 1 design units, including 1 entities, in source file /home/wardac/NyuziProcessor/hardware/core/sram_2r1w.sv
    Info (12023): Found entity 1: sram_2r1w File: /home/wardac/NyuziProcessor/hardware/core/sram_2r1w.sv Line: 30
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/sram_1r1w.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/int_execute_stage.sv
Info (12021): Found 1 design units, including 1 entities, in source file /home/wardac/NyuziProcessor/hardware/core/reciprocal_rom.sv
    Info (12023): Found entity 1: reciprocal_rom File: /home/wardac/NyuziProcessor/hardware/core/reciprocal_rom.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/wardac/NyuziProcessor/hardware/core/performance_counters.sv
    Info (12023): Found entity 1: performance_counters File: /home/wardac/NyuziProcessor/hardware/core/performance_counters.sv Line: 22
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/operand_fetch_stage.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/fp_execute_stage5.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/fp_execute_stage4.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/fp_execute_stage3.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/fp_execute_stage2.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/fp_execute_stage1.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/l2_cache_update_stage.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/l2_cache_read_stage.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/l2_cache_pending_miss_cam.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/l1_l2_interface.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/l2_cache_arb_stage.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/l2_cache.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/l1_store_queue.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/l1_load_miss_queue.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/instruction_decode_stage.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/ifetch_tag_stage.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/ifetch_data_stage.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/nyuzi.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/dcache_tag_stage.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/dcache_data_stage.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/core.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/control_registers.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/cam.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/cache_lru.sv
Info (12021): Found 1 design units, including 1 entities, in source file /home/wardac/NyuziProcessor/hardware/core/rr_arbiter.sv
    Info (12023): Found entity 1: rr_arbiter File: /home/wardac/NyuziProcessor/hardware/core/rr_arbiter.sv Line: 27
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/io_interconnect.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/tlb.sv
Error (10149): Verilog HDL Declaration error at defines.sv(44): identifier "OP_OR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 44
Error (10149): Verilog HDL Declaration error at defines.sv(45): identifier "OP_AND" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 45
Error (10149): Verilog HDL Declaration error at defines.sv(46): identifier "OP_XOR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 46
Error (10149): Verilog HDL Declaration error at defines.sv(47): identifier "OP_ADD_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 47
Error (10149): Verilog HDL Declaration error at defines.sv(48): identifier "OP_SUB_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 48
Error (10149): Verilog HDL Declaration error at defines.sv(49): identifier "OP_MULL_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 49
Error (10149): Verilog HDL Declaration error at defines.sv(50): identifier "OP_MULH_U" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 50
Error (10149): Verilog HDL Declaration error at defines.sv(51): identifier "OP_ASHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 51
Error (10149): Verilog HDL Declaration error at defines.sv(52): identifier "OP_SHR" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 52
Error (10149): Verilog HDL Declaration error at defines.sv(53): identifier "OP_SHL" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 53
Error (10149): Verilog HDL Declaration error at defines.sv(54): identifier "OP_CLZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 54
Error (10149): Verilog HDL Declaration error at defines.sv(55): identifier "OP_SHUFFLE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 55
Error (10149): Verilog HDL Declaration error at defines.sv(56): identifier "OP_CTZ" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 56
Error (10149): Verilog HDL Declaration error at defines.sv(57): identifier "OP_MOVE" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 57
Error (10149): Verilog HDL Declaration error at defines.sv(58): identifier "OP_CMPEQ_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 58
Error (10149): Verilog HDL Declaration error at defines.sv(59): identifier "OP_CMPNE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 59
Error (10149): Verilog HDL Declaration error at defines.sv(60): identifier "OP_CMPGT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 60
Error (10149): Verilog HDL Declaration error at defines.sv(61): identifier "OP_CMPGE_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 61
Error (10149): Verilog HDL Declaration error at defines.sv(62): identifier "OP_CMPLT_I" is already declared in the present scope File: /home/wardac/NyuziProcessor/hardware/core/defines.sv Line: 62
Info (12021): Found 0 design units, including 0 entities, in source file /home/wardac/NyuziProcessor/hardware/core/interrupt_controller.sv
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 743 errors, 1 warning
    Error: Peak virtual memory: 1270 megabytes
    Error: Processing ended: Mon Jun 13 11:55:26 2016
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:35


