INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:47:52 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.209ns  (required time - arrival time)
  Source:                 buffer23/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            buffer35/dataReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.598ns (18.810%)  route 2.581ns (81.189%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=934, unset)          0.508     0.508    buffer23/fifo/clk
    SLICE_X10Y118        FDRE                                         r  buffer23/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer23/fifo/Empty_reg/Q
                         net (fo=9, routed)           0.374     1.136    fork9/control/generateBlocks[4].regblock/transmitValue_i_2__21
    SLICE_X11Y120        LUT4 (Prop_lut4_I2_O)        0.043     1.179 r  fork9/control/generateBlocks[4].regblock/memEnd_valid_i_4__0/O
                         net (fo=9, routed)           0.308     1.487    control_merge0/tehb/control/dataReg_reg[0]_2
    SLICE_X9Y120         LUT6 (Prop_lut6_I1_O)        0.043     1.530 r  control_merge0/tehb/control/fullReg_i_3__3/O
                         net (fo=29, routed)          0.244     1.774    control_merge1/fork_valid/generateBlocks[1].regblock/Full_reg_3
    SLICE_X9Y118         LUT6 (Prop_lut6_I4_O)        0.043     1.817 f  control_merge1/fork_valid/generateBlocks[1].regblock/Empty_i_2__0/O
                         net (fo=8, routed)           0.326     2.143    buffer11/fifo/Full_reg_2
    SLICE_X10Y116        LUT6 (Prop_lut6_I2_O)        0.043     2.186 r  buffer11/fifo/transmitValue_i_3__8/O
                         net (fo=2, routed)           0.167     2.352    buffer56/control/transmitValue_reg_12
    SLICE_X11Y116        LUT6 (Prop_lut6_I0_O)        0.043     2.395 r  buffer56/control/transmitValue_i_2__7/O
                         net (fo=2, routed)           0.414     2.810    buffer56/control/fork24/control/blockStopArray[2]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.043     2.853 r  buffer56/control/transmitValue_i_2__6/O
                         net (fo=5, routed)           0.316     3.168    buffer56/control/transmitValue_i_2__6_n_0
    SLICE_X11Y125        LUT6 (Prop_lut6_I2_O)        0.043     3.211 r  buffer56/control/fullReg_i_3__2/O
                         net (fo=6, routed)           0.251     3.462    control_merge2/tehb/control/dataReg_reg[5]
    SLICE_X10Y127        LUT5 (Prop_lut5_I3_O)        0.043     3.505 r  control_merge2/tehb/control/dataReg[5]_i_1__6/O
                         net (fo=6, routed)           0.182     3.687    buffer35/E[0]
    SLICE_X10Y128        FDRE                                         r  buffer35/dataReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=934, unset)          0.483     3.683    buffer35/clk
    SLICE_X10Y128        FDRE                                         r  buffer35/dataReg_reg[2]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X10Y128        FDRE (Setup_fdre_C_CE)      -0.169     3.478    buffer35/dataReg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.478    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                 -0.209    




