

================================================================
== Vitis HLS Report for 'fir_Pipeline_VITIS_LOOP_33_2'
================================================================
* Date:           Tue Sep 16 19:15:34 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FIR_128
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.100 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_2  |      128|      128|         2|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     72|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|     20|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      43|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    2|      43|    137|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+---+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-------------------+---------+----+---+----+-----+
    |mul_6s_32s_32_1_1_U2  |mul_6s_32s_32_1_1  |        0|   2|  0|  20|    0|
    +----------------------+-------------------+---------+----+---+----+-----+
    |Total                 |                   |        0|   2|  0|  20|    0|
    +----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                         Module                         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |fir_int_int_c_U  |fir_Pipeline_VITIS_LOOP_33_2_fir_int_int_c_ROM_AUTO_1R  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +-----------------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                        |        1|  0|   0|    0|   128|   32|     1|         4096|
    +-----------------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_120_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln33_fu_100_p2  |         +|   0|  0|  15|           8|           1|
    |icmp_ln33_fu_94_p2  |      icmp|   0|  0|  16|           8|           9|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  72|          49|          44|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_fu_34                |   9|          2|   32|         64|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    8|         16|
    |i_fu_38                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   50|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |acc_fu_34                |  32|   0|   32|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_38                  |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  43|   0|   43|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_33_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_33_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_33_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_33_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_33_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_33_2|  return value|
|acc_out           |  out|   32|      ap_vld|                       acc_out|       pointer|
|acc_out_ap_vld    |  out|    1|      ap_vld|                       acc_out|       pointer|
|collect_address0  |  out|    7|   ap_memory|                       collect|         array|
|collect_ce0       |  out|    1|   ap_memory|                       collect|         array|
|collect_q0        |   in|   32|   ap_memory|                       collect|         array|
+------------------+-----+-----+------------+------------------------------+--------------+

