// Seed: 1046128936
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    output id_5,
    output id_6
);
  assign id_6 = id_0;
  assign id_6 = 1;
  logic id_7;
  assign id_7 = 1;
  assign (strong1, supply0) id_6 = 1;
endmodule
