
*** Running vivado
    with args -log system_sbus_awfg_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_sbus_awfg_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_sbus_awfg_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/_Projekte/Alfreda/Workspace/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top system_sbus_awfg_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28928 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 826.070 ; gain = 177.633
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_sbus_awfg_0_0' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ip/system_sbus_awfg_0_0/synth/system_sbus_awfg_0_0.vhd:83]
	Parameter C_SLV_ADDR_BASE bound to: 16'b0100000000000000 
	Parameter C_SLV_ADDR_RANGE bound to: 16'b0000000000010000 
	Parameter C_CORE_CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter simulation_g bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'top_awfg' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/top_awfg_struct.vhd:13' bound to instance 'U0' of component 'top_awfg' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ip/system_sbus_awfg_0_0/synth/system_sbus_awfg_0_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'top_awfg' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/top_awfg_struct.vhd:65]
	Parameter C_SLV_ADDR_BASE bound to: 16'b0100000000000000 
	Parameter C_SLV_ADDR_RANGE bound to: 16'b0000000000010000 
	Parameter C_CORE_CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter simulation_g bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FPGA' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/FPGA.vhd:42' bound to instance 'U_0' of component 'FPGA' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/top_awfg_struct.vhd:355]
INFO: [Synth 8-638] synthesizing module 'FPGA' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/FPGA.vhd:64]
WARNING: [Synth 8-3848] Net WF in module/entity FPGA does not have driver. [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/FPGA.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FPGA' (1#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/FPGA.vhd:64]
	Parameter n_dout_g bound to: 16 - type: integer 
	Parameter module_g bound to: 65536 - type: integer 
INFO: [Synth 8-3491] module 'cnt_modulus' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/cnt_modulus_rtl.vhd:15' bound to instance 'U_4' of component 'cnt_modulus' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/top_awfg_struct.vhd:374]
INFO: [Synth 8-638] synthesizing module 'cnt_modulus' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/cnt_modulus_rtl.vhd:33]
	Parameter n_dout_g bound to: 16 - type: integer 
	Parameter module_g bound to: 65536 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_modulus' (2#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/cnt_modulus_rtl.vhd:33]
	Parameter simulation_g bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'comp_signal_synchr' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/comp_signal_debounce_rtl.vhd:15' bound to instance 'U_3' of component 'comp_signal_synchr' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/top_awfg_struct.vhd:386]
INFO: [Synth 8-638] synthesizing module 'comp_signal_synchr' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/comp_signal_debounce_rtl.vhd:40]
	Parameter simulation_g bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'comp_signal_synchr' (3#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/comp_signal_debounce_rtl.vhd:40]
	Parameter core_clk_freq_g bound to: 100000000 - type: integer 
	Parameter timer_freq_g bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'comp_timer' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/comp_timer_rtl.vhd:15' bound to instance 'U_7' of component 'comp_timer' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/top_awfg_struct.vhd:405]
INFO: [Synth 8-638] synthesizing module 'comp_timer' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/comp_timer_rtl.vhd:32]
	Parameter core_clk_freq_g bound to: 100000000 - type: integer 
	Parameter timer_freq_g bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comp_timer' (4#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/comp_timer_rtl.vhd:32]
INFO: [Synth 8-3491] module 'dac_ctrl' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/dac_ctrl_fsm.vhd:14' bound to instance 'U_2' of component 'dac_ctrl' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/top_awfg_struct.vhd:416]
INFO: [Synth 8-638] synthesizing module 'dac_ctrl' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/dac_ctrl_fsm.vhd:47]
INFO: [Synth 8-226] default block is never used [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/dac_ctrl_fsm.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'dac_ctrl' (5#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/dac_ctrl_fsm.vhd:47]
	Parameter addr_width_g bound to: 16 - type: integer 
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_base_g bound to: 16'b0100000000000000 
	Parameter addr_range_g bound to: 16'b0000000000010000 
	Parameter nregs_g bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'registers' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/registers_rtl.vhd:25' bound to instance 'U_1' of component 'registers' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/top_awfg_struct.vhd:429]
INFO: [Synth 8-638] synthesizing module 'registers' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/registers_rtl.vhd:73]
	Parameter addr_width_g bound to: 16 - type: integer 
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_base_g bound to: 16'b0100000000000000 
	Parameter addr_range_g bound to: 16'b0000000000010000 
	Parameter nregs_g bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'reg_addr' is read in the process but is not in the sensitivity list [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/registers_rtl.vhd:251]
WARNING: [Synth 8-6014] Unused sequential element bus_rd_q_reg was removed.  [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/registers_rtl.vhd:214]
WARNING: [Synth 8-6014] Unused sequential element we_reg was removed.  [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/registers_rtl.vhd:222]
WARNING: [Synth 8-6014] Unused sequential element update_int_reg was removed.  [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/registers_rtl.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element q_reg was removed.  [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/registers_rtl.vhd:242]
WARNING: [Synth 8-6014] Unused sequential element rd_q_reg was removed.  [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/registers_rtl.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'registers' (6#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/registers_rtl.vhd:73]
	Parameter core_clk_freq_g bound to: 100000000 - type: integer 
	Parameter baudrate_g bound to: 115200 - type: integer 
	Parameter simulate_g bound to: 0 - type: bool 
	Parameter commandfile_g bound to: uart_commands.txt - type: string 
INFO: [Synth 8-3491] module 'uart_bridge_32' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_bridge_32_struct.vhd:16' bound to instance 'U_5' of component 'uart_bridge_32' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/top_awfg_struct.vhd:469]
INFO: [Synth 8-638] synthesizing module 'uart_bridge_32' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_bridge_32_struct.vhd:59]
	Parameter core_clk_freq_g bound to: 100000000 - type: integer 
	Parameter baudrate_g bound to: 115200 - type: integer 
	Parameter simulate_g bound to: 0 - type: bool 
	Parameter commandfile_g bound to: uart_commands.txt - type: string 
	Parameter core_clk_freq_g bound to: 100000000 - type: integer 
	Parameter baudrate_g bound to: 115200 - type: integer 
INFO: [Synth 8-3491] module 'uart_top' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_top_struct.vhd:13' bound to instance 'I6' of component 'uart_top' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_bridge_32_struct.vhd:157]
INFO: [Synth 8-638] synthesizing module 'uart_top' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_top_struct.vhd:49]
	Parameter core_clk_freq_g bound to: 100000000 - type: integer 
	Parameter baudrate_g bound to: 115200 - type: integer 
	Parameter baudrate_g bound to: 115200 - type: integer 
	Parameter core_clk_freq_g bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_rx_fsm.vhd:13' bound to instance 'I0' of component 'uart_rx' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_top_struct.vhd:95]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_rx_fsm.vhd:44]
	Parameter baudrate_g bound to: 115200 - type: integer 
	Parameter core_clk_freq_g bound to: 100000000 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_rx_fsm.vhd:96]
INFO: [Synth 8-226] default block is never used [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_rx_fsm.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (7#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_rx_fsm.vhd:44]
	Parameter baudrate_g bound to: 115200 - type: integer 
	Parameter core_clk_freq_g bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_tx' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_tx_fsm.vhd:13' bound to instance 'I1' of component 'uart_tx' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_top_struct.vhd:107]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_tx_fsm.vhd:45]
	Parameter baudrate_g bound to: 115200 - type: integer 
	Parameter core_clk_freq_g bound to: 100000000 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_tx_fsm.vhd:93]
INFO: [Synth 8-226] default block is never used [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_tx_fsm.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (8#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_tx_fsm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'uart_top' (9#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_top_struct.vhd:49]
INFO: [Synth 8-3491] module 'bus_bridge_16' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/bus_bridge_16_fsm.vhd:13' bound to instance 'I1' of component 'bus_bridge_16' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_bridge_32_struct.vhd:173]
INFO: [Synth 8-638] synthesizing module 'bus_bridge_16' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/bus_bridge_16_fsm.vhd:54]
INFO: [Synth 8-226] default block is never used [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/bus_bridge_16_fsm.vhd:848]
WARNING: [Synth 8-6014] Unused sequential element csm_current_state_reg was removed.  [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/bus_bridge_16_fsm.vhd:831]
WARNING: [Synth 8-3848] Net lock_tx in module/entity bus_bridge_16 does not have driver. [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/bus_bridge_16_fsm.vhd:76]
WARNING: [Synth 8-3848] Net response_nibble_tx in module/entity bus_bridge_16 does not have driver. [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/bus_bridge_16_fsm.vhd:69]
WARNING: [Synth 8-3848] Net response_en_tx in module/entity bus_bridge_16 does not have driver. [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/bus_bridge_16_fsm.vhd:70]
WARNING: [Synth 8-3848] Net slv_ack_cld in module/entity bus_bridge_16 does not have driver. [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/bus_bridge_16_fsm.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'bus_bridge_16' (10#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/bus_bridge_16_fsm.vhd:54]
WARNING: [Synth 8-3848] Net slv_cs in module/entity uart_bridge_32 does not have driver. [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_bridge_32_struct.vhd:72]
WARNING: [Synth 8-3848] Net slv_din in module/entity uart_bridge_32 does not have driver. [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_bridge_32_struct.vhd:73]
WARNING: [Synth 8-3848] Net slv_we in module/entity uart_bridge_32 does not have driver. [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_bridge_32_struct.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'uart_bridge_32' (11#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_bridge_32_struct.vhd:59]
	Parameter addr_width_g bound to: 16 - type: integer 
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_base_g bound to: 16'b0000000000000000 
	Parameter addr_range_g bound to: 16'b0000000000000100 
	Parameter nregs_g bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'uart_regs' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_regs_rtl.vhd:25' bound to instance 'U_6' of component 'uart_regs' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/top_awfg_struct.vhd:489]
INFO: [Synth 8-638] synthesizing module 'uart_regs' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_regs_rtl.vhd:58]
	Parameter addr_width_g bound to: 16 - type: integer 
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_base_g bound to: 16'b0000000000000000 
	Parameter addr_range_g bound to: 16'b0000000000000100 
	Parameter nregs_g bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'reg_addr' is read in the process but is not in the sensitivity list [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_regs_rtl.vhd:200]
WARNING: [Synth 8-6014] Unused sequential element bus_rd_q_reg was removed.  [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_regs_rtl.vhd:163]
WARNING: [Synth 8-6014] Unused sequential element we_reg was removed.  [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_regs_rtl.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element update_int_reg was removed.  [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_regs_rtl.vhd:192]
WARNING: [Synth 8-6014] Unused sequential element q_reg was removed.  [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_regs_rtl.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element rd_q_reg was removed.  [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_regs_rtl.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'uart_regs' (12#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/uart_regs_rtl.vhd:58]
WARNING: [Synth 8-3848] Net encoder0 in module/entity top_awfg does not have driver. [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/top_awfg_struct.vhd:93]
WARNING: [Synth 8-3848] Net encoder1 in module/entity top_awfg does not have driver. [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/top_awfg_struct.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'top_awfg' (13#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/b92f/hdl/top_awfg_struct.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'system_sbus_awfg_0_0' (14#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ip/system_sbus_awfg_0_0/synth/system_sbus_awfg_0_0.vhd:83]
WARNING: [Synth 8-3331] design bus_bridge_16 has unconnected port slv_ack
WARNING: [Synth 8-3331] design bus_bridge_16 has unconnected port slv_cs
WARNING: [Synth 8-3331] design bus_bridge_16 has unconnected port slv_din
WARNING: [Synth 8-3331] design bus_bridge_16 has unconnected port slv_we
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[31]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[30]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[29]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[28]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[27]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[26]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[25]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[24]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[23]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[22]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[21]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[20]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[19]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[18]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[17]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[16]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[15]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[14]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[13]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[12]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[11]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[10]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[9]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[8]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[7]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[6]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[5]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[4]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[3]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[2]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[1]
WARNING: [Synth 8-3331] design FPGA has unconnected port WF[0]
WARNING: [Synth 8-3331] design FPGA has unconnected port clk
WARNING: [Synth 8-3331] design FPGA has unconnected port reset
WARNING: [Synth 8-3331] design FPGA has unconnected port Write
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[31]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[30]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[29]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[28]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[27]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[26]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[25]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[24]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[23]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[22]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[21]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[20]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[19]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[18]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[17]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[16]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[15]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[14]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[13]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[12]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[11]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[10]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[9]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[8]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[7]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[6]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[5]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[4]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[3]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[2]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[1]
WARNING: [Synth 8-3331] design FPGA has unconnected port Addr[0]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[31]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[30]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[29]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[28]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[27]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[26]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[25]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[24]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[23]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[22]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[21]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[20]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[19]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[18]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[17]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[16]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[15]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[14]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[13]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[12]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[11]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[10]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[9]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[8]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[7]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[6]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[5]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[4]
WARNING: [Synth 8-3331] design FPGA has unconnected port C0[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 898.051 ; gain = 249.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 898.051 ; gain = 249.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 898.051 ; gain = 249.613
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1022.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1024.430 ; gain = 2.133
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.430 ; gain = 375.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.430 ; gain = 375.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.430 ; gain = 375.992
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'dac_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_wait |                               00 |                               00
                      s0 |                               01 |                               01
                      s1 |                               10 |                               10
                   s_end |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'dac_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_wait |                               00 |                               00
                    s_rx |                               01 |                               01
                   s_rx1 |                               10 |                               10
                   s_reg |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.430 ; gain = 375.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	  49 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 7     
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	  49 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	  49 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 19    
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	  49 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  49 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	  49 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 4     
	  49 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cnt_modulus 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module comp_signal_synchr 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
Module comp_timer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dac_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module bus_bridge_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  49 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  49 Input     16 Bit        Muxes := 1     
	  49 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 19    
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 4     
	  49 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  49 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  49 Input      2 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 4     
	  49 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module uart_regs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module top_awfg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/U_2/txreg1_reg[0]' (FDE) to 'U0/U_2/txreg0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_2/txreg0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/U_5/g0.I6/I1/tx_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[rdata][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_6/sbus_o_null_reg[ack] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[rdata][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_1/sbus_o_null_reg[ack] )
INFO: [Synth 8-3886] merging instance 'U0/U_2/txreg0_reg[0]' (FDE) to 'U0/U_2/txreg1_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_2/txreg1_reg[1]' (FDE) to 'U0/U_2/txreg0_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_2/txreg0_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1024.430 ; gain = 375.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1024.430 ; gain = 375.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1024.430 ; gain = 375.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1050.906 ; gain = 402.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1055.941 ; gain = 407.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1055.941 ; gain = 407.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1055.941 ; gain = 407.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1055.941 ; gain = 407.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1055.941 ; gain = 407.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1055.941 ; gain = 407.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    23|
|2     |LUT1   |    22|
|3     |LUT2   |    99|
|4     |LUT3   |   148|
|5     |LUT4   |    56|
|6     |LUT5   |    59|
|7     |LUT6   |   390|
|8     |FDRE   |  1675|
|9     |FDSE   |    11|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-------------------+------+
|      |Instance      |Module             |Cells |
+------+--------------+-------------------+------+
|1     |top           |                   |  2483|
|2     |  U0          |top_awfg           |  2483|
|3     |    U_1       |registers          |  1257|
|4     |    U_2       |dac_ctrl           |    83|
|5     |    U_3       |comp_signal_synchr |    75|
|6     |    U_4       |cnt_modulus        |    46|
|7     |    U_5       |uart_bridge_32     |   487|
|8     |      \g0.I1  |bus_bridge_16      |   311|
|9     |      \g0.I6  |uart_top           |   176|
|10    |        I0    |uart_rx            |   112|
|11    |        I1    |uart_tx            |    64|
|12    |    U_6       |uart_regs          |   323|
|13    |    U_7       |comp_timer         |    51|
+------+--------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1055.941 ; gain = 407.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1055.941 ; gain = 281.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1055.941 ; gain = 407.504
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1072.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1072.551 ; gain = 668.453
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1072.551 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.runs/system_sbus_awfg_0_0_synth_1/system_sbus_awfg_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_sbus_awfg_0_0, cache-ID = 6d7de39a4fe46953
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1072.551 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.runs/system_sbus_awfg_0_0_synth_1/system_sbus_awfg_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_sbus_awfg_0_0_utilization_synth.rpt -pb system_sbus_awfg_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 22 11:52:54 2022...
