Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_6b
Compiling module xil_defaultlib.reg_6b
Compiling module xil_defaultlib.vowel_checker_struct
Compiling module xil_defaultlib.ram_consonants
Compiling module xil_defaultlib.ram_vowels
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.pass_check_fsm
Compiling module xil_defaultlib.Password_CHECKER
Compiling module xil_defaultlib.SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIM_behav
