
BroadMarket_Support_ADBMS6830.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f650  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b40  0800f830  0800f830  00010830  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.exidx    00000008  08010370  08010370  00011370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .data         000001f0  20000000  08010378  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00001094  200001f0  08010568  000121f0  2**2
                  ALLOC
  6 ._user_heap_stack 00000604  20001284  08010568  00012284  2**0
                  ALLOC
  7 .ARM.attributes 00000030  00000000  00000000  000121f0  2**0
                  CONTENTS, READONLY
  8 .debug_info   0002df25  00000000  00000000  00012220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 00004c63  00000000  00000000  00040145  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 000021c0  00000000  00000000  00044da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_rnglists 00001a6b  00000000  00000000  00046f68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_macro  0002e5d7  00000000  00000000  000489d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   0002bb54  00000000  00000000  00076faa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    001289fb  00000000  00000000  000a2afe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      00000043  00000000  00000000  001cb4f9  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000aa0c  00000000  00000000  001cb53c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line_str 00000082  00000000  00000000  001d5f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <Pec15_Calc>:
uint16_t Pec15_Calc
( 
uint8_t len, /* Number of bytes that will be used to calculate a PEC */
uint8_t *data /* Array of data that will be used to calculate  a PEC */								 
)
{
 8001030:	b480      	push	{r7}
 8001032:	b085      	sub	sp, #20
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	6039      	str	r1, [r7, #0]
 800103a:	71fb      	strb	r3, [r7, #7]
  uint16_t remainder,addr;
  remainder = 16; /* initialize the PEC */
 800103c:	2310      	movs	r3, #16
 800103e:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8001040:	2300      	movs	r3, #0
 8001042:	737b      	strb	r3, [r7, #13]
 8001044:	e019      	b.n	800107a <Pec15_Calc+0x4a>
  {
    addr = (((remainder>>7)^data[i])&0xff);/* calculate PEC table address */
 8001046:	89fb      	ldrh	r3, [r7, #14]
 8001048:	09db      	lsrs	r3, r3, #7
 800104a:	b29b      	uxth	r3, r3
 800104c:	7b7a      	ldrb	r2, [r7, #13]
 800104e:	6839      	ldr	r1, [r7, #0]
 8001050:	440a      	add	r2, r1
 8001052:	7812      	ldrb	r2, [r2, #0]
 8001054:	4053      	eors	r3, r2
 8001056:	b29b      	uxth	r3, r3
 8001058:	b2db      	uxtb	r3, r3
 800105a:	817b      	strh	r3, [r7, #10]
    remainder = ((remainder<<8)^Crc15Table[addr]);
 800105c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001060:	021b      	lsls	r3, r3, #8
 8001062:	b21a      	sxth	r2, r3
 8001064:	897b      	ldrh	r3, [r7, #10]
 8001066:	490b      	ldr	r1, [pc, #44]	@ (8001094 <Pec15_Calc+0x64>)
 8001068:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800106c:	b21b      	sxth	r3, r3
 800106e:	4053      	eors	r3, r2
 8001070:	b21b      	sxth	r3, r3
 8001072:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8001074:	7b7b      	ldrb	r3, [r7, #13]
 8001076:	3301      	adds	r3, #1
 8001078:	737b      	strb	r3, [r7, #13]
 800107a:	7b7a      	ldrb	r2, [r7, #13]
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	429a      	cmp	r2, r3
 8001080:	d3e1      	bcc.n	8001046 <Pec15_Calc+0x16>
  }
  return(remainder*2);/* The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2 */
 8001082:	89fb      	ldrh	r3, [r7, #14]
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	b29b      	uxth	r3, r3
}
 8001088:	4618      	mov	r0, r3
 800108a:	3714      	adds	r7, #20
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	0800fbe4 	.word	0x0800fbe4

08001098 <pec10_calc>:

uint16_t pec10_calc( bool bIsRxCmd, int nLength, uint8_t *pDataBuf)
{
 8001098:	b480      	push	{r7}
 800109a:	b087      	sub	sp, #28
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
 80010a4:	73fb      	strb	r3, [r7, #15]
    uint16_t nRemainder = 16u; /* PEC_SEED */
 80010a6:	2310      	movs	r3, #16
 80010a8:	82fb      	strh	r3, [r7, #22]
    /* x10 + x7 + x3 + x2 + x + 1 <- the CRC10 polynomial 100 1000 1111 */
    uint16_t nPolynomial = 0x8Fu;
 80010aa:	238f      	movs	r3, #143	@ 0x8f
 80010ac:	827b      	strh	r3, [r7, #18]
    uint8_t nByteIndex, nBitIndex;
  
    for (nByteIndex = 0u; nByteIndex < nLength; ++nByteIndex)
 80010ae:	2300      	movs	r3, #0
 80010b0:	757b      	strb	r3, [r7, #21]
 80010b2:	e024      	b.n	80010fe <pec10_calc+0x66>
  {
    /* Bring the next byte into the remainder. */
        nRemainder ^= (uint16_t)((uint16_t)pDataBuf[nByteIndex] << 2u);
 80010b4:	7d7b      	ldrb	r3, [r7, #21]
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	b29a      	uxth	r2, r3
 80010c0:	8afb      	ldrh	r3, [r7, #22]
 80010c2:	4053      	eors	r3, r2
 80010c4:	82fb      	strh	r3, [r7, #22]
 
    /* Perform modulo-2 division, a bit at a time.*/
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 80010c6:	2308      	movs	r3, #8
 80010c8:	753b      	strb	r3, [r7, #20]
 80010ca:	e012      	b.n	80010f2 <pec10_calc+0x5a>
    {
      /* Try to divide the current data bit. */
            if ((nRemainder & 0x200u) > 0u)
 80010cc:	8afb      	ldrh	r3, [r7, #22]
 80010ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d007      	beq.n	80010e6 <pec10_calc+0x4e>
      {
                nRemainder = (uint16_t)((nRemainder << 1u));
 80010d6:	8afb      	ldrh	r3, [r7, #22]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	82fb      	strh	r3, [r7, #22]
                nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 80010dc:	8afa      	ldrh	r2, [r7, #22]
 80010de:	8a7b      	ldrh	r3, [r7, #18]
 80010e0:	4053      	eors	r3, r2
 80010e2:	82fb      	strh	r3, [r7, #22]
 80010e4:	e002      	b.n	80010ec <pec10_calc+0x54>
      }
      else
      {
                nRemainder = (uint16_t)(nRemainder << 1u);
 80010e6:	8afb      	ldrh	r3, [r7, #22]
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	82fb      	strh	r3, [r7, #22]
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 80010ec:	7d3b      	ldrb	r3, [r7, #20]
 80010ee:	3b01      	subs	r3, #1
 80010f0:	753b      	strb	r3, [r7, #20]
 80010f2:	7d3b      	ldrb	r3, [r7, #20]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d1e9      	bne.n	80010cc <pec10_calc+0x34>
    for (nByteIndex = 0u; nByteIndex < nLength; ++nByteIndex)
 80010f8:	7d7b      	ldrb	r3, [r7, #21]
 80010fa:	3301      	adds	r3, #1
 80010fc:	757b      	strb	r3, [r7, #21]
 80010fe:	7d7b      	ldrb	r3, [r7, #21]
 8001100:	68ba      	ldr	r2, [r7, #8]
 8001102:	429a      	cmp	r2, r3
 8001104:	dcd6      	bgt.n	80010b4 <pec10_calc+0x1c>
      }
    }
  }
 
    /* If array is from received buffer add command counter to crc calculation */
    if (bIsRxCmd == true)
 8001106:	7bfb      	ldrb	r3, [r7, #15]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d00e      	beq.n	800112a <pec10_calc+0x92>
  {  
        nRemainder ^= (uint16_t)(((uint16_t)pDataBuf[nLength] & (uint8_t)0xFC) << 2u);
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	4413      	add	r3, r2
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	b21b      	sxth	r3, r3
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	b21b      	sxth	r3, r3
 800111a:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
 800111e:	b21a      	sxth	r2, r3
 8001120:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001124:	4053      	eors	r3, r2
 8001126:	b21b      	sxth	r3, r3
 8001128:	82fb      	strh	r3, [r7, #22]
  }
  /* Perform modulo-2 division, a bit at a time */
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 800112a:	2306      	movs	r3, #6
 800112c:	753b      	strb	r3, [r7, #20]
 800112e:	e012      	b.n	8001156 <pec10_calc+0xbe>
  {
    /* Try to divide the current data bit */
        if ((nRemainder & 0x200u) > 0u)
 8001130:	8afb      	ldrh	r3, [r7, #22]
 8001132:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001136:	2b00      	cmp	r3, #0
 8001138:	d007      	beq.n	800114a <pec10_calc+0xb2>
    {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800113a:	8afb      	ldrh	r3, [r7, #22]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	82fb      	strh	r3, [r7, #22]
            nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 8001140:	8afa      	ldrh	r2, [r7, #22]
 8001142:	8a7b      	ldrh	r3, [r7, #18]
 8001144:	4053      	eors	r3, r2
 8001146:	82fb      	strh	r3, [r7, #22]
 8001148:	e002      	b.n	8001150 <pec10_calc+0xb8>
    }
    else
    {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800114a:	8afb      	ldrh	r3, [r7, #22]
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	82fb      	strh	r3, [r7, #22]
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 8001150:	7d3b      	ldrb	r3, [r7, #20]
 8001152:	3b01      	subs	r3, #1
 8001154:	753b      	strb	r3, [r7, #20]
 8001156:	7d3b      	ldrb	r3, [r7, #20]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d1e9      	bne.n	8001130 <pec10_calc+0x98>
    }
  }
    return ((uint16_t)(nRemainder & 0x3FFu));
 800115c:	8afb      	ldrh	r3, [r7, #22]
 800115e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001162:	b29b      	uxth	r3, r3
}
 8001164:	4618      	mov	r0, r3
 8001166:	371c      	adds	r7, #28
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <spiSendCmd>:
* @return None
*
*******************************************************************************
*/
void spiSendCmd(uint8_t tx_cmd[2])
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint8_t cmd[4];
  uint16_t cmd_pec;	
  cmd[0] = tx_cmd[0];
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	723b      	strb	r3, [r7, #8]
  cmd[1] =  tx_cmd[1];
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	785b      	ldrb	r3, [r3, #1]
 8001182:	727b      	strb	r3, [r7, #9]
  cmd_pec = Pec15_Calc(2, cmd);
 8001184:	f107 0308 	add.w	r3, r7, #8
 8001188:	4619      	mov	r1, r3
 800118a:	2002      	movs	r0, #2
 800118c:	f7ff ff50 	bl	8001030 <Pec15_Calc>
 8001190:	4603      	mov	r3, r0
 8001192:	81fb      	strh	r3, [r7, #14]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001194:	89fb      	ldrh	r3, [r7, #14]
 8001196:	0a1b      	lsrs	r3, r3, #8
 8001198:	b29b      	uxth	r3, r3
 800119a:	b2db      	uxtb	r3, r3
 800119c:	72bb      	strb	r3, [r7, #10]
  cmd[3] = (uint8_t)(cmd_pec);
 800119e:	89fb      	ldrh	r3, [r7, #14]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	72fb      	strb	r3, [r7, #11]
  adBmsCsLow();
 80011a4:	f001 f8fe 	bl	80023a4 <adBmsCsLow>
  spiWriteBytes(4, &cmd[0]);
 80011a8:	f107 0308 	add.w	r3, r7, #8
 80011ac:	4619      	mov	r1, r3
 80011ae:	2004      	movs	r0, #4
 80011b0:	f001 f910 	bl	80023d4 <spiWriteBytes>
  adBmsCsHigh();
 80011b4:	f001 f902 	bl	80023bc <adBmsCsHigh>
}
 80011b8:	bf00      	nop
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <spiWriteData>:
(
uint8_t tIC, 
uint8_t tx_cmd[2], 
uint8_t *data
)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08a      	sub	sp, #40	@ 0x28
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	607a      	str	r2, [r7, #4]
 80011cc:	73fb      	strb	r3, [r7, #15]
  uint8_t BYTES_IN_REG = TX_DATA;
 80011ce:	2306      	movs	r3, #6
 80011d0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint8_t CMD_LEN = 4 + (RX_DATA * tIC);
 80011d4:	7bfb      	ldrb	r3, [r7, #15]
 80011d6:	00db      	lsls	r3, r3, #3
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	3304      	adds	r3, #4
 80011dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint16_t data_pec, cmd_pec;
  uint8_t *cmd, copyArray[TX_DATA], src_address = 0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint8_t cmd_index;
  cmd = (uint8_t *)calloc(CMD_LEN, sizeof(uint8_t)); 
 80011e6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80011ea:	2101      	movs	r1, #1
 80011ec:	4618      	mov	r0, r3
 80011ee:	f009 fde3 	bl	800adb8 <calloc>
 80011f2:	4603      	mov	r3, r0
 80011f4:	61fb      	str	r3, [r7, #28]
  if(cmd == NULL)
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d105      	bne.n	8001208 <spiWriteData+0x48>
  {
#ifdef MBED
    pc.printf(" Failed to allocate cmd array memory \n");
#else
    printf(" Failed to allocate cmd array memory \n");
 80011fc:	4851      	ldr	r0, [pc, #324]	@ (8001344 <spiWriteData+0x184>)
 80011fe:	f00b fcfb 	bl	800cbf8 <puts>
#endif  
    exit(0);
 8001202:	2000      	movs	r0, #0
 8001204:	f009 fdf4 	bl	800adf0 <exit>
  }
  else
  {
    cmd[0] = tx_cmd[0];
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	781a      	ldrb	r2, [r3, #0]
 800120c:	69fb      	ldr	r3, [r7, #28]
 800120e:	701a      	strb	r2, [r3, #0]
    cmd[1] = tx_cmd[1];
 8001210:	69fb      	ldr	r3, [r7, #28]
 8001212:	3301      	adds	r3, #1
 8001214:	68ba      	ldr	r2, [r7, #8]
 8001216:	7852      	ldrb	r2, [r2, #1]
 8001218:	701a      	strb	r2, [r3, #0]
    cmd_pec = Pec15_Calc(2, cmd);
 800121a:	69f9      	ldr	r1, [r7, #28]
 800121c:	2002      	movs	r0, #2
 800121e:	f7ff ff07 	bl	8001030 <Pec15_Calc>
 8001222:	4603      	mov	r3, r0
 8001224:	837b      	strh	r3, [r7, #26]
    cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001226:	8b7b      	ldrh	r3, [r7, #26]
 8001228:	0a1b      	lsrs	r3, r3, #8
 800122a:	b29a      	uxth	r2, r3
 800122c:	69fb      	ldr	r3, [r7, #28]
 800122e:	3302      	adds	r3, #2
 8001230:	b2d2      	uxtb	r2, r2
 8001232:	701a      	strb	r2, [r3, #0]
    cmd[3] = (uint8_t)(cmd_pec);
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	3303      	adds	r3, #3
 8001238:	8b7a      	ldrh	r2, [r7, #26]
 800123a:	b2d2      	uxtb	r2, r2
 800123c:	701a      	strb	r2, [r3, #0]
    cmd_index = 4;
 800123e:	2304      	movs	r3, #4
 8001240:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* executes for each LTC68xx, this loops starts with the last IC on the stack */
    for (uint8_t current_ic = tIC; current_ic > 0; current_ic--)                
 8001244:	7bfb      	ldrb	r3, [r7, #15]
 8001246:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800124a:	e064      	b.n	8001316 <spiWriteData+0x156>
    {                                                                         
      src_address = ((current_ic-1) * TX_DATA); 
 800124c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001250:	461a      	mov	r2, r3
 8001252:	0052      	lsls	r2, r2, #1
 8001254:	4413      	add	r3, r2
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	b2db      	uxtb	r3, r3
 800125a:	3b06      	subs	r3, #6
 800125c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      /* The first configuration written is received by the last IC in the daisy chain */
      for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001260:	2300      	movs	r3, #0
 8001262:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001266:	e01d      	b.n	80012a4 <spiWriteData+0xe4>
      {
        cmd[cmd_index] = data[((current_ic-1)*6)+current_byte];
 8001268:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800126c:	1e5a      	subs	r2, r3, #1
 800126e:	4613      	mov	r3, r2
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	4413      	add	r3, r2
 8001274:	005b      	lsls	r3, r3, #1
 8001276:	461a      	mov	r2, r3
 8001278:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800127c:	4413      	add	r3, r2
 800127e:	461a      	mov	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	441a      	add	r2, r3
 8001284:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001288:	69f9      	ldr	r1, [r7, #28]
 800128a:	440b      	add	r3, r1
 800128c:	7812      	ldrb	r2, [r2, #0]
 800128e:	701a      	strb	r2, [r3, #0]
        cmd_index = cmd_index + 1;
 8001290:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001294:	3301      	adds	r3, #1
 8001296:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 800129a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800129e:	3301      	adds	r3, #1
 80012a0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80012a4:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80012a8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d3db      	bcc.n	8001268 <spiWriteData+0xa8>
      }
      /* Copy each ic correspond data + pec value for calculate data pec */
      memcpy(&copyArray[0], &data[src_address], TX_DATA); /* dst, src, size */
 80012b0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80012b4:	687a      	ldr	r2, [r7, #4]
 80012b6:	18d1      	adds	r1, r2, r3
 80012b8:	f107 0310 	add.w	r3, r7, #16
 80012bc:	2206      	movs	r2, #6
 80012be:	4618      	mov	r0, r3
 80012c0:	f00b fcfe 	bl	800ccc0 <memcpy>
      /* calculating the PEC for each Ics configuration register data */
      data_pec = (uint16_t)pec10_calc(false, BYTES_IN_REG, &copyArray[0]);  
 80012c4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80012c8:	f107 0210 	add.w	r2, r7, #16
 80012cc:	4619      	mov	r1, r3
 80012ce:	2000      	movs	r0, #0
 80012d0:	f7ff fee2 	bl	8001098 <pec10_calc>
 80012d4:	4603      	mov	r3, r0
 80012d6:	833b      	strh	r3, [r7, #24]
      cmd[cmd_index] = (uint8_t)(data_pec >> 8);
 80012d8:	8b3b      	ldrh	r3, [r7, #24]
 80012da:	0a1b      	lsrs	r3, r3, #8
 80012dc:	b299      	uxth	r1, r3
 80012de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80012e2:	69fa      	ldr	r2, [r7, #28]
 80012e4:	4413      	add	r3, r2
 80012e6:	b2ca      	uxtb	r2, r1
 80012e8:	701a      	strb	r2, [r3, #0]
      cmd_index = cmd_index + 1;
 80012ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80012ee:	3301      	adds	r3, #1
 80012f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      cmd[cmd_index] = (uint8_t)data_pec;
 80012f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80012f8:	69fa      	ldr	r2, [r7, #28]
 80012fa:	4413      	add	r3, r2
 80012fc:	8b3a      	ldrh	r2, [r7, #24]
 80012fe:	b2d2      	uxtb	r2, r2
 8001300:	701a      	strb	r2, [r3, #0]
      cmd_index = cmd_index + 1;
 8001302:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001306:	3301      	adds	r3, #1
 8001308:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    for (uint8_t current_ic = tIC; current_ic > 0; current_ic--)                
 800130c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001310:	3b01      	subs	r3, #1
 8001312:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001316:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800131a:	2b00      	cmp	r3, #0
 800131c:	d196      	bne.n	800124c <spiWriteData+0x8c>
    }
    adBmsCsLow();
 800131e:	f001 f841 	bl	80023a4 <adBmsCsLow>
    spiWriteBytes(CMD_LEN, &cmd[0]);
 8001322:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001326:	b29b      	uxth	r3, r3
 8001328:	69f9      	ldr	r1, [r7, #28]
 800132a:	4618      	mov	r0, r3
 800132c:	f001 f852 	bl	80023d4 <spiWriteBytes>
    adBmsCsHigh();
 8001330:	f001 f844 	bl	80023bc <adBmsCsHigh>
  }
  free(cmd); 
 8001334:	69f8      	ldr	r0, [r7, #28]
 8001336:	f00a f83f 	bl	800b3b8 <free>
}
 800133a:	bf00      	nop
 800133c:	3728      	adds	r7, #40	@ 0x28
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	0800f898 	.word	0x0800f898

08001348 <adBmsWriteData>:
* @return None 
*
*******************************************************************************
*/
void adBmsWriteData(uint8_t tIC, cell_asic *ic, uint8_t cmd_arg[2], TYPE type, GRP group)
{	  
 8001348:	b580      	push	{r7, lr}
 800134a:	b08a      	sub	sp, #40	@ 0x28
 800134c:	af00      	add	r7, sp, #0
 800134e:	60b9      	str	r1, [r7, #8]
 8001350:	607a      	str	r2, [r7, #4]
 8001352:	461a      	mov	r2, r3
 8001354:	4603      	mov	r3, r0
 8001356:	73fb      	strb	r3, [r7, #15]
 8001358:	4613      	mov	r3, r2
 800135a:	73bb      	strb	r3, [r7, #14]
  uint8_t data_len = TX_DATA, write_size = (TX_DATA * tIC);
 800135c:	2306      	movs	r3, #6
 800135e:	76fb      	strb	r3, [r7, #27]
 8001360:	7bfb      	ldrb	r3, [r7, #15]
 8001362:	461a      	mov	r2, r3
 8001364:	0052      	lsls	r2, r2, #1
 8001366:	4413      	add	r3, r2
 8001368:	005b      	lsls	r3, r3, #1
 800136a:	76bb      	strb	r3, [r7, #26]
  uint8_t *write_buffer = (uint8_t *)calloc(write_size, sizeof(uint8_t));
 800136c:	7ebb      	ldrb	r3, [r7, #26]
 800136e:	2101      	movs	r1, #1
 8001370:	4618      	mov	r0, r3
 8001372:	f009 fd21 	bl	800adb8 <calloc>
 8001376:	4603      	mov	r3, r0
 8001378:	617b      	str	r3, [r7, #20]
  if(write_buffer == NULL)
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d105      	bne.n	800138c <adBmsWriteData+0x44>
  {
#ifdef MBED
    pc.printf(" Failed to allocate write_buffer array memory \n");
#else
    printf(" Failed to allocate write_buffer array memory \n");
 8001380:	48bb      	ldr	r0, [pc, #748]	@ (8001670 <adBmsWriteData+0x328>)
 8001382:	f00b fc39 	bl	800cbf8 <puts>
#endif
    exit(0);
 8001386:	2000      	movs	r0, #0
 8001388:	f009 fd32 	bl	800adf0 <exit>
  }
  else
  {
    switch (type)
 800138c:	7bbb      	ldrb	r3, [r7, #14]
 800138e:	3b04      	subs	r3, #4
 8001390:	2b07      	cmp	r3, #7
 8001392:	f200 816f 	bhi.w	8001674 <adBmsWriteData+0x32c>
 8001396:	a201      	add	r2, pc, #4	@ (adr r2, 800139c <adBmsWriteData+0x54>)
 8001398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800139c:	0800152f 	.word	0x0800152f
 80013a0:	08001675 	.word	0x08001675
 80013a4:	08001675 	.word	0x08001675
 80013a8:	08001675 	.word	0x08001675
 80013ac:	080013bd 	.word	0x080013bd
 80013b0:	080014b9 	.word	0x080014b9
 80013b4:	08001675 	.word	0x08001675
 80013b8:	08001613 	.word	0x08001613
    {	   
    case Config:	
      switch (group)
 80013bc:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d002      	beq.n	80013ca <adBmsWriteData+0x82>
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d03b      	beq.n	8001440 <adBmsWriteData+0xf8>
          }		
        }
        break;

      default:
    	  break;
 80013c8:	e075      	b.n	80014b6 <adBmsWriteData+0x16e>
        adBms6830CreateConfiga(tIC, &ic[0]);
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
 80013cc:	68b9      	ldr	r1, [r7, #8]
 80013ce:	4618      	mov	r0, r3
 80013d0:	f000 f962 	bl	8001698 <adBms6830CreateConfiga>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80013d4:	2300      	movs	r3, #0
 80013d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80013da:	e02b      	b.n	8001434 <adBmsWriteData+0xec>
          for (uint8_t data = 0; data < data_len; data++)
 80013dc:	2300      	movs	r3, #0
 80013de:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80013e2:	e01d      	b.n	8001420 <adBmsWriteData+0xd8>
            write_buffer[(cic * data_len) + data] = ic[cic].configa.tx_data[data];
 80013e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80013e8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80013ec:	fb02 f303 	mul.w	r3, r2, r3
 80013f0:	68ba      	ldr	r2, [r7, #8]
 80013f2:	18d1      	adds	r1, r2, r3
 80013f4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80013f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80013fc:	7ef8      	ldrb	r0, [r7, #27]
 80013fe:	fb03 f000 	mul.w	r0, r3, r0
 8001402:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001406:	4403      	add	r3, r0
 8001408:	4618      	mov	r0, r3
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	4403      	add	r3, r0
 800140e:	440a      	add	r2, r1
 8001410:	f892 211f 	ldrb.w	r2, [r2, #287]	@ 0x11f
 8001414:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8001416:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800141a:	3301      	adds	r3, #1
 800141c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001420:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001424:	7efb      	ldrb	r3, [r7, #27]
 8001426:	429a      	cmp	r2, r3
 8001428:	d3dc      	bcc.n	80013e4 <adBmsWriteData+0x9c>
        for (uint8_t cic = 0; cic < tIC; cic++)
 800142a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800142e:	3301      	adds	r3, #1
 8001430:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001434:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001438:	7bfb      	ldrb	r3, [r7, #15]
 800143a:	429a      	cmp	r2, r3
 800143c:	d3ce      	bcc.n	80013dc <adBmsWriteData+0x94>
        break;
 800143e:	e03a      	b.n	80014b6 <adBmsWriteData+0x16e>
        adBms6830CreateConfigb(tIC, &ic[0]);
 8001440:	7bfb      	ldrb	r3, [r7, #15]
 8001442:	68b9      	ldr	r1, [r7, #8]
 8001444:	4618      	mov	r0, r3
 8001446:	f000 fa37 	bl	80018b8 <adBms6830CreateConfigb>
        for (uint8_t cic = 0; cic < tIC; cic++)
 800144a:	2300      	movs	r3, #0
 800144c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001450:	e02b      	b.n	80014aa <adBmsWriteData+0x162>
          for (uint8_t data = 0; data < data_len; data++)
 8001452:	2300      	movs	r3, #0
 8001454:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001458:	e01d      	b.n	8001496 <adBmsWriteData+0x14e>
            write_buffer[(cic * data_len) + data] = ic[cic].configb.tx_data[data];
 800145a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800145e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001462:	fb02 f303 	mul.w	r3, r2, r3
 8001466:	68ba      	ldr	r2, [r7, #8]
 8001468:	18d1      	adds	r1, r2, r3
 800146a:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800146e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001472:	7ef8      	ldrb	r0, [r7, #27]
 8001474:	fb03 f000 	mul.w	r0, r3, r0
 8001478:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800147c:	4403      	add	r3, r0
 800147e:	4618      	mov	r0, r3
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	4403      	add	r3, r0
 8001484:	440a      	add	r2, r1
 8001486:	f892 212d 	ldrb.w	r2, [r2, #301]	@ 0x12d
 800148a:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 800148c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001490:	3301      	adds	r3, #1
 8001492:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001496:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800149a:	7efb      	ldrb	r3, [r7, #27]
 800149c:	429a      	cmp	r2, r3
 800149e:	d3dc      	bcc.n	800145a <adBmsWriteData+0x112>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80014a0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80014a4:	3301      	adds	r3, #1
 80014a6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80014aa:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80014ae:	7bfb      	ldrb	r3, [r7, #15]
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d3ce      	bcc.n	8001452 <adBmsWriteData+0x10a>
        break;
 80014b4:	bf00      	nop
      }
      break;
 80014b6:	e0de      	b.n	8001676 <adBmsWriteData+0x32e>
      
    case Comm:
      adBms6830CreateComm(tIC, &ic[0]);
 80014b8:	7bfb      	ldrb	r3, [r7, #15]
 80014ba:	68b9      	ldr	r1, [r7, #8]
 80014bc:	4618      	mov	r0, r3
 80014be:	f000 fc0b 	bl	8001cd8 <adBms6830CreateComm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80014c2:	2300      	movs	r3, #0
 80014c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80014c8:	e02b      	b.n	8001522 <adBmsWriteData+0x1da>
      {
        for (uint8_t data = 0; data < data_len; data++)
 80014ca:	2300      	movs	r3, #0
 80014cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80014d0:	e01d      	b.n	800150e <adBmsWriteData+0x1c6>
        {
          write_buffer[(cic * data_len) + data] = ic[cic].com.tx_data[data];
 80014d2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80014d6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80014da:	fb02 f303 	mul.w	r3, r2, r3
 80014de:	68ba      	ldr	r2, [r7, #8]
 80014e0:	18d1      	adds	r1, r2, r3
 80014e2:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80014e6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80014ea:	7ef8      	ldrb	r0, [r7, #27]
 80014ec:	fb03 f000 	mul.w	r0, r3, r0
 80014f0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80014f4:	4403      	add	r3, r0
 80014f6:	4618      	mov	r0, r3
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	4403      	add	r3, r0
 80014fc:	440a      	add	r2, r1
 80014fe:	f892 2157 	ldrb.w	r2, [r2, #343]	@ 0x157
 8001502:	701a      	strb	r2, [r3, #0]
        for (uint8_t data = 0; data < data_len; data++)
 8001504:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001508:	3301      	adds	r3, #1
 800150a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800150e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001512:	7efb      	ldrb	r3, [r7, #27]
 8001514:	429a      	cmp	r2, r3
 8001516:	d3dc      	bcc.n	80014d2 <adBmsWriteData+0x18a>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001518:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800151c:	3301      	adds	r3, #1
 800151e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001522:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001526:	7bfb      	ldrb	r3, [r7, #15]
 8001528:	429a      	cmp	r2, r3
 800152a:	d3ce      	bcc.n	80014ca <adBmsWriteData+0x182>
        }	
      }
      break;
 800152c:	e0a3      	b.n	8001676 <adBmsWriteData+0x32e>
      
    case Pwm:
      switch (group)
 800152e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001532:	2b01      	cmp	r3, #1
 8001534:	d002      	beq.n	800153c <adBmsWriteData+0x1f4>
 8001536:	2b02      	cmp	r3, #2
 8001538:	d03b      	beq.n	80015b2 <adBmsWriteData+0x26a>
          }	
        }
        break;

      default:
    	  break;
 800153a:	e069      	b.n	8001610 <adBmsWriteData+0x2c8>
        adBms6830CreatePwma(tIC, &ic[0]);
 800153c:	7bfb      	ldrb	r3, [r7, #15]
 800153e:	68b9      	ldr	r1, [r7, #8]
 8001540:	4618      	mov	r0, r3
 8001542:	f000 fc86 	bl	8001e52 <adBms6830CreatePwma>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8001546:	2300      	movs	r3, #0
 8001548:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 800154c:	e02b      	b.n	80015a6 <adBmsWriteData+0x25e>
          for (uint8_t data = 0; data < data_len; data++)
 800154e:	2300      	movs	r3, #0
 8001550:	f887 3020 	strb.w	r3, [r7, #32]
 8001554:	e01d      	b.n	8001592 <adBmsWriteData+0x24a>
            write_buffer[(cic * data_len) + data] = ic[cic].pwma.tx_data[data];
 8001556:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800155a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800155e:	fb02 f303 	mul.w	r3, r2, r3
 8001562:	68ba      	ldr	r2, [r7, #8]
 8001564:	18d1      	adds	r1, r2, r3
 8001566:	f897 2020 	ldrb.w	r2, [r7, #32]
 800156a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800156e:	7ef8      	ldrb	r0, [r7, #27]
 8001570:	fb03 f000 	mul.w	r0, r3, r0
 8001574:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001578:	4403      	add	r3, r0
 800157a:	4618      	mov	r0, r3
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	4403      	add	r3, r0
 8001580:	440a      	add	r2, r1
 8001582:	f892 2165 	ldrb.w	r2, [r2, #357]	@ 0x165
 8001586:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8001588:	f897 3020 	ldrb.w	r3, [r7, #32]
 800158c:	3301      	adds	r3, #1
 800158e:	f887 3020 	strb.w	r3, [r7, #32]
 8001592:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001596:	7efb      	ldrb	r3, [r7, #27]
 8001598:	429a      	cmp	r2, r3
 800159a:	d3dc      	bcc.n	8001556 <adBmsWriteData+0x20e>
        for (uint8_t cic = 0; cic < tIC; cic++)
 800159c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80015a0:	3301      	adds	r3, #1
 80015a2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 80015a6:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 80015aa:	7bfb      	ldrb	r3, [r7, #15]
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d3ce      	bcc.n	800154e <adBmsWriteData+0x206>
        break;   
 80015b0:	e02e      	b.n	8001610 <adBmsWriteData+0x2c8>
        adBms6830CreatePwmb(tIC, &ic[0]);
 80015b2:	7bfb      	ldrb	r3, [r7, #15]
 80015b4:	68b9      	ldr	r1, [r7, #8]
 80015b6:	4618      	mov	r0, r3
 80015b8:	f000 fd41 	bl	800203e <adBms6830CreatePwmb>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80015bc:	2300      	movs	r3, #0
 80015be:	77fb      	strb	r3, [r7, #31]
 80015c0:	e021      	b.n	8001606 <adBmsWriteData+0x2be>
          for (uint8_t data = 0; data < data_len; data++)
 80015c2:	2300      	movs	r3, #0
 80015c4:	77bb      	strb	r3, [r7, #30]
 80015c6:	e017      	b.n	80015f8 <adBmsWriteData+0x2b0>
            write_buffer[(cic * data_len) + data] = ic[cic].pwmb.tx_data[data];
 80015c8:	7ffb      	ldrb	r3, [r7, #31]
 80015ca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80015ce:	fb02 f303 	mul.w	r3, r2, r3
 80015d2:	68ba      	ldr	r2, [r7, #8]
 80015d4:	18d1      	adds	r1, r2, r3
 80015d6:	7fba      	ldrb	r2, [r7, #30]
 80015d8:	7ffb      	ldrb	r3, [r7, #31]
 80015da:	7ef8      	ldrb	r0, [r7, #27]
 80015dc:	fb03 f000 	mul.w	r0, r3, r0
 80015e0:	7fbb      	ldrb	r3, [r7, #30]
 80015e2:	4403      	add	r3, r0
 80015e4:	4618      	mov	r0, r3
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	4403      	add	r3, r0
 80015ea:	440a      	add	r2, r1
 80015ec:	f892 2173 	ldrb.w	r2, [r2, #371]	@ 0x173
 80015f0:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 80015f2:	7fbb      	ldrb	r3, [r7, #30]
 80015f4:	3301      	adds	r3, #1
 80015f6:	77bb      	strb	r3, [r7, #30]
 80015f8:	7fba      	ldrb	r2, [r7, #30]
 80015fa:	7efb      	ldrb	r3, [r7, #27]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d3e3      	bcc.n	80015c8 <adBmsWriteData+0x280>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8001600:	7ffb      	ldrb	r3, [r7, #31]
 8001602:	3301      	adds	r3, #1
 8001604:	77fb      	strb	r3, [r7, #31]
 8001606:	7ffa      	ldrb	r2, [r7, #31]
 8001608:	7bfb      	ldrb	r3, [r7, #15]
 800160a:	429a      	cmp	r2, r3
 800160c:	d3d9      	bcc.n	80015c2 <adBmsWriteData+0x27a>
        break;
 800160e:	bf00      	nop
      }
      break;
 8001610:	e031      	b.n	8001676 <adBmsWriteData+0x32e>
      
    case Clrflag:	
      adBms6830CreateClrflagData(tIC, &ic[0]);
 8001612:	7bfb      	ldrb	r3, [r7, #15]
 8001614:	68b9      	ldr	r1, [r7, #8]
 8001616:	4618      	mov	r0, r3
 8001618:	f000 fa10 	bl	8001a3c <adBms6830CreateClrflagData>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800161c:	2300      	movs	r3, #0
 800161e:	777b      	strb	r3, [r7, #29]
 8001620:	e021      	b.n	8001666 <adBmsWriteData+0x31e>
      {
        for (uint8_t data = 0; data < data_len; data++)
 8001622:	2300      	movs	r3, #0
 8001624:	773b      	strb	r3, [r7, #28]
 8001626:	e017      	b.n	8001658 <adBmsWriteData+0x310>
        {
          write_buffer[(cic * data_len) + data] = ic[cic].clrflag.tx_data[data];
 8001628:	7f7b      	ldrb	r3, [r7, #29]
 800162a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800162e:	fb02 f303 	mul.w	r3, r2, r3
 8001632:	68ba      	ldr	r2, [r7, #8]
 8001634:	18d1      	adds	r1, r2, r3
 8001636:	7f3a      	ldrb	r2, [r7, #28]
 8001638:	7f7b      	ldrb	r3, [r7, #29]
 800163a:	7ef8      	ldrb	r0, [r7, #27]
 800163c:	fb03 f000 	mul.w	r0, r3, r0
 8001640:	7f3b      	ldrb	r3, [r7, #28]
 8001642:	4403      	add	r3, r0
 8001644:	4618      	mov	r0, r3
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	4403      	add	r3, r0
 800164a:	440a      	add	r2, r1
 800164c:	f892 213b 	ldrb.w	r2, [r2, #315]	@ 0x13b
 8001650:	701a      	strb	r2, [r3, #0]
        for (uint8_t data = 0; data < data_len; data++)
 8001652:	7f3b      	ldrb	r3, [r7, #28]
 8001654:	3301      	adds	r3, #1
 8001656:	773b      	strb	r3, [r7, #28]
 8001658:	7f3a      	ldrb	r2, [r7, #28]
 800165a:	7efb      	ldrb	r3, [r7, #27]
 800165c:	429a      	cmp	r2, r3
 800165e:	d3e3      	bcc.n	8001628 <adBmsWriteData+0x2e0>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001660:	7f7b      	ldrb	r3, [r7, #29]
 8001662:	3301      	adds	r3, #1
 8001664:	777b      	strb	r3, [r7, #29]
 8001666:	7f7a      	ldrb	r2, [r7, #29]
 8001668:	7bfb      	ldrb	r3, [r7, #15]
 800166a:	429a      	cmp	r2, r3
 800166c:	d3d9      	bcc.n	8001622 <adBmsWriteData+0x2da>
        }
      }
      break;
 800166e:	e002      	b.n	8001676 <adBmsWriteData+0x32e>
 8001670:	0800f8c0 	.word	0x0800f8c0
      
    default:
      break;
 8001674:	bf00      	nop
    }
  }
  adBmsWakeupIc(tIC);
 8001676:	7bfb      	ldrb	r3, [r7, #15]
 8001678:	4618      	mov	r0, r3
 800167a:	f000 febf 	bl	80023fc <adBmsWakeupIc>
  spiWriteData(tIC, cmd_arg, &write_buffer[0]);	
 800167e:	7bfb      	ldrb	r3, [r7, #15]
 8001680:	697a      	ldr	r2, [r7, #20]
 8001682:	6879      	ldr	r1, [r7, #4]
 8001684:	4618      	mov	r0, r3
 8001686:	f7ff fd9b 	bl	80011c0 <spiWriteData>
  free(write_buffer);
 800168a:	6978      	ldr	r0, [r7, #20]
 800168c:	f009 fe94 	bl	800b3b8 <free>
}
 8001690:	bf00      	nop
 8001692:	3728      	adds	r7, #40	@ 0x28
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}

08001698 <adBms6830CreateConfiga>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateConfiga(uint8_t tIC, cell_asic *ic)
{
 8001698:	b480      	push	{r7}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0
 800169e:	4603      	mov	r3, r0
 80016a0:	6039      	str	r1, [r7, #0]
 80016a2:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80016a4:	2300      	movs	r3, #0
 80016a6:	73fb      	strb	r3, [r7, #15]
 80016a8:	e0fa      	b.n	80018a0 <adBms6830CreateConfiga+0x208>
  {
    ic[curr_ic].configa.tx_data[0] = (((ic[curr_ic].tx_cfga.refon & 0x01) << 7) | (ic[curr_ic].tx_cfga.cth & 0x07));
 80016aa:	7bfb      	ldrb	r3, [r7, #15]
 80016ac:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80016b0:	fb02 f303 	mul.w	r3, r2, r3
 80016b4:	683a      	ldr	r2, [r7, #0]
 80016b6:	4413      	add	r3, r2
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	b25b      	sxtb	r3, r3
 80016c2:	01db      	lsls	r3, r3, #7
 80016c4:	b25a      	sxtb	r2, r3
 80016c6:	7bfb      	ldrb	r3, [r7, #15]
 80016c8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80016cc:	fb01 f303 	mul.w	r3, r1, r3
 80016d0:	6839      	ldr	r1, [r7, #0]
 80016d2:	440b      	add	r3, r1
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	b25b      	sxtb	r3, r3
 80016de:	f003 0307 	and.w	r3, r3, #7
 80016e2:	b25b      	sxtb	r3, r3
 80016e4:	4313      	orrs	r3, r2
 80016e6:	b259      	sxtb	r1, r3
 80016e8:	7bfb      	ldrb	r3, [r7, #15]
 80016ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80016ee:	fb02 f303 	mul.w	r3, r2, r3
 80016f2:	683a      	ldr	r2, [r7, #0]
 80016f4:	4413      	add	r3, r2
 80016f6:	b2ca      	uxtb	r2, r1
 80016f8:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
    ic[curr_ic].configa.tx_data[1] = (ic[curr_ic].tx_cfga.flag_d & 0xFF);
 80016fc:	7bfb      	ldrb	r3, [r7, #15]
 80016fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001702:	fb02 f303 	mul.w	r3, r2, r3
 8001706:	683a      	ldr	r2, [r7, #0]
 8001708:	441a      	add	r2, r3
 800170a:	7bfb      	ldrb	r3, [r7, #15]
 800170c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001710:	fb01 f303 	mul.w	r3, r1, r3
 8001714:	6839      	ldr	r1, [r7, #0]
 8001716:	440b      	add	r3, r1
 8001718:	7852      	ldrb	r2, [r2, #1]
 800171a:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    ic[curr_ic].configa.tx_data[2] = (((ic[curr_ic].tx_cfga.soakon & 0x01) << 7) | ((ic[curr_ic].tx_cfga.owrng & 0x01) << 6) | ((ic[curr_ic].tx_cfga.owa & 0x07) << 3));
 800171e:	7bfb      	ldrb	r3, [r7, #15]
 8001720:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001724:	fb02 f303 	mul.w	r3, r2, r3
 8001728:	683a      	ldr	r2, [r7, #0]
 800172a:	4413      	add	r3, r2
 800172c:	789b      	ldrb	r3, [r3, #2]
 800172e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001732:	b2db      	uxtb	r3, r3
 8001734:	b25b      	sxtb	r3, r3
 8001736:	01db      	lsls	r3, r3, #7
 8001738:	b25a      	sxtb	r2, r3
 800173a:	7bfb      	ldrb	r3, [r7, #15]
 800173c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001740:	fb01 f303 	mul.w	r3, r1, r3
 8001744:	6839      	ldr	r1, [r7, #0]
 8001746:	440b      	add	r3, r1
 8001748:	789b      	ldrb	r3, [r3, #2]
 800174a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800174e:	b2db      	uxtb	r3, r3
 8001750:	b25b      	sxtb	r3, r3
 8001752:	019b      	lsls	r3, r3, #6
 8001754:	b25b      	sxtb	r3, r3
 8001756:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800175a:	b25b      	sxtb	r3, r3
 800175c:	4313      	orrs	r3, r2
 800175e:	b25a      	sxtb	r2, r3
 8001760:	7bfb      	ldrb	r3, [r7, #15]
 8001762:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001766:	fb01 f303 	mul.w	r3, r1, r3
 800176a:	6839      	ldr	r1, [r7, #0]
 800176c:	440b      	add	r3, r1
 800176e:	789b      	ldrb	r3, [r3, #2]
 8001770:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8001774:	b2db      	uxtb	r3, r3
 8001776:	b25b      	sxtb	r3, r3
 8001778:	00db      	lsls	r3, r3, #3
 800177a:	b25b      	sxtb	r3, r3
 800177c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001780:	b25b      	sxtb	r3, r3
 8001782:	4313      	orrs	r3, r2
 8001784:	b259      	sxtb	r1, r3
 8001786:	7bfb      	ldrb	r3, [r7, #15]
 8001788:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800178c:	fb02 f303 	mul.w	r3, r2, r3
 8001790:	683a      	ldr	r2, [r7, #0]
 8001792:	4413      	add	r3, r2
 8001794:	b2ca      	uxtb	r2, r1
 8001796:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
    ic[curr_ic].configa.tx_data[3] = ((ic[curr_ic].tx_cfga.gpo & 0x00FF));
 800179a:	7bfb      	ldrb	r3, [r7, #15]
 800179c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80017a0:	fb02 f303 	mul.w	r3, r2, r3
 80017a4:	683a      	ldr	r2, [r7, #0]
 80017a6:	4413      	add	r3, r2
 80017a8:	885b      	ldrh	r3, [r3, #2]
 80017aa:	f3c3 1349 	ubfx	r3, r3, #5, #10
 80017ae:	b299      	uxth	r1, r3
 80017b0:	7bfb      	ldrb	r3, [r7, #15]
 80017b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80017b6:	fb02 f303 	mul.w	r3, r2, r3
 80017ba:	683a      	ldr	r2, [r7, #0]
 80017bc:	4413      	add	r3, r2
 80017be:	b2ca      	uxtb	r2, r1
 80017c0:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    ic[curr_ic].configa.tx_data[4] = ((ic[curr_ic].tx_cfga.gpo & 0x0300)>>8);
 80017c4:	7bfb      	ldrb	r3, [r7, #15]
 80017c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80017ca:	fb02 f303 	mul.w	r3, r2, r3
 80017ce:	683a      	ldr	r2, [r7, #0]
 80017d0:	4413      	add	r3, r2
 80017d2:	885b      	ldrh	r3, [r3, #2]
 80017d4:	f3c3 1349 	ubfx	r3, r3, #5, #10
 80017d8:	b29b      	uxth	r3, r3
 80017da:	121b      	asrs	r3, r3, #8
 80017dc:	b2da      	uxtb	r2, r3
 80017de:	7bfb      	ldrb	r3, [r7, #15]
 80017e0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80017e4:	fb01 f303 	mul.w	r3, r1, r3
 80017e8:	6839      	ldr	r1, [r7, #0]
 80017ea:	440b      	add	r3, r1
 80017ec:	f002 0203 	and.w	r2, r2, #3
 80017f0:	b2d2      	uxtb	r2, r2
 80017f2:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    ic[curr_ic].configa.tx_data[5] = (((ic[curr_ic].tx_cfga.snap & 0x01) << 5) | ((ic[curr_ic].tx_cfga.mute_st & 0x01) << 4) | ((ic[curr_ic].tx_cfga.comm_bk & 0x01) << 3) | (ic[curr_ic].tx_cfga.fc & 0x07));
 80017f6:	7bfb      	ldrb	r3, [r7, #15]
 80017f8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80017fc:	fb02 f303 	mul.w	r3, r2, r3
 8001800:	683a      	ldr	r2, [r7, #0]
 8001802:	4413      	add	r3, r2
 8001804:	78db      	ldrb	r3, [r3, #3]
 8001806:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800180a:	b2db      	uxtb	r3, r3
 800180c:	b25b      	sxtb	r3, r3
 800180e:	015b      	lsls	r3, r3, #5
 8001810:	b25b      	sxtb	r3, r3
 8001812:	f003 0320 	and.w	r3, r3, #32
 8001816:	b25a      	sxtb	r2, r3
 8001818:	7bfb      	ldrb	r3, [r7, #15]
 800181a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800181e:	fb01 f303 	mul.w	r3, r1, r3
 8001822:	6839      	ldr	r1, [r7, #0]
 8001824:	440b      	add	r3, r1
 8001826:	791b      	ldrb	r3, [r3, #4]
 8001828:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800182c:	b2db      	uxtb	r3, r3
 800182e:	b25b      	sxtb	r3, r3
 8001830:	011b      	lsls	r3, r3, #4
 8001832:	b25b      	sxtb	r3, r3
 8001834:	f003 0310 	and.w	r3, r3, #16
 8001838:	b25b      	sxtb	r3, r3
 800183a:	4313      	orrs	r3, r2
 800183c:	b25a      	sxtb	r2, r3
 800183e:	7bfb      	ldrb	r3, [r7, #15]
 8001840:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001844:	fb01 f303 	mul.w	r3, r1, r3
 8001848:	6839      	ldr	r1, [r7, #0]
 800184a:	440b      	add	r3, r1
 800184c:	791b      	ldrb	r3, [r3, #4]
 800184e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001852:	b2db      	uxtb	r3, r3
 8001854:	b25b      	sxtb	r3, r3
 8001856:	00db      	lsls	r3, r3, #3
 8001858:	b25b      	sxtb	r3, r3
 800185a:	f003 0308 	and.w	r3, r3, #8
 800185e:	b25b      	sxtb	r3, r3
 8001860:	4313      	orrs	r3, r2
 8001862:	b25a      	sxtb	r2, r3
 8001864:	7bfb      	ldrb	r3, [r7, #15]
 8001866:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800186a:	fb01 f303 	mul.w	r3, r1, r3
 800186e:	6839      	ldr	r1, [r7, #0]
 8001870:	440b      	add	r3, r1
 8001872:	791b      	ldrb	r3, [r3, #4]
 8001874:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8001878:	b2db      	uxtb	r3, r3
 800187a:	b25b      	sxtb	r3, r3
 800187c:	f003 0307 	and.w	r3, r3, #7
 8001880:	b25b      	sxtb	r3, r3
 8001882:	4313      	orrs	r3, r2
 8001884:	b259      	sxtb	r1, r3
 8001886:	7bfb      	ldrb	r3, [r7, #15]
 8001888:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800188c:	fb02 f303 	mul.w	r3, r2, r3
 8001890:	683a      	ldr	r2, [r7, #0]
 8001892:	4413      	add	r3, r2
 8001894:	b2ca      	uxtb	r2, r1
 8001896:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800189a:	7bfb      	ldrb	r3, [r7, #15]
 800189c:	3301      	adds	r3, #1
 800189e:	73fb      	strb	r3, [r7, #15]
 80018a0:	7bfa      	ldrb	r2, [r7, #15]
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	f4ff af00 	bcc.w	80016aa <adBms6830CreateConfiga+0x12>
  }
}
 80018aa:	bf00      	nop
 80018ac:	bf00      	nop
 80018ae:	3714      	adds	r7, #20
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <adBms6830CreateConfigb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateConfigb(uint8_t tIC, cell_asic *ic)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0
 80018be:	4603      	mov	r3, r0
 80018c0:	6039      	str	r1, [r7, #0]
 80018c2:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80018c4:	2300      	movs	r3, #0
 80018c6:	73fb      	strb	r3, [r7, #15]
 80018c8:	e0ac      	b.n	8001a24 <adBms6830CreateConfigb+0x16c>
  {
    ic[curr_ic].configb.tx_data[0] = ((ic[curr_ic].tx_cfgb.vuv ));
 80018ca:	7bfb      	ldrb	r3, [r7, #15]
 80018cc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80018d0:	fb02 f303 	mul.w	r3, r2, r3
 80018d4:	683a      	ldr	r2, [r7, #0]
 80018d6:	4413      	add	r3, r2
 80018d8:	8999      	ldrh	r1, [r3, #12]
 80018da:	7bfb      	ldrb	r3, [r7, #15]
 80018dc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80018e0:	fb02 f303 	mul.w	r3, r2, r3
 80018e4:	683a      	ldr	r2, [r7, #0]
 80018e6:	4413      	add	r3, r2
 80018e8:	b2ca      	uxtb	r2, r1
 80018ea:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
    ic[curr_ic].configb.tx_data[1] = (((ic[curr_ic].tx_cfgb.vov & 0x000F) << 4) | ((ic[curr_ic].tx_cfgb.vuv ) >> 8));
 80018ee:	7bfb      	ldrb	r3, [r7, #15]
 80018f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80018f4:	fb02 f303 	mul.w	r3, r2, r3
 80018f8:	683a      	ldr	r2, [r7, #0]
 80018fa:	4413      	add	r3, r2
 80018fc:	89db      	ldrh	r3, [r3, #14]
 80018fe:	b25b      	sxtb	r3, r3
 8001900:	011b      	lsls	r3, r3, #4
 8001902:	b25a      	sxtb	r2, r3
 8001904:	7bfb      	ldrb	r3, [r7, #15]
 8001906:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800190a:	fb01 f303 	mul.w	r3, r1, r3
 800190e:	6839      	ldr	r1, [r7, #0]
 8001910:	440b      	add	r3, r1
 8001912:	899b      	ldrh	r3, [r3, #12]
 8001914:	0a1b      	lsrs	r3, r3, #8
 8001916:	b29b      	uxth	r3, r3
 8001918:	b25b      	sxtb	r3, r3
 800191a:	4313      	orrs	r3, r2
 800191c:	b259      	sxtb	r1, r3
 800191e:	7bfb      	ldrb	r3, [r7, #15]
 8001920:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001924:	fb02 f303 	mul.w	r3, r2, r3
 8001928:	683a      	ldr	r2, [r7, #0]
 800192a:	4413      	add	r3, r2
 800192c:	b2ca      	uxtb	r2, r1
 800192e:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
    ic[curr_ic].configb.tx_data[2] = ((ic[curr_ic].tx_cfgb.vov >>4)&0x0FF);
 8001932:	7bfb      	ldrb	r3, [r7, #15]
 8001934:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001938:	fb02 f303 	mul.w	r3, r2, r3
 800193c:	683a      	ldr	r2, [r7, #0]
 800193e:	4413      	add	r3, r2
 8001940:	89db      	ldrh	r3, [r3, #14]
 8001942:	091b      	lsrs	r3, r3, #4
 8001944:	b299      	uxth	r1, r3
 8001946:	7bfb      	ldrb	r3, [r7, #15]
 8001948:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800194c:	fb02 f303 	mul.w	r3, r2, r3
 8001950:	683a      	ldr	r2, [r7, #0]
 8001952:	4413      	add	r3, r2
 8001954:	b2ca      	uxtb	r2, r1
 8001956:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
    ic[curr_ic].configb.tx_data[3] = (((ic[curr_ic].tx_cfgb.dtmen & 0x01) << 7) | ((ic[curr_ic].tx_cfgb.dtrng & 0x01) << 6) | ((ic[curr_ic].tx_cfgb.dcto & 0x3F) << 0));
 800195a:	7bfb      	ldrb	r3, [r7, #15]
 800195c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001960:	fb02 f303 	mul.w	r3, r2, r3
 8001964:	683a      	ldr	r2, [r7, #0]
 8001966:	4413      	add	r3, r2
 8001968:	7c1b      	ldrb	r3, [r3, #16]
 800196a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800196e:	b2db      	uxtb	r3, r3
 8001970:	b25b      	sxtb	r3, r3
 8001972:	01db      	lsls	r3, r3, #7
 8001974:	b25a      	sxtb	r2, r3
 8001976:	7bfb      	ldrb	r3, [r7, #15]
 8001978:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800197c:	fb01 f303 	mul.w	r3, r1, r3
 8001980:	6839      	ldr	r1, [r7, #0]
 8001982:	440b      	add	r3, r1
 8001984:	7c1b      	ldrb	r3, [r3, #16]
 8001986:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800198a:	b2db      	uxtb	r3, r3
 800198c:	b25b      	sxtb	r3, r3
 800198e:	019b      	lsls	r3, r3, #6
 8001990:	b25b      	sxtb	r3, r3
 8001992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001996:	b25b      	sxtb	r3, r3
 8001998:	4313      	orrs	r3, r2
 800199a:	b25a      	sxtb	r2, r3
 800199c:	7bfb      	ldrb	r3, [r7, #15]
 800199e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80019a2:	fb01 f303 	mul.w	r3, r1, r3
 80019a6:	6839      	ldr	r1, [r7, #0]
 80019a8:	440b      	add	r3, r1
 80019aa:	7c1b      	ldrb	r3, [r3, #16]
 80019ac:	f3c3 0385 	ubfx	r3, r3, #2, #6
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	b25b      	sxtb	r3, r3
 80019b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80019b8:	b25b      	sxtb	r3, r3
 80019ba:	4313      	orrs	r3, r2
 80019bc:	b259      	sxtb	r1, r3
 80019be:	7bfb      	ldrb	r3, [r7, #15]
 80019c0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80019c4:	fb02 f303 	mul.w	r3, r2, r3
 80019c8:	683a      	ldr	r2, [r7, #0]
 80019ca:	4413      	add	r3, r2
 80019cc:	b2ca      	uxtb	r2, r1
 80019ce:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    ic[curr_ic].configb.tx_data[4] = ((ic[curr_ic].tx_cfgb.dcc & 0xFF));
 80019d2:	7bfb      	ldrb	r3, [r7, #15]
 80019d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80019d8:	fb02 f303 	mul.w	r3, r2, r3
 80019dc:	683a      	ldr	r2, [r7, #0]
 80019de:	4413      	add	r3, r2
 80019e0:	8a59      	ldrh	r1, [r3, #18]
 80019e2:	7bfb      	ldrb	r3, [r7, #15]
 80019e4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80019e8:	fb02 f303 	mul.w	r3, r2, r3
 80019ec:	683a      	ldr	r2, [r7, #0]
 80019ee:	4413      	add	r3, r2
 80019f0:	b2ca      	uxtb	r2, r1
 80019f2:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    ic[curr_ic].configb.tx_data[5] = ((ic[curr_ic].tx_cfgb.dcc >>8 ));
 80019f6:	7bfb      	ldrb	r3, [r7, #15]
 80019f8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80019fc:	fb02 f303 	mul.w	r3, r2, r3
 8001a00:	683a      	ldr	r2, [r7, #0]
 8001a02:	4413      	add	r3, r2
 8001a04:	8a5b      	ldrh	r3, [r3, #18]
 8001a06:	0a1b      	lsrs	r3, r3, #8
 8001a08:	b299      	uxth	r1, r3
 8001a0a:	7bfb      	ldrb	r3, [r7, #15]
 8001a0c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001a10:	fb02 f303 	mul.w	r3, r2, r3
 8001a14:	683a      	ldr	r2, [r7, #0]
 8001a16:	4413      	add	r3, r2
 8001a18:	b2ca      	uxtb	r2, r1
 8001a1a:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8001a1e:	7bfb      	ldrb	r3, [r7, #15]
 8001a20:	3301      	adds	r3, #1
 8001a22:	73fb      	strb	r3, [r7, #15]
 8001a24:	7bfa      	ldrb	r2, [r7, #15]
 8001a26:	79fb      	ldrb	r3, [r7, #7]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	f4ff af4e 	bcc.w	80018ca <adBms6830CreateConfigb+0x12>
  }
}
 8001a2e:	bf00      	nop
 8001a30:	bf00      	nop
 8001a32:	3714      	adds	r7, #20
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr

08001a3c <adBms6830CreateClrflagData>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateClrflagData(uint8_t tIC, cell_asic *ic)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	4603      	mov	r3, r0
 8001a44:	6039      	str	r1, [r7, #0]
 8001a46:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8001a48:	2300      	movs	r3, #0
 8001a4a:	73fb      	strb	r3, [r7, #15]
 8001a4c:	e138      	b.n	8001cc0 <adBms6830CreateClrflagData+0x284>
  {
    ic[curr_ic].clrflag.tx_data[0] = (ic[curr_ic].clflag.cl_csflt & 0x00FF);
 8001a4e:	7bfb      	ldrb	r3, [r7, #15]
 8001a50:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001a54:	fb02 f303 	mul.w	r3, r2, r3
 8001a58:	683a      	ldr	r2, [r7, #0]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	8b99      	ldrh	r1, [r3, #28]
 8001a5e:	7bfb      	ldrb	r3, [r7, #15]
 8001a60:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001a64:	fb02 f303 	mul.w	r3, r2, r3
 8001a68:	683a      	ldr	r2, [r7, #0]
 8001a6a:	4413      	add	r3, r2
 8001a6c:	b2ca      	uxtb	r2, r1
 8001a6e:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
    ic[curr_ic].clrflag.tx_data[1] = ((ic[curr_ic].clflag.cl_csflt & 0xFF00) >> 8);
 8001a72:	7bfb      	ldrb	r3, [r7, #15]
 8001a74:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001a78:	fb02 f303 	mul.w	r3, r2, r3
 8001a7c:	683a      	ldr	r2, [r7, #0]
 8001a7e:	4413      	add	r3, r2
 8001a80:	8b9b      	ldrh	r3, [r3, #28]
 8001a82:	0a1b      	lsrs	r3, r3, #8
 8001a84:	b299      	uxth	r1, r3
 8001a86:	7bfb      	ldrb	r3, [r7, #15]
 8001a88:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001a8c:	fb02 f303 	mul.w	r3, r2, r3
 8001a90:	683a      	ldr	r2, [r7, #0]
 8001a92:	4413      	add	r3, r2
 8001a94:	b2ca      	uxtb	r2, r1
 8001a96:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
    ic[curr_ic].clrflag.tx_data[2] = 0x00;
 8001a9a:	7bfb      	ldrb	r3, [r7, #15]
 8001a9c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001aa0:	fb02 f303 	mul.w	r3, r2, r3
 8001aa4:	683a      	ldr	r2, [r7, #0]
 8001aa6:	4413      	add	r3, r2
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
    ic[curr_ic].clrflag.tx_data[3] = 0x00;
 8001aae:	7bfb      	ldrb	r3, [r7, #15]
 8001ab0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001ab4:	fb02 f303 	mul.w	r3, r2, r3
 8001ab8:	683a      	ldr	r2, [r7, #0]
 8001aba:	4413      	add	r3, r2
 8001abc:	2200      	movs	r2, #0
 8001abe:	f883 213e 	strb.w	r2, [r3, #318]	@ 0x13e
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 8001ac2:	7bfb      	ldrb	r3, [r7, #15]
 8001ac4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001ac8:	fb02 f303 	mul.w	r3, r2, r3
 8001acc:	683a      	ldr	r2, [r7, #0]
 8001ace:	4413      	add	r3, r2
 8001ad0:	7f9b      	ldrb	r3, [r3, #30]
 8001ad2:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	b25b      	sxtb	r3, r3
 8001ada:	01db      	lsls	r3, r3, #7
 8001adc:	b25a      	sxtb	r2, r3
 8001ade:	7bfb      	ldrb	r3, [r7, #15]
 8001ae0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001ae4:	fb01 f303 	mul.w	r3, r1, r3
 8001ae8:	6839      	ldr	r1, [r7, #0]
 8001aea:	440b      	add	r3, r1
 8001aec:	7f9b      	ldrb	r3, [r3, #30]
 8001aee:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	b25b      	sxtb	r3, r3
 8001af6:	019b      	lsls	r3, r3, #6
 8001af8:	b25b      	sxtb	r3, r3
 8001afa:	4313      	orrs	r3, r2
 8001afc:	b25a      	sxtb	r2, r3
 8001afe:	7bfb      	ldrb	r3, [r7, #15]
 8001b00:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b04:	fb01 f303 	mul.w	r3, r1, r3
 8001b08:	6839      	ldr	r1, [r7, #0]
 8001b0a:	440b      	add	r3, r1
 8001b0c:	7f9b      	ldrb	r3, [r3, #30]
 8001b0e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	b25b      	sxtb	r3, r3
 8001b16:	015b      	lsls	r3, r3, #5
 8001b18:	b25b      	sxtb	r3, r3
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	b25a      	sxtb	r2, r3
 8001b1e:	7bfb      	ldrb	r3, [r7, #15]
 8001b20:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b24:	fb01 f303 	mul.w	r3, r1, r3
 8001b28:	6839      	ldr	r1, [r7, #0]
 8001b2a:	440b      	add	r3, r1
 8001b2c:	7f9b      	ldrb	r3, [r3, #30]
 8001b2e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	b25b      	sxtb	r3, r3
 8001b36:	011b      	lsls	r3, r3, #4
 8001b38:	b25b      	sxtb	r3, r3
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	b25a      	sxtb	r2, r3
                                      |(ic[curr_ic].clflag.cl_ced << 3)| (ic[curr_ic].clflag.cl_cmed << 2) | (ic[curr_ic].clflag.cl_sed << 1) | (ic[curr_ic].clflag.cl_smed));
 8001b3e:	7bfb      	ldrb	r3, [r7, #15]
 8001b40:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b44:	fb01 f303 	mul.w	r3, r1, r3
 8001b48:	6839      	ldr	r1, [r7, #0]
 8001b4a:	440b      	add	r3, r1
 8001b4c:	7f9b      	ldrb	r3, [r3, #30]
 8001b4e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	b25b      	sxtb	r3, r3
 8001b56:	00db      	lsls	r3, r3, #3
 8001b58:	b25b      	sxtb	r3, r3
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	b25a      	sxtb	r2, r3
 8001b5e:	7bfb      	ldrb	r3, [r7, #15]
 8001b60:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b64:	fb01 f303 	mul.w	r3, r1, r3
 8001b68:	6839      	ldr	r1, [r7, #0]
 8001b6a:	440b      	add	r3, r1
 8001b6c:	7f9b      	ldrb	r3, [r3, #30]
 8001b6e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	b25b      	sxtb	r3, r3
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	b25b      	sxtb	r3, r3
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	b25a      	sxtb	r2, r3
 8001b7e:	7bfb      	ldrb	r3, [r7, #15]
 8001b80:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b84:	fb01 f303 	mul.w	r3, r1, r3
 8001b88:	6839      	ldr	r1, [r7, #0]
 8001b8a:	440b      	add	r3, r1
 8001b8c:	7f9b      	ldrb	r3, [r3, #30]
 8001b8e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	b25b      	sxtb	r3, r3
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	b25b      	sxtb	r3, r3
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	b25a      	sxtb	r2, r3
 8001b9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ba0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001ba4:	fb01 f303 	mul.w	r3, r1, r3
 8001ba8:	6839      	ldr	r1, [r7, #0]
 8001baa:	440b      	add	r3, r1
 8001bac:	7f9b      	ldrb	r3, [r3, #30]
 8001bae:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	b25b      	sxtb	r3, r3
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	b259      	sxtb	r1, r3
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 8001bba:	7bfb      	ldrb	r3, [r7, #15]
 8001bbc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001bc0:	fb02 f303 	mul.w	r3, r2, r3
 8001bc4:	683a      	ldr	r2, [r7, #0]
 8001bc6:	4413      	add	r3, r2
                                      |(ic[curr_ic].clflag.cl_ced << 3)| (ic[curr_ic].clflag.cl_cmed << 2) | (ic[curr_ic].clflag.cl_sed << 1) | (ic[curr_ic].clflag.cl_smed));
 8001bc8:	b2ca      	uxtb	r2, r1
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 8001bca:	f883 213f 	strb.w	r2, [r3, #319]	@ 0x13f
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 8001bce:	7bfb      	ldrb	r3, [r7, #15]
 8001bd0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001bd4:	fb02 f303 	mul.w	r3, r2, r3
 8001bd8:	683a      	ldr	r2, [r7, #0]
 8001bda:	4413      	add	r3, r2
 8001bdc:	7fdb      	ldrb	r3, [r3, #31]
 8001bde:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	b25b      	sxtb	r3, r3
 8001be6:	01db      	lsls	r3, r3, #7
 8001be8:	b25a      	sxtb	r2, r3
 8001bea:	7bfb      	ldrb	r3, [r7, #15]
 8001bec:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001bf0:	fb01 f303 	mul.w	r3, r1, r3
 8001bf4:	6839      	ldr	r1, [r7, #0]
 8001bf6:	440b      	add	r3, r1
 8001bf8:	7fdb      	ldrb	r3, [r3, #31]
 8001bfa:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	b25b      	sxtb	r3, r3
 8001c02:	019b      	lsls	r3, r3, #6
 8001c04:	b25b      	sxtb	r3, r3
 8001c06:	4313      	orrs	r3, r2
 8001c08:	b25a      	sxtb	r2, r3
 8001c0a:	7bfb      	ldrb	r3, [r7, #15]
 8001c0c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c10:	fb01 f303 	mul.w	r3, r1, r3
 8001c14:	6839      	ldr	r1, [r7, #0]
 8001c16:	440b      	add	r3, r1
 8001c18:	7fdb      	ldrb	r3, [r3, #31]
 8001c1a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	b25b      	sxtb	r3, r3
 8001c22:	011b      	lsls	r3, r3, #4
 8001c24:	b25b      	sxtb	r3, r3
 8001c26:	4313      	orrs	r3, r2
 8001c28:	b25a      	sxtb	r2, r3
 8001c2a:	7bfb      	ldrb	r3, [r7, #15]
 8001c2c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c30:	fb01 f303 	mul.w	r3, r1, r3
 8001c34:	6839      	ldr	r1, [r7, #0]
 8001c36:	440b      	add	r3, r1
 8001c38:	7fdb      	ldrb	r3, [r3, #31]
 8001c3a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	b25b      	sxtb	r3, r3
 8001c42:	00db      	lsls	r3, r3, #3
 8001c44:	b25b      	sxtb	r3, r3
 8001c46:	4313      	orrs	r3, r2
 8001c48:	b25a      	sxtb	r2, r3
                                      | (ic[curr_ic].clflag.cl_thsd << 2) | (ic[curr_ic].clflag.cl_tmode << 1) | (ic[curr_ic].clflag.cl_oscchk));
 8001c4a:	7bfb      	ldrb	r3, [r7, #15]
 8001c4c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c50:	fb01 f303 	mul.w	r3, r1, r3
 8001c54:	6839      	ldr	r1, [r7, #0]
 8001c56:	440b      	add	r3, r1
 8001c58:	7fdb      	ldrb	r3, [r3, #31]
 8001c5a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	b25b      	sxtb	r3, r3
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	b25b      	sxtb	r3, r3
 8001c66:	4313      	orrs	r3, r2
 8001c68:	b25a      	sxtb	r2, r3
 8001c6a:	7bfb      	ldrb	r3, [r7, #15]
 8001c6c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c70:	fb01 f303 	mul.w	r3, r1, r3
 8001c74:	6839      	ldr	r1, [r7, #0]
 8001c76:	440b      	add	r3, r1
 8001c78:	7fdb      	ldrb	r3, [r3, #31]
 8001c7a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	b25b      	sxtb	r3, r3
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	b25b      	sxtb	r3, r3
 8001c86:	4313      	orrs	r3, r2
 8001c88:	b25a      	sxtb	r2, r3
 8001c8a:	7bfb      	ldrb	r3, [r7, #15]
 8001c8c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c90:	fb01 f303 	mul.w	r3, r1, r3
 8001c94:	6839      	ldr	r1, [r7, #0]
 8001c96:	440b      	add	r3, r1
 8001c98:	7fdb      	ldrb	r3, [r3, #31]
 8001c9a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	b25b      	sxtb	r3, r3
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	b259      	sxtb	r1, r3
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 8001ca6:	7bfb      	ldrb	r3, [r7, #15]
 8001ca8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001cac:	fb02 f303 	mul.w	r3, r2, r3
 8001cb0:	683a      	ldr	r2, [r7, #0]
 8001cb2:	4413      	add	r3, r2
                                      | (ic[curr_ic].clflag.cl_thsd << 2) | (ic[curr_ic].clflag.cl_tmode << 1) | (ic[curr_ic].clflag.cl_oscchk));
 8001cb4:	b2ca      	uxtb	r2, r1
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 8001cb6:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8001cba:	7bfb      	ldrb	r3, [r7, #15]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	73fb      	strb	r3, [r7, #15]
 8001cc0:	7bfa      	ldrb	r2, [r7, #15]
 8001cc2:	79fb      	ldrb	r3, [r7, #7]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	f4ff aec2 	bcc.w	8001a4e <adBms6830CreateClrflagData+0x12>
  }
}
 8001cca:	bf00      	nop
 8001ccc:	bf00      	nop
 8001cce:	3714      	adds	r7, #20
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <adBms6830CreateComm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateComm(uint8_t tIC, cell_asic *ic)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b085      	sub	sp, #20
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4603      	mov	r3, r0
 8001ce0:	6039      	str	r1, [r7, #0]
 8001ce2:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	73fb      	strb	r3, [r7, #15]
 8001ce8:	e0a7      	b.n	8001e3a <adBms6830CreateComm+0x162>
  {
    ic[curr_ic].com.tx_data[0] = ((ic[curr_ic].comm.icomm[0] & 0x0F)  << 4  | (ic[curr_ic].comm.fcomm[0]   & 0x0F));
 8001cea:	7bfb      	ldrb	r3, [r7, #15]
 8001cec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001cf0:	fb02 f303 	mul.w	r3, r2, r3
 8001cf4:	683a      	ldr	r2, [r7, #0]
 8001cf6:	4413      	add	r3, r2
 8001cf8:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 8001cfc:	b25b      	sxtb	r3, r3
 8001cfe:	011b      	lsls	r3, r3, #4
 8001d00:	b25a      	sxtb	r2, r3
 8001d02:	7bfb      	ldrb	r3, [r7, #15]
 8001d04:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001d08:	fb01 f303 	mul.w	r3, r1, r3
 8001d0c:	6839      	ldr	r1, [r7, #0]
 8001d0e:	440b      	add	r3, r1
 8001d10:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 8001d14:	b25b      	sxtb	r3, r3
 8001d16:	f003 030f 	and.w	r3, r3, #15
 8001d1a:	b25b      	sxtb	r3, r3
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	b259      	sxtb	r1, r3
 8001d20:	7bfb      	ldrb	r3, [r7, #15]
 8001d22:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001d26:	fb02 f303 	mul.w	r3, r2, r3
 8001d2a:	683a      	ldr	r2, [r7, #0]
 8001d2c:	4413      	add	r3, r2
 8001d2e:	b2ca      	uxtb	r2, r1
 8001d30:	f883 2157 	strb.w	r2, [r3, #343]	@ 0x157
    ic[curr_ic].com.tx_data[1] = ((ic[curr_ic].comm.data[0] ));
 8001d34:	7bfb      	ldrb	r3, [r7, #15]
 8001d36:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001d3a:	fb02 f303 	mul.w	r3, r2, r3
 8001d3e:	683a      	ldr	r2, [r7, #0]
 8001d40:	441a      	add	r2, r3
 8001d42:	7bfb      	ldrb	r3, [r7, #15]
 8001d44:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001d48:	fb01 f303 	mul.w	r3, r1, r3
 8001d4c:	6839      	ldr	r1, [r7, #0]
 8001d4e:	440b      	add	r3, r1
 8001d50:	f892 2106 	ldrb.w	r2, [r2, #262]	@ 0x106
 8001d54:	f883 2158 	strb.w	r2, [r3, #344]	@ 0x158
    ic[curr_ic].com.tx_data[2] = ((ic[curr_ic].comm.icomm[1] & 0x0F)  << 4 ) | (ic[curr_ic].comm.fcomm[1]   & 0x0F);
 8001d58:	7bfb      	ldrb	r3, [r7, #15]
 8001d5a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001d5e:	fb02 f303 	mul.w	r3, r2, r3
 8001d62:	683a      	ldr	r2, [r7, #0]
 8001d64:	4413      	add	r3, r2
 8001d66:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8001d6a:	b25b      	sxtb	r3, r3
 8001d6c:	011b      	lsls	r3, r3, #4
 8001d6e:	b25a      	sxtb	r2, r3
 8001d70:	7bfb      	ldrb	r3, [r7, #15]
 8001d72:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001d76:	fb01 f303 	mul.w	r3, r1, r3
 8001d7a:	6839      	ldr	r1, [r7, #0]
 8001d7c:	440b      	add	r3, r1
 8001d7e:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8001d82:	b25b      	sxtb	r3, r3
 8001d84:	f003 030f 	and.w	r3, r3, #15
 8001d88:	b25b      	sxtb	r3, r3
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	b259      	sxtb	r1, r3
 8001d8e:	7bfb      	ldrb	r3, [r7, #15]
 8001d90:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001d94:	fb02 f303 	mul.w	r3, r2, r3
 8001d98:	683a      	ldr	r2, [r7, #0]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	b2ca      	uxtb	r2, r1
 8001d9e:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
    ic[curr_ic].com.tx_data[3] = ((ic[curr_ic].comm.data[1]));
 8001da2:	7bfb      	ldrb	r3, [r7, #15]
 8001da4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001da8:	fb02 f303 	mul.w	r3, r2, r3
 8001dac:	683a      	ldr	r2, [r7, #0]
 8001dae:	441a      	add	r2, r3
 8001db0:	7bfb      	ldrb	r3, [r7, #15]
 8001db2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001db6:	fb01 f303 	mul.w	r3, r1, r3
 8001dba:	6839      	ldr	r1, [r7, #0]
 8001dbc:	440b      	add	r3, r1
 8001dbe:	f892 2107 	ldrb.w	r2, [r2, #263]	@ 0x107
 8001dc2:	f883 215a 	strb.w	r2, [r3, #346]	@ 0x15a
    ic[curr_ic].com.tx_data[4] = ((ic[curr_ic].comm.icomm[2] & 0x0F)  << 4  | (ic[curr_ic].comm.fcomm[2]   & 0x0F));
 8001dc6:	7bfb      	ldrb	r3, [r7, #15]
 8001dc8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001dcc:	fb02 f303 	mul.w	r3, r2, r3
 8001dd0:	683a      	ldr	r2, [r7, #0]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8001dd8:	b25b      	sxtb	r3, r3
 8001dda:	011b      	lsls	r3, r3, #4
 8001ddc:	b25a      	sxtb	r2, r3
 8001dde:	7bfb      	ldrb	r3, [r7, #15]
 8001de0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001de4:	fb01 f303 	mul.w	r3, r1, r3
 8001de8:	6839      	ldr	r1, [r7, #0]
 8001dea:	440b      	add	r3, r1
 8001dec:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8001df0:	b25b      	sxtb	r3, r3
 8001df2:	f003 030f 	and.w	r3, r3, #15
 8001df6:	b25b      	sxtb	r3, r3
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	b259      	sxtb	r1, r3
 8001dfc:	7bfb      	ldrb	r3, [r7, #15]
 8001dfe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001e02:	fb02 f303 	mul.w	r3, r2, r3
 8001e06:	683a      	ldr	r2, [r7, #0]
 8001e08:	4413      	add	r3, r2
 8001e0a:	b2ca      	uxtb	r2, r1
 8001e0c:	f883 215b 	strb.w	r2, [r3, #347]	@ 0x15b
    ic[curr_ic].com.tx_data[5] = ((ic[curr_ic].comm.data[2]));
 8001e10:	7bfb      	ldrb	r3, [r7, #15]
 8001e12:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001e16:	fb02 f303 	mul.w	r3, r2, r3
 8001e1a:	683a      	ldr	r2, [r7, #0]
 8001e1c:	441a      	add	r2, r3
 8001e1e:	7bfb      	ldrb	r3, [r7, #15]
 8001e20:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001e24:	fb01 f303 	mul.w	r3, r1, r3
 8001e28:	6839      	ldr	r1, [r7, #0]
 8001e2a:	440b      	add	r3, r1
 8001e2c:	f892 2108 	ldrb.w	r2, [r2, #264]	@ 0x108
 8001e30:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8001e34:	7bfb      	ldrb	r3, [r7, #15]
 8001e36:	3301      	adds	r3, #1
 8001e38:	73fb      	strb	r3, [r7, #15]
 8001e3a:	7bfa      	ldrb	r2, [r7, #15]
 8001e3c:	79fb      	ldrb	r3, [r7, #7]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	f4ff af53 	bcc.w	8001cea <adBms6830CreateComm+0x12>
  }
}
 8001e44:	bf00      	nop
 8001e46:	bf00      	nop
 8001e48:	3714      	adds	r7, #20
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr

08001e52 <adBms6830CreatePwma>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreatePwma(uint8_t tIC, cell_asic *ic)
{
 8001e52:	b480      	push	{r7}
 8001e54:	b085      	sub	sp, #20
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	4603      	mov	r3, r0
 8001e5a:	6039      	str	r1, [r7, #0]
 8001e5c:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8001e5e:	2300      	movs	r3, #0
 8001e60:	73fb      	strb	r3, [r7, #15]
 8001e62:	e0e0      	b.n	8002026 <adBms6830CreatePwma+0x1d4>
  {
    ic[curr_ic].pwma.tx_data[0] = ((ic[curr_ic].PwmA.pwma[1] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[0] & 0x0F));
 8001e64:	7bfb      	ldrb	r3, [r7, #15]
 8001e66:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001e6a:	fb02 f303 	mul.w	r3, r2, r3
 8001e6e:	683a      	ldr	r2, [r7, #0]
 8001e70:	4413      	add	r3, r2
 8001e72:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 8001e76:	b25b      	sxtb	r3, r3
 8001e78:	011b      	lsls	r3, r3, #4
 8001e7a:	b25a      	sxtb	r2, r3
 8001e7c:	7bfb      	ldrb	r3, [r7, #15]
 8001e7e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001e82:	fb01 f303 	mul.w	r3, r1, r3
 8001e86:	6839      	ldr	r1, [r7, #0]
 8001e88:	440b      	add	r3, r1
 8001e8a:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8001e8e:	b25b      	sxtb	r3, r3
 8001e90:	f003 030f 	and.w	r3, r3, #15
 8001e94:	b25b      	sxtb	r3, r3
 8001e96:	4313      	orrs	r3, r2
 8001e98:	b259      	sxtb	r1, r3
 8001e9a:	7bfb      	ldrb	r3, [r7, #15]
 8001e9c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001ea0:	fb02 f303 	mul.w	r3, r2, r3
 8001ea4:	683a      	ldr	r2, [r7, #0]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	b2ca      	uxtb	r2, r1
 8001eaa:	f883 2165 	strb.w	r2, [r3, #357]	@ 0x165
    ic[curr_ic].pwma.tx_data[1] = ((ic[curr_ic].PwmA.pwma[3] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[2] & 0x0F));
 8001eae:	7bfb      	ldrb	r3, [r7, #15]
 8001eb0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001eb4:	fb02 f303 	mul.w	r3, r2, r3
 8001eb8:	683a      	ldr	r2, [r7, #0]
 8001eba:	4413      	add	r3, r2
 8001ebc:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8001ec0:	b25b      	sxtb	r3, r3
 8001ec2:	011b      	lsls	r3, r3, #4
 8001ec4:	b25a      	sxtb	r2, r3
 8001ec6:	7bfb      	ldrb	r3, [r7, #15]
 8001ec8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001ecc:	fb01 f303 	mul.w	r3, r1, r3
 8001ed0:	6839      	ldr	r1, [r7, #0]
 8001ed2:	440b      	add	r3, r1
 8001ed4:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 8001ed8:	b25b      	sxtb	r3, r3
 8001eda:	f003 030f 	and.w	r3, r3, #15
 8001ede:	b25b      	sxtb	r3, r3
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	b259      	sxtb	r1, r3
 8001ee4:	7bfb      	ldrb	r3, [r7, #15]
 8001ee6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001eea:	fb02 f303 	mul.w	r3, r2, r3
 8001eee:	683a      	ldr	r2, [r7, #0]
 8001ef0:	4413      	add	r3, r2
 8001ef2:	b2ca      	uxtb	r2, r1
 8001ef4:	f883 2166 	strb.w	r2, [r3, #358]	@ 0x166
    ic[curr_ic].pwma.tx_data[2] = ((ic[curr_ic].PwmA.pwma[5] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[4] & 0x0F));
 8001ef8:	7bfb      	ldrb	r3, [r7, #15]
 8001efa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001efe:	fb02 f303 	mul.w	r3, r2, r3
 8001f02:	683a      	ldr	r2, [r7, #0]
 8001f04:	4413      	add	r3, r2
 8001f06:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 8001f0a:	b25b      	sxtb	r3, r3
 8001f0c:	011b      	lsls	r3, r3, #4
 8001f0e:	b25a      	sxtb	r2, r3
 8001f10:	7bfb      	ldrb	r3, [r7, #15]
 8001f12:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001f16:	fb01 f303 	mul.w	r3, r1, r3
 8001f1a:	6839      	ldr	r1, [r7, #0]
 8001f1c:	440b      	add	r3, r1
 8001f1e:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 8001f22:	b25b      	sxtb	r3, r3
 8001f24:	f003 030f 	and.w	r3, r3, #15
 8001f28:	b25b      	sxtb	r3, r3
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	b259      	sxtb	r1, r3
 8001f2e:	7bfb      	ldrb	r3, [r7, #15]
 8001f30:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001f34:	fb02 f303 	mul.w	r3, r2, r3
 8001f38:	683a      	ldr	r2, [r7, #0]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	b2ca      	uxtb	r2, r1
 8001f3e:	f883 2167 	strb.w	r2, [r3, #359]	@ 0x167
    ic[curr_ic].pwma.tx_data[3] = ((ic[curr_ic].PwmA.pwma[7] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[6] & 0x0F));
 8001f42:	7bfb      	ldrb	r3, [r7, #15]
 8001f44:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001f48:	fb02 f303 	mul.w	r3, r2, r3
 8001f4c:	683a      	ldr	r2, [r7, #0]
 8001f4e:	4413      	add	r3, r2
 8001f50:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 8001f54:	b25b      	sxtb	r3, r3
 8001f56:	011b      	lsls	r3, r3, #4
 8001f58:	b25a      	sxtb	r2, r3
 8001f5a:	7bfb      	ldrb	r3, [r7, #15]
 8001f5c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001f60:	fb01 f303 	mul.w	r3, r1, r3
 8001f64:	6839      	ldr	r1, [r7, #0]
 8001f66:	440b      	add	r3, r1
 8001f68:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 8001f6c:	b25b      	sxtb	r3, r3
 8001f6e:	f003 030f 	and.w	r3, r3, #15
 8001f72:	b25b      	sxtb	r3, r3
 8001f74:	4313      	orrs	r3, r2
 8001f76:	b259      	sxtb	r1, r3
 8001f78:	7bfb      	ldrb	r3, [r7, #15]
 8001f7a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001f7e:	fb02 f303 	mul.w	r3, r2, r3
 8001f82:	683a      	ldr	r2, [r7, #0]
 8001f84:	4413      	add	r3, r2
 8001f86:	b2ca      	uxtb	r2, r1
 8001f88:	f883 2168 	strb.w	r2, [r3, #360]	@ 0x168
    ic[curr_ic].pwma.tx_data[4] = ((ic[curr_ic].PwmA.pwma[9] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[8] & 0x0F));
 8001f8c:	7bfb      	ldrb	r3, [r7, #15]
 8001f8e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001f92:	fb02 f303 	mul.w	r3, r2, r3
 8001f96:	683a      	ldr	r2, [r7, #0]
 8001f98:	4413      	add	r3, r2
 8001f9a:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 8001f9e:	b25b      	sxtb	r3, r3
 8001fa0:	011b      	lsls	r3, r3, #4
 8001fa2:	b25a      	sxtb	r2, r3
 8001fa4:	7bfb      	ldrb	r3, [r7, #15]
 8001fa6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001faa:	fb01 f303 	mul.w	r3, r1, r3
 8001fae:	6839      	ldr	r1, [r7, #0]
 8001fb0:	440b      	add	r3, r1
 8001fb2:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 8001fb6:	b25b      	sxtb	r3, r3
 8001fb8:	f003 030f 	and.w	r3, r3, #15
 8001fbc:	b25b      	sxtb	r3, r3
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	b259      	sxtb	r1, r3
 8001fc2:	7bfb      	ldrb	r3, [r7, #15]
 8001fc4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001fc8:	fb02 f303 	mul.w	r3, r2, r3
 8001fcc:	683a      	ldr	r2, [r7, #0]
 8001fce:	4413      	add	r3, r2
 8001fd0:	b2ca      	uxtb	r2, r1
 8001fd2:	f883 2169 	strb.w	r2, [r3, #361]	@ 0x169
    ic[curr_ic].pwma.tx_data[5] = ((ic[curr_ic].PwmA.pwma[11] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[10] & 0x0F));
 8001fd6:	7bfb      	ldrb	r3, [r7, #15]
 8001fd8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001fdc:	fb02 f303 	mul.w	r3, r2, r3
 8001fe0:	683a      	ldr	r2, [r7, #0]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8001fe8:	b25b      	sxtb	r3, r3
 8001fea:	011b      	lsls	r3, r3, #4
 8001fec:	b25a      	sxtb	r2, r3
 8001fee:	7bfb      	ldrb	r3, [r7, #15]
 8001ff0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001ff4:	fb01 f303 	mul.w	r3, r1, r3
 8001ff8:	6839      	ldr	r1, [r7, #0]
 8001ffa:	440b      	add	r3, r1
 8001ffc:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8002000:	b25b      	sxtb	r3, r3
 8002002:	f003 030f 	and.w	r3, r3, #15
 8002006:	b25b      	sxtb	r3, r3
 8002008:	4313      	orrs	r3, r2
 800200a:	b259      	sxtb	r1, r3
 800200c:	7bfb      	ldrb	r3, [r7, #15]
 800200e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002012:	fb02 f303 	mul.w	r3, r2, r3
 8002016:	683a      	ldr	r2, [r7, #0]
 8002018:	4413      	add	r3, r2
 800201a:	b2ca      	uxtb	r2, r1
 800201c:	f883 216a 	strb.w	r2, [r3, #362]	@ 0x16a
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002020:	7bfb      	ldrb	r3, [r7, #15]
 8002022:	3301      	adds	r3, #1
 8002024:	73fb      	strb	r3, [r7, #15]
 8002026:	7bfa      	ldrb	r2, [r7, #15]
 8002028:	79fb      	ldrb	r3, [r7, #7]
 800202a:	429a      	cmp	r2, r3
 800202c:	f4ff af1a 	bcc.w	8001e64 <adBms6830CreatePwma+0x12>
  }
}
 8002030:	bf00      	nop
 8002032:	bf00      	nop
 8002034:	3714      	adds	r7, #20
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr

0800203e <adBms6830CreatePwmb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreatePwmb(uint8_t tIC, cell_asic *ic)
{
 800203e:	b480      	push	{r7}
 8002040:	b085      	sub	sp, #20
 8002042:	af00      	add	r7, sp, #0
 8002044:	4603      	mov	r3, r0
 8002046:	6039      	str	r1, [r7, #0]
 8002048:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800204a:	2300      	movs	r3, #0
 800204c:	73fb      	strb	r3, [r7, #15]
 800204e:	e04c      	b.n	80020ea <adBms6830CreatePwmb+0xac>
  {
    ic[curr_ic].pwmb.tx_data[0] = ((ic[curr_ic].PwmB.pwmb[1] & 0x0F) << 4 | (ic[curr_ic].PwmB.pwmb[0] & 0x0F));
 8002050:	7bfb      	ldrb	r3, [r7, #15]
 8002052:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002056:	fb02 f303 	mul.w	r3, r2, r3
 800205a:	683a      	ldr	r2, [r7, #0]
 800205c:	4413      	add	r3, r2
 800205e:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8002062:	b25b      	sxtb	r3, r3
 8002064:	011b      	lsls	r3, r3, #4
 8002066:	b25a      	sxtb	r2, r3
 8002068:	7bfb      	ldrb	r3, [r7, #15]
 800206a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800206e:	fb01 f303 	mul.w	r3, r1, r3
 8002072:	6839      	ldr	r1, [r7, #0]
 8002074:	440b      	add	r3, r1
 8002076:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 800207a:	b25b      	sxtb	r3, r3
 800207c:	f003 030f 	and.w	r3, r3, #15
 8002080:	b25b      	sxtb	r3, r3
 8002082:	4313      	orrs	r3, r2
 8002084:	b259      	sxtb	r1, r3
 8002086:	7bfb      	ldrb	r3, [r7, #15]
 8002088:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800208c:	fb02 f303 	mul.w	r3, r2, r3
 8002090:	683a      	ldr	r2, [r7, #0]
 8002092:	4413      	add	r3, r2
 8002094:	b2ca      	uxtb	r2, r1
 8002096:	f883 2173 	strb.w	r2, [r3, #371]	@ 0x173
    ic[curr_ic].pwmb.tx_data[1] = ((ic[curr_ic].PwmB.pwmb[3] & 0x0F) << 4 | (ic[curr_ic].PwmB.pwmb[2] & 0x0F));
 800209a:	7bfb      	ldrb	r3, [r7, #15]
 800209c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80020a0:	fb02 f303 	mul.w	r3, r2, r3
 80020a4:	683a      	ldr	r2, [r7, #0]
 80020a6:	4413      	add	r3, r2
 80020a8:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80020ac:	b25b      	sxtb	r3, r3
 80020ae:	011b      	lsls	r3, r3, #4
 80020b0:	b25a      	sxtb	r2, r3
 80020b2:	7bfb      	ldrb	r3, [r7, #15]
 80020b4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80020b8:	fb01 f303 	mul.w	r3, r1, r3
 80020bc:	6839      	ldr	r1, [r7, #0]
 80020be:	440b      	add	r3, r1
 80020c0:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 80020c4:	b25b      	sxtb	r3, r3
 80020c6:	f003 030f 	and.w	r3, r3, #15
 80020ca:	b25b      	sxtb	r3, r3
 80020cc:	4313      	orrs	r3, r2
 80020ce:	b259      	sxtb	r1, r3
 80020d0:	7bfb      	ldrb	r3, [r7, #15]
 80020d2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80020d6:	fb02 f303 	mul.w	r3, r2, r3
 80020da:	683a      	ldr	r2, [r7, #0]
 80020dc:	4413      	add	r3, r2
 80020de:	b2ca      	uxtb	r2, r1
 80020e0:	f883 2174 	strb.w	r2, [r3, #372]	@ 0x174
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80020e4:	7bfb      	ldrb	r3, [r7, #15]
 80020e6:	3301      	adds	r3, #1
 80020e8:	73fb      	strb	r3, [r7, #15]
 80020ea:	7bfa      	ldrb	r2, [r7, #15]
 80020ec:	79fb      	ldrb	r3, [r7, #7]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d3ae      	bcc.n	8002050 <adBms6830CreatePwmb+0x12>
  }
}
 80020f2:	bf00      	nop
 80020f4:	bf00      	nop
 80020f6:	3714      	adds	r7, #20
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <balanceCells>:
#else
	// printf("Fcell Registers Cleared\n\n");
#endif
}

void balanceCells(uint8_t tIC, cell_asic *ic, PWM_DUTY duty_cycle) {
 8002100:	b5b0      	push	{r4, r5, r7, lr}
 8002102:	b086      	sub	sp, #24
 8002104:	af02      	add	r7, sp, #8
 8002106:	4603      	mov	r3, r0
 8002108:	6039      	str	r1, [r7, #0]
 800210a:	71fb      	strb	r3, [r7, #7]
 800210c:	4613      	mov	r3, r2
 800210e:	71bb      	strb	r3, [r7, #6]
	// Reset after max duration to prevent overheating
	if (tick > 200) {
 8002110:	4b61      	ldr	r3, [pc, #388]	@ (8002298 <balanceCells+0x198>)
 8002112:	881b      	ldrh	r3, [r3, #0]
 8002114:	2bc8      	cmp	r3, #200	@ 0xc8
 8002116:	d90c      	bls.n	8002132 <balanceCells+0x32>
		stopBalancing(tIC, ic);
 8002118:	79fb      	ldrb	r3, [r7, #7]
 800211a:	6839      	ldr	r1, [r7, #0]
 800211c:	4618      	mov	r0, r3
 800211e:	f000 f8cb 	bl	80022b8 <stopBalancing>
		tick = 0;
 8002122:	4b5d      	ldr	r3, [pc, #372]	@ (8002298 <balanceCells+0x198>)
 8002124:	2200      	movs	r2, #0
 8002126:	801a      	strh	r2, [r3, #0]
		// Consider updating target voltage after each cycle
		target_lowest_cell = lowest_cell;
 8002128:	4b5c      	ldr	r3, [pc, #368]	@ (800229c <balanceCells+0x19c>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a5c      	ldr	r2, [pc, #368]	@ (80022a0 <balanceCells+0x1a0>)
 800212e:	6013      	str	r3, [r2, #0]
		return;
 8002130:	e0aa      	b.n	8002288 <balanceCells+0x188>
	}

	// Initialize target when first called
	if (target_lowest_cell == -1) {
 8002132:	4b5b      	ldr	r3, [pc, #364]	@ (80022a0 <balanceCells+0x1a0>)
 8002134:	edd3 7a00 	vldr	s15, [r3]
 8002138:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800213c:	eef4 7a47 	vcmp.f32	s15, s14
 8002140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002144:	d103      	bne.n	800214e <balanceCells+0x4e>
		target_lowest_cell = lowest_cell;
 8002146:	4b55      	ldr	r3, [pc, #340]	@ (800229c <balanceCells+0x19c>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a55      	ldr	r2, [pc, #340]	@ (80022a0 <balanceCells+0x1a0>)
 800214c:	6013      	str	r3, [r2, #0]
	}

	// Only update balancing configuration periodically
	if (tick == 10) {
 800214e:	4b52      	ldr	r3, [pc, #328]	@ (8002298 <balanceCells+0x198>)
 8002150:	881b      	ldrh	r3, [r3, #0]
 8002152:	2b0a      	cmp	r3, #10
 8002154:	d16d      	bne.n	8002232 <balanceCells+0x132>
		// Clear balance mask for new calculation
		multiMask = 0;
 8002156:	4b53      	ldr	r3, [pc, #332]	@ (80022a4 <balanceCells+0x1a4>)
 8002158:	2200      	movs	r2, #0
 800215a:	801a      	strh	r2, [r3, #0]

		for (uint8_t dev = 0; dev < tIC; ++dev) {
 800215c:	2300      	movs	r3, #0
 800215e:	73fb      	strb	r3, [r7, #15]
 8002160:	e063      	b.n	800222a <balanceCells+0x12a>
			// Start with all balance switches off
			ic[dev].tx_cfgb.dcc = 0;
 8002162:	7bfb      	ldrb	r3, [r7, #15]
 8002164:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002168:	fb02 f303 	mul.w	r3, r2, r3
 800216c:	683a      	ldr	r2, [r7, #0]
 800216e:	4413      	add	r3, r2
 8002170:	2200      	movs	r2, #0
 8002172:	825a      	strh	r2, [r3, #18]

			for (uint8_t ch = 0; ch < NUM_CELLS_PER_IC; ++ch) {
 8002174:	2300      	movs	r3, #0
 8002176:	73bb      	strb	r3, [r7, #14]
 8002178:	e051      	b.n	800221e <balanceCells+0x11e>
				float v = getVoltage(ic[dev].cell.c_codes[ch]);
 800217a:	7bfb      	ldrb	r3, [r7, #15]
 800217c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002180:	fb02 f303 	mul.w	r3, r2, r3
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	4413      	add	r3, r2
 8002188:	7bba      	ldrb	r2, [r7, #14]
 800218a:	3210      	adds	r2, #16
 800218c:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8002190:	b29b      	uxth	r3, r3
 8002192:	4618      	mov	r0, r3
 8002194:	f000 f950 	bl	8002438 <getVoltage>
 8002198:	ed87 0a02 	vstr	s0, [r7, #8]

				// Improved logic: Balance cells above target with a small hysteresis
				if (v > (target_lowest_cell + 0.01)) { // 10mV hysteresis
 800219c:	68b8      	ldr	r0, [r7, #8]
 800219e:	f7fe f9db 	bl	8000558 <__aeabi_f2d>
 80021a2:	4604      	mov	r4, r0
 80021a4:	460d      	mov	r5, r1
 80021a6:	4b3e      	ldr	r3, [pc, #248]	@ (80022a0 <balanceCells+0x1a0>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7fe f9d4 	bl	8000558 <__aeabi_f2d>
 80021b0:	a337      	add	r3, pc, #220	@ (adr r3, 8002290 <balanceCells+0x190>)
 80021b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021b6:	f7fe f871 	bl	800029c <__adddf3>
 80021ba:	4602      	mov	r2, r0
 80021bc:	460b      	mov	r3, r1
 80021be:	4620      	mov	r0, r4
 80021c0:	4629      	mov	r1, r5
 80021c2:	f7fe fcb1 	bl	8000b28 <__aeabi_dcmpgt>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d019      	beq.n	8002200 <balanceCells+0x100>
													   // Set this cell for balancing
					multiMask |= (1 << ch);
 80021cc:	7bbb      	ldrb	r3, [r7, #14]
 80021ce:	2201      	movs	r2, #1
 80021d0:	fa02 f303 	lsl.w	r3, r2, r3
 80021d4:	b21a      	sxth	r2, r3
 80021d6:	4b33      	ldr	r3, [pc, #204]	@ (80022a4 <balanceCells+0x1a4>)
 80021d8:	881b      	ldrh	r3, [r3, #0]
 80021da:	b21b      	sxth	r3, r3
 80021dc:	4313      	orrs	r3, r2
 80021de:	b21b      	sxth	r3, r3
 80021e0:	b29a      	uxth	r2, r3
 80021e2:	4b30      	ldr	r3, [pc, #192]	@ (80022a4 <balanceCells+0x1a4>)
 80021e4:	801a      	strh	r2, [r3, #0]
					// Configure PWM duty cycle
					ic[dev].PwmA.pwma[ch] = duty_cycle;
 80021e6:	7bfb      	ldrb	r3, [r7, #15]
 80021e8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80021ec:	fb02 f303 	mul.w	r3, r2, r3
 80021f0:	683a      	ldr	r2, [r7, #0]
 80021f2:	441a      	add	r2, r3
 80021f4:	7bbb      	ldrb	r3, [r7, #14]
 80021f6:	4413      	add	r3, r2
 80021f8:	79ba      	ldrb	r2, [r7, #6]
 80021fa:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
 80021fe:	e00b      	b.n	8002218 <balanceCells+0x118>
				} else {
					// Ensure PWM is off for cells we don't balance
					ic[dev].PwmA.pwma[ch] = PWM_0_0_PCT;
 8002200:	7bfb      	ldrb	r3, [r7, #15]
 8002202:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002206:	fb02 f303 	mul.w	r3, r2, r3
 800220a:	683a      	ldr	r2, [r7, #0]
 800220c:	441a      	add	r2, r3
 800220e:	7bbb      	ldrb	r3, [r7, #14]
 8002210:	4413      	add	r3, r2
 8002212:	2200      	movs	r2, #0
 8002214:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
			for (uint8_t ch = 0; ch < NUM_CELLS_PER_IC; ++ch) {
 8002218:	7bbb      	ldrb	r3, [r7, #14]
 800221a:	3301      	adds	r3, #1
 800221c:	73bb      	strb	r3, [r7, #14]
 800221e:	7bbb      	ldrb	r3, [r7, #14]
 8002220:	2b09      	cmp	r3, #9
 8002222:	d9aa      	bls.n	800217a <balanceCells+0x7a>
		for (uint8_t dev = 0; dev < tIC; ++dev) {
 8002224:	7bfb      	ldrb	r3, [r7, #15]
 8002226:	3301      	adds	r3, #1
 8002228:	73fb      	strb	r3, [r7, #15]
 800222a:	7bfa      	ldrb	r2, [r7, #15]
 800222c:	79fb      	ldrb	r3, [r7, #7]
 800222e:	429a      	cmp	r2, r3
 8002230:	d397      	bcc.n	8002162 <balanceCells+0x62>
		}
	}

	// Send configuration to the hardware - this should happen every time
	// to ensure the balancing continues even if we don't update the mask
	adBmsWakeupIc(tIC);
 8002232:	79fb      	ldrb	r3, [r7, #7]
 8002234:	4618      	mov	r0, r3
 8002236:	f000 f8e1 	bl	80023fc <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRPWM1, Pwm, A); /* cells 1-8 */
 800223a:	79f8      	ldrb	r0, [r7, #7]
 800223c:	2301      	movs	r3, #1
 800223e:	9300      	str	r3, [sp, #0]
 8002240:	2304      	movs	r3, #4
 8002242:	4a19      	ldr	r2, [pc, #100]	@ (80022a8 <balanceCells+0x1a8>)
 8002244:	6839      	ldr	r1, [r7, #0]
 8002246:	f7ff f87f 	bl	8001348 <adBmsWriteData>

	adBmsWakeupIc(tIC);
 800224a:	79fb      	ldrb	r3, [r7, #7]
 800224c:	4618      	mov	r0, r3
 800224e:	f000 f8d5 	bl	80023fc <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRPWM2, Pwm, B); /* cells 9-16 */
 8002252:	79f8      	ldrb	r0, [r7, #7]
 8002254:	2302      	movs	r3, #2
 8002256:	9300      	str	r3, [sp, #0]
 8002258:	2304      	movs	r3, #4
 800225a:	4a14      	ldr	r2, [pc, #80]	@ (80022ac <balanceCells+0x1ac>)
 800225c:	6839      	ldr	r1, [r7, #0]
 800225e:	f7ff f873 	bl	8001348 <adBmsWriteData>

	adBmsWakeupIc(tIC);
 8002262:	79fb      	ldrb	r3, [r7, #7]
 8002264:	4618      	mov	r0, r3
 8002266:	f000 f8c9 	bl	80023fc <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B); /* push DCC */
 800226a:	79f8      	ldrb	r0, [r7, #7]
 800226c:	2302      	movs	r3, #2
 800226e:	9300      	str	r3, [sp, #0]
 8002270:	2308      	movs	r3, #8
 8002272:	4a0f      	ldr	r2, [pc, #60]	@ (80022b0 <balanceCells+0x1b0>)
 8002274:	6839      	ldr	r1, [r7, #0]
 8002276:	f7ff f867 	bl	8001348 <adBmsWriteData>

	// Enable S-pin control
	adBmsWakeupIc(tIC);
 800227a:	79fb      	ldrb	r3, [r7, #7]
 800227c:	4618      	mov	r0, r3
 800227e:	f000 f8bd 	bl	80023fc <adBmsWakeupIc>
	spiSendCmd(UNMUTE);
 8002282:	480c      	ldr	r0, [pc, #48]	@ (80022b4 <balanceCells+0x1b4>)
 8002284:	f7fe ff74 	bl	8001170 <spiSendCmd>
}
 8002288:	3710      	adds	r7, #16
 800228a:	46bd      	mov	sp, r7
 800228c:	bdb0      	pop	{r4, r5, r7, pc}
 800228e:	bf00      	nop
 8002290:	47ae147b 	.word	0x47ae147b
 8002294:	3f847ae1 	.word	0x3f847ae1
 8002298:	20000492 	.word	0x20000492
 800229c:	200004a4 	.word	0x200004a4
 80022a0:	20000010 	.word	0x20000010
 80022a4:	20000490 	.word	0x20000490
 80022a8:	20000004 	.word	0x20000004
 80022ac:	20000008 	.word	0x20000008
 80022b0:	20000000 	.word	0x20000000
 80022b4:	2000000c 	.word	0x2000000c

080022b8 <stopBalancing>:

void stopBalancing(uint8_t tIC, cell_asic *ic) {
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b086      	sub	sp, #24
 80022bc:	af02      	add	r7, sp, #8
 80022be:	4603      	mov	r3, r0
 80022c0:	6039      	str	r1, [r7, #0]
 80022c2:	71fb      	strb	r3, [r7, #7]
	// Clear all balance control
	multiMask = 0;
 80022c4:	4b2c      	ldr	r3, [pc, #176]	@ (8002378 <stopBalancing+0xc0>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	801a      	strh	r2, [r3, #0]

	for (uint8_t dev = 0; dev < tIC; ++dev) {
 80022ca:	2300      	movs	r3, #0
 80022cc:	73fb      	strb	r3, [r7, #15]
 80022ce:	e020      	b.n	8002312 <stopBalancing+0x5a>
		// Clear all DCC bits for all cells
		ic[dev].tx_cfgb.dcc = 0;
 80022d0:	7bfb      	ldrb	r3, [r7, #15]
 80022d2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80022d6:	fb02 f303 	mul.w	r3, r2, r3
 80022da:	683a      	ldr	r2, [r7, #0]
 80022dc:	4413      	add	r3, r2
 80022de:	2200      	movs	r2, #0
 80022e0:	825a      	strh	r2, [r3, #18]

		// Also ensure all PWM settings are zero
		for (uint8_t ch = 0; ch < NUM_CELLS_PER_IC; ++ch) {
 80022e2:	2300      	movs	r3, #0
 80022e4:	73bb      	strb	r3, [r7, #14]
 80022e6:	e00e      	b.n	8002306 <stopBalancing+0x4e>
			ic[dev].PwmA.pwma[ch] = PWM_0_0_PCT;
 80022e8:	7bfb      	ldrb	r3, [r7, #15]
 80022ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80022ee:	fb02 f303 	mul.w	r3, r2, r3
 80022f2:	683a      	ldr	r2, [r7, #0]
 80022f4:	441a      	add	r2, r3
 80022f6:	7bbb      	ldrb	r3, [r7, #14]
 80022f8:	4413      	add	r3, r2
 80022fa:	2200      	movs	r2, #0
 80022fc:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
		for (uint8_t ch = 0; ch < NUM_CELLS_PER_IC; ++ch) {
 8002300:	7bbb      	ldrb	r3, [r7, #14]
 8002302:	3301      	adds	r3, #1
 8002304:	73bb      	strb	r3, [r7, #14]
 8002306:	7bbb      	ldrb	r3, [r7, #14]
 8002308:	2b09      	cmp	r3, #9
 800230a:	d9ed      	bls.n	80022e8 <stopBalancing+0x30>
	for (uint8_t dev = 0; dev < tIC; ++dev) {
 800230c:	7bfb      	ldrb	r3, [r7, #15]
 800230e:	3301      	adds	r3, #1
 8002310:	73fb      	strb	r3, [r7, #15]
 8002312:	7bfa      	ldrb	r2, [r7, #15]
 8002314:	79fb      	ldrb	r3, [r7, #7]
 8002316:	429a      	cmp	r2, r3
 8002318:	d3da      	bcc.n	80022d0 <stopBalancing+0x18>
		}
	}

	// Update hardware registers
	adBmsWakeupIc(tIC);
 800231a:	79fb      	ldrb	r3, [r7, #7]
 800231c:	4618      	mov	r0, r3
 800231e:	f000 f86d 	bl	80023fc <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRPWM1, Pwm, A);
 8002322:	79f8      	ldrb	r0, [r7, #7]
 8002324:	2301      	movs	r3, #1
 8002326:	9300      	str	r3, [sp, #0]
 8002328:	2304      	movs	r3, #4
 800232a:	4a14      	ldr	r2, [pc, #80]	@ (800237c <stopBalancing+0xc4>)
 800232c:	6839      	ldr	r1, [r7, #0]
 800232e:	f7ff f80b 	bl	8001348 <adBmsWriteData>

	adBmsWakeupIc(tIC);
 8002332:	79fb      	ldrb	r3, [r7, #7]
 8002334:	4618      	mov	r0, r3
 8002336:	f000 f861 	bl	80023fc <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRPWM2, Pwm, B);
 800233a:	79f8      	ldrb	r0, [r7, #7]
 800233c:	2302      	movs	r3, #2
 800233e:	9300      	str	r3, [sp, #0]
 8002340:	2304      	movs	r3, #4
 8002342:	4a0f      	ldr	r2, [pc, #60]	@ (8002380 <stopBalancing+0xc8>)
 8002344:	6839      	ldr	r1, [r7, #0]
 8002346:	f7fe ffff 	bl	8001348 <adBmsWriteData>

	adBmsWakeupIc(tIC);
 800234a:	79fb      	ldrb	r3, [r7, #7]
 800234c:	4618      	mov	r0, r3
 800234e:	f000 f855 	bl	80023fc <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B);
 8002352:	79f8      	ldrb	r0, [r7, #7]
 8002354:	2302      	movs	r3, #2
 8002356:	9300      	str	r3, [sp, #0]
 8002358:	2308      	movs	r3, #8
 800235a:	4a0a      	ldr	r2, [pc, #40]	@ (8002384 <stopBalancing+0xcc>)
 800235c:	6839      	ldr	r1, [r7, #0]
 800235e:	f7fe fff3 	bl	8001348 <adBmsWriteData>

	// Ensure S-pins are operational
	adBmsWakeupIc(tIC);
 8002362:	79fb      	ldrb	r3, [r7, #7]
 8002364:	4618      	mov	r0, r3
 8002366:	f000 f849 	bl	80023fc <adBmsWakeupIc>
	spiSendCmd(UNMUTE);
 800236a:	4807      	ldr	r0, [pc, #28]	@ (8002388 <stopBalancing+0xd0>)
 800236c:	f7fe ff00 	bl	8001170 <spiSendCmd>
}
 8002370:	bf00      	nop
 8002372:	3710      	adds	r7, #16
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	20000490 	.word	0x20000490
 800237c:	20000004 	.word	0x20000004
 8002380:	20000008 	.word	0x20000008
 8002384:	20000000 	.word	0x20000000
 8002388:	2000000c 	.word	0x2000000c

0800238c <Delay_ms>:
 * @return None
 *
 *******************************************************************************
*/
void Delay_ms(uint32_t delay)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  HAL_Delay(delay);
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f002 fdab 	bl	8004ef0 <HAL_Delay>
}
 800239a:	bf00      	nop
 800239c:	3708      	adds	r7, #8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
	...

080023a4 <adBmsCsLow>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsLow()
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_RESET);
 80023a8:	2200      	movs	r2, #0
 80023aa:	2140      	movs	r1, #64	@ 0x40
 80023ac:	4802      	ldr	r0, [pc, #8]	@ (80023b8 <adBmsCsLow+0x14>)
 80023ae:	f004 fffd 	bl	80073ac <HAL_GPIO_WritePin>
}
 80023b2:	bf00      	nop
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	48000400 	.word	0x48000400

080023bc <adBmsCsHigh>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsHigh()
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_SET);
 80023c0:	2201      	movs	r2, #1
 80023c2:	2140      	movs	r1, #64	@ 0x40
 80023c4:	4802      	ldr	r0, [pc, #8]	@ (80023d0 <adBmsCsHigh+0x14>)
 80023c6:	f004 fff1 	bl	80073ac <HAL_GPIO_WritePin>
}
 80023ca:	bf00      	nop
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	48000400 	.word	0x48000400

080023d4 <spiWriteBytes>:
void spiWriteBytes
( 
uint16_t size,                     /*Option: Number of bytes to be written on the SPI port*/
uint8_t *tx_Data                       /*Array of bytes to be written on the SPI port*/
)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	4603      	mov	r3, r0
 80023dc:	6039      	str	r1, [r7, #0]
 80023de:	80fb      	strh	r3, [r7, #6]
  HAL_SPI_Transmit(hspi, tx_Data, size, SPI_TIME_OUT); /* SPI1 , data, size, timeout */ 
 80023e0:	4b05      	ldr	r3, [pc, #20]	@ (80023f8 <spiWriteBytes+0x24>)
 80023e2:	6818      	ldr	r0, [r3, #0]
 80023e4:	88fa      	ldrh	r2, [r7, #6]
 80023e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80023ea:	6839      	ldr	r1, [r7, #0]
 80023ec:	f006 fb20 	bl	8008a30 <HAL_SPI_Transmit>
}
 80023f0:	bf00      	nop
 80023f2:	3708      	adds	r7, #8
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	20000014 	.word	0x20000014

080023fc <adBmsWakeupIc>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsWakeupIc(uint8_t total_ic)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	4603      	mov	r3, r0
 8002404:	71fb      	strb	r3, [r7, #7]
  for (uint8_t ic = 0; ic < total_ic; ic++)
 8002406:	2300      	movs	r3, #0
 8002408:	73fb      	strb	r3, [r7, #15]
 800240a:	e00c      	b.n	8002426 <adBmsWakeupIc+0x2a>
  {
    adBmsCsLow();
 800240c:	f7ff ffca 	bl	80023a4 <adBmsCsLow>
    Delay_ms(WAKEUP_DELAY);
 8002410:	2001      	movs	r0, #1
 8002412:	f7ff ffbb 	bl	800238c <Delay_ms>
    adBmsCsHigh();
 8002416:	f7ff ffd1 	bl	80023bc <adBmsCsHigh>
    Delay_ms(WAKEUP_DELAY);
 800241a:	2001      	movs	r0, #1
 800241c:	f7ff ffb6 	bl	800238c <Delay_ms>
  for (uint8_t ic = 0; ic < total_ic; ic++)
 8002420:	7bfb      	ldrb	r3, [r7, #15]
 8002422:	3301      	adds	r3, #1
 8002424:	73fb      	strb	r3, [r7, #15]
 8002426:	7bfa      	ldrb	r2, [r7, #15]
 8002428:	79fb      	ldrb	r3, [r7, #7]
 800242a:	429a      	cmp	r2, r3
 800242c:	d3ee      	bcc.n	800240c <adBmsWakeupIc+0x10>
  }
}
 800242e:	bf00      	nop
 8002430:	bf00      	nop
 8002432:	3710      	adds	r7, #16
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}

08002438 <getVoltage>:
 * @return voltage(float)
 *
 *******************************************************************************
*/
float getVoltage(uint16_t data)
{
 8002438:	b480      	push	{r7}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
 800243e:	4603      	mov	r3, r0
 8002440:	80fb      	strh	r3, [r7, #6]
//	printf("%d", data);
    float voltage_float; //voltage in Volts
    voltage_float = (data * 0.000150f) + 1.5f;
 8002442:	88fb      	ldrh	r3, [r7, #6]
 8002444:	ee07 3a90 	vmov	s15, r3
 8002448:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800244c:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002474 <getVoltage+0x3c>
 8002450:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002454:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8002458:	ee77 7a87 	vadd.f32	s15, s15, s14
 800245c:	edc7 7a03 	vstr	s15, [r7, #12]
    return voltage_float;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	ee07 3a90 	vmov	s15, r3
}
 8002466:	eeb0 0a67 	vmov.f32	s0, s15
 800246a:	3714      	adds	r7, #20
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr
 8002474:	391d4952 	.word	0x391d4952

08002478 <populate_CAN1>:
#include "adbms_can_helper.h"
#include "custom_functions.h"
#include "serialPrintResult.h"

void populate_CAN1(CAN1_DATAFRAME *frame, cell_asic *ICs, int totalIC) {
 8002478:	b580      	push	{r7, lr}
 800247a:	b086      	sub	sp, #24
 800247c:	af00      	add	r7, sp, #0
 800247e:	60f8      	str	r0, [r7, #12]
 8002480:	60b9      	str	r1, [r7, #8]
 8002482:	607a      	str	r2, [r7, #4]
    // --- PACK CURRENT ---
    frame->data.pack_current = (int16_t)(current * 10.0f); // current is extern, *0.1 A for CAN
 8002484:	4b54      	ldr	r3, [pc, #336]	@ (80025d8 <populate_CAN1+0x160>)
 8002486:	edd3 7a00 	vldr	s15, [r3]
 800248a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800248e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002492:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002496:	ee17 3a90 	vmov	r3, s15
 800249a:	b21a      	sxth	r2, r3
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	801a      	strh	r2, [r3, #0]

    // --- PACK VOLTAGE ---
    float pack_voltage_sum = 0.0f;
 80024a0:	f04f 0300 	mov.w	r3, #0
 80024a4:	617b      	str	r3, [r7, #20]
    //     for (int j = 0; j < NUM_CELLS_PER_IC; j++) {
    //         float cell_voltage = getVoltage(ICs[i].cell.c_codes[j]);
    //         pack_voltage_sum += cell_voltage;
    //     }
    // }
    pack_voltage_sum = getPackVoltage(totalIC, ICs);
 80024a6:	68b9      	ldr	r1, [r7, #8]
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f000 fc57 	bl	8002d5c <getPackVoltage>
 80024ae:	ed87 0a05 	vstr	s0, [r7, #20]
    frame->data.pack_voltage = (uint16_t)(pack_voltage_sum * 10.0f); // *0.1 V for CAN
 80024b2:	edd7 7a05 	vldr	s15, [r7, #20]
 80024b6:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80024ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024c2:	ee17 3a90 	vmov	r3, s15
 80024c6:	b29a      	uxth	r2, r3
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	805a      	strh	r2, [r3, #2]

    // --- STATE OF CHARGE (SOC) ---
    soc = updateSOC(); // (pack_voltage_sum - 280.0f) / (420.0f - 280.0f); // scale 280V420V
 80024cc:	f000 fcbc 	bl	8002e48 <updateSOC>
 80024d0:	eef0 7a40 	vmov.f32	s15, s0
 80024d4:	4b41      	ldr	r3, [pc, #260]	@ (80025dc <populate_CAN1+0x164>)
 80024d6:	edc3 7a00 	vstr	s15, [r3]

    frame->data.pack_soc = (uint8_t)(soc); // *0.5% for 0100% (0200 steps)
 80024da:	4b40      	ldr	r3, [pc, #256]	@ (80025dc <populate_CAN1+0x164>)
 80024dc:	edd3 7a00 	vldr	s15, [r3]
 80024e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024e4:	edc7 7a00 	vstr	s15, [r7]
 80024e8:	783b      	ldrb	r3, [r7, #0]
 80024ea:	b2da      	uxtb	r2, r3
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	711a      	strb	r2, [r3, #4]

    // --- RELAY + SYSTEM STATUS FLAGS ---
    frame->data.discharge_relay = 1; // TODO: replace with actual GPIO read if needed
 80024f0:	68fa      	ldr	r2, [r7, #12]
 80024f2:	7993      	ldrb	r3, [r2, #6]
 80024f4:	f043 0301 	orr.w	r3, r3, #1
 80024f8:	7193      	strb	r3, [r2, #6]
    frame->data.charge_relay    = 1;
 80024fa:	68fa      	ldr	r2, [r7, #12]
 80024fc:	7993      	ldrb	r3, [r2, #6]
 80024fe:	f043 0302 	orr.w	r3, r3, #2
 8002502:	7193      	strb	r3, [r2, #6]
    frame->data.charger_safety  = 0; // Optional safety flag
 8002504:	68fa      	ldr	r2, [r7, #12]
 8002506:	7993      	ldrb	r3, [r2, #6]
 8002508:	f023 0304 	bic.w	r3, r3, #4
 800250c:	7193      	strb	r3, [r2, #6]

    // --- Fault Indicator (MIL light) ---
    frame->data.mil_state = (cell_fault || temp_fault) ? 1 : 0;
 800250e:	4b34      	ldr	r3, [pc, #208]	@ (80025e0 <populate_CAN1+0x168>)
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d103      	bne.n	800251e <populate_CAN1+0xa6>
 8002516:	4b33      	ldr	r3, [pc, #204]	@ (80025e4 <populate_CAN1+0x16c>)
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <populate_CAN1+0xaa>
 800251e:	2301      	movs	r3, #1
 8002520:	e000      	b.n	8002524 <populate_CAN1+0xac>
 8002522:	2300      	movs	r3, #0
 8002524:	f003 0301 	and.w	r3, r3, #1
 8002528:	b2d9      	uxtb	r1, r3
 800252a:	68fa      	ldr	r2, [r7, #12]
 800252c:	7993      	ldrb	r3, [r2, #6]
 800252e:	f361 03c3 	bfi	r3, r1, #3, #1
 8002532:	7193      	strb	r3, [r2, #6]

    // --- Charging Status ---
    frame->data.charging_on = (accy_status == CHARGE_POWER) ? 1 : 0;
 8002534:	4b2c      	ldr	r3, [pc, #176]	@ (80025e8 <populate_CAN1+0x170>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	461a      	mov	r2, r3
 800253a:	4b2c      	ldr	r3, [pc, #176]	@ (80025ec <populate_CAN1+0x174>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	429a      	cmp	r2, r3
 8002540:	bf0c      	ite	eq
 8002542:	2301      	moveq	r3, #1
 8002544:	2300      	movne	r3, #0
 8002546:	b2d9      	uxtb	r1, r3
 8002548:	68fa      	ldr	r2, [r7, #12]
 800254a:	7993      	ldrb	r3, [r2, #6]
 800254c:	f361 13c7 	bfi	r3, r1, #7, #1
 8002550:	7193      	strb	r3, [r2, #6]
    frame->data.is_ready    = (accy_status == READY_POWER) ? 1 : 0;
 8002552:	4b27      	ldr	r3, [pc, #156]	@ (80025f0 <populate_CAN1+0x178>)
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	461a      	mov	r2, r3
 8002558:	4b24      	ldr	r3, [pc, #144]	@ (80025ec <populate_CAN1+0x174>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	429a      	cmp	r2, r3
 800255e:	bf0c      	ite	eq
 8002560:	2301      	moveq	r3, #1
 8002562:	2300      	movne	r3, #0
 8002564:	b2d9      	uxtb	r1, r3
 8002566:	68fa      	ldr	r2, [r7, #12]
 8002568:	7993      	ldrb	r3, [r2, #6]
 800256a:	f361 1386 	bfi	r3, r1, #6, #1
 800256e:	7193      	strb	r3, [r2, #6]
    frame->data.always_on   = 1;
 8002570:	68fa      	ldr	r2, [r7, #12]
 8002572:	7993      	ldrb	r3, [r2, #6]
 8002574:	f043 0320 	orr.w	r3, r3, #32
 8002578:	7193      	strb	r3, [r2, #6]

    // --- MPx/MPEnable Flags (dummy/stub logic) ---
    frame->data.mp_enable   = 1;
 800257a:	68fa      	ldr	r2, [r7, #12]
 800257c:	7953      	ldrb	r3, [r2, #5]
 800257e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002582:	7153      	strb	r3, [r2, #5]
    frame->data.mpo1_state  = 0;
 8002584:	68fa      	ldr	r2, [r7, #12]
 8002586:	7953      	ldrb	r3, [r2, #5]
 8002588:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800258c:	7153      	strb	r3, [r2, #5]
    frame->data.mpo2_state  = 1;
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	7953      	ldrb	r3, [r2, #5]
 8002592:	f043 0308 	orr.w	r3, r3, #8
 8002596:	7153      	strb	r3, [r2, #5]
    frame->data.mpo3_state  = 0;
 8002598:	68fa      	ldr	r2, [r7, #12]
 800259a:	7953      	ldrb	r3, [r2, #5]
 800259c:	f023 0310 	bic.w	r3, r3, #16
 80025a0:	7153      	strb	r3, [r2, #5]
    frame->data.mpo4_state  = 1;
 80025a2:	68fa      	ldr	r2, [r7, #12]
 80025a4:	7953      	ldrb	r3, [r2, #5]
 80025a6:	f043 0320 	orr.w	r3, r3, #32
 80025aa:	7153      	strb	r3, [r2, #5]
    frame->data.mpi1_state  = 0;
 80025ac:	68fa      	ldr	r2, [r7, #12]
 80025ae:	7993      	ldrb	r3, [r2, #6]
 80025b0:	f023 0310 	bic.w	r3, r3, #16
 80025b4:	7193      	strb	r3, [r2, #6]
    frame->data.mpi2_state  = 1;
 80025b6:	68fa      	ldr	r2, [r7, #12]
 80025b8:	7953      	ldrb	r3, [r2, #5]
 80025ba:	f043 0301 	orr.w	r3, r3, #1
 80025be:	7153      	strb	r3, [r2, #5]
    frame->data.mpi3_state  = 0;
 80025c0:	68fa      	ldr	r2, [r7, #12]
 80025c2:	7953      	ldrb	r3, [r2, #5]
 80025c4:	f023 0302 	bic.w	r3, r3, #2
 80025c8:	7153      	strb	r3, [r2, #5]

    // --- Checksum (optional, unused for now) ---
    frame->data.checksum = 0;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2200      	movs	r2, #0
 80025ce:	71da      	strb	r2, [r3, #7]
}
 80025d0:	bf00      	nop
 80025d2:	3718      	adds	r7, #24
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	2000049c 	.word	0x2000049c
 80025dc:	200004a0 	.word	0x200004a0
 80025e0:	20000494 	.word	0x20000494
 80025e4:	20000495 	.word	0x20000495
 80025e8:	0800fde5 	.word	0x0800fde5
 80025ec:	20000498 	.word	0x20000498
 80025f0:	0800fde4 	.word	0x0800fde4

080025f4 <populate_CAN2>:


void populate_CAN2(CAN2_DATAFRAME *frame, cell_asic *ICs, int totalIC) {
 80025f4:	b480      	push	{r7}
 80025f6:	b085      	sub	sp, #20
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	607a      	str	r2, [r7, #4]
    // --- Current Limits ---
    frame->data.pack_dcl = dcl;
 8002600:	4b37      	ldr	r3, [pc, #220]	@ (80026e0 <populate_CAN2+0xec>)
 8002602:	edd3 7a00 	vldr	s15, [r3]
 8002606:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800260a:	ee17 3a90 	vmov	r3, s15
 800260e:	b29a      	uxth	r2, r3
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	801a      	strh	r2, [r3, #0]
    frame->data.pack_ccl = ccl;
 8002614:	4b33      	ldr	r3, [pc, #204]	@ (80026e4 <populate_CAN2+0xf0>)
 8002616:	edd3 7a00 	vldr	s15, [r3]
 800261a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800261e:	edc7 7a00 	vstr	s15, [r7]
 8002622:	783b      	ldrb	r3, [r7, #0]
 8002624:	b2da      	uxtb	r2, r3
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	709a      	strb	r2, [r3, #2]
    // }

    // Clamp to int8 range
    // if (max_temp > 127) max_temp = 127;
    // if (min_temp < -128) min_temp = -128;
    if (highest_temp > 127) lowest_temp = 127;
 800262a:	4b2f      	ldr	r3, [pc, #188]	@ (80026e8 <populate_CAN2+0xf4>)
 800262c:	edd3 7a00 	vldr	s15, [r3]
 8002630:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 80026ec <populate_CAN2+0xf8>
 8002634:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800263c:	dd02      	ble.n	8002644 <populate_CAN2+0x50>
 800263e:	4b2c      	ldr	r3, [pc, #176]	@ (80026f0 <populate_CAN2+0xfc>)
 8002640:	4a2c      	ldr	r2, [pc, #176]	@ (80026f4 <populate_CAN2+0x100>)
 8002642:	601a      	str	r2, [r3, #0]
    if (highest_temp < -128) highest_temp = -128;
 8002644:	4b28      	ldr	r3, [pc, #160]	@ (80026e8 <populate_CAN2+0xf4>)
 8002646:	edd3 7a00 	vldr	s15, [r3]
 800264a:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80026f8 <populate_CAN2+0x104>
 800264e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002656:	d503      	bpl.n	8002660 <populate_CAN2+0x6c>
 8002658:	4b23      	ldr	r3, [pc, #140]	@ (80026e8 <populate_CAN2+0xf4>)
 800265a:	f04f 4243 	mov.w	r2, #3271557120	@ 0xc3000000
 800265e:	601a      	str	r2, [r3, #0]
    if (lowest_temp > 127) lowest_temp = 127;
 8002660:	4b23      	ldr	r3, [pc, #140]	@ (80026f0 <populate_CAN2+0xfc>)
 8002662:	edd3 7a00 	vldr	s15, [r3]
 8002666:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80026ec <populate_CAN2+0xf8>
 800266a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800266e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002672:	dd02      	ble.n	800267a <populate_CAN2+0x86>
 8002674:	4b1e      	ldr	r3, [pc, #120]	@ (80026f0 <populate_CAN2+0xfc>)
 8002676:	4a1f      	ldr	r2, [pc, #124]	@ (80026f4 <populate_CAN2+0x100>)
 8002678:	601a      	str	r2, [r3, #0]
    if (lowest_temp < -128) lowest_temp = -128;
 800267a:	4b1d      	ldr	r3, [pc, #116]	@ (80026f0 <populate_CAN2+0xfc>)
 800267c:	edd3 7a00 	vldr	s15, [r3]
 8002680:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80026f8 <populate_CAN2+0x104>
 8002684:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800268c:	d503      	bpl.n	8002696 <populate_CAN2+0xa2>
 800268e:	4b18      	ldr	r3, [pc, #96]	@ (80026f0 <populate_CAN2+0xfc>)
 8002690:	f04f 4243 	mov.w	r2, #3271557120	@ 0xc3000000
 8002694:	601a      	str	r2, [r3, #0]

    frame->data.pack_high_temp = (int8_t)highest_temp;
 8002696:	4b14      	ldr	r3, [pc, #80]	@ (80026e8 <populate_CAN2+0xf4>)
 8002698:	edd3 7a00 	vldr	s15, [r3]
 800269c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026a0:	edc7 7a00 	vstr	s15, [r7]
 80026a4:	783b      	ldrb	r3, [r7, #0]
 80026a6:	b25a      	sxtb	r2, r3
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	711a      	strb	r2, [r3, #4]
    frame->data.pack_low_temp = (int8_t)lowest_temp;
 80026ac:	4b10      	ldr	r3, [pc, #64]	@ (80026f0 <populate_CAN2+0xfc>)
 80026ae:	edd3 7a00 	vldr	s15, [r3]
 80026b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026b6:	edc7 7a00 	vstr	s15, [r7]
 80026ba:	783b      	ldrb	r3, [r7, #0]
 80026bc:	b25a      	sxtb	r2, r3
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	715a      	strb	r2, [r3, #5]

    // --- Padding / Checksum ---
    frame->data.reserved0 = 0;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2200      	movs	r2, #0
 80026c6:	70da      	strb	r2, [r3, #3]
    frame->data.reserved1 = 0;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2200      	movs	r2, #0
 80026cc:	719a      	strb	r2, [r3, #6]
    frame->data.checksum = 0; // optional
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2200      	movs	r2, #0
 80026d2:	71da      	strb	r2, [r3, #7]
}
 80026d4:	bf00      	nop
 80026d6:	3714      	adds	r7, #20
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr
 80026e0:	200004b8 	.word	0x200004b8
 80026e4:	200004b4 	.word	0x200004b4
 80026e8:	200004c0 	.word	0x200004c0
 80026ec:	42fe0000 	.word	0x42fe0000
 80026f0:	200004bc 	.word	0x200004bc
 80026f4:	42fe0000 	.word	0x42fe0000
 80026f8:	c3000000 	.word	0xc3000000

080026fc <populate_CAN3>:

void populate_CAN3(CAN3_DATAFRAME *frame, cell_asic *ICs, int totalIC) {
 80026fc:	b480      	push	{r7}
 80026fe:	b089      	sub	sp, #36	@ 0x24
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]
    float min_voltage = 1e6f;  // large initial value for comparison
 8002708:	4b21      	ldr	r3, [pc, #132]	@ (8002790 <populate_CAN3+0x94>)
 800270a:	61fb      	str	r3, [r7, #28]
    float max_voltage = -1e6f; // small initial value for comparison
 800270c:	4b21      	ldr	r3, [pc, #132]	@ (8002794 <populate_CAN3+0x98>)
 800270e:	61bb      	str	r3, [r7, #24]
    int cell_count = 0;
 8002710:	2300      	movs	r3, #0
 8002712:	617b      	str	r3, [r7, #20]
    //         if (voltage < min_voltage) min_voltage = voltage;
    //         if (voltage > max_voltage) max_voltage = voltage;
    //     }
    // }

    min_voltage = lowest_cell;
 8002714:	4b20      	ldr	r3, [pc, #128]	@ (8002798 <populate_CAN3+0x9c>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	61fb      	str	r3, [r7, #28]
    max_voltage = highest_cell;
 800271a:	4b20      	ldr	r3, [pc, #128]	@ (800279c <populate_CAN3+0xa0>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	61bb      	str	r3, [r7, #24]

    // Fallback if no valid cells were processed
    if (cell_count == 0) {
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d105      	bne.n	8002732 <populate_CAN3+0x36>
        min_voltage = 0.0f;
 8002726:	f04f 0300 	mov.w	r3, #0
 800272a:	61fb      	str	r3, [r7, #28]
        max_voltage = 0.0f;
 800272c:	f04f 0300 	mov.w	r3, #0
 8002730:	61bb      	str	r3, [r7, #24]
    }

    // Convert to 0.0001 V units for CAN message
    uint16_t min_mv = (uint16_t)(min_voltage * 10000.0f);
 8002732:	edd7 7a07 	vldr	s15, [r7, #28]
 8002736:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80027a0 <populate_CAN3+0xa4>
 800273a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800273e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002742:	ee17 3a90 	vmov	r3, s15
 8002746:	827b      	strh	r3, [r7, #18]
    uint16_t max_mv = (uint16_t)(max_voltage * 10000.0f);
 8002748:	edd7 7a06 	vldr	s15, [r7, #24]
 800274c:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80027a0 <populate_CAN3+0xa4>
 8002750:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002754:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002758:	ee17 3a90 	vmov	r3, s15
 800275c:	823b      	strh	r3, [r7, #16]

    frame->data.low_cell_voltage  = min_mv;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	8a7a      	ldrh	r2, [r7, #18]
 8002762:	801a      	strh	r2, [r3, #0]
    frame->data.high_cell_voltage = max_mv;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	8a3a      	ldrh	r2, [r7, #16]
 8002768:	805a      	strh	r2, [r3, #2]

    frame->data.reserved0 = 0;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2200      	movs	r2, #0
 800276e:	711a      	strb	r2, [r3, #4]
    frame->data.reserved1 = 0;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2200      	movs	r2, #0
 8002774:	715a      	strb	r2, [r3, #5]
    frame->data.reserved2 = 0;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2200      	movs	r2, #0
 800277a:	719a      	strb	r2, [r3, #6]
    frame->data.checksum  = 0;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2200      	movs	r2, #0
 8002780:	71da      	strb	r2, [r3, #7]
}
 8002782:	bf00      	nop
 8002784:	3724      	adds	r7, #36	@ 0x24
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	49742400 	.word	0x49742400
 8002794:	c9742400 	.word	0xc9742400
 8002798:	200004a4 	.word	0x200004a4
 800279c:	200004a8 	.word	0x200004a8
 80027a0:	461c4000 	.word	0x461c4000

080027a4 <populate_charge_CAN>:

void populate_charge_CAN(FDCAN_CHARGER_CONTEXT *CHARGER_CONTEXT, cell_asic *ICs, int totalIC) {
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	607a      	str	r2, [r7, #4]
	//set pack current data
	CHARGER_CONTEXT->chgmsg_1806e7f4.data.pack_voltage = (int16_t)(getPackVoltage(totalIC, ICs) * 10.0f); // current is extern, *0.1 A for CAN
 80027b0:	68b9      	ldr	r1, [r7, #8]
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f000 fad2 	bl	8002d5c <getPackVoltage>
 80027b8:	eef0 7a40 	vmov.f32	s15, s0
 80027bc:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80027c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027c8:	ee17 3a90 	vmov	r3, s15
 80027cc:	b21b      	sxth	r3, r3
 80027ce:	b29a      	uxth	r2, r3
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
	CHARGER_CONTEXT->chgmsg_1806e7f4.data.pack_ccl = (int16_t)(calcCCL() * 10.0f); // current is extern, *0.1 A for CAN
 80027d6:	f000 fe47 	bl	8003468 <calcCCL>
 80027da:	eef0 7a40 	vmov.f32	s15, s0
 80027de:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80027e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027ea:	ee17 3a90 	vmov	r3, s15
 80027ee:	b21a      	sxth	r2, r3
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
	//todo: dont forget charge_enable
	CHARGER_CONTEXT->chgmsg_1806e7f4.data.charge_enable = !is_charging;
 80027f6:	4b4e      	ldr	r3, [pc, #312]	@ (8002930 <populate_charge_CAN+0x18c>)
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	bf0c      	ite	eq
 80027fe:	2301      	moveq	r3, #1
 8002800:	2300      	movne	r3, #0
 8002802:	b2db      	uxtb	r3, r3
 8002804:	461a      	mov	r2, r3
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
//	CHARGER_CONTEXT->chgmsg_1806e7f4.data.charge_enable = !HAL_GPIO_ReadPin(SDC_IN_GPIO_Port,SDC_IN_Pin);
	CHARGER_CONTEXT->chgmsg_1806e7f4.data.reserved0 = 0;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2200      	movs	r2, #0
 8002810:	f883 2095 	strb.w	r2, [r3, #149]	@ 0x95
	CHARGER_CONTEXT->chgmsg_1806e7f4.data.reserved1= 0;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2200      	movs	r2, #0
 8002818:	f883 2096 	strb.w	r2, [r3, #150]	@ 0x96
	CHARGER_CONTEXT->chgmsg_1806e7f4.data.reserved2 = 0;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2200      	movs	r2, #0
 8002820:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97


	CHARGER_CONTEXT->chgmsg_1806e5f4.data.high_cell_voltage = (int16_t)(highest_cell * 10.0f); // current is extern, *0.1 A for CAN
 8002824:	4b43      	ldr	r3, [pc, #268]	@ (8002934 <populate_charge_CAN+0x190>)
 8002826:	edd3 7a00 	vldr	s15, [r3]
 800282a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800282e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002832:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002836:	ee17 3a90 	vmov	r3, s15
 800283a:	b21b      	sxth	r3, r3
 800283c:	b29a      	uxth	r2, r3
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
	CHARGER_CONTEXT->chgmsg_1806e5f4.data.pack_ccl = (int16_t)(calcCCL() * 10.0f); // current is extern, *0.1 A for CAN
 8002844:	f000 fe10 	bl	8003468 <calcCCL>
 8002848:	eef0 7a40 	vmov.f32	s15, s0
 800284c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002850:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002854:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002858:	ee17 3a90 	vmov	r3, s15
 800285c:	b21b      	sxth	r3, r3
 800285e:	b29a      	uxth	r2, r3
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
	CHARGER_CONTEXT->chgmsg_1806e5f4.data.reserved0 = 0;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2200      	movs	r2, #0
 800286a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	CHARGER_CONTEXT->chgmsg_1806e5f4.data.reserved1 = 0;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2200      	movs	r2, #0
 8002872:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
	CHARGER_CONTEXT->chgmsg_1806e5f4.data.reserved2 = 0;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2200      	movs	r2, #0
 800287a:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
	CHARGER_CONTEXT->chgmsg_1806e5f4.data.reserved3 = 0;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2200      	movs	r2, #0
 8002882:	f883 209f 	strb.w	r2, [r3, #159]	@ 0x9f


	CHARGER_CONTEXT->chgmsg_1806e9f4.data.high_cell_voltage = (int16_t)(highest_cell * 10.0f); // current is extern, *0.1 A for CAN
 8002886:	4b2b      	ldr	r3, [pc, #172]	@ (8002934 <populate_charge_CAN+0x190>)
 8002888:	edd3 7a00 	vldr	s15, [r3]
 800288c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002890:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002894:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002898:	ee17 3a90 	vmov	r3, s15
 800289c:	b21b      	sxth	r3, r3
 800289e:	b29a      	uxth	r2, r3
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
	CHARGER_CONTEXT->chgmsg_1806e9f4.data.pack_ccl = (int16_t)(calcCCL() * 10.0f); // current is extern, *0.1 A for CAN
 80028a6:	f000 fddf 	bl	8003468 <calcCCL>
 80028aa:	eef0 7a40 	vmov.f32	s15, s0
 80028ae:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80028b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028ba:	ee17 3a90 	vmov	r3, s15
 80028be:	b21b      	sxth	r3, r3
 80028c0:	b29a      	uxth	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
	CHARGER_CONTEXT->chgmsg_1806e9f4.data.reserved0 = 0;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	CHARGER_CONTEXT->chgmsg_1806e9f4.data.reserved1 = 0;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2200      	movs	r2, #0
 80028d4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
	CHARGER_CONTEXT->chgmsg_1806e9f4.data.reserved2 = 0;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2200      	movs	r2, #0
 80028dc:	f883 20a6 	strb.w	r2, [r3, #166]	@ 0xa6
	CHARGER_CONTEXT->chgmsg_1806e9f4.data.reserved3 = 0;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7



	CHARGER_CONTEXT->chgmsg_18ff50e5.data.reserved0 = 0;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2200      	movs	r2, #0
 80028ec:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	CHARGER_CONTEXT->chgmsg_18ff50e5.data.reserved1 = 0;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
	CHARGER_CONTEXT->chgmsg_18ff50e5.data.reserved2 = 0;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2200      	movs	r2, #0
 80028fc:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
	CHARGER_CONTEXT->chgmsg_18ff50e5.data.reserved3 = 0;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2200      	movs	r2, #0
 8002904:	f883 20ab 	strb.w	r2, [r3, #171]	@ 0xab
	CHARGER_CONTEXT->chgmsg_18ff50e5.data.reserved4 = 0;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2200      	movs	r2, #0
 800290c:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
	CHARGER_CONTEXT->chgmsg_18ff50e5.data.reserved5 = 0;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2200      	movs	r2, #0
 8002914:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
	CHARGER_CONTEXT->chgmsg_18ff50e5.data.reserved6 = 0;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2200      	movs	r2, #0
 800291c:	f883 20ae 	strb.w	r2, [r3, #174]	@ 0xae
	CHARGER_CONTEXT->chgmsg_18ff50e5.data.reserved7 = 0;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2200      	movs	r2, #0
 8002924:	f883 20af 	strb.w	r2, [r3, #175]	@ 0xaf

}
 8002928:	bf00      	nop
 800292a:	3710      	adds	r7, #16
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	200004b0 	.word	0x200004b0
 8002934:	200004a8 	.word	0x200004a8

08002938 <CANTransmitMinion>:
#include "can.h"
#include "custom_functions.h"

HAL_StatusTypeDef CANTransmitMinion(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *header, uint8_t *dataArray) {
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef status = HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	75fb      	strb	r3, [r7, #23]
	int attempts = 0;
 8002948:	2300      	movs	r3, #0
 800294a:	613b      	str	r3, [r7, #16]

	while (attempts < FDCAN_RETRY_LIMIT && status != HAL_OK) {
 800294c:	e009      	b.n	8002962 <CANTransmitMinion+0x2a>
		status = HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, header, dataArray);
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	68b9      	ldr	r1, [r7, #8]
 8002952:	68f8      	ldr	r0, [r7, #12]
 8002954:	f003 feda 	bl	800670c <HAL_FDCAN_AddMessageToTxFifoQ>
 8002958:	4603      	mov	r3, r0
 800295a:	75fb      	strb	r3, [r7, #23]
		attempts++;
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	3301      	adds	r3, #1
 8002960:	613b      	str	r3, [r7, #16]
	while (attempts < FDCAN_RETRY_LIMIT && status != HAL_OK) {
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	2b02      	cmp	r3, #2
 8002966:	dc02      	bgt.n	800296e <CANTransmitMinion+0x36>
 8002968:	7dfb      	ldrb	r3, [r7, #23]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d1ef      	bne.n	800294e <CANTransmitMinion+0x16>
	}

	return status;
 800296e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002970:	4618      	mov	r0, r3
 8002972:	3718      	adds	r7, #24
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}

08002978 <FDCAN_BMS_Mailman>:

/**
 * is charging is 1 if ur tryna charge ts accy, 0 otherwise
 *
 */
void FDCAN_BMS_Mailman(FDCAN_HandleTypeDef *hfdcan, FDCAN_BMS_CONTEXT *ctx, uint32_t now_ms, uint8_t isCharging) {
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]
 8002984:	70fb      	strb	r3, [r7, #3]
	// Message 0x6B0: current, voltage, SoC, flags
	if (now_ms - ctx->last_tx_time_6b0 >= MSG_6B0_PERIOD_MS) {
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800298c:	687a      	ldr	r2, [r7, #4]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	2b07      	cmp	r3, #7
 8002992:	d911      	bls.n	80029b8 <FDCAN_BMS_Mailman+0x40>
		ctx->header_6b0.Identifier = FDCAN_MSG_ID_6B0;
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	f44f 62d6 	mov.w	r2, #1712	@ 0x6b0
 800299a:	601a      	str	r2, [r3, #0]
		ctx->header_6b0.DataLength = 8;
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	2208      	movs	r2, #8
 80029a0:	60da      	str	r2, [r3, #12]
		CANTransmitMinion(hfdcan, &ctx->header_6b0, ctx->msg_6b0.array);
 80029a2:	68b9      	ldr	r1, [r7, #8]
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	336c      	adds	r3, #108	@ 0x6c
 80029a8:	461a      	mov	r2, r3
 80029aa:	68f8      	ldr	r0, [r7, #12]
 80029ac:	f7ff ffc4 	bl	8002938 <CANTransmitMinion>
		ctx->last_tx_time_6b0 = now_ms;
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	}

	// Message 0x6B1: DCL, CCL, temps
	if (now_ms - ctx->last_tx_time_6b1 >= MSG_6B1_PERIOD_MS) {
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b67      	cmp	r3, #103	@ 0x67
 80029c4:	d910      	bls.n	80029e8 <FDCAN_BMS_Mailman+0x70>
		ctx->header_6b1.Identifier = FDCAN_MSG_ID_6B1;
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	f240 62b1 	movw	r2, #1713	@ 0x6b1
 80029cc:	625a      	str	r2, [r3, #36]	@ 0x24
		CANTransmitMinion(hfdcan, &ctx->header_6b1, ctx->msg_6b1.array);
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	3374      	adds	r3, #116	@ 0x74
 80029d8:	461a      	mov	r2, r3
 80029da:	68f8      	ldr	r0, [r7, #12]
 80029dc:	f7ff ffac 	bl	8002938 <CANTransmitMinion>
		ctx->last_tx_time_6b1 = now_ms;
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
	}

	// Message 0x6B2: high/low cell voltages
	if (now_ms - ctx->last_tx_time_6b2 >= MSG_6B2_PERIOD_MS) {
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	2b07      	cmp	r3, #7
 80029f4:	d910      	bls.n	8002a18 <FDCAN_BMS_Mailman+0xa0>
		ctx->header_6b2.Identifier = FDCAN_MSG_ID_6B2;
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	f240 62b2 	movw	r2, #1714	@ 0x6b2
 80029fc:	649a      	str	r2, [r3, #72]	@ 0x48
		CANTransmitMinion(hfdcan, &ctx->header_6b2, ctx->msg_6b2.array);
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	f103 0148 	add.w	r1, r3, #72	@ 0x48
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	337c      	adds	r3, #124	@ 0x7c
 8002a08:	461a      	mov	r2, r3
 8002a0a:	68f8      	ldr	r0, [r7, #12]
 8002a0c:	f7ff ff94 	bl	8002938 <CANTransmitMinion>
		ctx->last_tx_time_6b2 = now_ms;
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	}

	if (isCharging) {
 8002a18:	78fb      	ldrb	r3, [r7, #3]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	f000 8088 	beq.w	8002b30 <FDCAN_BMS_Mailman+0x1b8>
		while ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0)
 8002a20:	bf00      	nop
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002a2a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d1f7      	bne.n	8002a22 <FDCAN_BMS_Mailman+0xaa>
				{
				    // TX FIFO queue is full, wait
				}
		// Message 0x6B0: current, voltage, SoC, flags
		if (now_ms - ctx->CAN_CHGCONTEXT.last_tx_time_1806e7f4 >= MSG_CHARGER_PERIOD_MS) {
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	2b63      	cmp	r3, #99	@ 0x63
 8002a3e:	d911      	bls.n	8002a64 <FDCAN_BMS_Mailman+0xec>
			ctx->CAN_CHGCONTEXT.header_1806E7F4.Identifier = 0x1806e7f4;
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	4a3d      	ldr	r2, [pc, #244]	@ (8002b38 <FDCAN_BMS_Mailman+0x1c0>)
 8002a44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
			CANTransmitMinion(hfdcan, &ctx->CAN_CHGCONTEXT.header_1806E7F4, ctx->CAN_CHGCONTEXT.chgmsg_1806e7f4.array);
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	f103 0190 	add.w	r1, r3, #144	@ 0x90
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8002a54:	461a      	mov	r2, r3
 8002a56:	68f8      	ldr	r0, [r7, #12]
 8002a58:	f7ff ff6e 	bl	8002938 <CANTransmitMinion>
			ctx->CAN_CHGCONTEXT.last_tx_time_1806e7f4 = now_ms;
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		}
		while ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0)
 8002a64:	bf00      	nop
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002a6e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1f7      	bne.n	8002a66 <FDCAN_BMS_Mailman+0xee>
						{
						    // TX FIFO queue is full, wait
						}
		// Message 0x6B1: DCL, CCL, temps
		if (now_ms - ctx->CAN_CHGCONTEXT.last_tx_time_1806e5f4 >= MSG_CHARGER_PERIOD_MS) {
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	2b63      	cmp	r3, #99	@ 0x63
 8002a82:	d911      	bls.n	8002aa8 <FDCAN_BMS_Mailman+0x130>
			ctx->CAN_CHGCONTEXT.header_1806E5F4.Identifier = 0x1806e5f4;
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	4a2d      	ldr	r2, [pc, #180]	@ (8002b3c <FDCAN_BMS_Mailman+0x1c4>)
 8002a88:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

			CANTransmitMinion(hfdcan, &ctx->CAN_CHGCONTEXT.header_1806E5F4, ctx->CAN_CHGCONTEXT.chgmsg_1806e5f4.array);
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	f103 01b4 	add.w	r1, r3, #180	@ 0xb4
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a98:	461a      	mov	r2, r3
 8002a9a:	68f8      	ldr	r0, [r7, #12]
 8002a9c:	f7ff ff4c 	bl	8002938 <CANTransmitMinion>
			ctx->CAN_CHGCONTEXT.last_tx_time_1806e5f4 = now_ms;
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144
		}
		while ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0)
 8002aa8:	bf00      	nop
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002ab2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1f7      	bne.n	8002aaa <FDCAN_BMS_Mailman+0x132>
						{
						    // TX FIFO queue is full, wait
						}
		// Message 0x6B2: high/low cell voltages
		if (now_ms - ctx->CAN_CHGCONTEXT.last_tx_time_1806e9f4 >= MSG_CHARGER_PERIOD_MS) {
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8002ac0:	687a      	ldr	r2, [r7, #4]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b63      	cmp	r3, #99	@ 0x63
 8002ac6:	d911      	bls.n	8002aec <FDCAN_BMS_Mailman+0x174>
			ctx->CAN_CHGCONTEXT.header_1806E9F4.Identifier = 0x1806e9f4;
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	4a1d      	ldr	r2, [pc, #116]	@ (8002b40 <FDCAN_BMS_Mailman+0x1c8>)
 8002acc:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

			CANTransmitMinion(hfdcan, &ctx->CAN_CHGCONTEXT.header_1806E9F4, ctx->CAN_CHGCONTEXT.chgmsg_1806e9f4.array);
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	f103 01d8 	add.w	r1, r3, #216	@ 0xd8
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 8002adc:	461a      	mov	r2, r3
 8002ade:	68f8      	ldr	r0, [r7, #12]
 8002ae0:	f7ff ff2a 	bl	8002938 <CANTransmitMinion>
			ctx->CAN_CHGCONTEXT.last_tx_time_1806e9f4 = now_ms;
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
		}
		while ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0)
 8002aec:	bf00      	nop
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002af6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d1f7      	bne.n	8002aee <FDCAN_BMS_Mailman+0x176>
						{
						    // TX FIFO queue is full, wait
						}
		// Message 0x6B2: high/low cell voltages
		if (now_ms - ctx->CAN_CHGCONTEXT.last_tx_time_18ff50e5 >= MSG_CHARGER_PERIOD_MS) {
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8002b04:	687a      	ldr	r2, [r7, #4]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	2b63      	cmp	r3, #99	@ 0x63
 8002b0a:	d911      	bls.n	8002b30 <FDCAN_BMS_Mailman+0x1b8>
			ctx->CAN_CHGCONTEXT.header_18FF50E5.Identifier = 0x18ff50e5;
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	4a0d      	ldr	r2, [pc, #52]	@ (8002b44 <FDCAN_BMS_Mailman+0x1cc>)
 8002b10:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc

			CANTransmitMinion(hfdcan, &ctx->CAN_CHGCONTEXT.header_18FF50E5, ctx->CAN_CHGCONTEXT.chgmsg_18ff50e5.array);
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	f103 01fc 	add.w	r1, r3, #252	@ 0xfc
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8002b20:	461a      	mov	r2, r3
 8002b22:	68f8      	ldr	r0, [r7, #12]
 8002b24:	f7ff ff08 	bl	8002938 <CANTransmitMinion>
			ctx->CAN_CHGCONTEXT.last_tx_time_18ff50e5 = now_ms;
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	687a      	ldr	r2, [r7, #4]
 8002b2c:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
		}

	}
}
 8002b30:	bf00      	nop
 8002b32:	3710      	adds	r7, #16
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	1806e7f4 	.word	0x1806e7f4
 8002b3c:	1806e5f4 	.word	0x1806e5f4
 8002b40:	1806e9f4 	.word	0x1806e9f4
 8002b44:	18ff50e5 	.word	0x18ff50e5

08002b48 <BMS_InitFaultSystem>:
const float CCL_LUT_CURRENT[]  = {0.0f, 0.0f, 10.0f, 20.0f, 30.0f, 30.0f, 20.0f, 10.0f, 5.0f,  0.0f,  0.0f};

/**
 * @brief Initialize fault system
 */
void BMS_InitFaultSystem(void) {
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	af00      	add	r7, sp, #0
    memset(&BMS_Faults, 0, sizeof(BMS_FaultSystem_t));
 8002b4c:	f640 0208 	movw	r2, #2056	@ 0x808
 8002b50:	2100      	movs	r1, #0
 8002b52:	4806      	ldr	r0, [pc, #24]	@ (8002b6c <BMS_InitFaultSystem+0x24>)
 8002b54:	f00a f858 	bl	800cc08 <memset>
    BMS_Faults.system_fault_active = false;
 8002b58:	4b04      	ldr	r3, [pc, #16]	@ (8002b6c <BMS_InitFaultSystem+0x24>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f883 27d6 	strb.w	r2, [r3, #2006]	@ 0x7d6
    BMS_Faults.highest_severity = FAULT_SEVERITY_WARNING;
 8002b60:	4b02      	ldr	r3, [pc, #8]	@ (8002b6c <BMS_InitFaultSystem+0x24>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	f883 27d5 	strb.w	r2, [r3, #2005]	@ 0x7d5
}
 8002b68:	bf00      	nop
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	200004d8 	.word	0x200004d8

08002b70 <BMS_GetFaultCount>:
}

/**
 * @brief Get fault count for specific category
 */
uint8_t BMS_GetFaultCount(FaultCategory_t category) {
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	4603      	mov	r3, r0
 8002b78:	71fb      	strb	r3, [r7, #7]
    if (category < FAULT_CATEGORY_COUNT) {
 8002b7a:	79fb      	ldrb	r3, [r7, #7]
 8002b7c:	2b04      	cmp	r3, #4
 8002b7e:	d805      	bhi.n	8002b8c <BMS_GetFaultCount+0x1c>
        return BMS_Faults.active_faults[category];
 8002b80:	79fb      	ldrb	r3, [r7, #7]
 8002b82:	4a06      	ldr	r2, [pc, #24]	@ (8002b9c <BMS_GetFaultCount+0x2c>)
 8002b84:	4413      	add	r3, r2
 8002b86:	f893 37d0 	ldrb.w	r3, [r3, #2000]	@ 0x7d0
 8002b8a:	e000      	b.n	8002b8e <BMS_GetFaultCount+0x1e>
    }
    return 0;
 8002b8c:	2300      	movs	r3, #0
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	200004d8 	.word	0x200004d8

08002ba0 <BMS_HasActiveFaults>:

/**
 * @brief Get system fault status for precharge integration
 */
bool BMS_HasActiveFaults(void) {
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0
    return BMS_Faults.system_fault_active;
 8002ba4:	4b03      	ldr	r3, [pc, #12]	@ (8002bb4 <BMS_HasActiveFaults+0x14>)
 8002ba6:	f893 37d6 	ldrb.w	r3, [r3, #2006]	@ 0x7d6
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr
 8002bb4:	200004d8 	.word	0x200004d8

08002bb8 <user_adBms6830_setFaults>:
	}

	return fault_count;
}

void user_adBms6830_setFaults(void) {
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
	if (BMS_GetFaultCount(FAULT_CATEGORY_COMMUNICATION) > 0) {
 8002bbc:	2003      	movs	r0, #3
 8002bbe:	f7ff ffd7 	bl	8002b70 <BMS_GetFaultCount>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d018      	beq.n	8002bfa <user_adBms6830_setFaults+0x42>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002bce:	4844      	ldr	r0, [pc, #272]	@ (8002ce0 <user_adBms6830_setFaults+0x128>)
 8002bd0:	f004 fbec 	bl	80073ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	2108      	movs	r1, #8
 8002bd8:	4842      	ldr	r0, [pc, #264]	@ (8002ce4 <user_adBms6830_setFaults+0x12c>)
 8002bda:	f004 fbe7 	bl	80073ac <HAL_GPIO_WritePin>

		if (accy_status == CHARGE_POWER) {
 8002bde:	2302      	movs	r3, #2
 8002be0:	461a      	mov	r2, r3
 8002be2:	4b41      	ldr	r3, [pc, #260]	@ (8002ce8 <user_adBms6830_setFaults+0x130>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d107      	bne.n	8002bfa <user_adBms6830_setFaults+0x42>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 8002bea:	2200      	movs	r2, #0
 8002bec:	2104      	movs	r1, #4
 8002bee:	483d      	ldr	r0, [pc, #244]	@ (8002ce4 <user_adBms6830_setFaults+0x12c>)
 8002bf0:	f004 fbdc 	bl	80073ac <HAL_GPIO_WritePin>
			is_charging = 0;
 8002bf4:	4b3d      	ldr	r3, [pc, #244]	@ (8002cec <user_adBms6830_setFaults+0x134>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	701a      	strb	r2, [r3, #0]
		}
	}

	if (BMS_GetFaultCount(FAULT_CATEGORY_VOLTAGE) > 0) {
 8002bfa:	2000      	movs	r0, #0
 8002bfc:	f7ff ffb8 	bl	8002b70 <BMS_GetFaultCount>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d019      	beq.n	8002c3a <user_adBms6830_setFaults+0x82>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8002c06:	2201      	movs	r2, #1
 8002c08:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c0c:	4834      	ldr	r0, [pc, #208]	@ (8002ce0 <user_adBms6830_setFaults+0x128>)
 8002c0e:	f004 fbcd 	bl	80073ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 8002c12:	2200      	movs	r2, #0
 8002c14:	2108      	movs	r1, #8
 8002c16:	4833      	ldr	r0, [pc, #204]	@ (8002ce4 <user_adBms6830_setFaults+0x12c>)
 8002c18:	f004 fbc8 	bl	80073ac <HAL_GPIO_WritePin>

		if (accy_status == CHARGE_POWER) {
 8002c1c:	2302      	movs	r3, #2
 8002c1e:	461a      	mov	r2, r3
 8002c20:	4b31      	ldr	r3, [pc, #196]	@ (8002ce8 <user_adBms6830_setFaults+0x130>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d121      	bne.n	8002c6c <user_adBms6830_setFaults+0xb4>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 8002c28:	2200      	movs	r2, #0
 8002c2a:	2104      	movs	r1, #4
 8002c2c:	482d      	ldr	r0, [pc, #180]	@ (8002ce4 <user_adBms6830_setFaults+0x12c>)
 8002c2e:	f004 fbbd 	bl	80073ac <HAL_GPIO_WritePin>
			is_charging = 0;
 8002c32:	4b2e      	ldr	r3, [pc, #184]	@ (8002cec <user_adBms6830_setFaults+0x134>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	701a      	strb	r2, [r3, #0]
 8002c38:	e018      	b.n	8002c6c <user_adBms6830_setFaults+0xb4>
		}
	} else {
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c40:	4827      	ldr	r0, [pc, #156]	@ (8002ce0 <user_adBms6830_setFaults+0x128>)
 8002c42:	f004 fbb3 	bl	80073ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
 8002c46:	2201      	movs	r2, #1
 8002c48:	2108      	movs	r1, #8
 8002c4a:	4826      	ldr	r0, [pc, #152]	@ (8002ce4 <user_adBms6830_setFaults+0x12c>)
 8002c4c:	f004 fbae 	bl	80073ac <HAL_GPIO_WritePin>
		if (accy_status == CHARGE_POWER) {
 8002c50:	2302      	movs	r3, #2
 8002c52:	461a      	mov	r2, r3
 8002c54:	4b24      	ldr	r3, [pc, #144]	@ (8002ce8 <user_adBms6830_setFaults+0x130>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d107      	bne.n	8002c6c <user_adBms6830_setFaults+0xb4>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	2104      	movs	r1, #4
 8002c60:	4820      	ldr	r0, [pc, #128]	@ (8002ce4 <user_adBms6830_setFaults+0x12c>)
 8002c62:	f004 fba3 	bl	80073ac <HAL_GPIO_WritePin>
			is_charging = 1;
 8002c66:	4b21      	ldr	r3, [pc, #132]	@ (8002cec <user_adBms6830_setFaults+0x134>)
 8002c68:	2201      	movs	r2, #1
 8002c6a:	701a      	strb	r2, [r3, #0]
		}
	}

	if (BMS_GetFaultCount(FAULT_CATEGORY_TEMP)) {
 8002c6c:	2001      	movs	r0, #1
 8002c6e:	f7ff ff7f 	bl	8002b70 <BMS_GetFaultCount>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d018      	beq.n	8002caa <user_adBms6830_setFaults+0xf2>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8002c78:	2201      	movs	r2, #1
 8002c7a:	2102      	movs	r1, #2
 8002c7c:	4818      	ldr	r0, [pc, #96]	@ (8002ce0 <user_adBms6830_setFaults+0x128>)
 8002c7e:	f004 fb95 	bl	80073ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 8002c82:	2200      	movs	r2, #0
 8002c84:	2108      	movs	r1, #8
 8002c86:	4817      	ldr	r0, [pc, #92]	@ (8002ce4 <user_adBms6830_setFaults+0x12c>)
 8002c88:	f004 fb90 	bl	80073ac <HAL_GPIO_WritePin>

		if (accy_status == CHARGE_POWER) {
 8002c8c:	2302      	movs	r3, #2
 8002c8e:	461a      	mov	r2, r3
 8002c90:	4b15      	ldr	r3, [pc, #84]	@ (8002ce8 <user_adBms6830_setFaults+0x130>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d120      	bne.n	8002cda <user_adBms6830_setFaults+0x122>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 8002c98:	2200      	movs	r2, #0
 8002c9a:	2104      	movs	r1, #4
 8002c9c:	4811      	ldr	r0, [pc, #68]	@ (8002ce4 <user_adBms6830_setFaults+0x12c>)
 8002c9e:	f004 fb85 	bl	80073ac <HAL_GPIO_WritePin>
			is_charging = 0;
 8002ca2:	4b12      	ldr	r3, [pc, #72]	@ (8002cec <user_adBms6830_setFaults+0x134>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	701a      	strb	r2, [r3, #0]
		if (accy_status == CHARGE_POWER) {
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
			is_charging = 1;
		}
	}
}
 8002ca8:	e017      	b.n	8002cda <user_adBms6830_setFaults+0x122>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8002caa:	2200      	movs	r2, #0
 8002cac:	2102      	movs	r1, #2
 8002cae:	480c      	ldr	r0, [pc, #48]	@ (8002ce0 <user_adBms6830_setFaults+0x128>)
 8002cb0:	f004 fb7c 	bl	80073ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	2108      	movs	r1, #8
 8002cb8:	480a      	ldr	r0, [pc, #40]	@ (8002ce4 <user_adBms6830_setFaults+0x12c>)
 8002cba:	f004 fb77 	bl	80073ac <HAL_GPIO_WritePin>
		if (accy_status == CHARGE_POWER) {
 8002cbe:	2302      	movs	r3, #2
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	4b09      	ldr	r3, [pc, #36]	@ (8002ce8 <user_adBms6830_setFaults+0x130>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d107      	bne.n	8002cda <user_adBms6830_setFaults+0x122>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
 8002cca:	2201      	movs	r2, #1
 8002ccc:	2104      	movs	r1, #4
 8002cce:	4805      	ldr	r0, [pc, #20]	@ (8002ce4 <user_adBms6830_setFaults+0x12c>)
 8002cd0:	f004 fb6c 	bl	80073ac <HAL_GPIO_WritePin>
			is_charging = 1;
 8002cd4:	4b05      	ldr	r3, [pc, #20]	@ (8002cec <user_adBms6830_setFaults+0x134>)
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	701a      	strb	r2, [r3, #0]
}
 8002cda:	bf00      	nop
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	48000400 	.word	0x48000400
 8002ce4:	48000800 	.word	0x48000800
 8002ce8:	20000498 	.word	0x20000498
 8002cec:	200004b0 	.word	0x200004b0

08002cf0 <user_adBms6830_getAccyStatus>:

void user_adBms6830_getAccyStatus(void) {
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b082      	sub	sp, #8
 8002cf4:	af00      	add	r7, sp, #0
	GPIO_PinState charge_power = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5);
 8002cf6:	2120      	movs	r1, #32
 8002cf8:	4816      	ldr	r0, [pc, #88]	@ (8002d54 <user_adBms6830_getAccyStatus+0x64>)
 8002cfa:	f004 fb3f 	bl	800737c <HAL_GPIO_ReadPin>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	71fb      	strb	r3, [r7, #7]
	GPIO_PinState ready_power = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6);
 8002d02:	2140      	movs	r1, #64	@ 0x40
 8002d04:	4813      	ldr	r0, [pc, #76]	@ (8002d54 <user_adBms6830_getAccyStatus+0x64>)
 8002d06:	f004 fb39 	bl	800737c <HAL_GPIO_ReadPin>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	71bb      	strb	r3, [r7, #6]

	if (charge_power == GPIO_PIN_SET && ready_power == GPIO_PIN_SET) {
 8002d0e:	79fb      	ldrb	r3, [r7, #7]
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d107      	bne.n	8002d24 <user_adBms6830_getAccyStatus+0x34>
 8002d14:	79bb      	ldrb	r3, [r7, #6]
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d104      	bne.n	8002d24 <user_adBms6830_getAccyStatus+0x34>
		accy_status = -1;
 8002d1a:	4b0f      	ldr	r3, [pc, #60]	@ (8002d58 <user_adBms6830_getAccyStatus+0x68>)
 8002d1c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002d20:	601a      	str	r2, [r3, #0]
	} else if (ready_power == GPIO_PIN_SET) {
		accy_status = READY_POWER;
	} else {
		accy_status = 0;
	}
}
 8002d22:	e012      	b.n	8002d4a <user_adBms6830_getAccyStatus+0x5a>
	} else if (charge_power == GPIO_PIN_SET) {
 8002d24:	79fb      	ldrb	r3, [r7, #7]
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d104      	bne.n	8002d34 <user_adBms6830_getAccyStatus+0x44>
		accy_status = CHARGE_POWER;
 8002d2a:	2302      	movs	r3, #2
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002d58 <user_adBms6830_getAccyStatus+0x68>)
 8002d30:	601a      	str	r2, [r3, #0]
}
 8002d32:	e00a      	b.n	8002d4a <user_adBms6830_getAccyStatus+0x5a>
	} else if (ready_power == GPIO_PIN_SET) {
 8002d34:	79bb      	ldrb	r3, [r7, #6]
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d104      	bne.n	8002d44 <user_adBms6830_getAccyStatus+0x54>
		accy_status = READY_POWER;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	461a      	mov	r2, r3
 8002d3e:	4b06      	ldr	r3, [pc, #24]	@ (8002d58 <user_adBms6830_getAccyStatus+0x68>)
 8002d40:	601a      	str	r2, [r3, #0]
}
 8002d42:	e002      	b.n	8002d4a <user_adBms6830_getAccyStatus+0x5a>
		accy_status = 0;
 8002d44:	4b04      	ldr	r3, [pc, #16]	@ (8002d58 <user_adBms6830_getAccyStatus+0x68>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	601a      	str	r2, [r3, #0]
}
 8002d4a:	bf00      	nop
 8002d4c:	3708      	adds	r7, #8
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	48000800 	.word	0x48000800
 8002d58:	20000498 	.word	0x20000498

08002d5c <getPackVoltage>:
	int fracPart = (int) (fabs(num - intPart) * 10000 + 0.5f);
	printf("%d.%04d\n", intPart, fracPart);
}

// Function to get pack voltage and update lowest, highest, and average cell voltages
float getPackVoltage(int totalIC, cell_asic *IC) {
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b086      	sub	sp, #24
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
	float pack_voltage_sum = 0.0f;
 8002d66:	f04f 0300 	mov.w	r3, #0
 8002d6a:	617b      	str	r3, [r7, #20]
	lowest_cell = 100.0f; // Initialize to a high value
 8002d6c:	4b32      	ldr	r3, [pc, #200]	@ (8002e38 <getPackVoltage+0xdc>)
 8002d6e:	4a33      	ldr	r2, [pc, #204]	@ (8002e3c <getPackVoltage+0xe0>)
 8002d70:	601a      	str	r2, [r3, #0]
	highest_cell = 0.0f;  // Initialize to a low value
 8002d72:	4b33      	ldr	r3, [pc, #204]	@ (8002e40 <getPackVoltage+0xe4>)
 8002d74:	f04f 0200 	mov.w	r2, #0
 8002d78:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < totalIC; i++) {
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	613b      	str	r3, [r7, #16]
 8002d7e:	e03e      	b.n	8002dfe <getPackVoltage+0xa2>
		for (int j = 0; j < NUM_CELLS_PER_IC; j++) {
 8002d80:	2300      	movs	r3, #0
 8002d82:	60fb      	str	r3, [r7, #12]
 8002d84:	e035      	b.n	8002df2 <getPackVoltage+0x96>
			float cell_voltage = getVoltage(IC[i].cell.c_codes[j]);
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d8c:	fb02 f303 	mul.w	r3, r2, r3
 8002d90:	683a      	ldr	r2, [r7, #0]
 8002d92:	4413      	add	r3, r2
 8002d94:	68fa      	ldr	r2, [r7, #12]
 8002d96:	3210      	adds	r2, #16
 8002d98:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7ff fb4a 	bl	8002438 <getVoltage>
 8002da4:	ed87 0a02 	vstr	s0, [r7, #8]
			pack_voltage_sum += cell_voltage;
 8002da8:	ed97 7a05 	vldr	s14, [r7, #20]
 8002dac:	edd7 7a02 	vldr	s15, [r7, #8]
 8002db0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002db4:	edc7 7a05 	vstr	s15, [r7, #20]
			if (cell_voltage < lowest_cell) {
 8002db8:	4b1f      	ldr	r3, [pc, #124]	@ (8002e38 <getPackVoltage+0xdc>)
 8002dba:	edd3 7a00 	vldr	s15, [r3]
 8002dbe:	ed97 7a02 	vldr	s14, [r7, #8]
 8002dc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dca:	d502      	bpl.n	8002dd2 <getPackVoltage+0x76>
				lowest_cell = cell_voltage;
 8002dcc:	4a1a      	ldr	r2, [pc, #104]	@ (8002e38 <getPackVoltage+0xdc>)
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	6013      	str	r3, [r2, #0]
			}
			if (cell_voltage > highest_cell) {
 8002dd2:	4b1b      	ldr	r3, [pc, #108]	@ (8002e40 <getPackVoltage+0xe4>)
 8002dd4:	edd3 7a00 	vldr	s15, [r3]
 8002dd8:	ed97 7a02 	vldr	s14, [r7, #8]
 8002ddc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002de4:	dd02      	ble.n	8002dec <getPackVoltage+0x90>
				highest_cell = cell_voltage;
 8002de6:	4a16      	ldr	r2, [pc, #88]	@ (8002e40 <getPackVoltage+0xe4>)
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	6013      	str	r3, [r2, #0]
		for (int j = 0; j < NUM_CELLS_PER_IC; j++) {
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	3301      	adds	r3, #1
 8002df0:	60fb      	str	r3, [r7, #12]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2b09      	cmp	r3, #9
 8002df6:	ddc6      	ble.n	8002d86 <getPackVoltage+0x2a>
	for (int i = 0; i < totalIC; i++) {
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	3301      	adds	r3, #1
 8002dfc:	613b      	str	r3, [r7, #16]
 8002dfe:	693a      	ldr	r2, [r7, #16]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	dbbc      	blt.n	8002d80 <getPackVoltage+0x24>
			}
		}
	}
	avg_cell = pack_voltage_sum / (totalIC * NUM_CELLS_PER_IC);
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	4413      	add	r3, r2
 8002e0e:	005b      	lsls	r3, r3, #1
 8002e10:	ee07 3a90 	vmov	s15, r3
 8002e14:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e18:	edd7 6a05 	vldr	s13, [r7, #20]
 8002e1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e20:	4b08      	ldr	r3, [pc, #32]	@ (8002e44 <getPackVoltage+0xe8>)
 8002e22:	edc3 7a00 	vstr	s15, [r3]

	return pack_voltage_sum;
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	ee07 3a90 	vmov	s15, r3
}
 8002e2c:	eeb0 0a67 	vmov.f32	s0, s15
 8002e30:	3718      	adds	r7, #24
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	200004a4 	.word	0x200004a4
 8002e3c:	42c80000 	.word	0x42c80000
 8002e40:	200004a8 	.word	0x200004a8
 8002e44:	200004ac 	.word	0x200004ac

08002e48 <updateSOC>:

#define SOC_READ_TIMEOUT 30000 // wait time before it takes a SOC read based off settled voltage, in ms
uint32_t lastNonZeroCurrentTime = 0;
uint8_t waitingForSOCReinit = 0;

float updateSOC() {
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
	if (cell_fault != 0) {
 8002e4e:	4b61      	ldr	r3, [pc, #388]	@ (8002fd4 <updateSOC+0x18c>)
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d006      	beq.n	8002e64 <updateSOC+0x1c>
		soc = 0.0f;
 8002e56:	4b60      	ldr	r3, [pc, #384]	@ (8002fd8 <updateSOC+0x190>)
 8002e58:	f04f 0200 	mov.w	r2, #0
 8002e5c:	601a      	str	r2, [r3, #0]
		return soc;
 8002e5e:	4b5e      	ldr	r3, [pc, #376]	@ (8002fd8 <updateSOC+0x190>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	e0b0      	b.n	8002fc6 <updateSOC+0x17e>
	}


	uint32_t current_time = HAL_GetTick();
 8002e64:	f002 f838 	bl	8004ed8 <HAL_GetTick>
 8002e68:	60f8      	str	r0, [r7, #12]

	if (fabs(current) < REST_CURRENT_THRESHOLD) {
 8002e6a:	4b5c      	ldr	r3, [pc, #368]	@ (8002fdc <updateSOC+0x194>)
 8002e6c:	edd3 7a00 	vldr	s15, [r3]
 8002e70:	eef0 7ae7 	vabs.f32	s15, s15
 8002e74:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002e78:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e80:	d50d      	bpl.n	8002e9e <updateSOC+0x56>
		if (!is_resting) {
 8002e82:	4b57      	ldr	r3, [pc, #348]	@ (8002fe0 <updateSOC+0x198>)
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	f083 0301 	eor.w	r3, r3, #1
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d009      	beq.n	8002ea4 <updateSOC+0x5c>
			is_resting = true;
 8002e90:	4b53      	ldr	r3, [pc, #332]	@ (8002fe0 <updateSOC+0x198>)
 8002e92:	2201      	movs	r2, #1
 8002e94:	701a      	strb	r2, [r3, #0]
			rest_start_time = current_time;
 8002e96:	4a53      	ldr	r2, [pc, #332]	@ (8002fe4 <updateSOC+0x19c>)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6013      	str	r3, [r2, #0]
 8002e9c:	e002      	b.n	8002ea4 <updateSOC+0x5c>
		}
	} else {
		is_resting = false;
 8002e9e:	4b50      	ldr	r3, [pc, #320]	@ (8002fe0 <updateSOC+0x198>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	701a      	strb	r2, [r3, #0]
	}

	if (is_resting && (current_time - rest_start_time > REST_DURATION_MS)) {
 8002ea4:	4b4e      	ldr	r3, [pc, #312]	@ (8002fe0 <updateSOC+0x198>)
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d01f      	beq.n	8002eec <updateSOC+0xa4>
 8002eac:	4b4d      	ldr	r3, [pc, #308]	@ (8002fe4 <updateSOC+0x19c>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	68fa      	ldr	r2, [r7, #12]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	f247 5230 	movw	r2, #30000	@ 0x7530
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d917      	bls.n	8002eec <updateSOC+0xa4>
		soc = voltagetoSOC(avg_cell);
 8002ebc:	4b4a      	ldr	r3, [pc, #296]	@ (8002fe8 <updateSOC+0x1a0>)
 8002ebe:	edd3 7a00 	vldr	s15, [r3]
 8002ec2:	eeb0 0a67 	vmov.f32	s0, s15
 8002ec6:	f000 fa9f 	bl	8003408 <voltagetoSOC>
 8002eca:	eef0 7a40 	vmov.f32	s15, s0
 8002ece:	4b42      	ldr	r3, [pc, #264]	@ (8002fd8 <updateSOC+0x190>)
 8002ed0:	edc3 7a00 	vstr	s15, [r3]

		// reset the coloumb counter
		coulombs = 0.0f;
 8002ed4:	4b45      	ldr	r3, [pc, #276]	@ (8002fec <updateSOC+0x1a4>)
 8002ed6:	f04f 0200 	mov.w	r2, #0
 8002eda:	601a      	str	r2, [r3, #0]
		initial_soc = soc;
 8002edc:	4b3e      	ldr	r3, [pc, #248]	@ (8002fd8 <updateSOC+0x190>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a43      	ldr	r2, [pc, #268]	@ (8002ff0 <updateSOC+0x1a8>)
 8002ee2:	6013      	str	r3, [r2, #0]

		rest_start_time = current_time;
 8002ee4:	4a3f      	ldr	r2, [pc, #252]	@ (8002fe4 <updateSOC+0x19c>)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6013      	str	r3, [r2, #0]
 8002eea:	e051      	b.n	8002f90 <updateSOC+0x148>
	}
	// Coulomb counting
	else {
		if (initial_soc < 0.0f) {
 8002eec:	4b40      	ldr	r3, [pc, #256]	@ (8002ff0 <updateSOC+0x1a8>)
 8002eee:	edd3 7a00 	vldr	s15, [r3]
 8002ef2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002efa:	d512      	bpl.n	8002f22 <updateSOC+0xda>
			initial_soc = voltagetoSOC(avg_cell);
 8002efc:	4b3a      	ldr	r3, [pc, #232]	@ (8002fe8 <updateSOC+0x1a0>)
 8002efe:	edd3 7a00 	vldr	s15, [r3]
 8002f02:	eeb0 0a67 	vmov.f32	s0, s15
 8002f06:	f000 fa7f 	bl	8003408 <voltagetoSOC>
 8002f0a:	eef0 7a40 	vmov.f32	s15, s0
 8002f0e:	4b38      	ldr	r3, [pc, #224]	@ (8002ff0 <updateSOC+0x1a8>)
 8002f10:	edc3 7a00 	vstr	s15, [r3]
			soc = initial_soc;
 8002f14:	4b36      	ldr	r3, [pc, #216]	@ (8002ff0 <updateSOC+0x1a8>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a2f      	ldr	r2, [pc, #188]	@ (8002fd8 <updateSOC+0x190>)
 8002f1a:	6013      	str	r3, [r2, #0]
			last_time = current_time;
 8002f1c:	4a35      	ldr	r2, [pc, #212]	@ (8002ff4 <updateSOC+0x1ac>)
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	6013      	str	r3, [r2, #0]
		}

		float delta_t_sec = (current_time - last_time) / 1000.0f;
 8002f22:	4b34      	ldr	r3, [pc, #208]	@ (8002ff4 <updateSOC+0x1ac>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	68fa      	ldr	r2, [r7, #12]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	ee07 3a90 	vmov	s15, r3
 8002f2e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002f32:	eddf 6a31 	vldr	s13, [pc, #196]	@ 8002ff8 <updateSOC+0x1b0>
 8002f36:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f3a:	edc7 7a02 	vstr	s15, [r7, #8]
		last_time = current_time;
 8002f3e:	4a2d      	ldr	r2, [pc, #180]	@ (8002ff4 <updateSOC+0x1ac>)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	6013      	str	r3, [r2, #0]


		coulombs += current * delta_t_sec;
 8002f44:	4b25      	ldr	r3, [pc, #148]	@ (8002fdc <updateSOC+0x194>)
 8002f46:	ed93 7a00 	vldr	s14, [r3]
 8002f4a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f52:	4b26      	ldr	r3, [pc, #152]	@ (8002fec <updateSOC+0x1a4>)
 8002f54:	edd3 7a00 	vldr	s15, [r3]
 8002f58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f5c:	4b23      	ldr	r3, [pc, #140]	@ (8002fec <updateSOC+0x1a4>)
 8002f5e:	edc3 7a00 	vstr	s15, [r3]

		float soc_change_percent = (coulombs / BATTERY_CAPACITY_COULOMBS) * 100.0f;
 8002f62:	4b22      	ldr	r3, [pc, #136]	@ (8002fec <updateSOC+0x1a4>)
 8002f64:	ed93 7a00 	vldr	s14, [r3]
 8002f68:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8002ffc <updateSOC+0x1b4>
 8002f6c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f70:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8003000 <updateSOC+0x1b8>
 8002f74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f78:	edc7 7a01 	vstr	s15, [r7, #4]
		soc = initial_soc - soc_change_percent;
 8002f7c:	4b1c      	ldr	r3, [pc, #112]	@ (8002ff0 <updateSOC+0x1a8>)
 8002f7e:	ed93 7a00 	vldr	s14, [r3]
 8002f82:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f8a:	4b13      	ldr	r3, [pc, #76]	@ (8002fd8 <updateSOC+0x190>)
 8002f8c:	edc3 7a00 	vstr	s15, [r3]
	}

	if (soc > 100.0f) {
 8002f90:	4b11      	ldr	r3, [pc, #68]	@ (8002fd8 <updateSOC+0x190>)
 8002f92:	edd3 7a00 	vldr	s15, [r3]
 8002f96:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8003000 <updateSOC+0x1b8>
 8002f9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fa2:	dd02      	ble.n	8002faa <updateSOC+0x162>
		soc = 100.0f;
 8002fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8002fd8 <updateSOC+0x190>)
 8002fa6:	4a17      	ldr	r2, [pc, #92]	@ (8003004 <updateSOC+0x1bc>)
 8002fa8:	601a      	str	r2, [r3, #0]
	}
	if (soc < 0.0f) {
 8002faa:	4b0b      	ldr	r3, [pc, #44]	@ (8002fd8 <updateSOC+0x190>)
 8002fac:	edd3 7a00 	vldr	s15, [r3]
 8002fb0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002fb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fb8:	d503      	bpl.n	8002fc2 <updateSOC+0x17a>
		soc = 0.0f;
 8002fba:	4b07      	ldr	r3, [pc, #28]	@ (8002fd8 <updateSOC+0x190>)
 8002fbc:	f04f 0200 	mov.w	r2, #0
 8002fc0:	601a      	str	r2, [r3, #0]
//    last_time = current_time;
//
//    // Coulomb counting to track SOC
//    coulombs += current * delta_t_sec;
//    soc = initial_soc - 100 * (coulombs / 64800000.0f); // 64800000 is the amount of total coulombs in 18000 Ah (in percentage)
	return soc;
 8002fc2:	4b05      	ldr	r3, [pc, #20]	@ (8002fd8 <updateSOC+0x190>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
}
 8002fc6:	ee07 3a90 	vmov	s15, r3
 8002fca:	eeb0 0a67 	vmov.f32	s0, s15
 8002fce:	3710      	adds	r7, #16
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	20000494 	.word	0x20000494
 8002fd8:	200004a0 	.word	0x200004a0
 8002fdc:	2000049c 	.word	0x2000049c
 8002fe0:	200004d4 	.word	0x200004d4
 8002fe4:	200004d0 	.word	0x200004d0
 8002fe8:	200004ac 	.word	0x200004ac
 8002fec:	200004c8 	.word	0x200004c8
 8002ff0:	20000018 	.word	0x20000018
 8002ff4:	200004cc 	.word	0x200004cc
 8002ff8:	447a0000 	.word	0x447a0000
 8002ffc:	4ac5c100 	.word	0x4ac5c100
 8003000:	42c80000 	.word	0x42c80000
 8003004:	42c80000 	.word	0x42c80000

08003008 <fanPWMControl>:
 * an open-drain pin where LOWER PWM values result in HIGHER fan speeds.
 *
 * @param max_temp Current maximum cell temperature in Celsius
 * @param htimPWM Timer handle for PWM output
 */
void fanPWMControl(float max_temp, TIM_HandleTypeDef *htimPWM) {
 8003008:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800300c:	b090      	sub	sp, #64	@ 0x40
 800300e:	af08      	add	r7, sp, #32
 8003010:	ed87 0a01 	vstr	s0, [r7, #4]
 8003014:	6038      	str	r0, [r7, #0]
	static const float MIN_TEMP = 25.0f;    // Start fans at this temperature
	static const float TARGET_TEMP = 40.0f; // Target temperature
	static const float MAX_TEMP = 55.0f;    // Maximum allowed temperature

// Get current time for delta calculation
	uint32_t current_time = HAL_GetTick();
 8003016:	f001 ff5f 	bl	8004ed8 <HAL_GetTick>
 800301a:	6178      	str	r0, [r7, #20]
	float delta_time =
			(prev_time == 0) ? 1.0f : (current_time - prev_time) / 1000.0f; // In seconds
 800301c:	4b94      	ldr	r3, [pc, #592]	@ (8003270 <fanPWMControl+0x268>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d00c      	beq.n	800303e <fanPWMControl+0x36>
 8003024:	4b92      	ldr	r3, [pc, #584]	@ (8003270 <fanPWMControl+0x268>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	697a      	ldr	r2, [r7, #20]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	ee07 3a90 	vmov	s15, r3
 8003030:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003034:	eddf 6a8f 	vldr	s13, [pc, #572]	@ 8003274 <fanPWMControl+0x26c>
 8003038:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800303c:	e001      	b.n	8003042 <fanPWMControl+0x3a>
 800303e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
	float delta_time =
 8003042:	edc7 7a07 	vstr	s15, [r7, #28]
	prev_time = current_time;
 8003046:	4a8a      	ldr	r2, [pc, #552]	@ (8003270 <fanPWMControl+0x268>)
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	6013      	str	r3, [r2, #0]

// Prevent integral windup by limiting delta time
	if (delta_time > 5.0f)
 800304c:	edd7 7a07 	vldr	s15, [r7, #28]
 8003050:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8003054:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800305c:	dd02      	ble.n	8003064 <fanPWMControl+0x5c>
		delta_time = 1.0f;
 800305e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003062:	61fb      	str	r3, [r7, #28]

// If temperature is below minimum threshold, turn off fans
	if (max_temp < MIN_TEMP) {
 8003064:	4b84      	ldr	r3, [pc, #528]	@ (8003278 <fanPWMControl+0x270>)
 8003066:	edd3 7a00 	vldr	s15, [r3]
 800306a:	ed97 7a01 	vldr	s14, [r7, #4]
 800306e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003076:	d511      	bpl.n	800309c <fanPWMControl+0x94>
		__HAL_TIM_SET_COMPARE(htimPWM, TIM_CHANNEL_4, htimPWM->Init.Period); // Full OFF (max value in open drain)
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	683a      	ldr	r2, [r7, #0]
 800307e:	68d2      	ldr	r2, [r2, #12]
 8003080:	641a      	str	r2, [r3, #64]	@ 0x40
		fan_status = 0.0f;
 8003082:	4b7e      	ldr	r3, [pc, #504]	@ (800327c <fanPWMControl+0x274>)
 8003084:	f04f 0200 	mov.w	r2, #0
 8003088:	601a      	str	r2, [r3, #0]
		integral = 0.0f; // Reset integral term
 800308a:	4b7d      	ldr	r3, [pc, #500]	@ (8003280 <fanPWMControl+0x278>)
 800308c:	f04f 0200 	mov.w	r2, #0
 8003090:	601a      	str	r2, [r3, #0]
		prev_error = 0.0f;
 8003092:	4b7c      	ldr	r3, [pc, #496]	@ (8003284 <fanPWMControl+0x27c>)
 8003094:	f04f 0200 	mov.w	r2, #0
 8003098:	601a      	str	r2, [r3, #0]
		return;
 800309a:	e0e5      	b.n	8003268 <fanPWMControl+0x260>
	}

// Calculate error (positive error means we're above target temp)
	float error = max_temp - TARGET_TEMP;
 800309c:	4b7a      	ldr	r3, [pc, #488]	@ (8003288 <fanPWMControl+0x280>)
 800309e:	edd3 7a00 	vldr	s15, [r3]
 80030a2:	ed97 7a01 	vldr	s14, [r7, #4]
 80030a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030aa:	edc7 7a04 	vstr	s15, [r7, #16]

// Compute integral with anti-windup
	integral += error * delta_time;
 80030ae:	ed97 7a04 	vldr	s14, [r7, #16]
 80030b2:	edd7 7a07 	vldr	s15, [r7, #28]
 80030b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030ba:	4b71      	ldr	r3, [pc, #452]	@ (8003280 <fanPWMControl+0x278>)
 80030bc:	edd3 7a00 	vldr	s15, [r3]
 80030c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030c4:	4b6e      	ldr	r3, [pc, #440]	@ (8003280 <fanPWMControl+0x278>)
 80030c6:	edc3 7a00 	vstr	s15, [r3]

// Limit integral to prevent excessive buildup
	if (integral > 100.0f)
 80030ca:	4b6d      	ldr	r3, [pc, #436]	@ (8003280 <fanPWMControl+0x278>)
 80030cc:	edd3 7a00 	vldr	s15, [r3]
 80030d0:	ed9f 7a6e 	vldr	s14, [pc, #440]	@ 800328c <fanPWMControl+0x284>
 80030d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030dc:	dd02      	ble.n	80030e4 <fanPWMControl+0xdc>
		integral = 100.0f;
 80030de:	4b68      	ldr	r3, [pc, #416]	@ (8003280 <fanPWMControl+0x278>)
 80030e0:	4a6b      	ldr	r2, [pc, #428]	@ (8003290 <fanPWMControl+0x288>)
 80030e2:	601a      	str	r2, [r3, #0]
	if (integral < -100.0f)
 80030e4:	4b66      	ldr	r3, [pc, #408]	@ (8003280 <fanPWMControl+0x278>)
 80030e6:	edd3 7a00 	vldr	s15, [r3]
 80030ea:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8003294 <fanPWMControl+0x28c>
 80030ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030f6:	d502      	bpl.n	80030fe <fanPWMControl+0xf6>
		integral = -100.0f;
 80030f8:	4b61      	ldr	r3, [pc, #388]	@ (8003280 <fanPWMControl+0x278>)
 80030fa:	4a67      	ldr	r2, [pc, #412]	@ (8003298 <fanPWMControl+0x290>)
 80030fc:	601a      	str	r2, [r3, #0]

// If we're below target, slowly reduce integral
	if (error < 0 && integral > 0) {
 80030fe:	edd7 7a04 	vldr	s15, [r7, #16]
 8003102:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800310a:	d511      	bpl.n	8003130 <fanPWMControl+0x128>
 800310c:	4b5c      	ldr	r3, [pc, #368]	@ (8003280 <fanPWMControl+0x278>)
 800310e:	edd3 7a00 	vldr	s15, [r3]
 8003112:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800311a:	dd09      	ble.n	8003130 <fanPWMControl+0x128>
		integral *= 0.95f; // Decay integral when under target temp
 800311c:	4b58      	ldr	r3, [pc, #352]	@ (8003280 <fanPWMControl+0x278>)
 800311e:	edd3 7a00 	vldr	s15, [r3]
 8003122:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 800329c <fanPWMControl+0x294>
 8003126:	ee67 7a87 	vmul.f32	s15, s15, s14
 800312a:	4b55      	ldr	r3, [pc, #340]	@ (8003280 <fanPWMControl+0x278>)
 800312c:	edc3 7a00 	vstr	s15, [r3]
	}

// Compute derivative
	float derivative =
			(delta_time > 0.0f) ? (error - prev_error) / delta_time : 0.0f;
 8003130:	edd7 7a07 	vldr	s15, [r7, #28]
 8003134:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800313c:	dd0b      	ble.n	8003156 <fanPWMControl+0x14e>
 800313e:	4b51      	ldr	r3, [pc, #324]	@ (8003284 <fanPWMControl+0x27c>)
 8003140:	edd3 7a00 	vldr	s15, [r3]
 8003144:	ed97 7a04 	vldr	s14, [r7, #16]
 8003148:	ee77 6a67 	vsub.f32	s13, s14, s15
 800314c:	ed97 7a07 	vldr	s14, [r7, #28]
 8003150:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003154:	e001      	b.n	800315a <fanPWMControl+0x152>
 8003156:	eddf 7a52 	vldr	s15, [pc, #328]	@ 80032a0 <fanPWMControl+0x298>
	float derivative =
 800315a:	edc7 7a03 	vstr	s15, [r7, #12]
	prev_error = error;
 800315e:	4a49      	ldr	r2, [pc, #292]	@ (8003284 <fanPWMControl+0x27c>)
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	6013      	str	r3, [r2, #0]

// Calculate PID output (0.0 = no fan, 1.0 = max fan)
	float pid_output = Kp * error + Ki * integral + Kd * derivative;
 8003164:	4b4f      	ldr	r3, [pc, #316]	@ (80032a4 <fanPWMControl+0x29c>)
 8003166:	ed93 7a00 	vldr	s14, [r3]
 800316a:	edd7 7a04 	vldr	s15, [r7, #16]
 800316e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003172:	4b4d      	ldr	r3, [pc, #308]	@ (80032a8 <fanPWMControl+0x2a0>)
 8003174:	edd3 6a00 	vldr	s13, [r3]
 8003178:	4b41      	ldr	r3, [pc, #260]	@ (8003280 <fanPWMControl+0x278>)
 800317a:	edd3 7a00 	vldr	s15, [r3]
 800317e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003182:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003186:	4b49      	ldr	r3, [pc, #292]	@ (80032ac <fanPWMControl+0x2a4>)
 8003188:	edd3 6a00 	vldr	s13, [r3]
 800318c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003190:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003194:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003198:	edc7 7a06 	vstr	s15, [r7, #24]

// Emergency override for high temperatures
	if (max_temp >= MAX_TEMP) {
 800319c:	4b44      	ldr	r3, [pc, #272]	@ (80032b0 <fanPWMControl+0x2a8>)
 800319e:	edd3 7a00 	vldr	s15, [r3]
 80031a2:	ed97 7a01 	vldr	s14, [r7, #4]
 80031a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ae:	db02      	blt.n	80031b6 <fanPWMControl+0x1ae>
		pid_output = 1.0f; // Maximum fan speed
 80031b0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80031b4:	61bb      	str	r3, [r7, #24]
	}

// Limit output range between 0.0 and 1.0
	if (pid_output < 0.0f)
 80031b6:	edd7 7a06 	vldr	s15, [r7, #24]
 80031ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80031be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031c2:	d502      	bpl.n	80031ca <fanPWMControl+0x1c2>
		pid_output = 0.0f;
 80031c4:	f04f 0300 	mov.w	r3, #0
 80031c8:	61bb      	str	r3, [r7, #24]
	if (pid_output > 1.0f)
 80031ca:	edd7 7a06 	vldr	s15, [r7, #24]
 80031ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80031d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031da:	dd02      	ble.n	80031e2 <fanPWMControl+0x1da>
		pid_output = 1.0f;
 80031dc:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80031e0:	61bb      	str	r3, [r7, #24]

// Calculate PWM value - NOTE: Value is inverted (1.0 = no fans, 0.0 = max fans)
// Scale between 0 and Init.Period in inverted fashion
	uint32_t pwm_value = (uint32_t) (htimPWM->Init.Period * (1.0f - pid_output));
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	ee07 3a90 	vmov	s15, r3
 80031ea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80031ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031f2:	edd7 7a06 	vldr	s15, [r7, #24]
 80031f6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80031fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003202:	ee17 3a90 	vmov	r3, s15
 8003206:	60bb      	str	r3, [r7, #8]

// Update PWM output
	__HAL_TIM_SET_COMPARE(htimPWM, TIM_CHANNEL_4, pwm_value);
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	68ba      	ldr	r2, [r7, #8]
 800320e:	641a      	str	r2, [r3, #64]	@ 0x40

// Store current fan status (as percentage of max speed)
	fan_status = pid_output * 100.0f;
 8003210:	edd7 7a06 	vldr	s15, [r7, #24]
 8003214:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800328c <fanPWMControl+0x284>
 8003218:	ee67 7a87 	vmul.f32	s15, s15, s14
 800321c:	4b17      	ldr	r3, [pc, #92]	@ (800327c <fanPWMControl+0x274>)
 800321e:	edc3 7a00 	vstr	s15, [r3]

// Debug output
	if (PRINT_ON)
		printf("Temp: %.1fC, Error: %.1f, PID: %.2f, Fan: %.0f%%, PWM: %lu\r\n",
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f7fd f998 	bl	8000558 <__aeabi_f2d>
 8003228:	4682      	mov	sl, r0
 800322a:	468b      	mov	fp, r1
 800322c:	6938      	ldr	r0, [r7, #16]
 800322e:	f7fd f993 	bl	8000558 <__aeabi_f2d>
 8003232:	4604      	mov	r4, r0
 8003234:	460d      	mov	r5, r1
 8003236:	69b8      	ldr	r0, [r7, #24]
 8003238:	f7fd f98e 	bl	8000558 <__aeabi_f2d>
 800323c:	4680      	mov	r8, r0
 800323e:	4689      	mov	r9, r1
 8003240:	4b0e      	ldr	r3, [pc, #56]	@ (800327c <fanPWMControl+0x274>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4618      	mov	r0, r3
 8003246:	f7fd f987 	bl	8000558 <__aeabi_f2d>
 800324a:	4602      	mov	r2, r0
 800324c:	460b      	mov	r3, r1
 800324e:	68b9      	ldr	r1, [r7, #8]
 8003250:	9106      	str	r1, [sp, #24]
 8003252:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003256:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800325a:	e9cd 4500 	strd	r4, r5, [sp]
 800325e:	4652      	mov	r2, sl
 8003260:	465b      	mov	r3, fp
 8003262:	4814      	ldr	r0, [pc, #80]	@ (80032b4 <fanPWMControl+0x2ac>)
 8003264:	f009 fc60 	bl	800cb28 <iprintf>
			max_temp, error, pid_output, fan_status, pwm_value);
}
 8003268:	3720      	adds	r7, #32
 800326a:	46bd      	mov	sp, r7
 800326c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003270:	20000ce0 	.word	0x20000ce0
 8003274:	447a0000 	.word	0x447a0000
 8003278:	0800fec8 	.word	0x0800fec8
 800327c:	200004c4 	.word	0x200004c4
 8003280:	20000ce4 	.word	0x20000ce4
 8003284:	20000ce8 	.word	0x20000ce8
 8003288:	0800fecc 	.word	0x0800fecc
 800328c:	42c80000 	.word	0x42c80000
 8003290:	42c80000 	.word	0x42c80000
 8003294:	c2c80000 	.word	0xc2c80000
 8003298:	c2c80000 	.word	0xc2c80000
 800329c:	3f733333 	.word	0x3f733333
 80032a0:	00000000 	.word	0x00000000
 80032a4:	0800fed0 	.word	0x0800fed0
 80032a8:	0800fed4 	.word	0x0800fed4
 80032ac:	0800fed8 	.word	0x0800fed8
 80032b0:	0800fedc 	.word	0x0800fedc
 80032b4:	0800fa60 	.word	0x0800fa60

080032b8 <interpolate>:

float interpolate(float x, const float x_points[], const float y_points[], int num_points) {
 80032b8:	b480      	push	{r7}
 80032ba:	b08b      	sub	sp, #44	@ 0x2c
 80032bc:	af00      	add	r7, sp, #0
 80032be:	ed87 0a03 	vstr	s0, [r7, #12]
 80032c2:	60b8      	str	r0, [r7, #8]
 80032c4:	6079      	str	r1, [r7, #4]
 80032c6:	603a      	str	r2, [r7, #0]
    if (x <= x_points[0]) {
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	edd3 7a00 	vldr	s15, [r3]
 80032ce:	ed97 7a03 	vldr	s14, [r7, #12]
 80032d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032da:	d803      	bhi.n	80032e4 <interpolate+0x2c>
        return y_points[0];
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	edd3 7a00 	vldr	s15, [r3]
 80032e2:	e089      	b.n	80033f8 <interpolate+0x140>
    }

    if (x >= x_points[num_points - 1]) {
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80032ea:	3b01      	subs	r3, #1
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	68ba      	ldr	r2, [r7, #8]
 80032f0:	4413      	add	r3, r2
 80032f2:	edd3 7a00 	vldr	s15, [r3]
 80032f6:	ed97 7a03 	vldr	s14, [r7, #12]
 80032fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003302:	db09      	blt.n	8003318 <interpolate+0x60>
        return y_points[num_points - 1];
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800330a:	3b01      	subs	r3, #1
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	4413      	add	r3, r2
 8003312:	edd3 7a00 	vldr	s15, [r3]
 8003316:	e06f      	b.n	80033f8 <interpolate+0x140>
    }

    for (int i = 0; i < num_points - 1; i++) {
 8003318:	2300      	movs	r3, #0
 800331a:	627b      	str	r3, [r7, #36]	@ 0x24
 800331c:	e05e      	b.n	80033dc <interpolate+0x124>
        if (x >= x_points[i] && x <= x_points[i + 1]) {
 800331e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	68ba      	ldr	r2, [r7, #8]
 8003324:	4413      	add	r3, r2
 8003326:	edd3 7a00 	vldr	s15, [r3]
 800332a:	ed97 7a03 	vldr	s14, [r7, #12]
 800332e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003336:	db4e      	blt.n	80033d6 <interpolate+0x11e>
 8003338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800333a:	3301      	adds	r3, #1
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	68ba      	ldr	r2, [r7, #8]
 8003340:	4413      	add	r3, r2
 8003342:	edd3 7a00 	vldr	s15, [r3]
 8003346:	ed97 7a03 	vldr	s14, [r7, #12]
 800334a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800334e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003352:	d840      	bhi.n	80033d6 <interpolate+0x11e>
            float x1 = x_points[i];
 8003354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	68ba      	ldr	r2, [r7, #8]
 800335a:	4413      	add	r3, r2
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	623b      	str	r3, [r7, #32]
            float y1 = y_points[i];
 8003360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	4413      	add	r3, r2
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	61fb      	str	r3, [r7, #28]
            float x2 = x_points[i + 1];
 800336c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336e:	3301      	adds	r3, #1
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	68ba      	ldr	r2, [r7, #8]
 8003374:	4413      	add	r3, r2
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	61bb      	str	r3, [r7, #24]
            float y2 = y_points[i + 1];
 800337a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800337c:	3301      	adds	r3, #1
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	4413      	add	r3, r2
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	617b      	str	r3, [r7, #20]

            if (x1 == x2) {
 8003388:	ed97 7a08 	vldr	s14, [r7, #32]
 800338c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003390:	eeb4 7a67 	vcmp.f32	s14, s15
 8003394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003398:	d102      	bne.n	80033a0 <interpolate+0xe8>
                return y1;
 800339a:	edd7 7a07 	vldr	s15, [r7, #28]
 800339e:	e02b      	b.n	80033f8 <interpolate+0x140>
            }

            // y = y1 + (x - x1) * (slope)
            return y1 + (x - x1) * (y2 - y1) / (x2 - x1);
 80033a0:	ed97 7a03 	vldr	s14, [r7, #12]
 80033a4:	edd7 7a08 	vldr	s15, [r7, #32]
 80033a8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80033ac:	edd7 6a05 	vldr	s13, [r7, #20]
 80033b0:	edd7 7a07 	vldr	s15, [r7, #28]
 80033b4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80033b8:	ee67 6a27 	vmul.f32	s13, s14, s15
 80033bc:	ed97 7a06 	vldr	s14, [r7, #24]
 80033c0:	edd7 7a08 	vldr	s15, [r7, #32]
 80033c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033cc:	edd7 7a07 	vldr	s15, [r7, #28]
 80033d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033d4:	e010      	b.n	80033f8 <interpolate+0x140>
    for (int i = 0; i < num_points - 1; i++) {
 80033d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d8:	3301      	adds	r3, #1
 80033da:	627b      	str	r3, [r7, #36]	@ 0x24
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	3b01      	subs	r3, #1
 80033e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033e2:	429a      	cmp	r2, r3
 80033e4:	db9b      	blt.n	800331e <interpolate+0x66>
        }
    }


    return y_points[num_points - 1];
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80033ec:	3b01      	subs	r3, #1
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	687a      	ldr	r2, [r7, #4]
 80033f2:	4413      	add	r3, r2
 80033f4:	edd3 7a00 	vldr	s15, [r3]
}
 80033f8:	eeb0 0a67 	vmov.f32	s0, s15
 80033fc:	372c      	adds	r7, #44	@ 0x2c
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr
	...

08003408 <voltagetoSOC>:


float voltagetoSOC(float voltage) {
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	ed87 0a01 	vstr	s0, [r7, #4]
    return interpolate(voltage, SOC_LUT_VOLTAGES, SOC_LUT_PERCENT, SOC_LUT_SIZE);
 8003412:	2309      	movs	r3, #9
 8003414:	461a      	mov	r2, r3
 8003416:	4906      	ldr	r1, [pc, #24]	@ (8003430 <voltagetoSOC+0x28>)
 8003418:	4806      	ldr	r0, [pc, #24]	@ (8003434 <voltagetoSOC+0x2c>)
 800341a:	ed97 0a01 	vldr	s0, [r7, #4]
 800341e:	f7ff ff4b 	bl	80032b8 <interpolate>
 8003422:	eef0 7a40 	vmov.f32	s15, s0
}
 8003426:	eeb0 0a67 	vmov.f32	s0, s15
 800342a:	3708      	adds	r7, #8
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	0800fe0c 	.word	0x0800fe0c
 8003434:	0800fde8 	.word	0x0800fde8

08003438 <calcDCL>:
float SOCtoVoltage(float soc) {
    return interpolate(soc, SOC_LUT_PERCENT, SOC_LUT_VOLTAGES, SOC_LUT_SIZE);
}


float calcDCL() {
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
    return interpolate(highest_temp, DCL_LUT_TEMP, DCL_LUT_CURRENT, DCL_LUT_SIZE);
 800343c:	4b07      	ldr	r3, [pc, #28]	@ (800345c <calcDCL+0x24>)
 800343e:	edd3 7a00 	vldr	s15, [r3]
 8003442:	2308      	movs	r3, #8
 8003444:	461a      	mov	r2, r3
 8003446:	4906      	ldr	r1, [pc, #24]	@ (8003460 <calcDCL+0x28>)
 8003448:	4806      	ldr	r0, [pc, #24]	@ (8003464 <calcDCL+0x2c>)
 800344a:	eeb0 0a67 	vmov.f32	s0, s15
 800344e:	f7ff ff33 	bl	80032b8 <interpolate>
 8003452:	eef0 7a40 	vmov.f32	s15, s0
}
 8003456:	eeb0 0a67 	vmov.f32	s0, s15
 800345a:	bd80      	pop	{r7, pc}
 800345c:	200004c0 	.word	0x200004c0
 8003460:	0800fe50 	.word	0x0800fe50
 8003464:	0800fe30 	.word	0x0800fe30

08003468 <calcCCL>:


float calcCCL() {
 8003468:	b580      	push	{r7, lr}
 800346a:	af00      	add	r7, sp, #0
    return interpolate(highest_temp, CCL_LUT_TEMP, CCL_LUT_CURRENT, CCL_LUT_SIZE);
 800346c:	4b07      	ldr	r3, [pc, #28]	@ (800348c <calcCCL+0x24>)
 800346e:	edd3 7a00 	vldr	s15, [r3]
 8003472:	230b      	movs	r3, #11
 8003474:	461a      	mov	r2, r3
 8003476:	4906      	ldr	r1, [pc, #24]	@ (8003490 <calcCCL+0x28>)
 8003478:	4806      	ldr	r0, [pc, #24]	@ (8003494 <calcCCL+0x2c>)
 800347a:	eeb0 0a67 	vmov.f32	s0, s15
 800347e:	f7ff ff1b 	bl	80032b8 <interpolate>
 8003482:	eef0 7a40 	vmov.f32	s15, s0
}
 8003486:	eeb0 0a67 	vmov.f32	s0, s15
 800348a:	bd80      	pop	{r7, pc}
 800348c:	200004c0 	.word	0x200004c0
 8003490:	0800fe9c 	.word	0x0800fe9c
 8003494:	0800fe70 	.word	0x0800fe70

08003498 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003498:	b590      	push	{r4, r7, lr}
 800349a:	b089      	sub	sp, #36	@ 0x24
 800349c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800349e:	f001 fcb6 	bl	8004e0e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80034a2:	f000 fa31 	bl	8003908 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80034a6:	f000 fdfd 	bl	80040a4 <MX_GPIO_Init>
  MX_ADC1_Init();
 80034aa:	f000 fa7b 	bl	80039a4 <MX_ADC1_Init>
  MX_I2C1_Init();
 80034ae:	f000 fb37 	bl	8003b20 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 80034b2:	f000 fb75 	bl	8003ba0 <MX_LPUART1_UART_Init>
  MX_RTC_Init();
 80034b6:	f000 fbbd 	bl	8003c34 <MX_RTC_Init>
  MX_TIM2_Init();
 80034ba:	f000 fcf7 	bl	8003eac <MX_TIM2_Init>
  MX_TIM8_Init();
 80034be:	f000 fd9d 	bl	8003ffc <MX_TIM8_Init>
  MX_TIM1_Init();
 80034c2:	f000 fc5f 	bl	8003d84 <MX_TIM1_Init>
  MX_TIM3_Init();
 80034c6:	f000 fd3f 	bl	8003f48 <MX_TIM3_Init>
  MX_SPI2_Init();
 80034ca:	f000 fbdf 	bl	8003c8c <MX_SPI2_Init>
  MX_SPI3_Init();
 80034ce:	f000 fc1b 	bl	8003d08 <MX_SPI3_Init>
  MX_FDCAN1_Init();
 80034d2:	f000 fadf 	bl	8003a94 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */
  /* ========== FDCAN1 SETUP ========== */
  FDCAN_FilterTypeDef sFilterConfig = {0};
 80034d6:	f107 0308 	add.w	r3, r7, #8
 80034da:	2200      	movs	r2, #0
 80034dc:	601a      	str	r2, [r3, #0]
 80034de:	605a      	str	r2, [r3, #4]
 80034e0:	609a      	str	r2, [r3, #8]
 80034e2:	60da      	str	r2, [r3, #12]
 80034e4:	611a      	str	r2, [r3, #16]
 80034e6:	615a      	str	r2, [r3, #20]
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 80034e8:	2300      	movs	r3, #0
 80034ea:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterIndex = 0;
 80034ec:	2300      	movs	r3, #0
 80034ee:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 80034f0:	2300      	movs	r3, #0
 80034f2:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80034f4:	2301      	movs	r3, #1
 80034f6:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterID1 = 0x000;
 80034f8:	2300      	movs	r3, #0
 80034fa:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterID2 = 0x7FF;
 80034fc:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8003500:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig);
 8003502:	f107 0308 	add.w	r3, r7, #8
 8003506:	4619      	mov	r1, r3
 8003508:	48b1      	ldr	r0, [pc, #708]	@ (80037d0 <main+0x338>)
 800350a:	f003 f87d 	bl	8006608 <HAL_FDCAN_ConfigFilter>
  HAL_FDCAN_Start(&hfdcan1);
 800350e:	48b0      	ldr	r0, [pc, #704]	@ (80037d0 <main+0x338>)
 8003510:	f003 f8d4 	bl	80066bc <HAL_FDCAN_Start>
  HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8003514:	2200      	movs	r2, #0
 8003516:	2101      	movs	r1, #1
 8003518:	48ad      	ldr	r0, [pc, #692]	@ (80037d0 <main+0x338>)
 800351a:	f003 fa43 	bl	80069a4 <HAL_FDCAN_ActivateNotification>

  TxHeader.Identifier = 0x17;
 800351e:	4bad      	ldr	r3, [pc, #692]	@ (80037d4 <main+0x33c>)
 8003520:	2217      	movs	r2, #23
 8003522:	601a      	str	r2, [r3, #0]
  TxHeader.IdType = FDCAN_STANDARD_ID;
 8003524:	4bab      	ldr	r3, [pc, #684]	@ (80037d4 <main+0x33c>)
 8003526:	2200      	movs	r2, #0
 8003528:	605a      	str	r2, [r3, #4]
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800352a:	4baa      	ldr	r3, [pc, #680]	@ (80037d4 <main+0x33c>)
 800352c:	2200      	movs	r2, #0
 800352e:	609a      	str	r2, [r3, #8]
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8003530:	4ba8      	ldr	r3, [pc, #672]	@ (80037d4 <main+0x33c>)
 8003532:	2208      	movs	r2, #8
 8003534:	60da      	str	r2, [r3, #12]
  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8003536:	4ba7      	ldr	r3, [pc, #668]	@ (80037d4 <main+0x33c>)
 8003538:	2200      	movs	r2, #0
 800353a:	619a      	str	r2, [r3, #24]

  adBmsWakeupIc(TOTAL_IC);
  HAL_Delay(5); // Wait for the isoSPI to stabilize
  adBms6830_init_config(TOTAL_IC, &IC_DATA[0]);*/

  uint8_t testmessage = 0xAA;
 800353c:	23aa      	movs	r3, #170	@ 0xaa
 800353e:	71fb      	strb	r3, [r7, #7]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  switch (BMS_State.current_state) {
 8003540:	4ba5      	ldr	r3, [pc, #660]	@ (80037d8 <main+0x340>)
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	2b05      	cmp	r3, #5
 8003546:	f200 81c6 	bhi.w	80038d6 <main+0x43e>
 800354a:	a201      	add	r2, pc, #4	@ (adr r2, 8003550 <main+0xb8>)
 800354c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003550:	08003569 	.word	0x08003569
 8003554:	0800357f 	.word	0x0800357f
 8003558:	08003609 	.word	0x08003609
 800355c:	0800368f 	.word	0x0800368f
 8003560:	08003725 	.word	0x08003725
 8003564:	08003825 	.word	0x08003825
		  case BMS_STATE_INIT:
			  user_adBms6830_getAccyStatus();
 8003568:	f7ff fbc2 	bl	8002cf0 <user_adBms6830_getAccyStatus>
			  BMS_InitFaultSystem();
 800356c:	f7ff faec 	bl	8002b48 <BMS_InitFaultSystem>
			  BMS_State.current_state = BMS_STATE_IDLE;
 8003570:	4b99      	ldr	r3, [pc, #612]	@ (80037d8 <main+0x340>)
 8003572:	2201      	movs	r2, #1
 8003574:	701a      	strb	r2, [r3, #0]
			  if (PRINT_ON) printf("BMS Initialized\n");
 8003576:	4899      	ldr	r0, [pc, #612]	@ (80037dc <main+0x344>)
 8003578:	f009 fb3e 	bl	800cbf8 <puts>
			  break;
 800357c:	e1ab      	b.n	80038d6 <main+0x43e>
		  case BMS_STATE_IDLE:
			  // Check if ready power is requested
			  if (accy_status == READY_POWER && !BMS_HasActiveFaults()) {
 800357e:	4b98      	ldr	r3, [pc, #608]	@ (80037e0 <main+0x348>)
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	461a      	mov	r2, r3
 8003584:	4b97      	ldr	r3, [pc, #604]	@ (80037e4 <main+0x34c>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	429a      	cmp	r2, r3
 800358a:	d10e      	bne.n	80035aa <main+0x112>
 800358c:	f7ff fb08 	bl	8002ba0 <BMS_HasActiveFaults>
 8003590:	4603      	mov	r3, r0
 8003592:	f083 0301 	eor.w	r3, r3, #1
 8003596:	b2db      	uxtb	r3, r3
 8003598:	2b00      	cmp	r3, #0
 800359a:	d006      	beq.n	80035aa <main+0x112>
				  BMS_State.current_state = BMS_STATE_IDLE; // Will attempt precharge
 800359c:	4b8e      	ldr	r3, [pc, #568]	@ (80037d8 <main+0x340>)
 800359e:	2201      	movs	r2, #1
 80035a0:	701a      	strb	r2, [r3, #0]
				  if (PRINT_ON) printf("Ready power requested\n");
 80035a2:	4891      	ldr	r0, [pc, #580]	@ (80037e8 <main+0x350>)
 80035a4:	f009 fb28 	bl	800cbf8 <puts>
 80035a8:	e019      	b.n	80035de <main+0x146>
			  } else if (accy_status == CHARGE_POWER && !BMS_HasActiveFaults()) {
 80035aa:	4b90      	ldr	r3, [pc, #576]	@ (80037ec <main+0x354>)
 80035ac:	781b      	ldrb	r3, [r3, #0]
 80035ae:	461a      	mov	r2, r3
 80035b0:	4b8c      	ldr	r3, [pc, #560]	@ (80037e4 <main+0x34c>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d112      	bne.n	80035de <main+0x146>
 80035b8:	f7ff faf2 	bl	8002ba0 <BMS_HasActiveFaults>
 80035bc:	4603      	mov	r3, r0
 80035be:	f083 0301 	eor.w	r3, r3, #1
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d00a      	beq.n	80035de <main+0x146>
				  BMS_State.current_state = BMS_STATE_CHARGING;
 80035c8:	4b83      	ldr	r3, [pc, #524]	@ (80037d8 <main+0x340>)
 80035ca:	2204      	movs	r2, #4
 80035cc:	701a      	strb	r2, [r3, #0]
				  HAL_GPIO_WritePin(GPIOC, Charge_Enable_Pin, GPIO_PIN_SET);
 80035ce:	2201      	movs	r2, #1
 80035d0:	2104      	movs	r1, #4
 80035d2:	4887      	ldr	r0, [pc, #540]	@ (80037f0 <main+0x358>)
 80035d4:	f003 feea 	bl	80073ac <HAL_GPIO_WritePin>
				  if (PRINT_ON) printf("Charge mode entered\n");
 80035d8:	4886      	ldr	r0, [pc, #536]	@ (80037f4 <main+0x35c>)
 80035da:	f009 fb0d 	bl	800cbf8 <puts>
			  }

			  // Allow balancing in idle if configured
			  if (balancing == 1 && !BMS_HasActiveFaults()) {
 80035de:	4b86      	ldr	r3, [pc, #536]	@ (80037f8 <main+0x360>)
 80035e0:	f993 3000 	ldrsb.w	r3, [r3]
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	f040 816d 	bne.w	80038c4 <main+0x42c>
 80035ea:	f7ff fad9 	bl	8002ba0 <BMS_HasActiveFaults>
 80035ee:	4603      	mov	r3, r0
 80035f0:	f083 0301 	eor.w	r3, r3, #1
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	f000 8164 	beq.w	80038c4 <main+0x42c>
				  balanceCells(TOTAL_IC, IC, PWM_100_0_PCT);
 80035fc:	220f      	movs	r2, #15
 80035fe:	497f      	ldr	r1, [pc, #508]	@ (80037fc <main+0x364>)
 8003600:	2001      	movs	r0, #1
 8003602:	f7fe fd7d 	bl	8002100 <balanceCells>
			  }
			  break;
 8003606:	e15d      	b.n	80038c4 <main+0x42c>

		  case BMS_STATE_PRECHARGE:
			if (BMS_HasActiveFaults()) {
 8003608:	f7ff faca 	bl	8002ba0 <BMS_HasActiveFaults>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d008      	beq.n	8003624 <main+0x18c>
				if (PRINT_ON) printf("Fault detected in PRECHARGE state\n");
 8003612:	487b      	ldr	r0, [pc, #492]	@ (8003800 <main+0x368>)
 8003614:	f009 faf0 	bl	800cbf8 <puts>
				BMS_PrechargeAbort();
 8003618:	f000 fe9a 	bl	8004350 <BMS_PrechargeAbort>
				BMS_State.current_state = BMS_STATE_FAULT;
 800361c:	4b6e      	ldr	r3, [pc, #440]	@ (80037d8 <main+0x340>)
 800361e:	2205      	movs	r2, #5
 8003620:	701a      	strb	r2, [r3, #0]
				break;
 8003622:	e158      	b.n	80038d6 <main+0x43e>
			}

			if (BMS_State.inverter_voltage > 10.0 || current == 0 || calcDCL() > 0 || accy_status != READY_POWER) {
 8003624:	4b6c      	ldr	r3, [pc, #432]	@ (80037d8 <main+0x340>)
 8003626:	edd3 7a02 	vldr	s15, [r3, #8]
 800362a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800362e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003636:	dc17      	bgt.n	8003668 <main+0x1d0>
 8003638:	4b72      	ldr	r3, [pc, #456]	@ (8003804 <main+0x36c>)
 800363a:	edd3 7a00 	vldr	s15, [r3]
 800363e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003646:	d00f      	beq.n	8003668 <main+0x1d0>
 8003648:	f7ff fef6 	bl	8003438 <calcDCL>
 800364c:	eef0 7a40 	vmov.f32	s15, s0
 8003650:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003658:	dc06      	bgt.n	8003668 <main+0x1d0>
 800365a:	4b61      	ldr	r3, [pc, #388]	@ (80037e0 <main+0x348>)
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	461a      	mov	r2, r3
 8003660:	4b60      	ldr	r3, [pc, #384]	@ (80037e4 <main+0x34c>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	429a      	cmp	r2, r3
 8003666:	d005      	beq.n	8003674 <main+0x1dc>
				if (PRINT_ON) printf("One or more PRECHARGE checks failed\n");
 8003668:	4867      	ldr	r0, [pc, #412]	@ (8003808 <main+0x370>)
 800366a:	f009 fac5 	bl	800cbf8 <puts>
				BMS_State.current_state = BMS_STATE_FAULT;
 800366e:	4b5a      	ldr	r3, [pc, #360]	@ (80037d8 <main+0x340>)
 8003670:	2205      	movs	r2, #5
 8003672:	701a      	strb	r2, [r3, #0]
			}


			  if (!BMS_ExecutePrecharge()) {
 8003674:	f000 fdc4 	bl	8004200 <BMS_ExecutePrecharge>
 8003678:	4603      	mov	r3, r0
 800367a:	f083 0301 	eor.w	r3, r3, #1
 800367e:	b2db      	uxtb	r3, r3
 8003680:	2b00      	cmp	r3, #0
 8003682:	f000 8121 	beq.w	80038c8 <main+0x430>

				  // Precharge failed
				  BMS_State.current_state = BMS_STATE_FAULT;
 8003686:	4b54      	ldr	r3, [pc, #336]	@ (80037d8 <main+0x340>)
 8003688:	2205      	movs	r2, #5
 800368a:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 800368c:	e11c      	b.n	80038c8 <main+0x430>

		  case BMS_STATE_READY:
			  // Normal driving mode
			  if (BMS_HasActiveFaults()) {
 800368e:	f7ff fa87 	bl	8002ba0 <BMS_HasActiveFaults>
 8003692:	4603      	mov	r3, r0
 8003694:	2b00      	cmp	r3, #0
 8003696:	d008      	beq.n	80036aa <main+0x212>
				  if (PRINT_ON) printf("Fault detected in READY state\n");
 8003698:	485c      	ldr	r0, [pc, #368]	@ (800380c <main+0x374>)
 800369a:	f009 faad 	bl	800cbf8 <puts>
				  BMS_PrechargeAbort();
 800369e:	f000 fe57 	bl	8004350 <BMS_PrechargeAbort>
				  BMS_State.current_state = BMS_STATE_FAULT;
 80036a2:	4b4d      	ldr	r3, [pc, #308]	@ (80037d8 <main+0x340>)
 80036a4:	2205      	movs	r2, #5
 80036a6:	701a      	strb	r2, [r3, #0]
				  break;
 80036a8:	e115      	b.n	80038d6 <main+0x43e>
			  }

			  // Control outputs
			  user_adBms6830_setFaults();
 80036aa:	f7ff fa85 	bl	8002bb8 <user_adBms6830_setFaults>
			  fanPWMControl(highest_temp, &htim1);
 80036ae:	4b58      	ldr	r3, [pc, #352]	@ (8003810 <main+0x378>)
 80036b0:	edd3 7a00 	vldr	s15, [r3]
 80036b4:	4857      	ldr	r0, [pc, #348]	@ (8003814 <main+0x37c>)
 80036b6:	eeb0 0a67 	vmov.f32	s0, s15
 80036ba:	f7ff fca5 	bl	8003008 <fanPWMControl>

			  // Populate and send CAN messages
			  populate_CAN1(&FDCAN_BMS_CONTEXT_INSTANCE->msg_6b0, &IC[0], TOTAL_IC);
 80036be:	4b56      	ldr	r3, [pc, #344]	@ (8003818 <main+0x380>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	336c      	adds	r3, #108	@ 0x6c
 80036c4:	2201      	movs	r2, #1
 80036c6:	494d      	ldr	r1, [pc, #308]	@ (80037fc <main+0x364>)
 80036c8:	4618      	mov	r0, r3
 80036ca:	f7fe fed5 	bl	8002478 <populate_CAN1>
			  populate_CAN2(&FDCAN_BMS_CONTEXT_INSTANCE->msg_6b1, &IC[0], TOTAL_IC);
 80036ce:	4b52      	ldr	r3, [pc, #328]	@ (8003818 <main+0x380>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	3374      	adds	r3, #116	@ 0x74
 80036d4:	2201      	movs	r2, #1
 80036d6:	4949      	ldr	r1, [pc, #292]	@ (80037fc <main+0x364>)
 80036d8:	4618      	mov	r0, r3
 80036da:	f7fe ff8b 	bl	80025f4 <populate_CAN2>
			  populate_CAN3(&FDCAN_BMS_CONTEXT_INSTANCE->msg_6b2, &IC[0], TOTAL_IC);
 80036de:	4b4e      	ldr	r3, [pc, #312]	@ (8003818 <main+0x380>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	337c      	adds	r3, #124	@ 0x7c
 80036e4:	2201      	movs	r2, #1
 80036e6:	4945      	ldr	r1, [pc, #276]	@ (80037fc <main+0x364>)
 80036e8:	4618      	mov	r0, r3
 80036ea:	f7ff f807 	bl	80026fc <populate_CAN3>
			  FDCAN_BMS_Mailman(&hfdcan1, FDCAN_BMS_CONTEXT_INSTANCE, HAL_GetTick(), 0);
 80036ee:	4b4a      	ldr	r3, [pc, #296]	@ (8003818 <main+0x380>)
 80036f0:	681c      	ldr	r4, [r3, #0]
 80036f2:	f001 fbf1 	bl	8004ed8 <HAL_GetTick>
 80036f6:	4602      	mov	r2, r0
 80036f8:	2300      	movs	r3, #0
 80036fa:	4621      	mov	r1, r4
 80036fc:	4834      	ldr	r0, [pc, #208]	@ (80037d0 <main+0x338>)
 80036fe:	f7ff f93b 	bl	8002978 <FDCAN_BMS_Mailman>

			  // Check for mode change
			  if (accy_status != READY_POWER) {
 8003702:	4b37      	ldr	r3, [pc, #220]	@ (80037e0 <main+0x348>)
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	461a      	mov	r2, r3
 8003708:	4b36      	ldr	r3, [pc, #216]	@ (80037e4 <main+0x34c>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	429a      	cmp	r2, r3
 800370e:	f000 80dd 	beq.w	80038cc <main+0x434>
				  HAL_GPIO_WritePin(GPIOC, POS_AIR_GND_Pin, GPIO_PIN_RESET);
 8003712:	2200      	movs	r2, #0
 8003714:	2110      	movs	r1, #16
 8003716:	4836      	ldr	r0, [pc, #216]	@ (80037f0 <main+0x358>)
 8003718:	f003 fe48 	bl	80073ac <HAL_GPIO_WritePin>
				  BMS_State.current_state = BMS_STATE_IDLE;
 800371c:	4b2e      	ldr	r3, [pc, #184]	@ (80037d8 <main+0x340>)
 800371e:	2201      	movs	r2, #1
 8003720:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 8003722:	e0d3      	b.n	80038cc <main+0x434>

		  case BMS_STATE_CHARGING:
			  if (BMS_HasActiveFaults()) {
 8003724:	f7ff fa3c 	bl	8002ba0 <BMS_HasActiveFaults>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d00e      	beq.n	800374c <main+0x2b4>
				  if (PRINT_ON) printf("Fault detected in CHARGING state\n");
 800372e:	483b      	ldr	r0, [pc, #236]	@ (800381c <main+0x384>)
 8003730:	f009 fa62 	bl	800cbf8 <puts>
				  HAL_GPIO_WritePin(GPIOC, Charge_Enable_Pin, GPIO_PIN_RESET);
 8003734:	2200      	movs	r2, #0
 8003736:	2104      	movs	r1, #4
 8003738:	482d      	ldr	r0, [pc, #180]	@ (80037f0 <main+0x358>)
 800373a:	f003 fe37 	bl	80073ac <HAL_GPIO_WritePin>
				  is_charging = 0;
 800373e:	4b38      	ldr	r3, [pc, #224]	@ (8003820 <main+0x388>)
 8003740:	2200      	movs	r2, #0
 8003742:	701a      	strb	r2, [r3, #0]
				  BMS_State.current_state = BMS_STATE_FAULT;
 8003744:	4b24      	ldr	r3, [pc, #144]	@ (80037d8 <main+0x340>)
 8003746:	2205      	movs	r2, #5
 8003748:	701a      	strb	r2, [r3, #0]
				  break;
 800374a:	e0c4      	b.n	80038d6 <main+0x43e>
			  }

			  user_adBms6830_setFaults();
 800374c:	f7ff fa34 	bl	8002bb8 <user_adBms6830_setFaults>

			  // Populate and send CAN messages including charger control
			  populate_CAN1(&FDCAN_BMS_CONTEXT_INSTANCE->msg_6b0, &IC[0], TOTAL_IC);
 8003750:	4b31      	ldr	r3, [pc, #196]	@ (8003818 <main+0x380>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	336c      	adds	r3, #108	@ 0x6c
 8003756:	2201      	movs	r2, #1
 8003758:	4928      	ldr	r1, [pc, #160]	@ (80037fc <main+0x364>)
 800375a:	4618      	mov	r0, r3
 800375c:	f7fe fe8c 	bl	8002478 <populate_CAN1>
			  populate_CAN2(&FDCAN_BMS_CONTEXT_INSTANCE->msg_6b1, &IC[0], TOTAL_IC);
 8003760:	4b2d      	ldr	r3, [pc, #180]	@ (8003818 <main+0x380>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	3374      	adds	r3, #116	@ 0x74
 8003766:	2201      	movs	r2, #1
 8003768:	4924      	ldr	r1, [pc, #144]	@ (80037fc <main+0x364>)
 800376a:	4618      	mov	r0, r3
 800376c:	f7fe ff42 	bl	80025f4 <populate_CAN2>
			  populate_CAN3(&FDCAN_BMS_CONTEXT_INSTANCE->msg_6b2, &IC[0], TOTAL_IC);
 8003770:	4b29      	ldr	r3, [pc, #164]	@ (8003818 <main+0x380>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	337c      	adds	r3, #124	@ 0x7c
 8003776:	2201      	movs	r2, #1
 8003778:	4920      	ldr	r1, [pc, #128]	@ (80037fc <main+0x364>)
 800377a:	4618      	mov	r0, r3
 800377c:	f7fe ffbe 	bl	80026fc <populate_CAN3>
			  populate_charge_CAN(&FDCAN_BMS_CONTEXT_INSTANCE->CAN_CHGCONTEXT, &IC[0], TOTAL_IC);
 8003780:	4b25      	ldr	r3, [pc, #148]	@ (8003818 <main+0x380>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	3390      	adds	r3, #144	@ 0x90
 8003786:	2201      	movs	r2, #1
 8003788:	491c      	ldr	r1, [pc, #112]	@ (80037fc <main+0x364>)
 800378a:	4618      	mov	r0, r3
 800378c:	f7ff f80a 	bl	80027a4 <populate_charge_CAN>
			  FDCAN_BMS_Mailman(&hfdcan1, FDCAN_BMS_CONTEXT_INSTANCE, HAL_GetTick(), is_charging);
 8003790:	4b21      	ldr	r3, [pc, #132]	@ (8003818 <main+0x380>)
 8003792:	681c      	ldr	r4, [r3, #0]
 8003794:	f001 fba0 	bl	8004ed8 <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	4b21      	ldr	r3, [pc, #132]	@ (8003820 <main+0x388>)
 800379c:	781b      	ldrb	r3, [r3, #0]
 800379e:	4621      	mov	r1, r4
 80037a0:	480b      	ldr	r0, [pc, #44]	@ (80037d0 <main+0x338>)
 80037a2:	f7ff f8e9 	bl	8002978 <FDCAN_BMS_Mailman>

			  // Check for mode change
			  if (accy_status != CHARGE_POWER) {
 80037a6:	4b11      	ldr	r3, [pc, #68]	@ (80037ec <main+0x354>)
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	461a      	mov	r2, r3
 80037ac:	4b0d      	ldr	r3, [pc, #52]	@ (80037e4 <main+0x34c>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	429a      	cmp	r2, r3
 80037b2:	f000 808d 	beq.w	80038d0 <main+0x438>
				  HAL_GPIO_WritePin(GPIOC, Charge_Enable_Pin, GPIO_PIN_RESET);
 80037b6:	2200      	movs	r2, #0
 80037b8:	2104      	movs	r1, #4
 80037ba:	480d      	ldr	r0, [pc, #52]	@ (80037f0 <main+0x358>)
 80037bc:	f003 fdf6 	bl	80073ac <HAL_GPIO_WritePin>
				  is_charging = 0;
 80037c0:	4b17      	ldr	r3, [pc, #92]	@ (8003820 <main+0x388>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	701a      	strb	r2, [r3, #0]
				  BMS_State.current_state = BMS_STATE_IDLE;
 80037c6:	4b04      	ldr	r3, [pc, #16]	@ (80037d8 <main+0x340>)
 80037c8:	2201      	movs	r2, #1
 80037ca:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 80037cc:	e080      	b.n	80038d0 <main+0x438>
 80037ce:	bf00      	nop
 80037d0:	20000d58 	.word	0x20000d58
 80037d4:	200010c4 	.word	0x200010c4
 80037d8:	20001104 	.word	0x20001104
 80037dc:	0800faa0 	.word	0x0800faa0
 80037e0:	0800fde4 	.word	0x0800fde4
 80037e4:	20000498 	.word	0x20000498
 80037e8:	0800fab0 	.word	0x0800fab0
 80037ec:	0800fde5 	.word	0x0800fde5
 80037f0:	48000800 	.word	0x48000800
 80037f4:	0800fac8 	.word	0x0800fac8
 80037f8:	200010ec 	.word	0x200010ec
 80037fc:	200001f0 	.word	0x200001f0
 8003800:	0800fadc 	.word	0x0800fadc
 8003804:	2000049c 	.word	0x2000049c
 8003808:	0800fb00 	.word	0x0800fb00
 800380c:	0800fb24 	.word	0x0800fb24
 8003810:	200004c0 	.word	0x200004c0
 8003814:	20000f94 	.word	0x20000f94
 8003818:	200010e8 	.word	0x200010e8
 800381c:	0800fb44 	.word	0x0800fb44
 8003820:	200004b0 	.word	0x200004b0

		  case BMS_STATE_FAULT:
			  // Ensure all outputs are safe
			  HAL_GPIO_WritePin(GPIOB, Precharge_Enable_Pin, GPIO_PIN_RESET);
 8003824:	2200      	movs	r2, #0
 8003826:	2104      	movs	r1, #4
 8003828:	4830      	ldr	r0, [pc, #192]	@ (80038ec <main+0x454>)
 800382a:	f003 fdbf 	bl	80073ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOC, POS_AIR_GND_Pin, GPIO_PIN_RESET);
 800382e:	2200      	movs	r2, #0
 8003830:	2110      	movs	r1, #16
 8003832:	482f      	ldr	r0, [pc, #188]	@ (80038f0 <main+0x458>)
 8003834:	f003 fdba 	bl	80073ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, NEG_AIR_GND_Pin, GPIO_PIN_RESET);
 8003838:	2200      	movs	r2, #0
 800383a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800383e:	482b      	ldr	r0, [pc, #172]	@ (80038ec <main+0x454>)
 8003840:	f003 fdb4 	bl	80073ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOC, Charge_Enable_Pin, GPIO_PIN_RESET);
 8003844:	2200      	movs	r2, #0
 8003846:	2104      	movs	r1, #4
 8003848:	4829      	ldr	r0, [pc, #164]	@ (80038f0 <main+0x458>)
 800384a:	f003 fdaf 	bl	80073ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOC, Discharge_Enable_Pin, GPIO_PIN_RESET);
 800384e:	2200      	movs	r2, #0
 8003850:	2108      	movs	r1, #8
 8003852:	4827      	ldr	r0, [pc, #156]	@ (80038f0 <main+0x458>)
 8003854:	f003 fdaa 	bl	80073ac <HAL_GPIO_WritePin>

			  user_adBms6830_setFaults();
 8003858:	f7ff f9ae 	bl	8002bb8 <user_adBms6830_setFaults>
			  stopBalancing(TOTAL_IC, IC);
 800385c:	4925      	ldr	r1, [pc, #148]	@ (80038f4 <main+0x45c>)
 800385e:	2001      	movs	r0, #1
 8003860:	f7fe fd2a 	bl	80022b8 <stopBalancing>

			  // Continue monitoring and reporting
			  user_adBms6830_setFaults();
 8003864:	f7ff f9a8 	bl	8002bb8 <user_adBms6830_setFaults>
			  populate_CAN1(&FDCAN_BMS_CONTEXT_INSTANCE->msg_6b0, &IC[0], TOTAL_IC);
 8003868:	4b23      	ldr	r3, [pc, #140]	@ (80038f8 <main+0x460>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	336c      	adds	r3, #108	@ 0x6c
 800386e:	2201      	movs	r2, #1
 8003870:	4920      	ldr	r1, [pc, #128]	@ (80038f4 <main+0x45c>)
 8003872:	4618      	mov	r0, r3
 8003874:	f7fe fe00 	bl	8002478 <populate_CAN1>
			  populate_CAN2(&FDCAN_BMS_CONTEXT_INSTANCE->msg_6b1, &IC[0], TOTAL_IC);
 8003878:	4b1f      	ldr	r3, [pc, #124]	@ (80038f8 <main+0x460>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	3374      	adds	r3, #116	@ 0x74
 800387e:	2201      	movs	r2, #1
 8003880:	491c      	ldr	r1, [pc, #112]	@ (80038f4 <main+0x45c>)
 8003882:	4618      	mov	r0, r3
 8003884:	f7fe feb6 	bl	80025f4 <populate_CAN2>
			  populate_CAN3(&FDCAN_BMS_CONTEXT_INSTANCE->msg_6b2, &IC[0], TOTAL_IC);
 8003888:	4b1b      	ldr	r3, [pc, #108]	@ (80038f8 <main+0x460>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	337c      	adds	r3, #124	@ 0x7c
 800388e:	2201      	movs	r2, #1
 8003890:	4918      	ldr	r1, [pc, #96]	@ (80038f4 <main+0x45c>)
 8003892:	4618      	mov	r0, r3
 8003894:	f7fe ff32 	bl	80026fc <populate_CAN3>
			  FDCAN_BMS_Mailman(&hfdcan1, FDCAN_BMS_CONTEXT_INSTANCE, HAL_GetTick(), 0);
 8003898:	4b17      	ldr	r3, [pc, #92]	@ (80038f8 <main+0x460>)
 800389a:	681c      	ldr	r4, [r3, #0]
 800389c:	f001 fb1c 	bl	8004ed8 <HAL_GetTick>
 80038a0:	4602      	mov	r2, r0
 80038a2:	2300      	movs	r3, #0
 80038a4:	4621      	mov	r1, r4
 80038a6:	4815      	ldr	r0, [pc, #84]	@ (80038fc <main+0x464>)
 80038a8:	f7ff f866 	bl	8002978 <FDCAN_BMS_Mailman>

			  // Check if faults cleared - require manual reset
			  if (!BMS_HasActiveFaults()) {
 80038ac:	f7ff f978 	bl	8002ba0 <BMS_HasActiveFaults>
 80038b0:	4603      	mov	r3, r0
 80038b2:	f083 0301 	eor.w	r3, r3, #1
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d00b      	beq.n	80038d4 <main+0x43c>
				  // Still stay in fault until system reset or explicit clear
				  if (PRINT_ON) printf("Faults cleared but manual reset required\n");
 80038bc:	4810      	ldr	r0, [pc, #64]	@ (8003900 <main+0x468>)
 80038be:	f009 f99b 	bl	800cbf8 <puts>
			  }
			  break;
 80038c2:	e007      	b.n	80038d4 <main+0x43c>
			  break;
 80038c4:	bf00      	nop
 80038c6:	e006      	b.n	80038d6 <main+0x43e>
			  break;
 80038c8:	bf00      	nop
 80038ca:	e004      	b.n	80038d6 <main+0x43e>
			  break;
 80038cc:	bf00      	nop
 80038ce:	e002      	b.n	80038d6 <main+0x43e>
			  break;
 80038d0:	bf00      	nop
 80038d2:	e000      	b.n	80038d6 <main+0x43e>
			  break;
 80038d4:	bf00      	nop
	/* USER CODE END WHILE */

	/* USER CODE BEGIN 3 */
	  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
	  //HAL_Delay(100);
	  HAL_SPI_Transmit(&hspi2, &testmessage, 1, 100);
 80038d6:	1df9      	adds	r1, r7, #7
 80038d8:	2364      	movs	r3, #100	@ 0x64
 80038da:	2201      	movs	r2, #1
 80038dc:	4809      	ldr	r0, [pc, #36]	@ (8003904 <main+0x46c>)
 80038de:	f005 f8a7 	bl	8008a30 <HAL_SPI_Transmit>
	 // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
	  HAL_Delay(100);
 80038e2:	2064      	movs	r0, #100	@ 0x64
 80038e4:	f001 fb04 	bl	8004ef0 <HAL_Delay>
	  switch (BMS_State.current_state) {
 80038e8:	e62a      	b.n	8003540 <main+0xa8>
 80038ea:	bf00      	nop
 80038ec:	48000400 	.word	0x48000400
 80038f0:	48000800 	.word	0x48000800
 80038f4:	200001f0 	.word	0x200001f0
 80038f8:	200010e8 	.word	0x200010e8
 80038fc:	20000d58 	.word	0x20000d58
 8003900:	0800fb68 	.word	0x0800fb68
 8003904:	20000ecc 	.word	0x20000ecc

08003908 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b094      	sub	sp, #80	@ 0x50
 800390c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800390e:	f107 0318 	add.w	r3, r7, #24
 8003912:	2238      	movs	r2, #56	@ 0x38
 8003914:	2100      	movs	r1, #0
 8003916:	4618      	mov	r0, r3
 8003918:	f009 f976 	bl	800cc08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800391c:	1d3b      	adds	r3, r7, #4
 800391e:	2200      	movs	r2, #0
 8003920:	601a      	str	r2, [r3, #0]
 8003922:	605a      	str	r2, [r3, #4]
 8003924:	609a      	str	r2, [r3, #8]
 8003926:	60da      	str	r2, [r3, #12]
 8003928:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800392a:	2000      	movs	r0, #0
 800392c:	f003 fe88 	bl	8007640 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8003930:	230a      	movs	r3, #10
 8003932:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003934:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003938:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800393a:	2340      	movs	r3, #64	@ 0x40
 800393c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800393e:	2301      	movs	r3, #1
 8003940:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003942:	2302      	movs	r3, #2
 8003944:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003946:	2302      	movs	r3, #2
 8003948:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800394a:	2304      	movs	r3, #4
 800394c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800394e:	2355      	movs	r3, #85	@ 0x55
 8003950:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003952:	2302      	movs	r3, #2
 8003954:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003956:	2302      	movs	r3, #2
 8003958:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800395a:	2302      	movs	r3, #2
 800395c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800395e:	f107 0318 	add.w	r3, r7, #24
 8003962:	4618      	mov	r0, r3
 8003964:	f003 ff20 	bl	80077a8 <HAL_RCC_OscConfig>
 8003968:	4603      	mov	r3, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d001      	beq.n	8003972 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800396e:	f000 fdcb 	bl	8004508 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003972:	230f      	movs	r3, #15
 8003974:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003976:	2303      	movs	r3, #3
 8003978:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800397a:	2300      	movs	r3, #0
 800397c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800397e:	2300      	movs	r3, #0
 8003980:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003982:	2300      	movs	r3, #0
 8003984:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003986:	1d3b      	adds	r3, r7, #4
 8003988:	2104      	movs	r1, #4
 800398a:	4618      	mov	r0, r3
 800398c:	f004 fa1e 	bl	8007dcc <HAL_RCC_ClockConfig>
 8003990:	4603      	mov	r3, r0
 8003992:	2b00      	cmp	r3, #0
 8003994:	d001      	beq.n	800399a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8003996:	f000 fdb7 	bl	8004508 <Error_Handler>
  }
}
 800399a:	bf00      	nop
 800399c:	3750      	adds	r7, #80	@ 0x50
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
	...

080039a4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b08c      	sub	sp, #48	@ 0x30
 80039a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80039aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80039ae:	2200      	movs	r2, #0
 80039b0:	601a      	str	r2, [r3, #0]
 80039b2:	605a      	str	r2, [r3, #4]
 80039b4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80039b6:	1d3b      	adds	r3, r7, #4
 80039b8:	2220      	movs	r2, #32
 80039ba:	2100      	movs	r1, #0
 80039bc:	4618      	mov	r0, r3
 80039be:	f009 f923 	bl	800cc08 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80039c2:	4b32      	ldr	r3, [pc, #200]	@ (8003a8c <MX_ADC1_Init+0xe8>)
 80039c4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80039c8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80039ca:	4b30      	ldr	r3, [pc, #192]	@ (8003a8c <MX_ADC1_Init+0xe8>)
 80039cc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80039d0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80039d2:	4b2e      	ldr	r3, [pc, #184]	@ (8003a8c <MX_ADC1_Init+0xe8>)
 80039d4:	2200      	movs	r2, #0
 80039d6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80039d8:	4b2c      	ldr	r3, [pc, #176]	@ (8003a8c <MX_ADC1_Init+0xe8>)
 80039da:	2200      	movs	r2, #0
 80039dc:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80039de:	4b2b      	ldr	r3, [pc, #172]	@ (8003a8c <MX_ADC1_Init+0xe8>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80039e4:	4b29      	ldr	r3, [pc, #164]	@ (8003a8c <MX_ADC1_Init+0xe8>)
 80039e6:	2200      	movs	r2, #0
 80039e8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80039ea:	4b28      	ldr	r3, [pc, #160]	@ (8003a8c <MX_ADC1_Init+0xe8>)
 80039ec:	2204      	movs	r2, #4
 80039ee:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80039f0:	4b26      	ldr	r3, [pc, #152]	@ (8003a8c <MX_ADC1_Init+0xe8>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80039f6:	4b25      	ldr	r3, [pc, #148]	@ (8003a8c <MX_ADC1_Init+0xe8>)
 80039f8:	2200      	movs	r2, #0
 80039fa:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80039fc:	4b23      	ldr	r3, [pc, #140]	@ (8003a8c <MX_ADC1_Init+0xe8>)
 80039fe:	2201      	movs	r2, #1
 8003a00:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003a02:	4b22      	ldr	r3, [pc, #136]	@ (8003a8c <MX_ADC1_Init+0xe8>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003a0a:	4b20      	ldr	r3, [pc, #128]	@ (8003a8c <MX_ADC1_Init+0xe8>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003a10:	4b1e      	ldr	r3, [pc, #120]	@ (8003a8c <MX_ADC1_Init+0xe8>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003a16:	4b1d      	ldr	r3, [pc, #116]	@ (8003a8c <MX_ADC1_Init+0xe8>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003a1e:	4b1b      	ldr	r3, [pc, #108]	@ (8003a8c <MX_ADC1_Init+0xe8>)
 8003a20:	2200      	movs	r2, #0
 8003a22:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8003a24:	4b19      	ldr	r3, [pc, #100]	@ (8003a8c <MX_ADC1_Init+0xe8>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003a2c:	4817      	ldr	r0, [pc, #92]	@ (8003a8c <MX_ADC1_Init+0xe8>)
 8003a2e:	f001 fc57 	bl	80052e0 <HAL_ADC_Init>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d001      	beq.n	8003a3c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8003a38:	f000 fd66 	bl	8004508 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003a40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a44:	4619      	mov	r1, r3
 8003a46:	4811      	ldr	r0, [pc, #68]	@ (8003a8c <MX_ADC1_Init+0xe8>)
 8003a48:	f002 fa6c 	bl	8005f24 <HAL_ADCEx_MultiModeConfigChannel>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d001      	beq.n	8003a56 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8003a52:	f000 fd59 	bl	8004508 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8003a56:	4b0e      	ldr	r3, [pc, #56]	@ (8003a90 <MX_ADC1_Init+0xec>)
 8003a58:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003a5a:	2306      	movs	r3, #6
 8003a5c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003a62:	237f      	movs	r3, #127	@ 0x7f
 8003a64:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003a66:	2304      	movs	r3, #4
 8003a68:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003a6e:	1d3b      	adds	r3, r7, #4
 8003a70:	4619      	mov	r1, r3
 8003a72:	4806      	ldr	r0, [pc, #24]	@ (8003a8c <MX_ADC1_Init+0xe8>)
 8003a74:	f001 fdf0 	bl	8005658 <HAL_ADC_ConfigChannel>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d001      	beq.n	8003a82 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8003a7e:	f000 fd43 	bl	8004508 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003a82:	bf00      	nop
 8003a84:	3730      	adds	r7, #48	@ 0x30
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	20000cec 	.word	0x20000cec
 8003a90:	08600004 	.word	0x08600004

08003a94 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8003a98:	4b1f      	ldr	r3, [pc, #124]	@ (8003b18 <MX_FDCAN1_Init+0x84>)
 8003a9a:	4a20      	ldr	r2, [pc, #128]	@ (8003b1c <MX_FDCAN1_Init+0x88>)
 8003a9c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8003a9e:	4b1e      	ldr	r3, [pc, #120]	@ (8003b18 <MX_FDCAN1_Init+0x84>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8003aa4:	4b1c      	ldr	r3, [pc, #112]	@ (8003b18 <MX_FDCAN1_Init+0x84>)
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8003aaa:	4b1b      	ldr	r3, [pc, #108]	@ (8003b18 <MX_FDCAN1_Init+0x84>)
 8003aac:	2200      	movs	r2, #0
 8003aae:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8003ab0:	4b19      	ldr	r3, [pc, #100]	@ (8003b18 <MX_FDCAN1_Init+0x84>)
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8003ab6:	4b18      	ldr	r3, [pc, #96]	@ (8003b18 <MX_FDCAN1_Init+0x84>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8003abc:	4b16      	ldr	r3, [pc, #88]	@ (8003b18 <MX_FDCAN1_Init+0x84>)
 8003abe:	2200      	movs	r2, #0
 8003ac0:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 20;
 8003ac2:	4b15      	ldr	r3, [pc, #84]	@ (8003b18 <MX_FDCAN1_Init+0x84>)
 8003ac4:	2214      	movs	r2, #20
 8003ac6:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 3;
 8003ac8:	4b13      	ldr	r3, [pc, #76]	@ (8003b18 <MX_FDCAN1_Init+0x84>)
 8003aca:	2203      	movs	r2, #3
 8003acc:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 8003ace:	4b12      	ldr	r3, [pc, #72]	@ (8003b18 <MX_FDCAN1_Init+0x84>)
 8003ad0:	220d      	movs	r2, #13
 8003ad2:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 3;
 8003ad4:	4b10      	ldr	r3, [pc, #64]	@ (8003b18 <MX_FDCAN1_Init+0x84>)
 8003ad6:	2203      	movs	r2, #3
 8003ad8:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 20;
 8003ada:	4b0f      	ldr	r3, [pc, #60]	@ (8003b18 <MX_FDCAN1_Init+0x84>)
 8003adc:	2214      	movs	r2, #20
 8003ade:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 3;
 8003ae0:	4b0d      	ldr	r3, [pc, #52]	@ (8003b18 <MX_FDCAN1_Init+0x84>)
 8003ae2:	2203      	movs	r2, #3
 8003ae4:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 8003ae6:	4b0c      	ldr	r3, [pc, #48]	@ (8003b18 <MX_FDCAN1_Init+0x84>)
 8003ae8:	220d      	movs	r2, #13
 8003aea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 3;
 8003aec:	4b0a      	ldr	r3, [pc, #40]	@ (8003b18 <MX_FDCAN1_Init+0x84>)
 8003aee:	2203      	movs	r2, #3
 8003af0:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 8003af2:	4b09      	ldr	r3, [pc, #36]	@ (8003b18 <MX_FDCAN1_Init+0x84>)
 8003af4:	2201      	movs	r2, #1
 8003af6:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8003af8:	4b07      	ldr	r3, [pc, #28]	@ (8003b18 <MX_FDCAN1_Init+0x84>)
 8003afa:	2200      	movs	r2, #0
 8003afc:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8003afe:	4b06      	ldr	r3, [pc, #24]	@ (8003b18 <MX_FDCAN1_Init+0x84>)
 8003b00:	2200      	movs	r2, #0
 8003b02:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8003b04:	4804      	ldr	r0, [pc, #16]	@ (8003b18 <MX_FDCAN1_Init+0x84>)
 8003b06:	f002 fc25 	bl	8006354 <HAL_FDCAN_Init>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d001      	beq.n	8003b14 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8003b10:	f000 fcfa 	bl	8004508 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8003b14:	bf00      	nop
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	20000d58 	.word	0x20000d58
 8003b1c:	40006400 	.word	0x40006400

08003b20 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003b24:	4b1b      	ldr	r3, [pc, #108]	@ (8003b94 <MX_I2C1_Init+0x74>)
 8003b26:	4a1c      	ldr	r2, [pc, #112]	@ (8003b98 <MX_I2C1_Init+0x78>)
 8003b28:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8003b2a:	4b1a      	ldr	r3, [pc, #104]	@ (8003b94 <MX_I2C1_Init+0x74>)
 8003b2c:	4a1b      	ldr	r2, [pc, #108]	@ (8003b9c <MX_I2C1_Init+0x7c>)
 8003b2e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003b30:	4b18      	ldr	r3, [pc, #96]	@ (8003b94 <MX_I2C1_Init+0x74>)
 8003b32:	2200      	movs	r2, #0
 8003b34:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003b36:	4b17      	ldr	r3, [pc, #92]	@ (8003b94 <MX_I2C1_Init+0x74>)
 8003b38:	2201      	movs	r2, #1
 8003b3a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003b3c:	4b15      	ldr	r3, [pc, #84]	@ (8003b94 <MX_I2C1_Init+0x74>)
 8003b3e:	2200      	movs	r2, #0
 8003b40:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003b42:	4b14      	ldr	r3, [pc, #80]	@ (8003b94 <MX_I2C1_Init+0x74>)
 8003b44:	2200      	movs	r2, #0
 8003b46:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003b48:	4b12      	ldr	r3, [pc, #72]	@ (8003b94 <MX_I2C1_Init+0x74>)
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003b4e:	4b11      	ldr	r3, [pc, #68]	@ (8003b94 <MX_I2C1_Init+0x74>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003b54:	4b0f      	ldr	r3, [pc, #60]	@ (8003b94 <MX_I2C1_Init+0x74>)
 8003b56:	2200      	movs	r2, #0
 8003b58:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003b5a:	480e      	ldr	r0, [pc, #56]	@ (8003b94 <MX_I2C1_Init+0x74>)
 8003b5c:	f003 fc3e 	bl	80073dc <HAL_I2C_Init>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d001      	beq.n	8003b6a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003b66:	f000 fccf 	bl	8004508 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003b6a:	2100      	movs	r1, #0
 8003b6c:	4809      	ldr	r0, [pc, #36]	@ (8003b94 <MX_I2C1_Init+0x74>)
 8003b6e:	f003 fcd0 	bl	8007512 <HAL_I2CEx_ConfigAnalogFilter>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d001      	beq.n	8003b7c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003b78:	f000 fcc6 	bl	8004508 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003b7c:	2100      	movs	r1, #0
 8003b7e:	4805      	ldr	r0, [pc, #20]	@ (8003b94 <MX_I2C1_Init+0x74>)
 8003b80:	f003 fd12 	bl	80075a8 <HAL_I2CEx_ConfigDigitalFilter>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d001      	beq.n	8003b8e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003b8a:	f000 fcbd 	bl	8004508 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003b8e:	bf00      	nop
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	20000dbc 	.word	0x20000dbc
 8003b98:	40005400 	.word	0x40005400
 8003b9c:	40b285c2 	.word	0x40b285c2

08003ba0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8003ba4:	4b21      	ldr	r3, [pc, #132]	@ (8003c2c <MX_LPUART1_UART_Init+0x8c>)
 8003ba6:	4a22      	ldr	r2, [pc, #136]	@ (8003c30 <MX_LPUART1_UART_Init+0x90>)
 8003ba8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8003baa:	4b20      	ldr	r3, [pc, #128]	@ (8003c2c <MX_LPUART1_UART_Init+0x8c>)
 8003bac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003bb0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003bb2:	4b1e      	ldr	r3, [pc, #120]	@ (8003c2c <MX_LPUART1_UART_Init+0x8c>)
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8003bb8:	4b1c      	ldr	r3, [pc, #112]	@ (8003c2c <MX_LPUART1_UART_Init+0x8c>)
 8003bba:	2200      	movs	r2, #0
 8003bbc:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8003bbe:	4b1b      	ldr	r3, [pc, #108]	@ (8003c2c <MX_LPUART1_UART_Init+0x8c>)
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8003bc4:	4b19      	ldr	r3, [pc, #100]	@ (8003c2c <MX_LPUART1_UART_Init+0x8c>)
 8003bc6:	220c      	movs	r2, #12
 8003bc8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003bca:	4b18      	ldr	r3, [pc, #96]	@ (8003c2c <MX_LPUART1_UART_Init+0x8c>)
 8003bcc:	2200      	movs	r2, #0
 8003bce:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003bd0:	4b16      	ldr	r3, [pc, #88]	@ (8003c2c <MX_LPUART1_UART_Init+0x8c>)
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003bd6:	4b15      	ldr	r3, [pc, #84]	@ (8003c2c <MX_LPUART1_UART_Init+0x8c>)
 8003bd8:	2200      	movs	r2, #0
 8003bda:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003bdc:	4b13      	ldr	r3, [pc, #76]	@ (8003c2c <MX_LPUART1_UART_Init+0x8c>)
 8003bde:	2200      	movs	r2, #0
 8003be0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8003be2:	4812      	ldr	r0, [pc, #72]	@ (8003c2c <MX_LPUART1_UART_Init+0x8c>)
 8003be4:	f006 fa7a 	bl	800a0dc <HAL_UART_Init>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d001      	beq.n	8003bf2 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8003bee:	f000 fc8b 	bl	8004508 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003bf2:	2100      	movs	r1, #0
 8003bf4:	480d      	ldr	r0, [pc, #52]	@ (8003c2c <MX_LPUART1_UART_Init+0x8c>)
 8003bf6:	f007 f815 	bl	800ac24 <HAL_UARTEx_SetTxFifoThreshold>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d001      	beq.n	8003c04 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8003c00:	f000 fc82 	bl	8004508 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003c04:	2100      	movs	r1, #0
 8003c06:	4809      	ldr	r0, [pc, #36]	@ (8003c2c <MX_LPUART1_UART_Init+0x8c>)
 8003c08:	f007 f84a 	bl	800aca0 <HAL_UARTEx_SetRxFifoThreshold>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d001      	beq.n	8003c16 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8003c12:	f000 fc79 	bl	8004508 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8003c16:	4805      	ldr	r0, [pc, #20]	@ (8003c2c <MX_LPUART1_UART_Init+0x8c>)
 8003c18:	f006 ffcb 	bl	800abb2 <HAL_UARTEx_DisableFifoMode>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d001      	beq.n	8003c26 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8003c22:	f000 fc71 	bl	8004508 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8003c26:	bf00      	nop
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	20000e10 	.word	0x20000e10
 8003c30:	40008000 	.word	0x40008000

08003c34 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003c38:	4b12      	ldr	r3, [pc, #72]	@ (8003c84 <MX_RTC_Init+0x50>)
 8003c3a:	4a13      	ldr	r2, [pc, #76]	@ (8003c88 <MX_RTC_Init+0x54>)
 8003c3c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003c3e:	4b11      	ldr	r3, [pc, #68]	@ (8003c84 <MX_RTC_Init+0x50>)
 8003c40:	2200      	movs	r2, #0
 8003c42:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003c44:	4b0f      	ldr	r3, [pc, #60]	@ (8003c84 <MX_RTC_Init+0x50>)
 8003c46:	227f      	movs	r2, #127	@ 0x7f
 8003c48:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003c4a:	4b0e      	ldr	r3, [pc, #56]	@ (8003c84 <MX_RTC_Init+0x50>)
 8003c4c:	22ff      	movs	r2, #255	@ 0xff
 8003c4e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003c50:	4b0c      	ldr	r3, [pc, #48]	@ (8003c84 <MX_RTC_Init+0x50>)
 8003c52:	2200      	movs	r2, #0
 8003c54:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003c56:	4b0b      	ldr	r3, [pc, #44]	@ (8003c84 <MX_RTC_Init+0x50>)
 8003c58:	2200      	movs	r2, #0
 8003c5a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003c5c:	4b09      	ldr	r3, [pc, #36]	@ (8003c84 <MX_RTC_Init+0x50>)
 8003c5e:	2200      	movs	r2, #0
 8003c60:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003c62:	4b08      	ldr	r3, [pc, #32]	@ (8003c84 <MX_RTC_Init+0x50>)
 8003c64:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003c68:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8003c6a:	4b06      	ldr	r3, [pc, #24]	@ (8003c84 <MX_RTC_Init+0x50>)
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003c70:	4804      	ldr	r0, [pc, #16]	@ (8003c84 <MX_RTC_Init+0x50>)
 8003c72:	f004 fd15 	bl	80086a0 <HAL_RTC_Init>
 8003c76:	4603      	mov	r3, r0
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d001      	beq.n	8003c80 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 8003c7c:	f000 fc44 	bl	8004508 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003c80:	bf00      	nop
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	20000ea4 	.word	0x20000ea4
 8003c88:	40002800 	.word	0x40002800

08003c8c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003c90:	4b1b      	ldr	r3, [pc, #108]	@ (8003d00 <MX_SPI2_Init+0x74>)
 8003c92:	4a1c      	ldr	r2, [pc, #112]	@ (8003d04 <MX_SPI2_Init+0x78>)
 8003c94:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003c96:	4b1a      	ldr	r3, [pc, #104]	@ (8003d00 <MX_SPI2_Init+0x74>)
 8003c98:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003c9c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003c9e:	4b18      	ldr	r3, [pc, #96]	@ (8003d00 <MX_SPI2_Init+0x74>)
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003ca4:	4b16      	ldr	r3, [pc, #88]	@ (8003d00 <MX_SPI2_Init+0x74>)
 8003ca6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003caa:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003cac:	4b14      	ldr	r3, [pc, #80]	@ (8003d00 <MX_SPI2_Init+0x74>)
 8003cae:	2200      	movs	r2, #0
 8003cb0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003cb2:	4b13      	ldr	r3, [pc, #76]	@ (8003d00 <MX_SPI2_Init+0x74>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8003cb8:	4b11      	ldr	r3, [pc, #68]	@ (8003d00 <MX_SPI2_Init+0x74>)
 8003cba:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8003cbe:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8003cc0:	4b0f      	ldr	r3, [pc, #60]	@ (8003d00 <MX_SPI2_Init+0x74>)
 8003cc2:	2230      	movs	r2, #48	@ 0x30
 8003cc4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8003cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8003d00 <MX_SPI2_Init+0x74>)
 8003cc8:	2280      	movs	r2, #128	@ 0x80
 8003cca:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8003d00 <MX_SPI2_Init+0x74>)
 8003cce:	2200      	movs	r2, #0
 8003cd0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8003d00 <MX_SPI2_Init+0x74>)
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003cd8:	4b09      	ldr	r3, [pc, #36]	@ (8003d00 <MX_SPI2_Init+0x74>)
 8003cda:	2207      	movs	r2, #7
 8003cdc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003cde:	4b08      	ldr	r3, [pc, #32]	@ (8003d00 <MX_SPI2_Init+0x74>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003ce4:	4b06      	ldr	r3, [pc, #24]	@ (8003d00 <MX_SPI2_Init+0x74>)
 8003ce6:	2208      	movs	r2, #8
 8003ce8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003cea:	4805      	ldr	r0, [pc, #20]	@ (8003d00 <MX_SPI2_Init+0x74>)
 8003cec:	f004 fdf5 	bl	80088da <HAL_SPI_Init>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d001      	beq.n	8003cfa <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8003cf6:	f000 fc07 	bl	8004508 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003cfa:	bf00      	nop
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	20000ecc 	.word	0x20000ecc
 8003d04:	40003800 	.word	0x40003800

08003d08 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8003d0c:	4b1b      	ldr	r3, [pc, #108]	@ (8003d7c <MX_SPI3_Init+0x74>)
 8003d0e:	4a1c      	ldr	r2, [pc, #112]	@ (8003d80 <MX_SPI3_Init+0x78>)
 8003d10:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003d12:	4b1a      	ldr	r3, [pc, #104]	@ (8003d7c <MX_SPI3_Init+0x74>)
 8003d14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003d18:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003d1a:	4b18      	ldr	r3, [pc, #96]	@ (8003d7c <MX_SPI3_Init+0x74>)
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003d20:	4b16      	ldr	r3, [pc, #88]	@ (8003d7c <MX_SPI3_Init+0x74>)
 8003d22:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003d26:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d28:	4b14      	ldr	r3, [pc, #80]	@ (8003d7c <MX_SPI3_Init+0x74>)
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003d2e:	4b13      	ldr	r3, [pc, #76]	@ (8003d7c <MX_SPI3_Init+0x74>)
 8003d30:	2200      	movs	r2, #0
 8003d32:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003d34:	4b11      	ldr	r3, [pc, #68]	@ (8003d7c <MX_SPI3_Init+0x74>)
 8003d36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d3a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8003d3c:	4b0f      	ldr	r3, [pc, #60]	@ (8003d7c <MX_SPI3_Init+0x74>)
 8003d3e:	2230      	movs	r2, #48	@ 0x30
 8003d40:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003d42:	4b0e      	ldr	r3, [pc, #56]	@ (8003d7c <MX_SPI3_Init+0x74>)
 8003d44:	2200      	movs	r2, #0
 8003d46:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003d48:	4b0c      	ldr	r3, [pc, #48]	@ (8003d7c <MX_SPI3_Init+0x74>)
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d4e:	4b0b      	ldr	r3, [pc, #44]	@ (8003d7c <MX_SPI3_Init+0x74>)
 8003d50:	2200      	movs	r2, #0
 8003d52:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8003d54:	4b09      	ldr	r3, [pc, #36]	@ (8003d7c <MX_SPI3_Init+0x74>)
 8003d56:	2207      	movs	r2, #7
 8003d58:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003d5a:	4b08      	ldr	r3, [pc, #32]	@ (8003d7c <MX_SPI3_Init+0x74>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003d60:	4b06      	ldr	r3, [pc, #24]	@ (8003d7c <MX_SPI3_Init+0x74>)
 8003d62:	2208      	movs	r2, #8
 8003d64:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003d66:	4805      	ldr	r0, [pc, #20]	@ (8003d7c <MX_SPI3_Init+0x74>)
 8003d68:	f004 fdb7 	bl	80088da <HAL_SPI_Init>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d001      	beq.n	8003d76 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8003d72:	f000 fbc9 	bl	8004508 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003d76:	bf00      	nop
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	20000f30 	.word	0x20000f30
 8003d80:	40003c00 	.word	0x40003c00

08003d84 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b098      	sub	sp, #96	@ 0x60
 8003d88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d8a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003d8e:	2200      	movs	r2, #0
 8003d90:	601a      	str	r2, [r3, #0]
 8003d92:	605a      	str	r2, [r3, #4]
 8003d94:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003d96:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	601a      	str	r2, [r3, #0]
 8003d9e:	605a      	str	r2, [r3, #4]
 8003da0:	609a      	str	r2, [r3, #8]
 8003da2:	60da      	str	r2, [r3, #12]
 8003da4:	611a      	str	r2, [r3, #16]
 8003da6:	615a      	str	r2, [r3, #20]
 8003da8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003daa:	1d3b      	adds	r3, r7, #4
 8003dac:	2234      	movs	r2, #52	@ 0x34
 8003dae:	2100      	movs	r1, #0
 8003db0:	4618      	mov	r0, r3
 8003db2:	f008 ff29 	bl	800cc08 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003db6:	4b3b      	ldr	r3, [pc, #236]	@ (8003ea4 <MX_TIM1_Init+0x120>)
 8003db8:	4a3b      	ldr	r2, [pc, #236]	@ (8003ea8 <MX_TIM1_Init+0x124>)
 8003dba:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003dbc:	4b39      	ldr	r3, [pc, #228]	@ (8003ea4 <MX_TIM1_Init+0x120>)
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003dc2:	4b38      	ldr	r3, [pc, #224]	@ (8003ea4 <MX_TIM1_Init+0x120>)
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7000;
 8003dc8:	4b36      	ldr	r3, [pc, #216]	@ (8003ea4 <MX_TIM1_Init+0x120>)
 8003dca:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8003dce:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003dd0:	4b34      	ldr	r3, [pc, #208]	@ (8003ea4 <MX_TIM1_Init+0x120>)
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003dd6:	4b33      	ldr	r3, [pc, #204]	@ (8003ea4 <MX_TIM1_Init+0x120>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ddc:	4b31      	ldr	r3, [pc, #196]	@ (8003ea4 <MX_TIM1_Init+0x120>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003de2:	4830      	ldr	r0, [pc, #192]	@ (8003ea4 <MX_TIM1_Init+0x120>)
 8003de4:	f005 f955 	bl	8009092 <HAL_TIM_PWM_Init>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d001      	beq.n	8003df2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8003dee:	f000 fb8b 	bl	8004508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003df2:	2300      	movs	r3, #0
 8003df4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003df6:	2300      	movs	r3, #0
 8003df8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003dfe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003e02:	4619      	mov	r1, r3
 8003e04:	4827      	ldr	r0, [pc, #156]	@ (8003ea4 <MX_TIM1_Init+0x120>)
 8003e06:	f006 f83f 	bl	8009e88 <HAL_TIMEx_MasterConfigSynchronization>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d001      	beq.n	8003e14 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8003e10:	f000 fb7a 	bl	8004508 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003e14:	2360      	movs	r3, #96	@ 0x60
 8003e16:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003e20:	2300      	movs	r3, #0
 8003e22:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003e24:	2300      	movs	r3, #0
 8003e26:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003e30:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003e34:	2200      	movs	r2, #0
 8003e36:	4619      	mov	r1, r3
 8003e38:	481a      	ldr	r0, [pc, #104]	@ (8003ea4 <MX_TIM1_Init+0x120>)
 8003e3a:	f005 f981 	bl	8009140 <HAL_TIM_PWM_ConfigChannel>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d001      	beq.n	8003e48 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003e44:	f000 fb60 	bl	8004508 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003e50:	2300      	movs	r3, #0
 8003e52:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003e54:	2300      	movs	r3, #0
 8003e56:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003e5c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003e60:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003e62:	2300      	movs	r3, #0
 8003e64:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8003e66:	2300      	movs	r3, #0
 8003e68:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003e6e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e72:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003e74:	2300      	movs	r3, #0
 8003e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003e80:	1d3b      	adds	r3, r7, #4
 8003e82:	4619      	mov	r1, r3
 8003e84:	4807      	ldr	r0, [pc, #28]	@ (8003ea4 <MX_TIM1_Init+0x120>)
 8003e86:	f006 f895 	bl	8009fb4 <HAL_TIMEx_ConfigBreakDeadTime>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d001      	beq.n	8003e94 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8003e90:	f000 fb3a 	bl	8004508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003e94:	4803      	ldr	r0, [pc, #12]	@ (8003ea4 <MX_TIM1_Init+0x120>)
 8003e96:	f000 fe21 	bl	8004adc <HAL_TIM_MspPostInit>

}
 8003e9a:	bf00      	nop
 8003e9c:	3760      	adds	r7, #96	@ 0x60
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	20000f94 	.word	0x20000f94
 8003ea8:	40012c00 	.word	0x40012c00

08003eac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b088      	sub	sp, #32
 8003eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003eb2:	f107 0310 	add.w	r3, r7, #16
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	601a      	str	r2, [r3, #0]
 8003eba:	605a      	str	r2, [r3, #4]
 8003ebc:	609a      	str	r2, [r3, #8]
 8003ebe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ec0:	1d3b      	adds	r3, r7, #4
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	601a      	str	r2, [r3, #0]
 8003ec6:	605a      	str	r2, [r3, #4]
 8003ec8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003eca:	4b1e      	ldr	r3, [pc, #120]	@ (8003f44 <MX_TIM2_Init+0x98>)
 8003ecc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003ed0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8003ed2:	4b1c      	ldr	r3, [pc, #112]	@ (8003f44 <MX_TIM2_Init+0x98>)
 8003ed4:	22a9      	movs	r2, #169	@ 0xa9
 8003ed6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ed8:	4b1a      	ldr	r3, [pc, #104]	@ (8003f44 <MX_TIM2_Init+0x98>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8003ede:	4b19      	ldr	r3, [pc, #100]	@ (8003f44 <MX_TIM2_Init+0x98>)
 8003ee0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003ee4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ee6:	4b17      	ldr	r3, [pc, #92]	@ (8003f44 <MX_TIM2_Init+0x98>)
 8003ee8:	2200      	movs	r2, #0
 8003eea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003eec:	4b15      	ldr	r3, [pc, #84]	@ (8003f44 <MX_TIM2_Init+0x98>)
 8003eee:	2200      	movs	r2, #0
 8003ef0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003ef2:	4814      	ldr	r0, [pc, #80]	@ (8003f44 <MX_TIM2_Init+0x98>)
 8003ef4:	f005 f876 	bl	8008fe4 <HAL_TIM_Base_Init>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d001      	beq.n	8003f02 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8003efe:	f000 fb03 	bl	8004508 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003f06:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003f08:	f107 0310 	add.w	r3, r7, #16
 8003f0c:	4619      	mov	r1, r3
 8003f0e:	480d      	ldr	r0, [pc, #52]	@ (8003f44 <MX_TIM2_Init+0x98>)
 8003f10:	f005 fa2a 	bl	8009368 <HAL_TIM_ConfigClockSource>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d001      	beq.n	8003f1e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8003f1a:	f000 faf5 	bl	8004508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f22:	2300      	movs	r3, #0
 8003f24:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003f26:	1d3b      	adds	r3, r7, #4
 8003f28:	4619      	mov	r1, r3
 8003f2a:	4806      	ldr	r0, [pc, #24]	@ (8003f44 <MX_TIM2_Init+0x98>)
 8003f2c:	f005 ffac 	bl	8009e88 <HAL_TIMEx_MasterConfigSynchronization>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d001      	beq.n	8003f3a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003f36:	f000 fae7 	bl	8004508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003f3a:	bf00      	nop
 8003f3c:	3720      	adds	r7, #32
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	20000fe0 	.word	0x20000fe0

08003f48 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b08a      	sub	sp, #40	@ 0x28
 8003f4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f4e:	f107 031c 	add.w	r3, r7, #28
 8003f52:	2200      	movs	r2, #0
 8003f54:	601a      	str	r2, [r3, #0]
 8003f56:	605a      	str	r2, [r3, #4]
 8003f58:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003f5a:	463b      	mov	r3, r7
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	601a      	str	r2, [r3, #0]
 8003f60:	605a      	str	r2, [r3, #4]
 8003f62:	609a      	str	r2, [r3, #8]
 8003f64:	60da      	str	r2, [r3, #12]
 8003f66:	611a      	str	r2, [r3, #16]
 8003f68:	615a      	str	r2, [r3, #20]
 8003f6a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003f6c:	4b21      	ldr	r3, [pc, #132]	@ (8003ff4 <MX_TIM3_Init+0xac>)
 8003f6e:	4a22      	ldr	r2, [pc, #136]	@ (8003ff8 <MX_TIM3_Init+0xb0>)
 8003f70:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003f72:	4b20      	ldr	r3, [pc, #128]	@ (8003ff4 <MX_TIM3_Init+0xac>)
 8003f74:	2200      	movs	r2, #0
 8003f76:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f78:	4b1e      	ldr	r3, [pc, #120]	@ (8003ff4 <MX_TIM3_Init+0xac>)
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 6554;
 8003f7e:	4b1d      	ldr	r3, [pc, #116]	@ (8003ff4 <MX_TIM3_Init+0xac>)
 8003f80:	f641 129a 	movw	r2, #6554	@ 0x199a
 8003f84:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f86:	4b1b      	ldr	r3, [pc, #108]	@ (8003ff4 <MX_TIM3_Init+0xac>)
 8003f88:	2200      	movs	r2, #0
 8003f8a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f8c:	4b19      	ldr	r3, [pc, #100]	@ (8003ff4 <MX_TIM3_Init+0xac>)
 8003f8e:	2200      	movs	r2, #0
 8003f90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003f92:	4818      	ldr	r0, [pc, #96]	@ (8003ff4 <MX_TIM3_Init+0xac>)
 8003f94:	f005 f87d 	bl	8009092 <HAL_TIM_PWM_Init>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d001      	beq.n	8003fa2 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8003f9e:	f000 fab3 	bl	8004508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003faa:	f107 031c 	add.w	r3, r7, #28
 8003fae:	4619      	mov	r1, r3
 8003fb0:	4810      	ldr	r0, [pc, #64]	@ (8003ff4 <MX_TIM3_Init+0xac>)
 8003fb2:	f005 ff69 	bl	8009e88 <HAL_TIMEx_MasterConfigSynchronization>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d001      	beq.n	8003fc0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8003fbc:	f000 faa4 	bl	8004508 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003fc0:	2360      	movs	r3, #96	@ 0x60
 8003fc2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003fd0:	463b      	mov	r3, r7
 8003fd2:	220c      	movs	r2, #12
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	4807      	ldr	r0, [pc, #28]	@ (8003ff4 <MX_TIM3_Init+0xac>)
 8003fd8:	f005 f8b2 	bl	8009140 <HAL_TIM_PWM_ConfigChannel>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d001      	beq.n	8003fe6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8003fe2:	f000 fa91 	bl	8004508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003fe6:	4803      	ldr	r0, [pc, #12]	@ (8003ff4 <MX_TIM3_Init+0xac>)
 8003fe8:	f000 fd78 	bl	8004adc <HAL_TIM_MspPostInit>

}
 8003fec:	bf00      	nop
 8003fee:	3728      	adds	r7, #40	@ 0x28
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	2000102c 	.word	0x2000102c
 8003ff8:	40000400 	.word	0x40000400

08003ffc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b088      	sub	sp, #32
 8004000:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004002:	f107 0310 	add.w	r3, r7, #16
 8004006:	2200      	movs	r2, #0
 8004008:	601a      	str	r2, [r3, #0]
 800400a:	605a      	str	r2, [r3, #4]
 800400c:	609a      	str	r2, [r3, #8]
 800400e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004010:	1d3b      	adds	r3, r7, #4
 8004012:	2200      	movs	r2, #0
 8004014:	601a      	str	r2, [r3, #0]
 8004016:	605a      	str	r2, [r3, #4]
 8004018:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800401a:	4b20      	ldr	r3, [pc, #128]	@ (800409c <MX_TIM8_Init+0xa0>)
 800401c:	4a20      	ldr	r2, [pc, #128]	@ (80040a0 <MX_TIM8_Init+0xa4>)
 800401e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8004020:	4b1e      	ldr	r3, [pc, #120]	@ (800409c <MX_TIM8_Init+0xa0>)
 8004022:	2200      	movs	r2, #0
 8004024:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004026:	4b1d      	ldr	r3, [pc, #116]	@ (800409c <MX_TIM8_Init+0xa0>)
 8004028:	2200      	movs	r2, #0
 800402a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800402c:	4b1b      	ldr	r3, [pc, #108]	@ (800409c <MX_TIM8_Init+0xa0>)
 800402e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004032:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004034:	4b19      	ldr	r3, [pc, #100]	@ (800409c <MX_TIM8_Init+0xa0>)
 8004036:	2200      	movs	r2, #0
 8004038:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800403a:	4b18      	ldr	r3, [pc, #96]	@ (800409c <MX_TIM8_Init+0xa0>)
 800403c:	2200      	movs	r2, #0
 800403e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004040:	4b16      	ldr	r3, [pc, #88]	@ (800409c <MX_TIM8_Init+0xa0>)
 8004042:	2200      	movs	r2, #0
 8004044:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8004046:	4815      	ldr	r0, [pc, #84]	@ (800409c <MX_TIM8_Init+0xa0>)
 8004048:	f004 ffcc 	bl	8008fe4 <HAL_TIM_Base_Init>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d001      	beq.n	8004056 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8004052:	f000 fa59 	bl	8004508 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004056:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800405a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800405c:	f107 0310 	add.w	r3, r7, #16
 8004060:	4619      	mov	r1, r3
 8004062:	480e      	ldr	r0, [pc, #56]	@ (800409c <MX_TIM8_Init+0xa0>)
 8004064:	f005 f980 	bl	8009368 <HAL_TIM_ConfigClockSource>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 800406e:	f000 fa4b 	bl	8004508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004072:	2300      	movs	r3, #0
 8004074:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004076:	2300      	movs	r3, #0
 8004078:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800407a:	2300      	movs	r3, #0
 800407c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800407e:	1d3b      	adds	r3, r7, #4
 8004080:	4619      	mov	r1, r3
 8004082:	4806      	ldr	r0, [pc, #24]	@ (800409c <MX_TIM8_Init+0xa0>)
 8004084:	f005 ff00 	bl	8009e88 <HAL_TIMEx_MasterConfigSynchronization>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d001      	beq.n	8004092 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800408e:	f000 fa3b 	bl	8004508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8004092:	bf00      	nop
 8004094:	3720      	adds	r7, #32
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	bf00      	nop
 800409c:	20001078 	.word	0x20001078
 80040a0:	40013400 	.word	0x40013400

080040a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b08a      	sub	sp, #40	@ 0x28
 80040a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040aa:	f107 0314 	add.w	r3, r7, #20
 80040ae:	2200      	movs	r2, #0
 80040b0:	601a      	str	r2, [r3, #0]
 80040b2:	605a      	str	r2, [r3, #4]
 80040b4:	609a      	str	r2, [r3, #8]
 80040b6:	60da      	str	r2, [r3, #12]
 80040b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80040ba:	4b4d      	ldr	r3, [pc, #308]	@ (80041f0 <MX_GPIO_Init+0x14c>)
 80040bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040be:	4a4c      	ldr	r2, [pc, #304]	@ (80041f0 <MX_GPIO_Init+0x14c>)
 80040c0:	f043 0304 	orr.w	r3, r3, #4
 80040c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040c6:	4b4a      	ldr	r3, [pc, #296]	@ (80041f0 <MX_GPIO_Init+0x14c>)
 80040c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040ca:	f003 0304 	and.w	r3, r3, #4
 80040ce:	613b      	str	r3, [r7, #16]
 80040d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80040d2:	4b47      	ldr	r3, [pc, #284]	@ (80041f0 <MX_GPIO_Init+0x14c>)
 80040d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040d6:	4a46      	ldr	r2, [pc, #280]	@ (80041f0 <MX_GPIO_Init+0x14c>)
 80040d8:	f043 0320 	orr.w	r3, r3, #32
 80040dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040de:	4b44      	ldr	r3, [pc, #272]	@ (80041f0 <MX_GPIO_Init+0x14c>)
 80040e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040e2:	f003 0320 	and.w	r3, r3, #32
 80040e6:	60fb      	str	r3, [r7, #12]
 80040e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80040ea:	4b41      	ldr	r3, [pc, #260]	@ (80041f0 <MX_GPIO_Init+0x14c>)
 80040ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040ee:	4a40      	ldr	r2, [pc, #256]	@ (80041f0 <MX_GPIO_Init+0x14c>)
 80040f0:	f043 0301 	orr.w	r3, r3, #1
 80040f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040f6:	4b3e      	ldr	r3, [pc, #248]	@ (80041f0 <MX_GPIO_Init+0x14c>)
 80040f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	60bb      	str	r3, [r7, #8]
 8004100:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004102:	4b3b      	ldr	r3, [pc, #236]	@ (80041f0 <MX_GPIO_Init+0x14c>)
 8004104:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004106:	4a3a      	ldr	r2, [pc, #232]	@ (80041f0 <MX_GPIO_Init+0x14c>)
 8004108:	f043 0302 	orr.w	r3, r3, #2
 800410c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800410e:	4b38      	ldr	r3, [pc, #224]	@ (80041f0 <MX_GPIO_Init+0x14c>)
 8004110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004112:	f003 0302 	and.w	r3, r3, #2
 8004116:	607b      	str	r3, [r7, #4]
 8004118:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Charge_Enable_Pin|Discharge_Enable_Pin|POS_AIR_GND_Pin, GPIO_PIN_RESET);
 800411a:	2200      	movs	r2, #0
 800411c:	211c      	movs	r1, #28
 800411e:	4835      	ldr	r0, [pc, #212]	@ (80041f4 <MX_GPIO_Init+0x150>)
 8004120:	f003 f944 	bl	80073ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Temp_Fault_Pin|Precharge_Enable_Pin|NEG_AIR_GND_Pin|CSB1_Pin, GPIO_PIN_RESET);
 8004124:	2200      	movs	r2, #0
 8004126:	f640 0146 	movw	r1, #2118	@ 0x846
 800412a:	4833      	ldr	r0, [pc, #204]	@ (80041f8 <MX_GPIO_Init+0x154>)
 800412c:	f003 f93e 	bl	80073ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSB_2_GPIO_Port, CSB_2_Pin, GPIO_PIN_SET);
 8004130:	2201      	movs	r2, #1
 8004132:	2180      	movs	r1, #128	@ 0x80
 8004134:	482f      	ldr	r0, [pc, #188]	@ (80041f4 <MX_GPIO_Init+0x150>)
 8004136:	f003 f939 	bl	80073ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W2_GPIO_Port, W2_Pin, GPIO_PIN_SET);
 800413a:	2201      	movs	r2, #1
 800413c:	2120      	movs	r1, #32
 800413e:	482e      	ldr	r0, [pc, #184]	@ (80041f8 <MX_GPIO_Init+0x154>)
 8004140:	f003 f934 	bl	80073ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SDC_IN_Pin */
  GPIO_InitStruct.Pin = SDC_IN_Pin;
 8004144:	2302      	movs	r3, #2
 8004146:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004148:	2300      	movs	r3, #0
 800414a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800414c:	2301      	movs	r3, #1
 800414e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SDC_IN_GPIO_Port, &GPIO_InitStruct);
 8004150:	f107 0314 	add.w	r3, r7, #20
 8004154:	4619      	mov	r1, r3
 8004156:	4827      	ldr	r0, [pc, #156]	@ (80041f4 <MX_GPIO_Init+0x150>)
 8004158:	f002 ff8e 	bl	8007078 <HAL_GPIO_Init>

  /*Configure GPIO pins : Charge_Enable_Pin Discharge_Enable_Pin POS_AIR_GND_Pin CSB_2_Pin */
  GPIO_InitStruct.Pin = Charge_Enable_Pin|Discharge_Enable_Pin|POS_AIR_GND_Pin|CSB_2_Pin;
 800415c:	239c      	movs	r3, #156	@ 0x9c
 800415e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004160:	2301      	movs	r3, #1
 8004162:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004164:	2300      	movs	r3, #0
 8004166:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004168:	2300      	movs	r3, #0
 800416a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800416c:	f107 0314 	add.w	r3, r7, #20
 8004170:	4619      	mov	r1, r3
 8004172:	4820      	ldr	r0, [pc, #128]	@ (80041f4 <MX_GPIO_Init+0x150>)
 8004174:	f002 ff80 	bl	8007078 <HAL_GPIO_Init>

  /*Configure GPIO pins : Charge_Power_Pin Ready_Power_Pin Always_On_Power_Pin */
  GPIO_InitStruct.Pin = Charge_Power_Pin|Ready_Power_Pin|Always_On_Power_Pin;
 8004178:	f44f 73b0 	mov.w	r3, #352	@ 0x160
 800417c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800417e:	2300      	movs	r3, #0
 8004180:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004182:	2300      	movs	r3, #0
 8004184:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004186:	f107 0314 	add.w	r3, r7, #20
 800418a:	4619      	mov	r1, r3
 800418c:	4819      	ldr	r0, [pc, #100]	@ (80041f4 <MX_GPIO_Init+0x150>)
 800418e:	f002 ff73 	bl	8007078 <HAL_GPIO_Init>

  /*Configure GPIO pins : Temp_Fault_Pin Precharge_Enable_Pin NEG_AIR_GND_Pin W2_Pin
                           CSB1_Pin */
  GPIO_InitStruct.Pin = Temp_Fault_Pin|Precharge_Enable_Pin|NEG_AIR_GND_Pin|W2_Pin
 8004192:	f640 0366 	movw	r3, #2150	@ 0x866
 8004196:	617b      	str	r3, [r7, #20]
                          |CSB1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004198:	2301      	movs	r3, #1
 800419a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800419c:	2300      	movs	r3, #0
 800419e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041a0:	2300      	movs	r3, #0
 80041a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041a4:	f107 0314 	add.w	r3, r7, #20
 80041a8:	4619      	mov	r1, r3
 80041aa:	4813      	ldr	r0, [pc, #76]	@ (80041f8 <MX_GPIO_Init+0x154>)
 80041ac:	f002 ff64 	bl	8007078 <HAL_GPIO_Init>

  /*Configure GPIO pins : W1_Pin I2_Pin M1_Pin */
  GPIO_InitStruct.Pin = W1_Pin|I2_Pin|M1_Pin;
 80041b0:	f44f 6383 	mov.w	r3, #1048	@ 0x418
 80041b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80041b6:	2300      	movs	r3, #0
 80041b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041ba:	2300      	movs	r3, #0
 80041bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041be:	f107 0314 	add.w	r3, r7, #20
 80041c2:	4619      	mov	r1, r3
 80041c4:	480c      	ldr	r0, [pc, #48]	@ (80041f8 <MX_GPIO_Init+0x154>)
 80041c6:	f002 ff57 	bl	8007078 <HAL_GPIO_Init>

  /*Configure GPIO pin : M2_Pin */
  GPIO_InitStruct.Pin = M2_Pin;
 80041ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80041ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80041d0:	2300      	movs	r3, #0
 80041d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041d4:	2300      	movs	r3, #0
 80041d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(M2_GPIO_Port, &GPIO_InitStruct);
 80041d8:	f107 0314 	add.w	r3, r7, #20
 80041dc:	4619      	mov	r1, r3
 80041de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80041e2:	f002 ff49 	bl	8007078 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80041e6:	bf00      	nop
 80041e8:	3728      	adds	r7, #40	@ 0x28
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	40021000 	.word	0x40021000
 80041f4:	48000800 	.word	0x48000800
 80041f8:	48000400 	.word	0x48000400
 80041fc:	00000000 	.word	0x00000000

08004200 <BMS_ExecutePrecharge>:

/* USER CODE BEGIN 4 */

//TODO: implement
bool BMS_ExecutePrecharge() {
 8004200:	b580      	push	{r7, lr}
 8004202:	ed2d 8b02 	vpush	{d8}
 8004206:	b086      	sub	sp, #24
 8004208:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, Precharge_Enable_Pin, GPIO_PIN_SET);
 800420a:	2201      	movs	r2, #1
 800420c:	2104      	movs	r1, #4
 800420e:	484c      	ldr	r0, [pc, #304]	@ (8004340 <BMS_ExecutePrecharge+0x140>)
 8004210:	f003 f8cc 	bl	80073ac <HAL_GPIO_WritePin>
	float initPackVoltage = getPackVoltage(TOTAL_IC, &IC[0]);
 8004214:	494b      	ldr	r1, [pc, #300]	@ (8004344 <BMS_ExecutePrecharge+0x144>)
 8004216:	2001      	movs	r0, #1
 8004218:	f7fe fda0 	bl	8002d5c <getPackVoltage>
 800421c:	ed87 0a04 	vstr	s0, [r7, #16]
	uint32_t start = HAL_GetTick();
 8004220:	f000 fe5a 	bl	8004ed8 <HAL_GetTick>
 8004224:	60f8      	str	r0, [r7, #12]
	float RC = 1.0f; // TODO: actual value
 8004226:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800422a:	60bb      	str	r3, [r7, #8]
	float expCurve = 0.0f;
 800422c:	f04f 0300 	mov.w	r3, #0
 8004230:	607b      	str	r3, [r7, #4]

	float prevInvVoltage = 0.0f;
 8004232:	f04f 0300 	mov.w	r3, #0
 8004236:	617b      	str	r3, [r7, #20]
	while (fabsf(BMS_State.inverter_voltage - getPackVoltage(TOTAL_IC, &IC[0])) >= 10. &&
 8004238:	e044      	b.n	80042c4 <BMS_ExecutePrecharge+0xc4>
			((HAL_GetTick() - start) > 1000) && fabsf(BMS_State.inverter_voltage - prevInvVoltage) <= 0.1) {

		float time = (float) ((HAL_GetTick() - start) * 0.001f);
 800423a:	f000 fe4d 	bl	8004ed8 <HAL_GetTick>
 800423e:	4602      	mov	r2, r0
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	1ad3      	subs	r3, r2, r3
 8004244:	ee07 3a90 	vmov	s15, r3
 8004248:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800424c:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8004348 <BMS_ExecutePrecharge+0x148>
 8004250:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004254:	edc7 7a00 	vstr	s15, [r7]
		expCurve = initPackVoltage * (1.0f - expf(-(time / RC)));
 8004258:	edd7 6a00 	vldr	s13, [r7]
 800425c:	ed97 7a02 	vldr	s14, [r7, #8]
 8004260:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004264:	eef1 7a67 	vneg.f32	s15, s15
 8004268:	eeb0 0a67 	vmov.f32	s0, s15
 800426c:	f00b f9a0 	bl	800f5b0 <expf>
 8004270:	eef0 7a40 	vmov.f32	s15, s0
 8004274:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004278:	ee77 7a67 	vsub.f32	s15, s14, s15
 800427c:	ed97 7a04 	vldr	s14, [r7, #16]
 8004280:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004284:	edc7 7a01 	vstr	s15, [r7, #4]

		// if curve doesn't match expected value by > 10%, fault BMS
		if ((fabsf(expCurve - BMS_State.inverter_voltage) / expCurve) > 0.10) {
 8004288:	4b30      	ldr	r3, [pc, #192]	@ (800434c <BMS_ExecutePrecharge+0x14c>)
 800428a:	edd3 7a02 	vldr	s15, [r3, #8]
 800428e:	ed97 7a01 	vldr	s14, [r7, #4]
 8004292:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004296:	eeb0 7ae7 	vabs.f32	s14, s15
 800429a:	edd7 7a01 	vldr	s15, [r7, #4]
 800429e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80042a2:	ee16 0a90 	vmov	r0, s13
 80042a6:	f7fc f957 	bl	8000558 <__aeabi_f2d>
 80042aa:	a323      	add	r3, pc, #140	@ (adr r3, 8004338 <BMS_ExecutePrecharge+0x138>)
 80042ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b0:	f7fc fc3a 	bl	8000b28 <__aeabi_dcmpgt>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d001      	beq.n	80042be <BMS_ExecutePrecharge+0xbe>
			return false;
 80042ba:	2300      	movs	r3, #0
 80042bc:	e034      	b.n	8004328 <BMS_ExecutePrecharge+0x128>
		}
		prevInvVoltage = BMS_State.inverter_voltage;
 80042be:	4b23      	ldr	r3, [pc, #140]	@ (800434c <BMS_ExecutePrecharge+0x14c>)
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	617b      	str	r3, [r7, #20]
	while (fabsf(BMS_State.inverter_voltage - getPackVoltage(TOTAL_IC, &IC[0])) >= 10. &&
 80042c4:	4b21      	ldr	r3, [pc, #132]	@ (800434c <BMS_ExecutePrecharge+0x14c>)
 80042c6:	ed93 8a02 	vldr	s16, [r3, #8]
 80042ca:	491e      	ldr	r1, [pc, #120]	@ (8004344 <BMS_ExecutePrecharge+0x144>)
 80042cc:	2001      	movs	r0, #1
 80042ce:	f7fe fd45 	bl	8002d5c <getPackVoltage>
 80042d2:	eef0 7a40 	vmov.f32	s15, s0
 80042d6:	ee78 7a67 	vsub.f32	s15, s16, s15
 80042da:	eef0 7ae7 	vabs.f32	s15, s15
			((HAL_GetTick() - start) > 1000) && fabsf(BMS_State.inverter_voltage - prevInvVoltage) <= 0.1) {
 80042de:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80042e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80042e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042ea:	db1c      	blt.n	8004326 <BMS_ExecutePrecharge+0x126>
 80042ec:	f000 fdf4 	bl	8004ed8 <HAL_GetTick>
 80042f0:	4602      	mov	r2, r0
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	1ad3      	subs	r3, r2, r3
	while (fabsf(BMS_State.inverter_voltage - getPackVoltage(TOTAL_IC, &IC[0])) >= 10. &&
 80042f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80042fa:	d914      	bls.n	8004326 <BMS_ExecutePrecharge+0x126>
			((HAL_GetTick() - start) > 1000) && fabsf(BMS_State.inverter_voltage - prevInvVoltage) <= 0.1) {
 80042fc:	4b13      	ldr	r3, [pc, #76]	@ (800434c <BMS_ExecutePrecharge+0x14c>)
 80042fe:	ed93 7a02 	vldr	s14, [r3, #8]
 8004302:	edd7 7a05 	vldr	s15, [r7, #20]
 8004306:	ee77 7a67 	vsub.f32	s15, s14, s15
 800430a:	eef0 7ae7 	vabs.f32	s15, s15
 800430e:	ee17 0a90 	vmov	r0, s15
 8004312:	f7fc f921 	bl	8000558 <__aeabi_f2d>
 8004316:	a308      	add	r3, pc, #32	@ (adr r3, 8004338 <BMS_ExecutePrecharge+0x138>)
 8004318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800431c:	f7fc fbf0 	bl	8000b00 <__aeabi_dcmple>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d189      	bne.n	800423a <BMS_ExecutePrecharge+0x3a>
	}
	return true;
 8004326:	2301      	movs	r3, #1
}
 8004328:	4618      	mov	r0, r3
 800432a:	3718      	adds	r7, #24
 800432c:	46bd      	mov	sp, r7
 800432e:	ecbd 8b02 	vpop	{d8}
 8004332:	bd80      	pop	{r7, pc}
 8004334:	f3af 8000 	nop.w
 8004338:	9999999a 	.word	0x9999999a
 800433c:	3fb99999 	.word	0x3fb99999
 8004340:	48000800 	.word	0x48000800
 8004344:	200001f0 	.word	0x200001f0
 8004348:	3a83126f 	.word	0x3a83126f
 800434c:	20001104 	.word	0x20001104

08004350 <BMS_PrechargeAbort>:

//TODO: implement
bool BMS_PrechargeAbort() {
 8004350:	b480      	push	{r7}
 8004352:	af00      	add	r7, sp, #0
	return true;
 8004354:	2301      	movs	r3, #1
}
 8004356:	4618      	mov	r0, r3
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr

08004360 <HAL_FDCAN_RxFifo0Callback>:
  * @param  hfdcan pointer to FDCAN handle
  * @param  RxFifo0ITs interrupt flags
  * @retval None
  */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b090      	sub	sp, #64	@ 0x40
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
    if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != 0)
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	f003 0301 	and.w	r3, r3, #1
 8004370:	2b00      	cmp	r3, #0
 8004372:	f000 809c 	beq.w	80044ae <HAL_FDCAN_RxFifo0Callback+0x14e>
    {
        FDCAN_RxHeaderTypeDef RxHeader;
        uint8_t RxData[8] = {0};
 8004376:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800437a:	2200      	movs	r2, #0
 800437c:	601a      	str	r2, [r3, #0]
 800437e:	605a      	str	r2, [r3, #4]

        // Read message from FIFO0
        if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK)
 8004380:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004384:	f107 0208 	add.w	r2, r7, #8
 8004388:	2140      	movs	r1, #64	@ 0x40
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f002 fa02 	bl	8006794 <HAL_FDCAN_GetRxMessage>
 8004390:	4603      	mov	r3, r0
 8004392:	2b00      	cmp	r3, #0
 8004394:	f040 8086 	bne.w	80044a4 <HAL_FDCAN_RxFifo0Callback+0x144>
        {
            // Update debug counters
            fdcan_rx_count++;
 8004398:	4b51      	ldr	r3, [pc, #324]	@ (80044e0 <HAL_FDCAN_RxFifo0Callback+0x180>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	3301      	adds	r3, #1
 800439e:	4a50      	ldr	r2, [pc, #320]	@ (80044e0 <HAL_FDCAN_RxFifo0Callback+0x180>)
 80043a0:	6013      	str	r3, [r2, #0]
            fdcan_last_rx_id = RxHeader.Identifier;
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	4a4f      	ldr	r2, [pc, #316]	@ (80044e4 <HAL_FDCAN_RxFifo0Callback+0x184>)
 80043a6:	6013      	str	r3, [r2, #0]
            memcpy((void*)fdcan_last_rx_data, RxData, 8);
 80043a8:	4b4f      	ldr	r3, [pc, #316]	@ (80044e8 <HAL_FDCAN_RxFifo0Callback+0x188>)
 80043aa:	461a      	mov	r2, r3
 80043ac:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80043b0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80043b4:	e882 0003 	stmia.w	r2, {r0, r1}

            // Process based on CAN ID
            switch (RxHeader.Identifier)
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	2ba7      	cmp	r3, #167	@ 0xa7
 80043bc:	d16c      	bne.n	8004498 <HAL_FDCAN_RxFifo0Callback+0x138>
            {
                case 0xA7:  // Inverter_Voltage_Info ID
                {

                	// INV_DC_Bus_Voltage: bits 0-15 (bytes 0-1)
                	int16_t dc_bus_raw = (int16_t)((RxData[1] << 8) | RxData[0]);
 80043be:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80043c2:	b21b      	sxth	r3, r3
 80043c4:	021b      	lsls	r3, r3, #8
 80043c6:	b21a      	sxth	r2, r3
 80043c8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80043cc:	b21b      	sxth	r3, r3
 80043ce:	4313      	orrs	r3, r2
 80043d0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
                	inverter_voltages.dc_bus_voltage = dc_bus_raw * 0.1f;
 80043d2:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 80043d6:	ee07 3a90 	vmov	s15, r3
 80043da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80043de:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80044ec <HAL_FDCAN_RxFifo0Callback+0x18c>
 80043e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80043e6:	4b42      	ldr	r3, [pc, #264]	@ (80044f0 <HAL_FDCAN_RxFifo0Callback+0x190>)
 80043e8:	edc3 7a00 	vstr	s15, [r3]

                	// INV_Output_Voltage: bits 16-31 (bytes 2-3)
                	int16_t output_raw = (int16_t)((RxData[3] << 8) | RxData[2]);
 80043ec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80043f0:	b21b      	sxth	r3, r3
 80043f2:	021b      	lsls	r3, r3, #8
 80043f4:	b21a      	sxth	r2, r3
 80043f6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80043fa:	b21b      	sxth	r3, r3
 80043fc:	4313      	orrs	r3, r2
 80043fe:	87bb      	strh	r3, [r7, #60]	@ 0x3c
                	inverter_voltages.output_voltage = output_raw * 0.1f;
 8004400:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 8004404:	ee07 3a90 	vmov	s15, r3
 8004408:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800440c:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80044ec <HAL_FDCAN_RxFifo0Callback+0x18c>
 8004410:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004414:	4b36      	ldr	r3, [pc, #216]	@ (80044f0 <HAL_FDCAN_RxFifo0Callback+0x190>)
 8004416:	edc3 7a01 	vstr	s15, [r3, #4]

                	// INV_VAB_Vd_Voltage: bits 32-47 (bytes 4-5)
                	int16_t vab_raw = (int16_t)((RxData[5] << 8) | RxData[4]);
 800441a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800441e:	b21b      	sxth	r3, r3
 8004420:	021b      	lsls	r3, r3, #8
 8004422:	b21a      	sxth	r2, r3
 8004424:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8004428:	b21b      	sxth	r3, r3
 800442a:	4313      	orrs	r3, r2
 800442c:	877b      	strh	r3, [r7, #58]	@ 0x3a
                	inverter_voltages.vab_vd_voltage = vab_raw * 0.1f;
 800442e:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	@ 0x3a
 8004432:	ee07 3a90 	vmov	s15, r3
 8004436:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800443a:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80044ec <HAL_FDCAN_RxFifo0Callback+0x18c>
 800443e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004442:	4b2b      	ldr	r3, [pc, #172]	@ (80044f0 <HAL_FDCAN_RxFifo0Callback+0x190>)
 8004444:	edc3 7a02 	vstr	s15, [r3, #8]

                	// INV_VBC_Vq_Voltage: bits 48-63 (bytes 6-7)
                	int16_t vbc_raw = (int16_t)((RxData[7] << 8) | RxData[6]);
 8004448:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800444c:	b21b      	sxth	r3, r3
 800444e:	021b      	lsls	r3, r3, #8
 8004450:	b21a      	sxth	r2, r3
 8004452:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004456:	b21b      	sxth	r3, r3
 8004458:	4313      	orrs	r3, r2
 800445a:	873b      	strh	r3, [r7, #56]	@ 0x38
                	inverter_voltages.vbc_vq_voltage = vbc_raw * 0.1f;
 800445c:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	@ 0x38
 8004460:	ee07 3a90 	vmov	s15, r3
 8004464:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004468:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80044ec <HAL_FDCAN_RxFifo0Callback+0x18c>
 800446c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004470:	4b1f      	ldr	r3, [pc, #124]	@ (80044f0 <HAL_FDCAN_RxFifo0Callback+0x190>)
 8004472:	edc3 7a03 	vstr	s15, [r3, #12]

                	// Mark as valid and update timestamp
                	inverter_voltages.data_valid = true;
 8004476:	4b1e      	ldr	r3, [pc, #120]	@ (80044f0 <HAL_FDCAN_RxFifo0Callback+0x190>)
 8004478:	2201      	movs	r2, #1
 800447a:	751a      	strb	r2, [r3, #20]
                	inverter_voltages.last_update_time = HAL_GetTick();
 800447c:	f000 fd2c 	bl	8004ed8 <HAL_GetTick>
 8004480:	4603      	mov	r3, r0
 8004482:	4a1b      	ldr	r2, [pc, #108]	@ (80044f0 <HAL_FDCAN_RxFifo0Callback+0x190>)
 8004484:	6113      	str	r3, [r2, #16]
                	BMS_State.inverter_voltage = dc_bus_raw;
 8004486:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 800448a:	ee07 3a90 	vmov	s15, r3
 800448e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004492:	4b18      	ldr	r3, [pc, #96]	@ (80044f4 <HAL_FDCAN_RxFifo0Callback+0x194>)
 8004494:	edc3 7a02 	vstr	s15, [r3, #8]
                }


                default:
                    printf("Unknown CAN ID: 0x%03lX\n", RxHeader.Identifier);
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	4619      	mov	r1, r3
 800449c:	4816      	ldr	r0, [pc, #88]	@ (80044f8 <HAL_FDCAN_RxFifo0Callback+0x198>)
 800449e:	f008 fb43 	bl	800cb28 <iprintf>
                    break;
 80044a2:	e004      	b.n	80044ae <HAL_FDCAN_RxFifo0Callback+0x14e>
            }
        }
        else
        {
            fdcan_rx_error_count++;
 80044a4:	4b15      	ldr	r3, [pc, #84]	@ (80044fc <HAL_FDCAN_RxFifo0Callback+0x19c>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	3301      	adds	r3, #1
 80044aa:	4a14      	ldr	r2, [pc, #80]	@ (80044fc <HAL_FDCAN_RxFifo0Callback+0x19c>)
 80044ac:	6013      	str	r3, [r2, #0]
        }
    }

    // Handle FIFO0 full condition
    if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_FULL) != 0)
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	f003 0302 	and.w	r3, r3, #2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d002      	beq.n	80044be <HAL_FDCAN_RxFifo0Callback+0x15e>
    {
        printf("WARNING: FIFO0 full!\n");
 80044b8:	4811      	ldr	r0, [pc, #68]	@ (8004500 <HAL_FDCAN_RxFifo0Callback+0x1a0>)
 80044ba:	f008 fb9d 	bl	800cbf8 <puts>
    }

    // Handle message lost (overflow)
    if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_MESSAGE_LOST) != 0)
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	f003 0304 	and.w	r3, r3, #4
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d007      	beq.n	80044d8 <HAL_FDCAN_RxFifo0Callback+0x178>
    {
        printf("ERROR: CAN messages lost!\n");
 80044c8:	480e      	ldr	r0, [pc, #56]	@ (8004504 <HAL_FDCAN_RxFifo0Callback+0x1a4>)
 80044ca:	f008 fb95 	bl	800cbf8 <puts>
        fdcan_rx_error_count++;
 80044ce:	4b0b      	ldr	r3, [pc, #44]	@ (80044fc <HAL_FDCAN_RxFifo0Callback+0x19c>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	3301      	adds	r3, #1
 80044d4:	4a09      	ldr	r2, [pc, #36]	@ (80044fc <HAL_FDCAN_RxFifo0Callback+0x19c>)
 80044d6:	6013      	str	r3, [r2, #0]
    }
}
 80044d8:	bf00      	nop
 80044da:	3740      	adds	r7, #64	@ 0x40
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	200010f0 	.word	0x200010f0
 80044e4:	200010f4 	.word	0x200010f4
 80044e8:	200010f8 	.word	0x200010f8
 80044ec:	3dcccccd 	.word	0x3dcccccd
 80044f0:	20001118 	.word	0x20001118
 80044f4:	20001104 	.word	0x20001104
 80044f8:	0800fb94 	.word	0x0800fb94
 80044fc:	20001100 	.word	0x20001100
 8004500:	0800fbb0 	.word	0x0800fbb0
 8004504:	0800fbc8 	.word	0x0800fbc8

08004508 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800450c:	b672      	cpsid	i
}
 800450e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();

  /* FSAE SAFETY: Force AIRs open if the code crashes */
  HAL_GPIO_WritePin(GPIOC, POS_AIR_GND_Pin, GPIO_PIN_RESET);
 8004510:	2200      	movs	r2, #0
 8004512:	2110      	movs	r1, #16
 8004514:	4805      	ldr	r0, [pc, #20]	@ (800452c <Error_Handler+0x24>)
 8004516:	f002 ff49 	bl	80073ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, NEG_AIR_GND_Pin, GPIO_PIN_RESET);
 800451a:	2200      	movs	r2, #0
 800451c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004520:	4803      	ldr	r0, [pc, #12]	@ (8004530 <Error_Handler+0x28>)
 8004522:	f002 ff43 	bl	80073ac <HAL_GPIO_WritePin>

  while (1)
 8004526:	bf00      	nop
 8004528:	e7fd      	b.n	8004526 <Error_Handler+0x1e>
 800452a:	bf00      	nop
 800452c:	48000800 	.word	0x48000800
 8004530:	48000400 	.word	0x48000400

08004534 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b082      	sub	sp, #8
 8004538:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800453a:	4b0f      	ldr	r3, [pc, #60]	@ (8004578 <HAL_MspInit+0x44>)
 800453c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800453e:	4a0e      	ldr	r2, [pc, #56]	@ (8004578 <HAL_MspInit+0x44>)
 8004540:	f043 0301 	orr.w	r3, r3, #1
 8004544:	6613      	str	r3, [r2, #96]	@ 0x60
 8004546:	4b0c      	ldr	r3, [pc, #48]	@ (8004578 <HAL_MspInit+0x44>)
 8004548:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	607b      	str	r3, [r7, #4]
 8004550:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004552:	4b09      	ldr	r3, [pc, #36]	@ (8004578 <HAL_MspInit+0x44>)
 8004554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004556:	4a08      	ldr	r2, [pc, #32]	@ (8004578 <HAL_MspInit+0x44>)
 8004558:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800455c:	6593      	str	r3, [r2, #88]	@ 0x58
 800455e:	4b06      	ldr	r3, [pc, #24]	@ (8004578 <HAL_MspInit+0x44>)
 8004560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004562:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004566:	603b      	str	r3, [r7, #0]
 8004568:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800456a:	f003 f90d 	bl	8007788 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800456e:	bf00      	nop
 8004570:	3708      	adds	r7, #8
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop
 8004578:	40021000 	.word	0x40021000

0800457c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b09e      	sub	sp, #120	@ 0x78
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004584:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004588:	2200      	movs	r2, #0
 800458a:	601a      	str	r2, [r3, #0]
 800458c:	605a      	str	r2, [r3, #4]
 800458e:	609a      	str	r2, [r3, #8]
 8004590:	60da      	str	r2, [r3, #12]
 8004592:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004594:	f107 0310 	add.w	r3, r7, #16
 8004598:	2254      	movs	r2, #84	@ 0x54
 800459a:	2100      	movs	r1, #0
 800459c:	4618      	mov	r0, r3
 800459e:	f008 fb33 	bl	800cc08 <memset>
  if(hadc->Instance==ADC1)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045aa:	d134      	bne.n	8004616 <HAL_ADC_MspInit+0x9a>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80045ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045b0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80045b2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80045b6:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80045b8:	f107 0310 	add.w	r3, r7, #16
 80045bc:	4618      	mov	r0, r3
 80045be:	f003 fe21 	bl	8008204 <HAL_RCCEx_PeriphCLKConfig>
 80045c2:	4603      	mov	r3, r0
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d001      	beq.n	80045cc <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80045c8:	f7ff ff9e 	bl	8004508 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80045cc:	4b14      	ldr	r3, [pc, #80]	@ (8004620 <HAL_ADC_MspInit+0xa4>)
 80045ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045d0:	4a13      	ldr	r2, [pc, #76]	@ (8004620 <HAL_ADC_MspInit+0xa4>)
 80045d2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80045d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045d8:	4b11      	ldr	r3, [pc, #68]	@ (8004620 <HAL_ADC_MspInit+0xa4>)
 80045da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80045e0:	60fb      	str	r3, [r7, #12]
 80045e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045e4:	4b0e      	ldr	r3, [pc, #56]	@ (8004620 <HAL_ADC_MspInit+0xa4>)
 80045e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045e8:	4a0d      	ldr	r2, [pc, #52]	@ (8004620 <HAL_ADC_MspInit+0xa4>)
 80045ea:	f043 0301 	orr.w	r3, r3, #1
 80045ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004620 <HAL_ADC_MspInit+0xa4>)
 80045f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045f4:	f003 0301 	and.w	r3, r3, #1
 80045f8:	60bb      	str	r3, [r7, #8]
 80045fa:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = Current_Sensor_Low_Pin;
 80045fc:	2302      	movs	r3, #2
 80045fe:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004600:	2303      	movs	r3, #3
 8004602:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004604:	2300      	movs	r3, #0
 8004606:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(Current_Sensor_Low_GPIO_Port, &GPIO_InitStruct);
 8004608:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800460c:	4619      	mov	r1, r3
 800460e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004612:	f002 fd31 	bl	8007078 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004616:	bf00      	nop
 8004618:	3778      	adds	r7, #120	@ 0x78
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	40021000 	.word	0x40021000

08004624 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b09e      	sub	sp, #120	@ 0x78
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800462c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004630:	2200      	movs	r2, #0
 8004632:	601a      	str	r2, [r3, #0]
 8004634:	605a      	str	r2, [r3, #4]
 8004636:	609a      	str	r2, [r3, #8]
 8004638:	60da      	str	r2, [r3, #12]
 800463a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800463c:	f107 0310 	add.w	r3, r7, #16
 8004640:	2254      	movs	r2, #84	@ 0x54
 8004642:	2100      	movs	r1, #0
 8004644:	4618      	mov	r0, r3
 8004646:	f008 fadf 	bl	800cc08 <memset>
  if(hfdcan->Instance==FDCAN1)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a24      	ldr	r2, [pc, #144]	@ (80046e0 <HAL_FDCAN_MspInit+0xbc>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d141      	bne.n	80046d8 <HAL_FDCAN_MspInit+0xb4>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8004654:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004658:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800465a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800465e:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004660:	f107 0310 	add.w	r3, r7, #16
 8004664:	4618      	mov	r0, r3
 8004666:	f003 fdcd 	bl	8008204 <HAL_RCCEx_PeriphCLKConfig>
 800466a:	4603      	mov	r3, r0
 800466c:	2b00      	cmp	r3, #0
 800466e:	d001      	beq.n	8004674 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8004670:	f7ff ff4a 	bl	8004508 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8004674:	4b1b      	ldr	r3, [pc, #108]	@ (80046e4 <HAL_FDCAN_MspInit+0xc0>)
 8004676:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004678:	4a1a      	ldr	r2, [pc, #104]	@ (80046e4 <HAL_FDCAN_MspInit+0xc0>)
 800467a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800467e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004680:	4b18      	ldr	r3, [pc, #96]	@ (80046e4 <HAL_FDCAN_MspInit+0xc0>)
 8004682:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004684:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004688:	60fb      	str	r3, [r7, #12]
 800468a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800468c:	4b15      	ldr	r3, [pc, #84]	@ (80046e4 <HAL_FDCAN_MspInit+0xc0>)
 800468e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004690:	4a14      	ldr	r2, [pc, #80]	@ (80046e4 <HAL_FDCAN_MspInit+0xc0>)
 8004692:	f043 0301 	orr.w	r3, r3, #1
 8004696:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004698:	4b12      	ldr	r3, [pc, #72]	@ (80046e4 <HAL_FDCAN_MspInit+0xc0>)
 800469a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800469c:	f003 0301 	and.w	r3, r3, #1
 80046a0:	60bb      	str	r3, [r7, #8]
 80046a2:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80046a4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80046a8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046aa:	2302      	movs	r3, #2
 80046ac:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ae:	2300      	movs	r3, #0
 80046b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046b2:	2300      	movs	r3, #0
 80046b4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80046b6:	2309      	movs	r3, #9
 80046b8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046ba:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80046be:	4619      	mov	r1, r3
 80046c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80046c4:	f002 fcd8 	bl	8007078 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80046c8:	2200      	movs	r2, #0
 80046ca:	2100      	movs	r1, #0
 80046cc:	2015      	movs	r0, #21
 80046ce:	f001 fe0c 	bl	80062ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80046d2:	2015      	movs	r0, #21
 80046d4:	f001 fe23 	bl	800631e <HAL_NVIC_EnableIRQ>
    /* NVIC setup now generated by CubeMX above */
    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80046d8:	bf00      	nop
 80046da:	3778      	adds	r7, #120	@ 0x78
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}
 80046e0:	40006400 	.word	0x40006400
 80046e4:	40021000 	.word	0x40021000

080046e8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b09e      	sub	sp, #120	@ 0x78
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046f0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80046f4:	2200      	movs	r2, #0
 80046f6:	601a      	str	r2, [r3, #0]
 80046f8:	605a      	str	r2, [r3, #4]
 80046fa:	609a      	str	r2, [r3, #8]
 80046fc:	60da      	str	r2, [r3, #12]
 80046fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004700:	f107 0310 	add.w	r3, r7, #16
 8004704:	2254      	movs	r2, #84	@ 0x54
 8004706:	2100      	movs	r1, #0
 8004708:	4618      	mov	r0, r3
 800470a:	f008 fa7d 	bl	800cc08 <memset>
  if(hi2c->Instance==I2C1)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a1f      	ldr	r2, [pc, #124]	@ (8004790 <HAL_I2C_MspInit+0xa8>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d136      	bne.n	8004786 <HAL_I2C_MspInit+0x9e>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004718:	2340      	movs	r3, #64	@ 0x40
 800471a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800471c:	2300      	movs	r3, #0
 800471e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004720:	f107 0310 	add.w	r3, r7, #16
 8004724:	4618      	mov	r0, r3
 8004726:	f003 fd6d 	bl	8008204 <HAL_RCCEx_PeriphCLKConfig>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d001      	beq.n	8004734 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004730:	f7ff feea 	bl	8004508 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004734:	4b17      	ldr	r3, [pc, #92]	@ (8004794 <HAL_I2C_MspInit+0xac>)
 8004736:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004738:	4a16      	ldr	r2, [pc, #88]	@ (8004794 <HAL_I2C_MspInit+0xac>)
 800473a:	f043 0302 	orr.w	r3, r3, #2
 800473e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004740:	4b14      	ldr	r3, [pc, #80]	@ (8004794 <HAL_I2C_MspInit+0xac>)
 8004742:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004744:	f003 0302 	and.w	r3, r3, #2
 8004748:	60fb      	str	r3, [r7, #12]
 800474a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800474c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004750:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004752:	2312      	movs	r3, #18
 8004754:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004756:	2300      	movs	r3, #0
 8004758:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800475a:	2300      	movs	r3, #0
 800475c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800475e:	2304      	movs	r3, #4
 8004760:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004762:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004766:	4619      	mov	r1, r3
 8004768:	480b      	ldr	r0, [pc, #44]	@ (8004798 <HAL_I2C_MspInit+0xb0>)
 800476a:	f002 fc85 	bl	8007078 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800476e:	4b09      	ldr	r3, [pc, #36]	@ (8004794 <HAL_I2C_MspInit+0xac>)
 8004770:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004772:	4a08      	ldr	r2, [pc, #32]	@ (8004794 <HAL_I2C_MspInit+0xac>)
 8004774:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004778:	6593      	str	r3, [r2, #88]	@ 0x58
 800477a:	4b06      	ldr	r3, [pc, #24]	@ (8004794 <HAL_I2C_MspInit+0xac>)
 800477c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800477e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004782:	60bb      	str	r3, [r7, #8]
 8004784:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004786:	bf00      	nop
 8004788:	3778      	adds	r7, #120	@ 0x78
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	40005400 	.word	0x40005400
 8004794:	40021000 	.word	0x40021000
 8004798:	48000400 	.word	0x48000400

0800479c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b09e      	sub	sp, #120	@ 0x78
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047a4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80047a8:	2200      	movs	r2, #0
 80047aa:	601a      	str	r2, [r3, #0]
 80047ac:	605a      	str	r2, [r3, #4]
 80047ae:	609a      	str	r2, [r3, #8]
 80047b0:	60da      	str	r2, [r3, #12]
 80047b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80047b4:	f107 0310 	add.w	r3, r7, #16
 80047b8:	2254      	movs	r2, #84	@ 0x54
 80047ba:	2100      	movs	r1, #0
 80047bc:	4618      	mov	r0, r3
 80047be:	f008 fa23 	bl	800cc08 <memset>
  if(huart->Instance==LPUART1)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a1f      	ldr	r2, [pc, #124]	@ (8004844 <HAL_UART_MspInit+0xa8>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d136      	bne.n	800483a <HAL_UART_MspInit+0x9e>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80047cc:	2320      	movs	r3, #32
 80047ce:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80047d0:	2300      	movs	r3, #0
 80047d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80047d4:	f107 0310 	add.w	r3, r7, #16
 80047d8:	4618      	mov	r0, r3
 80047da:	f003 fd13 	bl	8008204 <HAL_RCCEx_PeriphCLKConfig>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d001      	beq.n	80047e8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80047e4:	f7ff fe90 	bl	8004508 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80047e8:	4b17      	ldr	r3, [pc, #92]	@ (8004848 <HAL_UART_MspInit+0xac>)
 80047ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047ec:	4a16      	ldr	r2, [pc, #88]	@ (8004848 <HAL_UART_MspInit+0xac>)
 80047ee:	f043 0301 	orr.w	r3, r3, #1
 80047f2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80047f4:	4b14      	ldr	r3, [pc, #80]	@ (8004848 <HAL_UART_MspInit+0xac>)
 80047f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	60fb      	str	r3, [r7, #12]
 80047fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004800:	4b11      	ldr	r3, [pc, #68]	@ (8004848 <HAL_UART_MspInit+0xac>)
 8004802:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004804:	4a10      	ldr	r2, [pc, #64]	@ (8004848 <HAL_UART_MspInit+0xac>)
 8004806:	f043 0301 	orr.w	r3, r3, #1
 800480a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800480c:	4b0e      	ldr	r3, [pc, #56]	@ (8004848 <HAL_UART_MspInit+0xac>)
 800480e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004810:	f003 0301 	and.w	r3, r3, #1
 8004814:	60bb      	str	r3, [r7, #8]
 8004816:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8004818:	230c      	movs	r3, #12
 800481a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800481c:	2302      	movs	r3, #2
 800481e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004820:	2300      	movs	r3, #0
 8004822:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004824:	2300      	movs	r3, #0
 8004826:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8004828:	230c      	movs	r3, #12
 800482a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800482c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004830:	4619      	mov	r1, r3
 8004832:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004836:	f002 fc1f 	bl	8007078 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 800483a:	bf00      	nop
 800483c:	3778      	adds	r7, #120	@ 0x78
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	40008000 	.word	0x40008000
 8004848:	40021000 	.word	0x40021000

0800484c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b098      	sub	sp, #96	@ 0x60
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004854:	f107 030c 	add.w	r3, r7, #12
 8004858:	2254      	movs	r2, #84	@ 0x54
 800485a:	2100      	movs	r1, #0
 800485c:	4618      	mov	r0, r3
 800485e:	f008 f9d3 	bl	800cc08 <memset>
  if(hrtc->Instance==RTC)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a15      	ldr	r2, [pc, #84]	@ (80048bc <HAL_RTC_MspInit+0x70>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d123      	bne.n	80048b4 <HAL_RTC_MspInit+0x68>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800486c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004870:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004872:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004876:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004878:	f107 030c 	add.w	r3, r7, #12
 800487c:	4618      	mov	r0, r3
 800487e:	f003 fcc1 	bl	8008204 <HAL_RCCEx_PeriphCLKConfig>
 8004882:	4603      	mov	r3, r0
 8004884:	2b00      	cmp	r3, #0
 8004886:	d001      	beq.n	800488c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8004888:	f7ff fe3e 	bl	8004508 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800488c:	4b0c      	ldr	r3, [pc, #48]	@ (80048c0 <HAL_RTC_MspInit+0x74>)
 800488e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004892:	4a0b      	ldr	r2, [pc, #44]	@ (80048c0 <HAL_RTC_MspInit+0x74>)
 8004894:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004898:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800489c:	4b08      	ldr	r3, [pc, #32]	@ (80048c0 <HAL_RTC_MspInit+0x74>)
 800489e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048a0:	4a07      	ldr	r2, [pc, #28]	@ (80048c0 <HAL_RTC_MspInit+0x74>)
 80048a2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80048a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80048a8:	4b05      	ldr	r3, [pc, #20]	@ (80048c0 <HAL_RTC_MspInit+0x74>)
 80048aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048b0:	60bb      	str	r3, [r7, #8]
 80048b2:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80048b4:	bf00      	nop
 80048b6:	3760      	adds	r7, #96	@ 0x60
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}
 80048bc:	40002800 	.word	0x40002800
 80048c0:	40021000 	.word	0x40021000

080048c4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b08c      	sub	sp, #48	@ 0x30
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048cc:	f107 031c 	add.w	r3, r7, #28
 80048d0:	2200      	movs	r2, #0
 80048d2:	601a      	str	r2, [r3, #0]
 80048d4:	605a      	str	r2, [r3, #4]
 80048d6:	609a      	str	r2, [r3, #8]
 80048d8:	60da      	str	r2, [r3, #12]
 80048da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a46      	ldr	r2, [pc, #280]	@ (80049fc <HAL_SPI_MspInit+0x138>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d13a      	bne.n	800495c <HAL_SPI_MspInit+0x98>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80048e6:	4b46      	ldr	r3, [pc, #280]	@ (8004a00 <HAL_SPI_MspInit+0x13c>)
 80048e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ea:	4a45      	ldr	r2, [pc, #276]	@ (8004a00 <HAL_SPI_MspInit+0x13c>)
 80048ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80048f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80048f2:	4b43      	ldr	r3, [pc, #268]	@ (8004a00 <HAL_SPI_MspInit+0x13c>)
 80048f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048fa:	61bb      	str	r3, [r7, #24]
 80048fc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048fe:	4b40      	ldr	r3, [pc, #256]	@ (8004a00 <HAL_SPI_MspInit+0x13c>)
 8004900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004902:	4a3f      	ldr	r2, [pc, #252]	@ (8004a00 <HAL_SPI_MspInit+0x13c>)
 8004904:	f043 0302 	orr.w	r3, r3, #2
 8004908:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800490a:	4b3d      	ldr	r3, [pc, #244]	@ (8004a00 <HAL_SPI_MspInit+0x13c>)
 800490c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800490e:	f003 0302 	and.w	r3, r3, #2
 8004912:	617b      	str	r3, [r7, #20]
 8004914:	697b      	ldr	r3, [r7, #20]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004916:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800491a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800491c:	2302      	movs	r3, #2
 800491e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004920:	2300      	movs	r3, #0
 8004922:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004924:	2300      	movs	r3, #0
 8004926:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004928:	2305      	movs	r3, #5
 800492a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800492c:	f107 031c 	add.w	r3, r7, #28
 8004930:	4619      	mov	r1, r3
 8004932:	4834      	ldr	r0, [pc, #208]	@ (8004a04 <HAL_SPI_MspInit+0x140>)
 8004934:	f002 fba0 	bl	8007078 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004938:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800493c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800493e:	2302      	movs	r3, #2
 8004940:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004942:	2300      	movs	r3, #0
 8004944:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004946:	2303      	movs	r3, #3
 8004948:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800494a:	2305      	movs	r3, #5
 800494c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800494e:	f107 031c 	add.w	r3, r7, #28
 8004952:	4619      	mov	r1, r3
 8004954:	482b      	ldr	r0, [pc, #172]	@ (8004a04 <HAL_SPI_MspInit+0x140>)
 8004956:	f002 fb8f 	bl	8007078 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 800495a:	e04a      	b.n	80049f2 <HAL_SPI_MspInit+0x12e>
  else if(hspi->Instance==SPI3)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a29      	ldr	r2, [pc, #164]	@ (8004a08 <HAL_SPI_MspInit+0x144>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d145      	bne.n	80049f2 <HAL_SPI_MspInit+0x12e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004966:	4b26      	ldr	r3, [pc, #152]	@ (8004a00 <HAL_SPI_MspInit+0x13c>)
 8004968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800496a:	4a25      	ldr	r2, [pc, #148]	@ (8004a00 <HAL_SPI_MspInit+0x13c>)
 800496c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004970:	6593      	str	r3, [r2, #88]	@ 0x58
 8004972:	4b23      	ldr	r3, [pc, #140]	@ (8004a00 <HAL_SPI_MspInit+0x13c>)
 8004974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004976:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800497a:	613b      	str	r3, [r7, #16]
 800497c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800497e:	4b20      	ldr	r3, [pc, #128]	@ (8004a00 <HAL_SPI_MspInit+0x13c>)
 8004980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004982:	4a1f      	ldr	r2, [pc, #124]	@ (8004a00 <HAL_SPI_MspInit+0x13c>)
 8004984:	f043 0301 	orr.w	r3, r3, #1
 8004988:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800498a:	4b1d      	ldr	r3, [pc, #116]	@ (8004a00 <HAL_SPI_MspInit+0x13c>)
 800498c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800498e:	f003 0301 	and.w	r3, r3, #1
 8004992:	60fb      	str	r3, [r7, #12]
 8004994:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004996:	4b1a      	ldr	r3, [pc, #104]	@ (8004a00 <HAL_SPI_MspInit+0x13c>)
 8004998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800499a:	4a19      	ldr	r2, [pc, #100]	@ (8004a00 <HAL_SPI_MspInit+0x13c>)
 800499c:	f043 0304 	orr.w	r3, r3, #4
 80049a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049a2:	4b17      	ldr	r3, [pc, #92]	@ (8004a00 <HAL_SPI_MspInit+0x13c>)
 80049a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049a6:	f003 0304 	and.w	r3, r3, #4
 80049aa:	60bb      	str	r3, [r7, #8]
 80049ac:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80049ae:	2310      	movs	r3, #16
 80049b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049b2:	2302      	movs	r3, #2
 80049b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049b6:	2300      	movs	r3, #0
 80049b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049ba:	2300      	movs	r3, #0
 80049bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80049be:	2306      	movs	r3, #6
 80049c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049c2:	f107 031c 	add.w	r3, r7, #28
 80049c6:	4619      	mov	r1, r3
 80049c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80049cc:	f002 fb54 	bl	8007078 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80049d0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80049d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049d6:	2302      	movs	r3, #2
 80049d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049da:	2300      	movs	r3, #0
 80049dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049de:	2303      	movs	r3, #3
 80049e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80049e2:	2306      	movs	r3, #6
 80049e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80049e6:	f107 031c 	add.w	r3, r7, #28
 80049ea:	4619      	mov	r1, r3
 80049ec:	4807      	ldr	r0, [pc, #28]	@ (8004a0c <HAL_SPI_MspInit+0x148>)
 80049ee:	f002 fb43 	bl	8007078 <HAL_GPIO_Init>
}
 80049f2:	bf00      	nop
 80049f4:	3730      	adds	r7, #48	@ 0x30
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	40003800 	.word	0x40003800
 8004a00:	40021000 	.word	0x40021000
 8004a04:	48000400 	.word	0x48000400
 8004a08:	40003c00 	.word	0x40003c00
 8004a0c:	48000800 	.word	0x48000800

08004a10 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b085      	sub	sp, #20
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a13      	ldr	r2, [pc, #76]	@ (8004a6c <HAL_TIM_PWM_MspInit+0x5c>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d10c      	bne.n	8004a3c <HAL_TIM_PWM_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004a22:	4b13      	ldr	r3, [pc, #76]	@ (8004a70 <HAL_TIM_PWM_MspInit+0x60>)
 8004a24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a26:	4a12      	ldr	r2, [pc, #72]	@ (8004a70 <HAL_TIM_PWM_MspInit+0x60>)
 8004a28:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004a2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8004a2e:	4b10      	ldr	r3, [pc, #64]	@ (8004a70 <HAL_TIM_PWM_MspInit+0x60>)
 8004a30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a32:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a36:	60fb      	str	r3, [r7, #12]
 8004a38:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004a3a:	e010      	b.n	8004a5e <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a0c      	ldr	r2, [pc, #48]	@ (8004a74 <HAL_TIM_PWM_MspInit+0x64>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d10b      	bne.n	8004a5e <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004a46:	4b0a      	ldr	r3, [pc, #40]	@ (8004a70 <HAL_TIM_PWM_MspInit+0x60>)
 8004a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a4a:	4a09      	ldr	r2, [pc, #36]	@ (8004a70 <HAL_TIM_PWM_MspInit+0x60>)
 8004a4c:	f043 0302 	orr.w	r3, r3, #2
 8004a50:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a52:	4b07      	ldr	r3, [pc, #28]	@ (8004a70 <HAL_TIM_PWM_MspInit+0x60>)
 8004a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a56:	f003 0302 	and.w	r3, r3, #2
 8004a5a:	60bb      	str	r3, [r7, #8]
 8004a5c:	68bb      	ldr	r3, [r7, #8]
}
 8004a5e:	bf00      	nop
 8004a60:	3714      	adds	r7, #20
 8004a62:	46bd      	mov	sp, r7
 8004a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a68:	4770      	bx	lr
 8004a6a:	bf00      	nop
 8004a6c:	40012c00 	.word	0x40012c00
 8004a70:	40021000 	.word	0x40021000
 8004a74:	40000400 	.word	0x40000400

08004a78 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a88:	d10c      	bne.n	8004aa4 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004a8a:	4b12      	ldr	r3, [pc, #72]	@ (8004ad4 <HAL_TIM_Base_MspInit+0x5c>)
 8004a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a8e:	4a11      	ldr	r2, [pc, #68]	@ (8004ad4 <HAL_TIM_Base_MspInit+0x5c>)
 8004a90:	f043 0301 	orr.w	r3, r3, #1
 8004a94:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a96:	4b0f      	ldr	r3, [pc, #60]	@ (8004ad4 <HAL_TIM_Base_MspInit+0x5c>)
 8004a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a9a:	f003 0301 	and.w	r3, r3, #1
 8004a9e:	60fb      	str	r3, [r7, #12]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004aa2:	e010      	b.n	8004ac6 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM8)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a0b      	ldr	r2, [pc, #44]	@ (8004ad8 <HAL_TIM_Base_MspInit+0x60>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d10b      	bne.n	8004ac6 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004aae:	4b09      	ldr	r3, [pc, #36]	@ (8004ad4 <HAL_TIM_Base_MspInit+0x5c>)
 8004ab0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ab2:	4a08      	ldr	r2, [pc, #32]	@ (8004ad4 <HAL_TIM_Base_MspInit+0x5c>)
 8004ab4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004ab8:	6613      	str	r3, [r2, #96]	@ 0x60
 8004aba:	4b06      	ldr	r3, [pc, #24]	@ (8004ad4 <HAL_TIM_Base_MspInit+0x5c>)
 8004abc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004abe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ac2:	60bb      	str	r3, [r7, #8]
 8004ac4:	68bb      	ldr	r3, [r7, #8]
}
 8004ac6:	bf00      	nop
 8004ac8:	3714      	adds	r7, #20
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	40021000 	.word	0x40021000
 8004ad8:	40013400 	.word	0x40013400

08004adc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b08a      	sub	sp, #40	@ 0x28
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ae4:	f107 0314 	add.w	r3, r7, #20
 8004ae8:	2200      	movs	r2, #0
 8004aea:	601a      	str	r2, [r3, #0]
 8004aec:	605a      	str	r2, [r3, #4]
 8004aee:	609a      	str	r2, [r3, #8]
 8004af0:	60da      	str	r2, [r3, #12]
 8004af2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a22      	ldr	r2, [pc, #136]	@ (8004b84 <HAL_TIM_MspPostInit+0xa8>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d11d      	bne.n	8004b3a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004afe:	4b22      	ldr	r3, [pc, #136]	@ (8004b88 <HAL_TIM_MspPostInit+0xac>)
 8004b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b02:	4a21      	ldr	r2, [pc, #132]	@ (8004b88 <HAL_TIM_MspPostInit+0xac>)
 8004b04:	f043 0304 	orr.w	r3, r3, #4
 8004b08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b0a:	4b1f      	ldr	r3, [pc, #124]	@ (8004b88 <HAL_TIM_MspPostInit+0xac>)
 8004b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b0e:	f003 0304 	and.w	r3, r3, #4
 8004b12:	613b      	str	r3, [r7, #16]
 8004b14:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC13     ------> TIM1_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8004b16:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004b1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b1c:	2302      	movs	r3, #2
 8004b1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b20:	2300      	movs	r3, #0
 8004b22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b24:	2300      	movs	r3, #0
 8004b26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8004b28:	2304      	movs	r3, #4
 8004b2a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b2c:	f107 0314 	add.w	r3, r7, #20
 8004b30:	4619      	mov	r1, r3
 8004b32:	4816      	ldr	r0, [pc, #88]	@ (8004b8c <HAL_TIM_MspPostInit+0xb0>)
 8004b34:	f002 faa0 	bl	8007078 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004b38:	e020      	b.n	8004b7c <HAL_TIM_MspPostInit+0xa0>
  else if(htim->Instance==TIM3)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a14      	ldr	r2, [pc, #80]	@ (8004b90 <HAL_TIM_MspPostInit+0xb4>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d11b      	bne.n	8004b7c <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b44:	4b10      	ldr	r3, [pc, #64]	@ (8004b88 <HAL_TIM_MspPostInit+0xac>)
 8004b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b48:	4a0f      	ldr	r2, [pc, #60]	@ (8004b88 <HAL_TIM_MspPostInit+0xac>)
 8004b4a:	f043 0302 	orr.w	r3, r3, #2
 8004b4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b50:	4b0d      	ldr	r3, [pc, #52]	@ (8004b88 <HAL_TIM_MspPostInit+0xac>)
 8004b52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b54:	f003 0302 	and.w	r3, r3, #2
 8004b58:	60fb      	str	r3, [r7, #12]
 8004b5a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004b5c:	2380      	movs	r3, #128	@ 0x80
 8004b5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b60:	2302      	movs	r3, #2
 8004b62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b64:	2300      	movs	r3, #0
 8004b66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM3;
 8004b6c:	230a      	movs	r3, #10
 8004b6e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b70:	f107 0314 	add.w	r3, r7, #20
 8004b74:	4619      	mov	r1, r3
 8004b76:	4807      	ldr	r0, [pc, #28]	@ (8004b94 <HAL_TIM_MspPostInit+0xb8>)
 8004b78:	f002 fa7e 	bl	8007078 <HAL_GPIO_Init>
}
 8004b7c:	bf00      	nop
 8004b7e:	3728      	adds	r7, #40	@ 0x28
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	40012c00 	.word	0x40012c00
 8004b88:	40021000 	.word	0x40021000
 8004b8c:	48000800 	.word	0x48000800
 8004b90:	40000400 	.word	0x40000400
 8004b94:	48000400 	.word	0x48000400

08004b98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004b9c:	bf00      	nop
 8004b9e:	e7fd      	b.n	8004b9c <NMI_Handler+0x4>

08004ba0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004ba4:	bf00      	nop
 8004ba6:	e7fd      	b.n	8004ba4 <HardFault_Handler+0x4>

08004ba8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004bac:	bf00      	nop
 8004bae:	e7fd      	b.n	8004bac <MemManage_Handler+0x4>

08004bb0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004bb4:	bf00      	nop
 8004bb6:	e7fd      	b.n	8004bb4 <BusFault_Handler+0x4>

08004bb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004bbc:	bf00      	nop
 8004bbe:	e7fd      	b.n	8004bbc <UsageFault_Handler+0x4>

08004bc0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004bc4:	bf00      	nop
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bcc:	4770      	bx	lr

08004bce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004bce:	b480      	push	{r7}
 8004bd0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004bd2:	bf00      	nop
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr

08004bdc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004be0:	bf00      	nop
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr

08004bea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004bea:	b580      	push	{r7, lr}
 8004bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004bee:	f000 f961 	bl	8004eb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004bf2:	bf00      	nop
 8004bf4:	bd80      	pop	{r7, pc}
	...

08004bf8 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8004bfc:	4802      	ldr	r0, [pc, #8]	@ (8004c08 <FDCAN1_IT0_IRQHandler+0x10>)
 8004bfe:	f001 ffb7 	bl	8006b70 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8004c02:	bf00      	nop
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	20000d58 	.word	0x20000d58

08004c0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	af00      	add	r7, sp, #0
  return 1;
 8004c10:	2301      	movs	r3, #1
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr

08004c1c <_kill>:

int _kill(int pid, int sig)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b082      	sub	sp, #8
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004c26:	f008 f819 	bl	800cc5c <__errno>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	2216      	movs	r2, #22
 8004c2e:	601a      	str	r2, [r3, #0]
  return -1;
 8004c30:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3708      	adds	r7, #8
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <_exit>:

void _exit (int status)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b082      	sub	sp, #8
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004c44:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f7ff ffe7 	bl	8004c1c <_kill>
  while (1) {}    /* Make sure we hang here */
 8004c4e:	bf00      	nop
 8004c50:	e7fd      	b.n	8004c4e <_exit+0x12>

08004c52 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004c52:	b580      	push	{r7, lr}
 8004c54:	b086      	sub	sp, #24
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	60f8      	str	r0, [r7, #12]
 8004c5a:	60b9      	str	r1, [r7, #8]
 8004c5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c5e:	2300      	movs	r3, #0
 8004c60:	617b      	str	r3, [r7, #20]
 8004c62:	e00a      	b.n	8004c7a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004c64:	f3af 8000 	nop.w
 8004c68:	4601      	mov	r1, r0
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	1c5a      	adds	r2, r3, #1
 8004c6e:	60ba      	str	r2, [r7, #8]
 8004c70:	b2ca      	uxtb	r2, r1
 8004c72:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	3301      	adds	r3, #1
 8004c78:	617b      	str	r3, [r7, #20]
 8004c7a:	697a      	ldr	r2, [r7, #20]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	dbf0      	blt.n	8004c64 <_read+0x12>
  }

  return len;
 8004c82:	687b      	ldr	r3, [r7, #4]
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3718      	adds	r7, #24
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}

08004c8c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b086      	sub	sp, #24
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c98:	2300      	movs	r3, #0
 8004c9a:	617b      	str	r3, [r7, #20]
 8004c9c:	e009      	b.n	8004cb2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	1c5a      	adds	r2, r3, #1
 8004ca2:	60ba      	str	r2, [r7, #8]
 8004ca4:	781b      	ldrb	r3, [r3, #0]
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	3301      	adds	r3, #1
 8004cb0:	617b      	str	r3, [r7, #20]
 8004cb2:	697a      	ldr	r2, [r7, #20]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	dbf1      	blt.n	8004c9e <_write+0x12>
  }
  return len;
 8004cba:	687b      	ldr	r3, [r7, #4]
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3718      	adds	r7, #24
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}

08004cc4 <_close>:

int _close(int file)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b083      	sub	sp, #12
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004ccc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	370c      	adds	r7, #12
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr

08004cdc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b083      	sub	sp, #12
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
 8004ce4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004cec:	605a      	str	r2, [r3, #4]
  return 0;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	370c      	adds	r7, #12
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr

08004cfc <_isatty>:

int _isatty(int file)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b083      	sub	sp, #12
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004d04:	2301      	movs	r3, #1
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	370c      	adds	r7, #12
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr

08004d12 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004d12:	b480      	push	{r7}
 8004d14:	b085      	sub	sp, #20
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	60f8      	str	r0, [r7, #12]
 8004d1a:	60b9      	str	r1, [r7, #8]
 8004d1c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004d1e:	2300      	movs	r3, #0
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3714      	adds	r7, #20
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr

08004d2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b086      	sub	sp, #24
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004d34:	4a14      	ldr	r2, [pc, #80]	@ (8004d88 <_sbrk+0x5c>)
 8004d36:	4b15      	ldr	r3, [pc, #84]	@ (8004d8c <_sbrk+0x60>)
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004d40:	4b13      	ldr	r3, [pc, #76]	@ (8004d90 <_sbrk+0x64>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d102      	bne.n	8004d4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004d48:	4b11      	ldr	r3, [pc, #68]	@ (8004d90 <_sbrk+0x64>)
 8004d4a:	4a12      	ldr	r2, [pc, #72]	@ (8004d94 <_sbrk+0x68>)
 8004d4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004d4e:	4b10      	ldr	r3, [pc, #64]	@ (8004d90 <_sbrk+0x64>)
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4413      	add	r3, r2
 8004d56:	693a      	ldr	r2, [r7, #16]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d207      	bcs.n	8004d6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004d5c:	f007 ff7e 	bl	800cc5c <__errno>
 8004d60:	4603      	mov	r3, r0
 8004d62:	220c      	movs	r2, #12
 8004d64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004d66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004d6a:	e009      	b.n	8004d80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004d6c:	4b08      	ldr	r3, [pc, #32]	@ (8004d90 <_sbrk+0x64>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004d72:	4b07      	ldr	r3, [pc, #28]	@ (8004d90 <_sbrk+0x64>)
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	4413      	add	r3, r2
 8004d7a:	4a05      	ldr	r2, [pc, #20]	@ (8004d90 <_sbrk+0x64>)
 8004d7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3718      	adds	r7, #24
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	20020000 	.word	0x20020000
 8004d8c:	00000400 	.word	0x00000400
 8004d90:	20001130 	.word	0x20001130
 8004d94:	20001288 	.word	0x20001288

08004d98 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004d9c:	4b06      	ldr	r3, [pc, #24]	@ (8004db8 <SystemInit+0x20>)
 8004d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004da2:	4a05      	ldr	r2, [pc, #20]	@ (8004db8 <SystemInit+0x20>)
 8004da4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004da8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004dac:	bf00      	nop
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr
 8004db6:	bf00      	nop
 8004db8:	e000ed00 	.word	0xe000ed00

08004dbc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004dbc:	480d      	ldr	r0, [pc, #52]	@ (8004df4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004dbe:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004dc0:	f7ff ffea 	bl	8004d98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004dc4:	480c      	ldr	r0, [pc, #48]	@ (8004df8 <LoopForever+0x6>)
  ldr r1, =_edata
 8004dc6:	490d      	ldr	r1, [pc, #52]	@ (8004dfc <LoopForever+0xa>)
  ldr r2, =_sidata
 8004dc8:	4a0d      	ldr	r2, [pc, #52]	@ (8004e00 <LoopForever+0xe>)
  movs r3, #0
 8004dca:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004dcc:	e002      	b.n	8004dd4 <LoopCopyDataInit>

08004dce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004dce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004dd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004dd2:	3304      	adds	r3, #4

08004dd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004dd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004dd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004dd8:	d3f9      	bcc.n	8004dce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004dda:	4a0a      	ldr	r2, [pc, #40]	@ (8004e04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004ddc:	4c0a      	ldr	r4, [pc, #40]	@ (8004e08 <LoopForever+0x16>)
  movs r3, #0
 8004dde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004de0:	e001      	b.n	8004de6 <LoopFillZerobss>

08004de2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004de2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004de4:	3204      	adds	r2, #4

08004de6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004de6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004de8:	d3fb      	bcc.n	8004de2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004dea:	f007 ff3d 	bl	800cc68 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004dee:	f7fe fb53 	bl	8003498 <main>

08004df2 <LoopForever>:

LoopForever:
    b LoopForever
 8004df2:	e7fe      	b.n	8004df2 <LoopForever>
  ldr   r0, =_estack
 8004df4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004df8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004dfc:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8004e00:	08010378 	.word	0x08010378
  ldr r2, =_sbss
 8004e04:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8004e08:	20001284 	.word	0x20001284

08004e0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004e0c:	e7fe      	b.n	8004e0c <ADC1_2_IRQHandler>

08004e0e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e0e:	b580      	push	{r7, lr}
 8004e10:	b082      	sub	sp, #8
 8004e12:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004e14:	2300      	movs	r3, #0
 8004e16:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e18:	2003      	movs	r0, #3
 8004e1a:	f001 fa5b 	bl	80062d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004e1e:	2000      	movs	r0, #0
 8004e20:	f000 f80e 	bl	8004e40 <HAL_InitTick>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d002      	beq.n	8004e30 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	71fb      	strb	r3, [r7, #7]
 8004e2e:	e001      	b.n	8004e34 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004e30:	f7ff fb80 	bl	8004534 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004e34:	79fb      	ldrb	r3, [r7, #7]

}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3708      	adds	r7, #8
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
	...

08004e40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b084      	sub	sp, #16
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004e4c:	4b16      	ldr	r3, [pc, #88]	@ (8004ea8 <HAL_InitTick+0x68>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d022      	beq.n	8004e9a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004e54:	4b15      	ldr	r3, [pc, #84]	@ (8004eac <HAL_InitTick+0x6c>)
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	4b13      	ldr	r3, [pc, #76]	@ (8004ea8 <HAL_InitTick+0x68>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004e60:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f001 fa66 	bl	800633a <HAL_SYSTICK_Config>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d10f      	bne.n	8004e94 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2b0f      	cmp	r3, #15
 8004e78:	d809      	bhi.n	8004e8e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	6879      	ldr	r1, [r7, #4]
 8004e7e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004e82:	f001 fa32 	bl	80062ea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004e86:	4a0a      	ldr	r2, [pc, #40]	@ (8004eb0 <HAL_InitTick+0x70>)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6013      	str	r3, [r2, #0]
 8004e8c:	e007      	b.n	8004e9e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	73fb      	strb	r3, [r7, #15]
 8004e92:	e004      	b.n	8004e9e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	73fb      	strb	r3, [r7, #15]
 8004e98:	e001      	b.n	8004e9e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3710      	adds	r7, #16
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	20000024 	.word	0x20000024
 8004eac:	2000001c 	.word	0x2000001c
 8004eb0:	20000020 	.word	0x20000020

08004eb4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004eb8:	4b05      	ldr	r3, [pc, #20]	@ (8004ed0 <HAL_IncTick+0x1c>)
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	4b05      	ldr	r3, [pc, #20]	@ (8004ed4 <HAL_IncTick+0x20>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4413      	add	r3, r2
 8004ec2:	4a03      	ldr	r2, [pc, #12]	@ (8004ed0 <HAL_IncTick+0x1c>)
 8004ec4:	6013      	str	r3, [r2, #0]
}
 8004ec6:	bf00      	nop
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr
 8004ed0:	20001134 	.word	0x20001134
 8004ed4:	20000024 	.word	0x20000024

08004ed8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	af00      	add	r7, sp, #0
  return uwTick;
 8004edc:	4b03      	ldr	r3, [pc, #12]	@ (8004eec <HAL_GetTick+0x14>)
 8004ede:	681b      	ldr	r3, [r3, #0]
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop
 8004eec:	20001134 	.word	0x20001134

08004ef0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ef8:	f7ff ffee 	bl	8004ed8 <HAL_GetTick>
 8004efc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f08:	d004      	beq.n	8004f14 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004f0a:	4b09      	ldr	r3, [pc, #36]	@ (8004f30 <HAL_Delay+0x40>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	68fa      	ldr	r2, [r7, #12]
 8004f10:	4413      	add	r3, r2
 8004f12:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004f14:	bf00      	nop
 8004f16:	f7ff ffdf 	bl	8004ed8 <HAL_GetTick>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	1ad3      	subs	r3, r2, r3
 8004f20:	68fa      	ldr	r2, [r7, #12]
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d8f7      	bhi.n	8004f16 <HAL_Delay+0x26>
  {
  }
}
 8004f26:	bf00      	nop
 8004f28:	bf00      	nop
 8004f2a:	3710      	adds	r7, #16
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	20000024 	.word	0x20000024

08004f34 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	431a      	orrs	r2, r3
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	609a      	str	r2, [r3, #8]
}
 8004f4e:	bf00      	nop
 8004f50:	370c      	adds	r7, #12
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr

08004f5a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004f5a:	b480      	push	{r7}
 8004f5c:	b083      	sub	sp, #12
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	6078      	str	r0, [r7, #4]
 8004f62:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	431a      	orrs	r2, r3
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	609a      	str	r2, [r3, #8]
}
 8004f74:	bf00      	nop
 8004f76:	370c      	adds	r7, #12
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr

08004f80 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b083      	sub	sp, #12
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	370c      	adds	r7, #12
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b087      	sub	sp, #28
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	60f8      	str	r0, [r7, #12]
 8004fa4:	60b9      	str	r1, [r7, #8]
 8004fa6:	607a      	str	r2, [r7, #4]
 8004fa8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	3360      	adds	r3, #96	@ 0x60
 8004fae:	461a      	mov	r2, r3
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	4413      	add	r3, r2
 8004fb6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	4b08      	ldr	r3, [pc, #32]	@ (8004fe0 <LL_ADC_SetOffset+0x44>)
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8004fc6:	683a      	ldr	r2, [r7, #0]
 8004fc8:	430a      	orrs	r2, r1
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004fd4:	bf00      	nop
 8004fd6:	371c      	adds	r7, #28
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr
 8004fe0:	03fff000 	.word	0x03fff000

08004fe4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b085      	sub	sp, #20
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	3360      	adds	r3, #96	@ 0x60
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	4413      	add	r3, r2
 8004ffa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005004:	4618      	mov	r0, r3
 8005006:	3714      	adds	r7, #20
 8005008:	46bd      	mov	sp, r7
 800500a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500e:	4770      	bx	lr

08005010 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005010:	b480      	push	{r7}
 8005012:	b087      	sub	sp, #28
 8005014:	af00      	add	r7, sp, #0
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	3360      	adds	r3, #96	@ 0x60
 8005020:	461a      	mov	r2, r3
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	4413      	add	r3, r2
 8005028:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	431a      	orrs	r2, r3
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800503a:	bf00      	nop
 800503c:	371c      	adds	r7, #28
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr

08005046 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005046:	b480      	push	{r7}
 8005048:	b087      	sub	sp, #28
 800504a:	af00      	add	r7, sp, #0
 800504c:	60f8      	str	r0, [r7, #12]
 800504e:	60b9      	str	r1, [r7, #8]
 8005050:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	3360      	adds	r3, #96	@ 0x60
 8005056:	461a      	mov	r2, r3
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	4413      	add	r3, r2
 800505e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	431a      	orrs	r2, r3
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8005070:	bf00      	nop
 8005072:	371c      	adds	r7, #28
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800507c:	b480      	push	{r7}
 800507e:	b087      	sub	sp, #28
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	3360      	adds	r3, #96	@ 0x60
 800508c:	461a      	mov	r2, r3
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	009b      	lsls	r3, r3, #2
 8005092:	4413      	add	r3, r2
 8005094:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	431a      	orrs	r2, r3
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80050a6:	bf00      	nop
 80050a8:	371c      	adds	r7, #28
 80050aa:	46bd      	mov	sp, r7
 80050ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b0:	4770      	bx	lr

080050b2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80050b2:	b480      	push	{r7}
 80050b4:	b083      	sub	sp, #12
 80050b6:	af00      	add	r7, sp, #0
 80050b8:	6078      	str	r0, [r7, #4]
 80050ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	695b      	ldr	r3, [r3, #20]
 80050c0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	431a      	orrs	r2, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	615a      	str	r2, [r3, #20]
}
 80050cc:	bf00      	nop
 80050ce:	370c      	adds	r7, #12
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr

080050d8 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80050d8:	b480      	push	{r7}
 80050da:	b087      	sub	sp, #28
 80050dc:	af00      	add	r7, sp, #0
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	60b9      	str	r1, [r7, #8]
 80050e2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	3330      	adds	r3, #48	@ 0x30
 80050e8:	461a      	mov	r2, r3
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	0a1b      	lsrs	r3, r3, #8
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	f003 030c 	and.w	r3, r3, #12
 80050f4:	4413      	add	r3, r2
 80050f6:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	f003 031f 	and.w	r3, r3, #31
 8005102:	211f      	movs	r1, #31
 8005104:	fa01 f303 	lsl.w	r3, r1, r3
 8005108:	43db      	mvns	r3, r3
 800510a:	401a      	ands	r2, r3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	0e9b      	lsrs	r3, r3, #26
 8005110:	f003 011f 	and.w	r1, r3, #31
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	f003 031f 	and.w	r3, r3, #31
 800511a:	fa01 f303 	lsl.w	r3, r1, r3
 800511e:	431a      	orrs	r2, r3
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005124:	bf00      	nop
 8005126:	371c      	adds	r7, #28
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr

08005130 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005130:	b480      	push	{r7}
 8005132:	b087      	sub	sp, #28
 8005134:	af00      	add	r7, sp, #0
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	3314      	adds	r3, #20
 8005140:	461a      	mov	r2, r3
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	0e5b      	lsrs	r3, r3, #25
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	f003 0304 	and.w	r3, r3, #4
 800514c:	4413      	add	r3, r2
 800514e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	0d1b      	lsrs	r3, r3, #20
 8005158:	f003 031f 	and.w	r3, r3, #31
 800515c:	2107      	movs	r1, #7
 800515e:	fa01 f303 	lsl.w	r3, r1, r3
 8005162:	43db      	mvns	r3, r3
 8005164:	401a      	ands	r2, r3
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	0d1b      	lsrs	r3, r3, #20
 800516a:	f003 031f 	and.w	r3, r3, #31
 800516e:	6879      	ldr	r1, [r7, #4]
 8005170:	fa01 f303 	lsl.w	r3, r1, r3
 8005174:	431a      	orrs	r2, r3
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800517a:	bf00      	nop
 800517c:	371c      	adds	r7, #28
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr
	...

08005188 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005188:	b480      	push	{r7}
 800518a:	b085      	sub	sp, #20
 800518c:	af00      	add	r7, sp, #0
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	60b9      	str	r1, [r7, #8]
 8005192:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051a0:	43db      	mvns	r3, r3
 80051a2:	401a      	ands	r2, r3
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f003 0318 	and.w	r3, r3, #24
 80051aa:	4908      	ldr	r1, [pc, #32]	@ (80051cc <LL_ADC_SetChannelSingleDiff+0x44>)
 80051ac:	40d9      	lsrs	r1, r3
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	400b      	ands	r3, r1
 80051b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051b6:	431a      	orrs	r2, r3
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80051be:	bf00      	nop
 80051c0:	3714      	adds	r7, #20
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr
 80051ca:	bf00      	nop
 80051cc:	0007ffff 	.word	0x0007ffff

080051d0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80051e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	6093      	str	r3, [r2, #8]
}
 80051e8:	bf00      	nop
 80051ea:	370c      	adds	r7, #12
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b083      	sub	sp, #12
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005204:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005208:	d101      	bne.n	800520e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800520a:	2301      	movs	r3, #1
 800520c:	e000      	b.n	8005210 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800520e:	2300      	movs	r3, #0
}
 8005210:	4618      	mov	r0, r3
 8005212:	370c      	adds	r7, #12
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr

0800521c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800521c:	b480      	push	{r7}
 800521e:	b083      	sub	sp, #12
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800522c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005230:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005238:	bf00      	nop
 800523a:	370c      	adds	r7, #12
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr

08005244 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005244:	b480      	push	{r7}
 8005246:	b083      	sub	sp, #12
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005254:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005258:	d101      	bne.n	800525e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800525a:	2301      	movs	r3, #1
 800525c:	e000      	b.n	8005260 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800525e:	2300      	movs	r3, #0
}
 8005260:	4618      	mov	r0, r3
 8005262:	370c      	adds	r7, #12
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr

0800526c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800526c:	b480      	push	{r7}
 800526e:	b083      	sub	sp, #12
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	f003 0301 	and.w	r3, r3, #1
 800527c:	2b01      	cmp	r3, #1
 800527e:	d101      	bne.n	8005284 <LL_ADC_IsEnabled+0x18>
 8005280:	2301      	movs	r3, #1
 8005282:	e000      	b.n	8005286 <LL_ADC_IsEnabled+0x1a>
 8005284:	2300      	movs	r3, #0
}
 8005286:	4618      	mov	r0, r3
 8005288:	370c      	adds	r7, #12
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr

08005292 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005292:	b480      	push	{r7}
 8005294:	b083      	sub	sp, #12
 8005296:	af00      	add	r7, sp, #0
 8005298:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	f003 0304 	and.w	r3, r3, #4
 80052a2:	2b04      	cmp	r3, #4
 80052a4:	d101      	bne.n	80052aa <LL_ADC_REG_IsConversionOngoing+0x18>
 80052a6:	2301      	movs	r3, #1
 80052a8:	e000      	b.n	80052ac <LL_ADC_REG_IsConversionOngoing+0x1a>
 80052aa:	2300      	movs	r3, #0
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	370c      	adds	r7, #12
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr

080052b8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	f003 0308 	and.w	r3, r3, #8
 80052c8:	2b08      	cmp	r3, #8
 80052ca:	d101      	bne.n	80052d0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80052cc:	2301      	movs	r3, #1
 80052ce:	e000      	b.n	80052d2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80052d0:	2300      	movs	r3, #0
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	370c      	adds	r7, #12
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr
	...

080052e0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80052e0:	b590      	push	{r4, r7, lr}
 80052e2:	b089      	sub	sp, #36	@ 0x24
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80052e8:	2300      	movs	r3, #0
 80052ea:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80052ec:	2300      	movs	r3, #0
 80052ee:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d101      	bne.n	80052fa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e1a9      	b.n	800564e <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	695b      	ldr	r3, [r3, #20]
 80052fe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005304:	2b00      	cmp	r3, #0
 8005306:	d109      	bne.n	800531c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f7ff f937 	bl	800457c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2200      	movs	r2, #0
 8005318:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4618      	mov	r0, r3
 8005322:	f7ff ff67 	bl	80051f4 <LL_ADC_IsDeepPowerDownEnabled>
 8005326:	4603      	mov	r3, r0
 8005328:	2b00      	cmp	r3, #0
 800532a:	d004      	beq.n	8005336 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4618      	mov	r0, r3
 8005332:	f7ff ff4d 	bl	80051d0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4618      	mov	r0, r3
 800533c:	f7ff ff82 	bl	8005244 <LL_ADC_IsInternalRegulatorEnabled>
 8005340:	4603      	mov	r3, r0
 8005342:	2b00      	cmp	r3, #0
 8005344:	d115      	bne.n	8005372 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4618      	mov	r0, r3
 800534c:	f7ff ff66 	bl	800521c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005350:	4b9c      	ldr	r3, [pc, #624]	@ (80055c4 <HAL_ADC_Init+0x2e4>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	099b      	lsrs	r3, r3, #6
 8005356:	4a9c      	ldr	r2, [pc, #624]	@ (80055c8 <HAL_ADC_Init+0x2e8>)
 8005358:	fba2 2303 	umull	r2, r3, r2, r3
 800535c:	099b      	lsrs	r3, r3, #6
 800535e:	3301      	adds	r3, #1
 8005360:	005b      	lsls	r3, r3, #1
 8005362:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005364:	e002      	b.n	800536c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	3b01      	subs	r3, #1
 800536a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d1f9      	bne.n	8005366 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4618      	mov	r0, r3
 8005378:	f7ff ff64 	bl	8005244 <LL_ADC_IsInternalRegulatorEnabled>
 800537c:	4603      	mov	r3, r0
 800537e:	2b00      	cmp	r3, #0
 8005380:	d10d      	bne.n	800539e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005386:	f043 0210 	orr.w	r2, r3, #16
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005392:	f043 0201 	orr.w	r2, r3, #1
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4618      	mov	r0, r3
 80053a4:	f7ff ff75 	bl	8005292 <LL_ADC_REG_IsConversionOngoing>
 80053a8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053ae:	f003 0310 	and.w	r3, r3, #16
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	f040 8142 	bne.w	800563c <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	f040 813e 	bne.w	800563c <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053c4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80053c8:	f043 0202 	orr.w	r2, r3, #2
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4618      	mov	r0, r3
 80053d6:	f7ff ff49 	bl	800526c <LL_ADC_IsEnabled>
 80053da:	4603      	mov	r3, r0
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d141      	bne.n	8005464 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80053e8:	d004      	beq.n	80053f4 <HAL_ADC_Init+0x114>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a77      	ldr	r2, [pc, #476]	@ (80055cc <HAL_ADC_Init+0x2ec>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d10f      	bne.n	8005414 <HAL_ADC_Init+0x134>
 80053f4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80053f8:	f7ff ff38 	bl	800526c <LL_ADC_IsEnabled>
 80053fc:	4604      	mov	r4, r0
 80053fe:	4873      	ldr	r0, [pc, #460]	@ (80055cc <HAL_ADC_Init+0x2ec>)
 8005400:	f7ff ff34 	bl	800526c <LL_ADC_IsEnabled>
 8005404:	4603      	mov	r3, r0
 8005406:	4323      	orrs	r3, r4
 8005408:	2b00      	cmp	r3, #0
 800540a:	bf0c      	ite	eq
 800540c:	2301      	moveq	r3, #1
 800540e:	2300      	movne	r3, #0
 8005410:	b2db      	uxtb	r3, r3
 8005412:	e012      	b.n	800543a <HAL_ADC_Init+0x15a>
 8005414:	486e      	ldr	r0, [pc, #440]	@ (80055d0 <HAL_ADC_Init+0x2f0>)
 8005416:	f7ff ff29 	bl	800526c <LL_ADC_IsEnabled>
 800541a:	4604      	mov	r4, r0
 800541c:	486d      	ldr	r0, [pc, #436]	@ (80055d4 <HAL_ADC_Init+0x2f4>)
 800541e:	f7ff ff25 	bl	800526c <LL_ADC_IsEnabled>
 8005422:	4603      	mov	r3, r0
 8005424:	431c      	orrs	r4, r3
 8005426:	486c      	ldr	r0, [pc, #432]	@ (80055d8 <HAL_ADC_Init+0x2f8>)
 8005428:	f7ff ff20 	bl	800526c <LL_ADC_IsEnabled>
 800542c:	4603      	mov	r3, r0
 800542e:	4323      	orrs	r3, r4
 8005430:	2b00      	cmp	r3, #0
 8005432:	bf0c      	ite	eq
 8005434:	2301      	moveq	r3, #1
 8005436:	2300      	movne	r3, #0
 8005438:	b2db      	uxtb	r3, r3
 800543a:	2b00      	cmp	r3, #0
 800543c:	d012      	beq.n	8005464 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005446:	d004      	beq.n	8005452 <HAL_ADC_Init+0x172>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a5f      	ldr	r2, [pc, #380]	@ (80055cc <HAL_ADC_Init+0x2ec>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d101      	bne.n	8005456 <HAL_ADC_Init+0x176>
 8005452:	4a62      	ldr	r2, [pc, #392]	@ (80055dc <HAL_ADC_Init+0x2fc>)
 8005454:	e000      	b.n	8005458 <HAL_ADC_Init+0x178>
 8005456:	4a62      	ldr	r2, [pc, #392]	@ (80055e0 <HAL_ADC_Init+0x300>)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	4619      	mov	r1, r3
 800545e:	4610      	mov	r0, r2
 8005460:	f7ff fd68 	bl	8004f34 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	7f5b      	ldrb	r3, [r3, #29]
 8005468:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800546e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005474:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800547a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005482:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005484:	4313      	orrs	r3, r2
 8005486:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800548e:	2b01      	cmp	r3, #1
 8005490:	d106      	bne.n	80054a0 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005496:	3b01      	subs	r3, #1
 8005498:	045b      	lsls	r3, r3, #17
 800549a:	69ba      	ldr	r2, [r7, #24]
 800549c:	4313      	orrs	r3, r2
 800549e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d009      	beq.n	80054bc <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ac:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054b4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80054b6:	69ba      	ldr	r2, [r7, #24]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68da      	ldr	r2, [r3, #12]
 80054c2:	4b48      	ldr	r3, [pc, #288]	@ (80055e4 <HAL_ADC_Init+0x304>)
 80054c4:	4013      	ands	r3, r2
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	6812      	ldr	r2, [r2, #0]
 80054ca:	69b9      	ldr	r1, [r7, #24]
 80054cc:	430b      	orrs	r3, r1
 80054ce:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	691b      	ldr	r3, [r3, #16]
 80054d6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	430a      	orrs	r2, r1
 80054e4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4618      	mov	r0, r3
 80054ec:	f7ff fee4 	bl	80052b8 <LL_ADC_INJ_IsConversionOngoing>
 80054f0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d17f      	bne.n	80055f8 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d17c      	bne.n	80055f8 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005502:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800550a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800550c:	4313      	orrs	r3, r2
 800550e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800551a:	f023 0302 	bic.w	r3, r3, #2
 800551e:	687a      	ldr	r2, [r7, #4]
 8005520:	6812      	ldr	r2, [r2, #0]
 8005522:	69b9      	ldr	r1, [r7, #24]
 8005524:	430b      	orrs	r3, r1
 8005526:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	691b      	ldr	r3, [r3, #16]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d017      	beq.n	8005560 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	691a      	ldr	r2, [r3, #16]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800553e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005548:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800554c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	6911      	ldr	r1, [r2, #16]
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	6812      	ldr	r2, [r2, #0]
 8005558:	430b      	orrs	r3, r1
 800555a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800555e:	e013      	b.n	8005588 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	691a      	ldr	r2, [r3, #16]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800556e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005578:	687a      	ldr	r2, [r7, #4]
 800557a:	6812      	ldr	r2, [r2, #0]
 800557c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005580:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005584:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800558e:	2b01      	cmp	r3, #1
 8005590:	d12a      	bne.n	80055e8 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	691b      	ldr	r3, [r3, #16]
 8005598:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800559c:	f023 0304 	bic.w	r3, r3, #4
 80055a0:	687a      	ldr	r2, [r7, #4]
 80055a2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80055a4:	687a      	ldr	r2, [r7, #4]
 80055a6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80055a8:	4311      	orrs	r1, r2
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80055ae:	4311      	orrs	r1, r2
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80055b4:	430a      	orrs	r2, r1
 80055b6:	431a      	orrs	r2, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f042 0201 	orr.w	r2, r2, #1
 80055c0:	611a      	str	r2, [r3, #16]
 80055c2:	e019      	b.n	80055f8 <HAL_ADC_Init+0x318>
 80055c4:	2000001c 	.word	0x2000001c
 80055c8:	053e2d63 	.word	0x053e2d63
 80055cc:	50000100 	.word	0x50000100
 80055d0:	50000400 	.word	0x50000400
 80055d4:	50000500 	.word	0x50000500
 80055d8:	50000600 	.word	0x50000600
 80055dc:	50000300 	.word	0x50000300
 80055e0:	50000700 	.word	0x50000700
 80055e4:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	691a      	ldr	r2, [r3, #16]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f022 0201 	bic.w	r2, r2, #1
 80055f6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	695b      	ldr	r3, [r3, #20]
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d10c      	bne.n	800561a <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005606:	f023 010f 	bic.w	r1, r3, #15
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6a1b      	ldr	r3, [r3, #32]
 800560e:	1e5a      	subs	r2, r3, #1
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	430a      	orrs	r2, r1
 8005616:	631a      	str	r2, [r3, #48]	@ 0x30
 8005618:	e007      	b.n	800562a <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f022 020f 	bic.w	r2, r2, #15
 8005628:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800562e:	f023 0303 	bic.w	r3, r3, #3
 8005632:	f043 0201 	orr.w	r2, r3, #1
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	65da      	str	r2, [r3, #92]	@ 0x5c
 800563a:	e007      	b.n	800564c <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005640:	f043 0210 	orr.w	r2, r3, #16
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800564c:	7ffb      	ldrb	r3, [r7, #31]
}
 800564e:	4618      	mov	r0, r3
 8005650:	3724      	adds	r7, #36	@ 0x24
 8005652:	46bd      	mov	sp, r7
 8005654:	bd90      	pop	{r4, r7, pc}
 8005656:	bf00      	nop

08005658 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b0b6      	sub	sp, #216	@ 0xd8
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
 8005660:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005662:	2300      	movs	r3, #0
 8005664:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005668:	2300      	movs	r3, #0
 800566a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005672:	2b01      	cmp	r3, #1
 8005674:	d102      	bne.n	800567c <HAL_ADC_ConfigChannel+0x24>
 8005676:	2302      	movs	r3, #2
 8005678:	f000 bc13 	b.w	8005ea2 <HAL_ADC_ConfigChannel+0x84a>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4618      	mov	r0, r3
 800568a:	f7ff fe02 	bl	8005292 <LL_ADC_REG_IsConversionOngoing>
 800568e:	4603      	mov	r3, r0
 8005690:	2b00      	cmp	r3, #0
 8005692:	f040 83f3 	bne.w	8005e7c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6818      	ldr	r0, [r3, #0]
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	6859      	ldr	r1, [r3, #4]
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	461a      	mov	r2, r3
 80056a4:	f7ff fd18 	bl	80050d8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4618      	mov	r0, r3
 80056ae:	f7ff fdf0 	bl	8005292 <LL_ADC_REG_IsConversionOngoing>
 80056b2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4618      	mov	r0, r3
 80056bc:	f7ff fdfc 	bl	80052b8 <LL_ADC_INJ_IsConversionOngoing>
 80056c0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80056c4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	f040 81d9 	bne.w	8005a80 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80056ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	f040 81d4 	bne.w	8005a80 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80056e0:	d10f      	bne.n	8005702 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6818      	ldr	r0, [r3, #0]
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	2200      	movs	r2, #0
 80056ec:	4619      	mov	r1, r3
 80056ee:	f7ff fd1f 	bl	8005130 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80056fa:	4618      	mov	r0, r3
 80056fc:	f7ff fcd9 	bl	80050b2 <LL_ADC_SetSamplingTimeCommonConfig>
 8005700:	e00e      	b.n	8005720 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6818      	ldr	r0, [r3, #0]
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	6819      	ldr	r1, [r3, #0]
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	461a      	mov	r2, r3
 8005710:	f7ff fd0e 	bl	8005130 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	2100      	movs	r1, #0
 800571a:	4618      	mov	r0, r3
 800571c:	f7ff fcc9 	bl	80050b2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	695a      	ldr	r2, [r3, #20]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	08db      	lsrs	r3, r3, #3
 800572c:	f003 0303 	and.w	r3, r3, #3
 8005730:	005b      	lsls	r3, r3, #1
 8005732:	fa02 f303 	lsl.w	r3, r2, r3
 8005736:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	691b      	ldr	r3, [r3, #16]
 800573e:	2b04      	cmp	r3, #4
 8005740:	d022      	beq.n	8005788 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6818      	ldr	r0, [r3, #0]
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	6919      	ldr	r1, [r3, #16]
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005752:	f7ff fc23 	bl	8004f9c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6818      	ldr	r0, [r3, #0]
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	6919      	ldr	r1, [r3, #16]
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	699b      	ldr	r3, [r3, #24]
 8005762:	461a      	mov	r2, r3
 8005764:	f7ff fc6f 	bl	8005046 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6818      	ldr	r0, [r3, #0]
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005774:	2b01      	cmp	r3, #1
 8005776:	d102      	bne.n	800577e <HAL_ADC_ConfigChannel+0x126>
 8005778:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800577c:	e000      	b.n	8005780 <HAL_ADC_ConfigChannel+0x128>
 800577e:	2300      	movs	r3, #0
 8005780:	461a      	mov	r2, r3
 8005782:	f7ff fc7b 	bl	800507c <LL_ADC_SetOffsetSaturation>
 8005786:	e17b      	b.n	8005a80 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	2100      	movs	r1, #0
 800578e:	4618      	mov	r0, r3
 8005790:	f7ff fc28 	bl	8004fe4 <LL_ADC_GetOffsetChannel>
 8005794:	4603      	mov	r3, r0
 8005796:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800579a:	2b00      	cmp	r3, #0
 800579c:	d10a      	bne.n	80057b4 <HAL_ADC_ConfigChannel+0x15c>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	2100      	movs	r1, #0
 80057a4:	4618      	mov	r0, r3
 80057a6:	f7ff fc1d 	bl	8004fe4 <LL_ADC_GetOffsetChannel>
 80057aa:	4603      	mov	r3, r0
 80057ac:	0e9b      	lsrs	r3, r3, #26
 80057ae:	f003 021f 	and.w	r2, r3, #31
 80057b2:	e01e      	b.n	80057f2 <HAL_ADC_ConfigChannel+0x19a>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2100      	movs	r1, #0
 80057ba:	4618      	mov	r0, r3
 80057bc:	f7ff fc12 	bl	8004fe4 <LL_ADC_GetOffsetChannel>
 80057c0:	4603      	mov	r3, r0
 80057c2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057c6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80057ca:	fa93 f3a3 	rbit	r3, r3
 80057ce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80057d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80057d6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80057da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d101      	bne.n	80057e6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80057e2:	2320      	movs	r3, #32
 80057e4:	e004      	b.n	80057f0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80057e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80057ea:	fab3 f383 	clz	r3, r3
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d105      	bne.n	800580a <HAL_ADC_ConfigChannel+0x1b2>
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	0e9b      	lsrs	r3, r3, #26
 8005804:	f003 031f 	and.w	r3, r3, #31
 8005808:	e018      	b.n	800583c <HAL_ADC_ConfigChannel+0x1e4>
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005812:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005816:	fa93 f3a3 	rbit	r3, r3
 800581a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800581e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005822:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8005826:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800582a:	2b00      	cmp	r3, #0
 800582c:	d101      	bne.n	8005832 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800582e:	2320      	movs	r3, #32
 8005830:	e004      	b.n	800583c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8005832:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005836:	fab3 f383 	clz	r3, r3
 800583a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800583c:	429a      	cmp	r2, r3
 800583e:	d106      	bne.n	800584e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	2200      	movs	r2, #0
 8005846:	2100      	movs	r1, #0
 8005848:	4618      	mov	r0, r3
 800584a:	f7ff fbe1 	bl	8005010 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	2101      	movs	r1, #1
 8005854:	4618      	mov	r0, r3
 8005856:	f7ff fbc5 	bl	8004fe4 <LL_ADC_GetOffsetChannel>
 800585a:	4603      	mov	r3, r0
 800585c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005860:	2b00      	cmp	r3, #0
 8005862:	d10a      	bne.n	800587a <HAL_ADC_ConfigChannel+0x222>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	2101      	movs	r1, #1
 800586a:	4618      	mov	r0, r3
 800586c:	f7ff fbba 	bl	8004fe4 <LL_ADC_GetOffsetChannel>
 8005870:	4603      	mov	r3, r0
 8005872:	0e9b      	lsrs	r3, r3, #26
 8005874:	f003 021f 	and.w	r2, r3, #31
 8005878:	e01e      	b.n	80058b8 <HAL_ADC_ConfigChannel+0x260>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	2101      	movs	r1, #1
 8005880:	4618      	mov	r0, r3
 8005882:	f7ff fbaf 	bl	8004fe4 <LL_ADC_GetOffsetChannel>
 8005886:	4603      	mov	r3, r0
 8005888:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800588c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005890:	fa93 f3a3 	rbit	r3, r3
 8005894:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8005898:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800589c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80058a0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d101      	bne.n	80058ac <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80058a8:	2320      	movs	r3, #32
 80058aa:	e004      	b.n	80058b6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80058ac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80058b0:	fab3 f383 	clz	r3, r3
 80058b4:	b2db      	uxtb	r3, r3
 80058b6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d105      	bne.n	80058d0 <HAL_ADC_ConfigChannel+0x278>
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	0e9b      	lsrs	r3, r3, #26
 80058ca:	f003 031f 	and.w	r3, r3, #31
 80058ce:	e018      	b.n	8005902 <HAL_ADC_ConfigChannel+0x2aa>
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80058dc:	fa93 f3a3 	rbit	r3, r3
 80058e0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80058e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80058e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80058ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d101      	bne.n	80058f8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80058f4:	2320      	movs	r3, #32
 80058f6:	e004      	b.n	8005902 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80058f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80058fc:	fab3 f383 	clz	r3, r3
 8005900:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005902:	429a      	cmp	r2, r3
 8005904:	d106      	bne.n	8005914 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	2200      	movs	r2, #0
 800590c:	2101      	movs	r1, #1
 800590e:	4618      	mov	r0, r3
 8005910:	f7ff fb7e 	bl	8005010 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	2102      	movs	r1, #2
 800591a:	4618      	mov	r0, r3
 800591c:	f7ff fb62 	bl	8004fe4 <LL_ADC_GetOffsetChannel>
 8005920:	4603      	mov	r3, r0
 8005922:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005926:	2b00      	cmp	r3, #0
 8005928:	d10a      	bne.n	8005940 <HAL_ADC_ConfigChannel+0x2e8>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	2102      	movs	r1, #2
 8005930:	4618      	mov	r0, r3
 8005932:	f7ff fb57 	bl	8004fe4 <LL_ADC_GetOffsetChannel>
 8005936:	4603      	mov	r3, r0
 8005938:	0e9b      	lsrs	r3, r3, #26
 800593a:	f003 021f 	and.w	r2, r3, #31
 800593e:	e01e      	b.n	800597e <HAL_ADC_ConfigChannel+0x326>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	2102      	movs	r1, #2
 8005946:	4618      	mov	r0, r3
 8005948:	f7ff fb4c 	bl	8004fe4 <LL_ADC_GetOffsetChannel>
 800594c:	4603      	mov	r3, r0
 800594e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005952:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005956:	fa93 f3a3 	rbit	r3, r3
 800595a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800595e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005962:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8005966:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800596a:	2b00      	cmp	r3, #0
 800596c:	d101      	bne.n	8005972 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800596e:	2320      	movs	r3, #32
 8005970:	e004      	b.n	800597c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8005972:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005976:	fab3 f383 	clz	r3, r3
 800597a:	b2db      	uxtb	r3, r3
 800597c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005986:	2b00      	cmp	r3, #0
 8005988:	d105      	bne.n	8005996 <HAL_ADC_ConfigChannel+0x33e>
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	0e9b      	lsrs	r3, r3, #26
 8005990:	f003 031f 	and.w	r3, r3, #31
 8005994:	e016      	b.n	80059c4 <HAL_ADC_ConfigChannel+0x36c>
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800599e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80059a2:	fa93 f3a3 	rbit	r3, r3
 80059a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80059a8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80059aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80059ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d101      	bne.n	80059ba <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80059b6:	2320      	movs	r3, #32
 80059b8:	e004      	b.n	80059c4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80059ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80059be:	fab3 f383 	clz	r3, r3
 80059c2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d106      	bne.n	80059d6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	2200      	movs	r2, #0
 80059ce:	2102      	movs	r1, #2
 80059d0:	4618      	mov	r0, r3
 80059d2:	f7ff fb1d 	bl	8005010 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2103      	movs	r1, #3
 80059dc:	4618      	mov	r0, r3
 80059de:	f7ff fb01 	bl	8004fe4 <LL_ADC_GetOffsetChannel>
 80059e2:	4603      	mov	r3, r0
 80059e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d10a      	bne.n	8005a02 <HAL_ADC_ConfigChannel+0x3aa>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2103      	movs	r1, #3
 80059f2:	4618      	mov	r0, r3
 80059f4:	f7ff faf6 	bl	8004fe4 <LL_ADC_GetOffsetChannel>
 80059f8:	4603      	mov	r3, r0
 80059fa:	0e9b      	lsrs	r3, r3, #26
 80059fc:	f003 021f 	and.w	r2, r3, #31
 8005a00:	e017      	b.n	8005a32 <HAL_ADC_ConfigChannel+0x3da>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2103      	movs	r1, #3
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f7ff faeb 	bl	8004fe4 <LL_ADC_GetOffsetChannel>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a14:	fa93 f3a3 	rbit	r3, r3
 8005a18:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8005a1a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a1c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8005a1e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d101      	bne.n	8005a28 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8005a24:	2320      	movs	r3, #32
 8005a26:	e003      	b.n	8005a30 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8005a28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a2a:	fab3 f383 	clz	r3, r3
 8005a2e:	b2db      	uxtb	r3, r3
 8005a30:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d105      	bne.n	8005a4a <HAL_ADC_ConfigChannel+0x3f2>
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	0e9b      	lsrs	r3, r3, #26
 8005a44:	f003 031f 	and.w	r3, r3, #31
 8005a48:	e011      	b.n	8005a6e <HAL_ADC_ConfigChannel+0x416>
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a50:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a52:	fa93 f3a3 	rbit	r3, r3
 8005a56:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005a58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005a5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d101      	bne.n	8005a66 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8005a62:	2320      	movs	r3, #32
 8005a64:	e003      	b.n	8005a6e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8005a66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a68:	fab3 f383 	clz	r3, r3
 8005a6c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d106      	bne.n	8005a80 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	2200      	movs	r2, #0
 8005a78:	2103      	movs	r1, #3
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f7ff fac8 	bl	8005010 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4618      	mov	r0, r3
 8005a86:	f7ff fbf1 	bl	800526c <LL_ADC_IsEnabled>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	f040 813d 	bne.w	8005d0c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6818      	ldr	r0, [r3, #0]
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	6819      	ldr	r1, [r3, #0]
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	68db      	ldr	r3, [r3, #12]
 8005a9e:	461a      	mov	r2, r3
 8005aa0:	f7ff fb72 	bl	8005188 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	4aa2      	ldr	r2, [pc, #648]	@ (8005d34 <HAL_ADC_ConfigChannel+0x6dc>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	f040 812e 	bne.w	8005d0c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d10b      	bne.n	8005ad8 <HAL_ADC_ConfigChannel+0x480>
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	0e9b      	lsrs	r3, r3, #26
 8005ac6:	3301      	adds	r3, #1
 8005ac8:	f003 031f 	and.w	r3, r3, #31
 8005acc:	2b09      	cmp	r3, #9
 8005ace:	bf94      	ite	ls
 8005ad0:	2301      	movls	r3, #1
 8005ad2:	2300      	movhi	r3, #0
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	e019      	b.n	8005b0c <HAL_ADC_ConfigChannel+0x4b4>
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ade:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ae0:	fa93 f3a3 	rbit	r3, r3
 8005ae4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8005ae6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005ae8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8005aea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d101      	bne.n	8005af4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8005af0:	2320      	movs	r3, #32
 8005af2:	e003      	b.n	8005afc <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8005af4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005af6:	fab3 f383 	clz	r3, r3
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	3301      	adds	r3, #1
 8005afe:	f003 031f 	and.w	r3, r3, #31
 8005b02:	2b09      	cmp	r3, #9
 8005b04:	bf94      	ite	ls
 8005b06:	2301      	movls	r3, #1
 8005b08:	2300      	movhi	r3, #0
 8005b0a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d079      	beq.n	8005c04 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d107      	bne.n	8005b2c <HAL_ADC_ConfigChannel+0x4d4>
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	0e9b      	lsrs	r3, r3, #26
 8005b22:	3301      	adds	r3, #1
 8005b24:	069b      	lsls	r3, r3, #26
 8005b26:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005b2a:	e015      	b.n	8005b58 <HAL_ADC_ConfigChannel+0x500>
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b34:	fa93 f3a3 	rbit	r3, r3
 8005b38:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8005b3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b3c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8005b3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d101      	bne.n	8005b48 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8005b44:	2320      	movs	r3, #32
 8005b46:	e003      	b.n	8005b50 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8005b48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b4a:	fab3 f383 	clz	r3, r3
 8005b4e:	b2db      	uxtb	r3, r3
 8005b50:	3301      	adds	r3, #1
 8005b52:	069b      	lsls	r3, r3, #26
 8005b54:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d109      	bne.n	8005b78 <HAL_ADC_ConfigChannel+0x520>
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	0e9b      	lsrs	r3, r3, #26
 8005b6a:	3301      	adds	r3, #1
 8005b6c:	f003 031f 	and.w	r3, r3, #31
 8005b70:	2101      	movs	r1, #1
 8005b72:	fa01 f303 	lsl.w	r3, r1, r3
 8005b76:	e017      	b.n	8005ba8 <HAL_ADC_ConfigChannel+0x550>
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b80:	fa93 f3a3 	rbit	r3, r3
 8005b84:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8005b86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b88:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005b8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d101      	bne.n	8005b94 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8005b90:	2320      	movs	r3, #32
 8005b92:	e003      	b.n	8005b9c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8005b94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b96:	fab3 f383 	clz	r3, r3
 8005b9a:	b2db      	uxtb	r3, r3
 8005b9c:	3301      	adds	r3, #1
 8005b9e:	f003 031f 	and.w	r3, r3, #31
 8005ba2:	2101      	movs	r1, #1
 8005ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ba8:	ea42 0103 	orr.w	r1, r2, r3
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d10a      	bne.n	8005bce <HAL_ADC_ConfigChannel+0x576>
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	0e9b      	lsrs	r3, r3, #26
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	f003 021f 	and.w	r2, r3, #31
 8005bc4:	4613      	mov	r3, r2
 8005bc6:	005b      	lsls	r3, r3, #1
 8005bc8:	4413      	add	r3, r2
 8005bca:	051b      	lsls	r3, r3, #20
 8005bcc:	e018      	b.n	8005c00 <HAL_ADC_ConfigChannel+0x5a8>
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bd6:	fa93 f3a3 	rbit	r3, r3
 8005bda:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005bdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005be0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d101      	bne.n	8005bea <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8005be6:	2320      	movs	r3, #32
 8005be8:	e003      	b.n	8005bf2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8005bea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bec:	fab3 f383 	clz	r3, r3
 8005bf0:	b2db      	uxtb	r3, r3
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	f003 021f 	and.w	r2, r3, #31
 8005bf8:	4613      	mov	r3, r2
 8005bfa:	005b      	lsls	r3, r3, #1
 8005bfc:	4413      	add	r3, r2
 8005bfe:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005c00:	430b      	orrs	r3, r1
 8005c02:	e07e      	b.n	8005d02 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d107      	bne.n	8005c20 <HAL_ADC_ConfigChannel+0x5c8>
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	0e9b      	lsrs	r3, r3, #26
 8005c16:	3301      	adds	r3, #1
 8005c18:	069b      	lsls	r3, r3, #26
 8005c1a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005c1e:	e015      	b.n	8005c4c <HAL_ADC_ConfigChannel+0x5f4>
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c28:	fa93 f3a3 	rbit	r3, r3
 8005c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8005c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c30:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8005c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d101      	bne.n	8005c3c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8005c38:	2320      	movs	r3, #32
 8005c3a:	e003      	b.n	8005c44 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8005c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c3e:	fab3 f383 	clz	r3, r3
 8005c42:	b2db      	uxtb	r3, r3
 8005c44:	3301      	adds	r3, #1
 8005c46:	069b      	lsls	r3, r3, #26
 8005c48:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d109      	bne.n	8005c6c <HAL_ADC_ConfigChannel+0x614>
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	0e9b      	lsrs	r3, r3, #26
 8005c5e:	3301      	adds	r3, #1
 8005c60:	f003 031f 	and.w	r3, r3, #31
 8005c64:	2101      	movs	r1, #1
 8005c66:	fa01 f303 	lsl.w	r3, r1, r3
 8005c6a:	e017      	b.n	8005c9c <HAL_ADC_ConfigChannel+0x644>
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c72:	6a3b      	ldr	r3, [r7, #32]
 8005c74:	fa93 f3a3 	rbit	r3, r3
 8005c78:	61fb      	str	r3, [r7, #28]
  return result;
 8005c7a:	69fb      	ldr	r3, [r7, #28]
 8005c7c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d101      	bne.n	8005c88 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8005c84:	2320      	movs	r3, #32
 8005c86:	e003      	b.n	8005c90 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8005c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c8a:	fab3 f383 	clz	r3, r3
 8005c8e:	b2db      	uxtb	r3, r3
 8005c90:	3301      	adds	r3, #1
 8005c92:	f003 031f 	and.w	r3, r3, #31
 8005c96:	2101      	movs	r1, #1
 8005c98:	fa01 f303 	lsl.w	r3, r1, r3
 8005c9c:	ea42 0103 	orr.w	r1, r2, r3
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d10d      	bne.n	8005cc8 <HAL_ADC_ConfigChannel+0x670>
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	0e9b      	lsrs	r3, r3, #26
 8005cb2:	3301      	adds	r3, #1
 8005cb4:	f003 021f 	and.w	r2, r3, #31
 8005cb8:	4613      	mov	r3, r2
 8005cba:	005b      	lsls	r3, r3, #1
 8005cbc:	4413      	add	r3, r2
 8005cbe:	3b1e      	subs	r3, #30
 8005cc0:	051b      	lsls	r3, r3, #20
 8005cc2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005cc6:	e01b      	b.n	8005d00 <HAL_ADC_ConfigChannel+0x6a8>
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	fa93 f3a3 	rbit	r3, r3
 8005cd4:	613b      	str	r3, [r7, #16]
  return result;
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005cda:	69bb      	ldr	r3, [r7, #24]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d101      	bne.n	8005ce4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8005ce0:	2320      	movs	r3, #32
 8005ce2:	e003      	b.n	8005cec <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8005ce4:	69bb      	ldr	r3, [r7, #24]
 8005ce6:	fab3 f383 	clz	r3, r3
 8005cea:	b2db      	uxtb	r3, r3
 8005cec:	3301      	adds	r3, #1
 8005cee:	f003 021f 	and.w	r2, r3, #31
 8005cf2:	4613      	mov	r3, r2
 8005cf4:	005b      	lsls	r3, r3, #1
 8005cf6:	4413      	add	r3, r2
 8005cf8:	3b1e      	subs	r3, #30
 8005cfa:	051b      	lsls	r3, r3, #20
 8005cfc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005d00:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005d02:	683a      	ldr	r2, [r7, #0]
 8005d04:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005d06:	4619      	mov	r1, r3
 8005d08:	f7ff fa12 	bl	8005130 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	4b09      	ldr	r3, [pc, #36]	@ (8005d38 <HAL_ADC_ConfigChannel+0x6e0>)
 8005d12:	4013      	ands	r3, r2
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	f000 80be 	beq.w	8005e96 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d22:	d004      	beq.n	8005d2e <HAL_ADC_ConfigChannel+0x6d6>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a04      	ldr	r2, [pc, #16]	@ (8005d3c <HAL_ADC_ConfigChannel+0x6e4>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d10a      	bne.n	8005d44 <HAL_ADC_ConfigChannel+0x6ec>
 8005d2e:	4b04      	ldr	r3, [pc, #16]	@ (8005d40 <HAL_ADC_ConfigChannel+0x6e8>)
 8005d30:	e009      	b.n	8005d46 <HAL_ADC_ConfigChannel+0x6ee>
 8005d32:	bf00      	nop
 8005d34:	407f0000 	.word	0x407f0000
 8005d38:	80080000 	.word	0x80080000
 8005d3c:	50000100 	.word	0x50000100
 8005d40:	50000300 	.word	0x50000300
 8005d44:	4b59      	ldr	r3, [pc, #356]	@ (8005eac <HAL_ADC_ConfigChannel+0x854>)
 8005d46:	4618      	mov	r0, r3
 8005d48:	f7ff f91a 	bl	8004f80 <LL_ADC_GetCommonPathInternalCh>
 8005d4c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a56      	ldr	r2, [pc, #344]	@ (8005eb0 <HAL_ADC_ConfigChannel+0x858>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d004      	beq.n	8005d64 <HAL_ADC_ConfigChannel+0x70c>
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a55      	ldr	r2, [pc, #340]	@ (8005eb4 <HAL_ADC_ConfigChannel+0x85c>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d13a      	bne.n	8005dda <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005d64:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005d68:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d134      	bne.n	8005dda <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d78:	d005      	beq.n	8005d86 <HAL_ADC_ConfigChannel+0x72e>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a4e      	ldr	r2, [pc, #312]	@ (8005eb8 <HAL_ADC_ConfigChannel+0x860>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	f040 8085 	bne.w	8005e90 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d8e:	d004      	beq.n	8005d9a <HAL_ADC_ConfigChannel+0x742>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a49      	ldr	r2, [pc, #292]	@ (8005ebc <HAL_ADC_ConfigChannel+0x864>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d101      	bne.n	8005d9e <HAL_ADC_ConfigChannel+0x746>
 8005d9a:	4a49      	ldr	r2, [pc, #292]	@ (8005ec0 <HAL_ADC_ConfigChannel+0x868>)
 8005d9c:	e000      	b.n	8005da0 <HAL_ADC_ConfigChannel+0x748>
 8005d9e:	4a43      	ldr	r2, [pc, #268]	@ (8005eac <HAL_ADC_ConfigChannel+0x854>)
 8005da0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005da4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005da8:	4619      	mov	r1, r3
 8005daa:	4610      	mov	r0, r2
 8005dac:	f7ff f8d5 	bl	8004f5a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005db0:	4b44      	ldr	r3, [pc, #272]	@ (8005ec4 <HAL_ADC_ConfigChannel+0x86c>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	099b      	lsrs	r3, r3, #6
 8005db6:	4a44      	ldr	r2, [pc, #272]	@ (8005ec8 <HAL_ADC_ConfigChannel+0x870>)
 8005db8:	fba2 2303 	umull	r2, r3, r2, r3
 8005dbc:	099b      	lsrs	r3, r3, #6
 8005dbe:	1c5a      	adds	r2, r3, #1
 8005dc0:	4613      	mov	r3, r2
 8005dc2:	005b      	lsls	r3, r3, #1
 8005dc4:	4413      	add	r3, r2
 8005dc6:	009b      	lsls	r3, r3, #2
 8005dc8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005dca:	e002      	b.n	8005dd2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d1f9      	bne.n	8005dcc <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005dd8:	e05a      	b.n	8005e90 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a3b      	ldr	r2, [pc, #236]	@ (8005ecc <HAL_ADC_ConfigChannel+0x874>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d125      	bne.n	8005e30 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005de4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005de8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d11f      	bne.n	8005e30 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a31      	ldr	r2, [pc, #196]	@ (8005ebc <HAL_ADC_ConfigChannel+0x864>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d104      	bne.n	8005e04 <HAL_ADC_ConfigChannel+0x7ac>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a34      	ldr	r2, [pc, #208]	@ (8005ed0 <HAL_ADC_ConfigChannel+0x878>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d047      	beq.n	8005e94 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e0c:	d004      	beq.n	8005e18 <HAL_ADC_ConfigChannel+0x7c0>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a2a      	ldr	r2, [pc, #168]	@ (8005ebc <HAL_ADC_ConfigChannel+0x864>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d101      	bne.n	8005e1c <HAL_ADC_ConfigChannel+0x7c4>
 8005e18:	4a29      	ldr	r2, [pc, #164]	@ (8005ec0 <HAL_ADC_ConfigChannel+0x868>)
 8005e1a:	e000      	b.n	8005e1e <HAL_ADC_ConfigChannel+0x7c6>
 8005e1c:	4a23      	ldr	r2, [pc, #140]	@ (8005eac <HAL_ADC_ConfigChannel+0x854>)
 8005e1e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e26:	4619      	mov	r1, r3
 8005e28:	4610      	mov	r0, r2
 8005e2a:	f7ff f896 	bl	8004f5a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005e2e:	e031      	b.n	8005e94 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a27      	ldr	r2, [pc, #156]	@ (8005ed4 <HAL_ADC_ConfigChannel+0x87c>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d12d      	bne.n	8005e96 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005e3a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d127      	bne.n	8005e96 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a1c      	ldr	r2, [pc, #112]	@ (8005ebc <HAL_ADC_ConfigChannel+0x864>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d022      	beq.n	8005e96 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e58:	d004      	beq.n	8005e64 <HAL_ADC_ConfigChannel+0x80c>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a17      	ldr	r2, [pc, #92]	@ (8005ebc <HAL_ADC_ConfigChannel+0x864>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d101      	bne.n	8005e68 <HAL_ADC_ConfigChannel+0x810>
 8005e64:	4a16      	ldr	r2, [pc, #88]	@ (8005ec0 <HAL_ADC_ConfigChannel+0x868>)
 8005e66:	e000      	b.n	8005e6a <HAL_ADC_ConfigChannel+0x812>
 8005e68:	4a10      	ldr	r2, [pc, #64]	@ (8005eac <HAL_ADC_ConfigChannel+0x854>)
 8005e6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e6e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005e72:	4619      	mov	r1, r3
 8005e74:	4610      	mov	r0, r2
 8005e76:	f7ff f870 	bl	8004f5a <LL_ADC_SetCommonPathInternalCh>
 8005e7a:	e00c      	b.n	8005e96 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e80:	f043 0220 	orr.w	r2, r3, #32
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8005e8e:	e002      	b.n	8005e96 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005e90:	bf00      	nop
 8005e92:	e000      	b.n	8005e96 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005e94:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005e9e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	37d8      	adds	r7, #216	@ 0xd8
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}
 8005eaa:	bf00      	nop
 8005eac:	50000700 	.word	0x50000700
 8005eb0:	c3210000 	.word	0xc3210000
 8005eb4:	90c00010 	.word	0x90c00010
 8005eb8:	50000600 	.word	0x50000600
 8005ebc:	50000100 	.word	0x50000100
 8005ec0:	50000300 	.word	0x50000300
 8005ec4:	2000001c 	.word	0x2000001c
 8005ec8:	053e2d63 	.word	0x053e2d63
 8005ecc:	c7520000 	.word	0xc7520000
 8005ed0:	50000500 	.word	0x50000500
 8005ed4:	cb840000 	.word	0xcb840000

08005ed8 <LL_ADC_IsEnabled>:
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b083      	sub	sp, #12
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	f003 0301 	and.w	r3, r3, #1
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d101      	bne.n	8005ef0 <LL_ADC_IsEnabled+0x18>
 8005eec:	2301      	movs	r3, #1
 8005eee:	e000      	b.n	8005ef2 <LL_ADC_IsEnabled+0x1a>
 8005ef0:	2300      	movs	r3, #0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	370c      	adds	r7, #12
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efc:	4770      	bx	lr

08005efe <LL_ADC_REG_IsConversionOngoing>:
{
 8005efe:	b480      	push	{r7}
 8005f00:	b083      	sub	sp, #12
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	f003 0304 	and.w	r3, r3, #4
 8005f0e:	2b04      	cmp	r3, #4
 8005f10:	d101      	bne.n	8005f16 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005f12:	2301      	movs	r3, #1
 8005f14:	e000      	b.n	8005f18 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005f16:	2300      	movs	r3, #0
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	370c      	adds	r7, #12
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f22:	4770      	bx	lr

08005f24 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005f24:	b590      	push	{r4, r7, lr}
 8005f26:	b0a1      	sub	sp, #132	@ 0x84
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
 8005f2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d101      	bne.n	8005f42 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005f3e:	2302      	movs	r3, #2
 8005f40:	e0e7      	b.n	8006112 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2201      	movs	r2, #1
 8005f46:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005f4e:	2300      	movs	r3, #0
 8005f50:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f5a:	d102      	bne.n	8005f62 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005f5c:	4b6f      	ldr	r3, [pc, #444]	@ (800611c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005f5e:	60bb      	str	r3, [r7, #8]
 8005f60:	e009      	b.n	8005f76 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a6e      	ldr	r2, [pc, #440]	@ (8006120 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d102      	bne.n	8005f72 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8005f6c:	4b6d      	ldr	r3, [pc, #436]	@ (8006124 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005f6e:	60bb      	str	r3, [r7, #8]
 8005f70:	e001      	b.n	8005f76 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005f72:	2300      	movs	r3, #0
 8005f74:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d10b      	bne.n	8005f94 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f80:	f043 0220 	orr.w	r2, r3, #32
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005f90:	2301      	movs	r3, #1
 8005f92:	e0be      	b.n	8006112 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	4618      	mov	r0, r3
 8005f98:	f7ff ffb1 	bl	8005efe <LL_ADC_REG_IsConversionOngoing>
 8005f9c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f7ff ffab 	bl	8005efe <LL_ADC_REG_IsConversionOngoing>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	f040 80a0 	bne.w	80060f0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005fb0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f040 809c 	bne.w	80060f0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005fc0:	d004      	beq.n	8005fcc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a55      	ldr	r2, [pc, #340]	@ (800611c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d101      	bne.n	8005fd0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005fcc:	4b56      	ldr	r3, [pc, #344]	@ (8006128 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8005fce:	e000      	b.n	8005fd2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005fd0:	4b56      	ldr	r3, [pc, #344]	@ (800612c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8005fd2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d04b      	beq.n	8006074 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005fdc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	6859      	ldr	r1, [r3, #4]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005fee:	035b      	lsls	r3, r3, #13
 8005ff0:	430b      	orrs	r3, r1
 8005ff2:	431a      	orrs	r2, r3
 8005ff4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005ff6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006000:	d004      	beq.n	800600c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a45      	ldr	r2, [pc, #276]	@ (800611c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d10f      	bne.n	800602c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800600c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006010:	f7ff ff62 	bl	8005ed8 <LL_ADC_IsEnabled>
 8006014:	4604      	mov	r4, r0
 8006016:	4841      	ldr	r0, [pc, #260]	@ (800611c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006018:	f7ff ff5e 	bl	8005ed8 <LL_ADC_IsEnabled>
 800601c:	4603      	mov	r3, r0
 800601e:	4323      	orrs	r3, r4
 8006020:	2b00      	cmp	r3, #0
 8006022:	bf0c      	ite	eq
 8006024:	2301      	moveq	r3, #1
 8006026:	2300      	movne	r3, #0
 8006028:	b2db      	uxtb	r3, r3
 800602a:	e012      	b.n	8006052 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800602c:	483c      	ldr	r0, [pc, #240]	@ (8006120 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800602e:	f7ff ff53 	bl	8005ed8 <LL_ADC_IsEnabled>
 8006032:	4604      	mov	r4, r0
 8006034:	483b      	ldr	r0, [pc, #236]	@ (8006124 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8006036:	f7ff ff4f 	bl	8005ed8 <LL_ADC_IsEnabled>
 800603a:	4603      	mov	r3, r0
 800603c:	431c      	orrs	r4, r3
 800603e:	483c      	ldr	r0, [pc, #240]	@ (8006130 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8006040:	f7ff ff4a 	bl	8005ed8 <LL_ADC_IsEnabled>
 8006044:	4603      	mov	r3, r0
 8006046:	4323      	orrs	r3, r4
 8006048:	2b00      	cmp	r3, #0
 800604a:	bf0c      	ite	eq
 800604c:	2301      	moveq	r3, #1
 800604e:	2300      	movne	r3, #0
 8006050:	b2db      	uxtb	r3, r3
 8006052:	2b00      	cmp	r3, #0
 8006054:	d056      	beq.n	8006104 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006056:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800605e:	f023 030f 	bic.w	r3, r3, #15
 8006062:	683a      	ldr	r2, [r7, #0]
 8006064:	6811      	ldr	r1, [r2, #0]
 8006066:	683a      	ldr	r2, [r7, #0]
 8006068:	6892      	ldr	r2, [r2, #8]
 800606a:	430a      	orrs	r2, r1
 800606c:	431a      	orrs	r2, r3
 800606e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006070:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006072:	e047      	b.n	8006104 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006074:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800607c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800607e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006088:	d004      	beq.n	8006094 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a23      	ldr	r2, [pc, #140]	@ (800611c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d10f      	bne.n	80060b4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8006094:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006098:	f7ff ff1e 	bl	8005ed8 <LL_ADC_IsEnabled>
 800609c:	4604      	mov	r4, r0
 800609e:	481f      	ldr	r0, [pc, #124]	@ (800611c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80060a0:	f7ff ff1a 	bl	8005ed8 <LL_ADC_IsEnabled>
 80060a4:	4603      	mov	r3, r0
 80060a6:	4323      	orrs	r3, r4
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	bf0c      	ite	eq
 80060ac:	2301      	moveq	r3, #1
 80060ae:	2300      	movne	r3, #0
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	e012      	b.n	80060da <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80060b4:	481a      	ldr	r0, [pc, #104]	@ (8006120 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80060b6:	f7ff ff0f 	bl	8005ed8 <LL_ADC_IsEnabled>
 80060ba:	4604      	mov	r4, r0
 80060bc:	4819      	ldr	r0, [pc, #100]	@ (8006124 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80060be:	f7ff ff0b 	bl	8005ed8 <LL_ADC_IsEnabled>
 80060c2:	4603      	mov	r3, r0
 80060c4:	431c      	orrs	r4, r3
 80060c6:	481a      	ldr	r0, [pc, #104]	@ (8006130 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80060c8:	f7ff ff06 	bl	8005ed8 <LL_ADC_IsEnabled>
 80060cc:	4603      	mov	r3, r0
 80060ce:	4323      	orrs	r3, r4
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	bf0c      	ite	eq
 80060d4:	2301      	moveq	r3, #1
 80060d6:	2300      	movne	r3, #0
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d012      	beq.n	8006104 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80060de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80060e6:	f023 030f 	bic.w	r3, r3, #15
 80060ea:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80060ec:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80060ee:	e009      	b.n	8006104 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060f4:	f043 0220 	orr.w	r2, r3, #32
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80060fc:	2301      	movs	r3, #1
 80060fe:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8006102:	e000      	b.n	8006106 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006104:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2200      	movs	r2, #0
 800610a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800610e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8006112:	4618      	mov	r0, r3
 8006114:	3784      	adds	r7, #132	@ 0x84
 8006116:	46bd      	mov	sp, r7
 8006118:	bd90      	pop	{r4, r7, pc}
 800611a:	bf00      	nop
 800611c:	50000100 	.word	0x50000100
 8006120:	50000400 	.word	0x50000400
 8006124:	50000500 	.word	0x50000500
 8006128:	50000300 	.word	0x50000300
 800612c:	50000700 	.word	0x50000700
 8006130:	50000600 	.word	0x50000600

08006134 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006134:	b480      	push	{r7}
 8006136:	b085      	sub	sp, #20
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f003 0307 	and.w	r3, r3, #7
 8006142:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006144:	4b0c      	ldr	r3, [pc, #48]	@ (8006178 <__NVIC_SetPriorityGrouping+0x44>)
 8006146:	68db      	ldr	r3, [r3, #12]
 8006148:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800614a:	68ba      	ldr	r2, [r7, #8]
 800614c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006150:	4013      	ands	r3, r2
 8006152:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800615c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006160:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006164:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006166:	4a04      	ldr	r2, [pc, #16]	@ (8006178 <__NVIC_SetPriorityGrouping+0x44>)
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	60d3      	str	r3, [r2, #12]
}
 800616c:	bf00      	nop
 800616e:	3714      	adds	r7, #20
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr
 8006178:	e000ed00 	.word	0xe000ed00

0800617c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800617c:	b480      	push	{r7}
 800617e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006180:	4b04      	ldr	r3, [pc, #16]	@ (8006194 <__NVIC_GetPriorityGrouping+0x18>)
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	0a1b      	lsrs	r3, r3, #8
 8006186:	f003 0307 	and.w	r3, r3, #7
}
 800618a:	4618      	mov	r0, r3
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr
 8006194:	e000ed00 	.word	0xe000ed00

08006198 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006198:	b480      	push	{r7}
 800619a:	b083      	sub	sp, #12
 800619c:	af00      	add	r7, sp, #0
 800619e:	4603      	mov	r3, r0
 80061a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80061a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	db0b      	blt.n	80061c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80061aa:	79fb      	ldrb	r3, [r7, #7]
 80061ac:	f003 021f 	and.w	r2, r3, #31
 80061b0:	4907      	ldr	r1, [pc, #28]	@ (80061d0 <__NVIC_EnableIRQ+0x38>)
 80061b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061b6:	095b      	lsrs	r3, r3, #5
 80061b8:	2001      	movs	r0, #1
 80061ba:	fa00 f202 	lsl.w	r2, r0, r2
 80061be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80061c2:	bf00      	nop
 80061c4:	370c      	adds	r7, #12
 80061c6:	46bd      	mov	sp, r7
 80061c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061cc:	4770      	bx	lr
 80061ce:	bf00      	nop
 80061d0:	e000e100 	.word	0xe000e100

080061d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b083      	sub	sp, #12
 80061d8:	af00      	add	r7, sp, #0
 80061da:	4603      	mov	r3, r0
 80061dc:	6039      	str	r1, [r7, #0]
 80061de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80061e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	db0a      	blt.n	80061fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	b2da      	uxtb	r2, r3
 80061ec:	490c      	ldr	r1, [pc, #48]	@ (8006220 <__NVIC_SetPriority+0x4c>)
 80061ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061f2:	0112      	lsls	r2, r2, #4
 80061f4:	b2d2      	uxtb	r2, r2
 80061f6:	440b      	add	r3, r1
 80061f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80061fc:	e00a      	b.n	8006214 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	b2da      	uxtb	r2, r3
 8006202:	4908      	ldr	r1, [pc, #32]	@ (8006224 <__NVIC_SetPriority+0x50>)
 8006204:	79fb      	ldrb	r3, [r7, #7]
 8006206:	f003 030f 	and.w	r3, r3, #15
 800620a:	3b04      	subs	r3, #4
 800620c:	0112      	lsls	r2, r2, #4
 800620e:	b2d2      	uxtb	r2, r2
 8006210:	440b      	add	r3, r1
 8006212:	761a      	strb	r2, [r3, #24]
}
 8006214:	bf00      	nop
 8006216:	370c      	adds	r7, #12
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr
 8006220:	e000e100 	.word	0xe000e100
 8006224:	e000ed00 	.word	0xe000ed00

08006228 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006228:	b480      	push	{r7}
 800622a:	b089      	sub	sp, #36	@ 0x24
 800622c:	af00      	add	r7, sp, #0
 800622e:	60f8      	str	r0, [r7, #12]
 8006230:	60b9      	str	r1, [r7, #8]
 8006232:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f003 0307 	and.w	r3, r3, #7
 800623a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800623c:	69fb      	ldr	r3, [r7, #28]
 800623e:	f1c3 0307 	rsb	r3, r3, #7
 8006242:	2b04      	cmp	r3, #4
 8006244:	bf28      	it	cs
 8006246:	2304      	movcs	r3, #4
 8006248:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800624a:	69fb      	ldr	r3, [r7, #28]
 800624c:	3304      	adds	r3, #4
 800624e:	2b06      	cmp	r3, #6
 8006250:	d902      	bls.n	8006258 <NVIC_EncodePriority+0x30>
 8006252:	69fb      	ldr	r3, [r7, #28]
 8006254:	3b03      	subs	r3, #3
 8006256:	e000      	b.n	800625a <NVIC_EncodePriority+0x32>
 8006258:	2300      	movs	r3, #0
 800625a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800625c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006260:	69bb      	ldr	r3, [r7, #24]
 8006262:	fa02 f303 	lsl.w	r3, r2, r3
 8006266:	43da      	mvns	r2, r3
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	401a      	ands	r2, r3
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006270:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	fa01 f303 	lsl.w	r3, r1, r3
 800627a:	43d9      	mvns	r1, r3
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006280:	4313      	orrs	r3, r2
         );
}
 8006282:	4618      	mov	r0, r3
 8006284:	3724      	adds	r7, #36	@ 0x24
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr
	...

08006290 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b082      	sub	sp, #8
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	3b01      	subs	r3, #1
 800629c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80062a0:	d301      	bcc.n	80062a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80062a2:	2301      	movs	r3, #1
 80062a4:	e00f      	b.n	80062c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80062a6:	4a0a      	ldr	r2, [pc, #40]	@ (80062d0 <SysTick_Config+0x40>)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	3b01      	subs	r3, #1
 80062ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80062ae:	210f      	movs	r1, #15
 80062b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80062b4:	f7ff ff8e 	bl	80061d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80062b8:	4b05      	ldr	r3, [pc, #20]	@ (80062d0 <SysTick_Config+0x40>)
 80062ba:	2200      	movs	r2, #0
 80062bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80062be:	4b04      	ldr	r3, [pc, #16]	@ (80062d0 <SysTick_Config+0x40>)
 80062c0:	2207      	movs	r2, #7
 80062c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80062c4:	2300      	movs	r3, #0
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3708      	adds	r7, #8
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}
 80062ce:	bf00      	nop
 80062d0:	e000e010 	.word	0xe000e010

080062d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b082      	sub	sp, #8
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f7ff ff29 	bl	8006134 <__NVIC_SetPriorityGrouping>
}
 80062e2:	bf00      	nop
 80062e4:	3708      	adds	r7, #8
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}

080062ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80062ea:	b580      	push	{r7, lr}
 80062ec:	b086      	sub	sp, #24
 80062ee:	af00      	add	r7, sp, #0
 80062f0:	4603      	mov	r3, r0
 80062f2:	60b9      	str	r1, [r7, #8]
 80062f4:	607a      	str	r2, [r7, #4]
 80062f6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80062f8:	f7ff ff40 	bl	800617c <__NVIC_GetPriorityGrouping>
 80062fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80062fe:	687a      	ldr	r2, [r7, #4]
 8006300:	68b9      	ldr	r1, [r7, #8]
 8006302:	6978      	ldr	r0, [r7, #20]
 8006304:	f7ff ff90 	bl	8006228 <NVIC_EncodePriority>
 8006308:	4602      	mov	r2, r0
 800630a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800630e:	4611      	mov	r1, r2
 8006310:	4618      	mov	r0, r3
 8006312:	f7ff ff5f 	bl	80061d4 <__NVIC_SetPriority>
}
 8006316:	bf00      	nop
 8006318:	3718      	adds	r7, #24
 800631a:	46bd      	mov	sp, r7
 800631c:	bd80      	pop	{r7, pc}

0800631e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800631e:	b580      	push	{r7, lr}
 8006320:	b082      	sub	sp, #8
 8006322:	af00      	add	r7, sp, #0
 8006324:	4603      	mov	r3, r0
 8006326:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006328:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800632c:	4618      	mov	r0, r3
 800632e:	f7ff ff33 	bl	8006198 <__NVIC_EnableIRQ>
}
 8006332:	bf00      	nop
 8006334:	3708      	adds	r7, #8
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}

0800633a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800633a:	b580      	push	{r7, lr}
 800633c:	b082      	sub	sp, #8
 800633e:	af00      	add	r7, sp, #0
 8006340:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f7ff ffa4 	bl	8006290 <SysTick_Config>
 8006348:	4603      	mov	r3, r0
}
 800634a:	4618      	mov	r0, r3
 800634c:	3708      	adds	r7, #8
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}
	...

08006354 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b084      	sub	sp, #16
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d101      	bne.n	8006366 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	e147      	b.n	80065f6 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800636c:	b2db      	uxtb	r3, r3
 800636e:	2b00      	cmp	r3, #0
 8006370:	d106      	bne.n	8006380 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f7fe f952 	bl	8004624 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	699a      	ldr	r2, [r3, #24]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f022 0210 	bic.w	r2, r2, #16
 800638e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006390:	f7fe fda2 	bl	8004ed8 <HAL_GetTick>
 8006394:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006396:	e012      	b.n	80063be <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006398:	f7fe fd9e 	bl	8004ed8 <HAL_GetTick>
 800639c:	4602      	mov	r2, r0
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	1ad3      	subs	r3, r2, r3
 80063a2:	2b0a      	cmp	r3, #10
 80063a4:	d90b      	bls.n	80063be <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063aa:	f043 0201 	orr.w	r2, r3, #1
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2203      	movs	r2, #3
 80063b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e11b      	b.n	80065f6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	699b      	ldr	r3, [r3, #24]
 80063c4:	f003 0308 	and.w	r3, r3, #8
 80063c8:	2b08      	cmp	r3, #8
 80063ca:	d0e5      	beq.n	8006398 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	699a      	ldr	r2, [r3, #24]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f042 0201 	orr.w	r2, r2, #1
 80063da:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80063dc:	f7fe fd7c 	bl	8004ed8 <HAL_GetTick>
 80063e0:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80063e2:	e012      	b.n	800640a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80063e4:	f7fe fd78 	bl	8004ed8 <HAL_GetTick>
 80063e8:	4602      	mov	r2, r0
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	1ad3      	subs	r3, r2, r3
 80063ee:	2b0a      	cmp	r3, #10
 80063f0:	d90b      	bls.n	800640a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063f6:	f043 0201 	orr.w	r2, r3, #1
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2203      	movs	r2, #3
 8006402:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e0f5      	b.n	80065f6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	699b      	ldr	r3, [r3, #24]
 8006410:	f003 0301 	and.w	r3, r3, #1
 8006414:	2b00      	cmp	r3, #0
 8006416:	d0e5      	beq.n	80063e4 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	699a      	ldr	r2, [r3, #24]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f042 0202 	orr.w	r2, r2, #2
 8006426:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a74      	ldr	r2, [pc, #464]	@ (8006600 <HAL_FDCAN_Init+0x2ac>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d103      	bne.n	800643a <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8006432:	4a74      	ldr	r2, [pc, #464]	@ (8006604 <HAL_FDCAN_Init+0x2b0>)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	7c1b      	ldrb	r3, [r3, #16]
 800643e:	2b01      	cmp	r3, #1
 8006440:	d108      	bne.n	8006454 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	699a      	ldr	r2, [r3, #24]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006450:	619a      	str	r2, [r3, #24]
 8006452:	e007      	b.n	8006464 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	699a      	ldr	r2, [r3, #24]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006462:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	7c5b      	ldrb	r3, [r3, #17]
 8006468:	2b01      	cmp	r3, #1
 800646a:	d108      	bne.n	800647e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	699a      	ldr	r2, [r3, #24]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800647a:	619a      	str	r2, [r3, #24]
 800647c:	e007      	b.n	800648e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	699a      	ldr	r2, [r3, #24]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800648c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	7c9b      	ldrb	r3, [r3, #18]
 8006492:	2b01      	cmp	r3, #1
 8006494:	d108      	bne.n	80064a8 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	699a      	ldr	r2, [r3, #24]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80064a4:	619a      	str	r2, [r3, #24]
 80064a6:	e007      	b.n	80064b8 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	699a      	ldr	r2, [r3, #24]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80064b6:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	699b      	ldr	r3, [r3, #24]
 80064be:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	689a      	ldr	r2, [r3, #8]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	430a      	orrs	r2, r1
 80064cc:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	699a      	ldr	r2, [r3, #24]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80064dc:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	691a      	ldr	r2, [r3, #16]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f022 0210 	bic.w	r2, r2, #16
 80064ec:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	68db      	ldr	r3, [r3, #12]
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	d108      	bne.n	8006508 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	699a      	ldr	r2, [r3, #24]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f042 0204 	orr.w	r2, r2, #4
 8006504:	619a      	str	r2, [r3, #24]
 8006506:	e02c      	b.n	8006562 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d028      	beq.n	8006562 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	68db      	ldr	r3, [r3, #12]
 8006514:	2b02      	cmp	r3, #2
 8006516:	d01c      	beq.n	8006552 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	699a      	ldr	r2, [r3, #24]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006526:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	691a      	ldr	r2, [r3, #16]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f042 0210 	orr.w	r2, r2, #16
 8006536:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	2b03      	cmp	r3, #3
 800653e:	d110      	bne.n	8006562 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	699a      	ldr	r2, [r3, #24]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f042 0220 	orr.w	r2, r2, #32
 800654e:	619a      	str	r2, [r3, #24]
 8006550:	e007      	b.n	8006562 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	699a      	ldr	r2, [r3, #24]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f042 0220 	orr.w	r2, r2, #32
 8006560:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	699b      	ldr	r3, [r3, #24]
 8006566:	3b01      	subs	r3, #1
 8006568:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	69db      	ldr	r3, [r3, #28]
 800656e:	3b01      	subs	r3, #1
 8006570:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006572:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6a1b      	ldr	r3, [r3, #32]
 8006578:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800657a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	695b      	ldr	r3, [r3, #20]
 8006582:	3b01      	subs	r3, #1
 8006584:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800658a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800658c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006596:	d115      	bne.n	80065c4 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800659c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a2:	3b01      	subs	r3, #1
 80065a4:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80065a6:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065ac:	3b01      	subs	r3, #1
 80065ae:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80065b0:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065b8:	3b01      	subs	r3, #1
 80065ba:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80065c0:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80065c2:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	430a      	orrs	r2, r1
 80065d6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f000 fc64 	bl	8006ea8 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2200      	movs	r2, #0
 80065e4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2201      	movs	r2, #1
 80065f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80065f4:	2300      	movs	r3, #0
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3710      	adds	r7, #16
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}
 80065fe:	bf00      	nop
 8006600:	40006400 	.word	0x40006400
 8006604:	40006500 	.word	0x40006500

08006608 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8006608:	b480      	push	{r7}
 800660a:	b087      	sub	sp, #28
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006618:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800661a:	7dfb      	ldrb	r3, [r7, #23]
 800661c:	2b01      	cmp	r3, #1
 800661e:	d002      	beq.n	8006626 <HAL_FDCAN_ConfigFilter+0x1e>
 8006620:	7dfb      	ldrb	r3, [r7, #23]
 8006622:	2b02      	cmp	r3, #2
 8006624:	d13d      	bne.n	80066a2 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d119      	bne.n	8006662 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	68db      	ldr	r3, [r3, #12]
 8006638:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800663a:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	691b      	ldr	r3, [r3, #16]
 8006640:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8006642:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006648:	4313      	orrs	r3, r2
 800664a:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	009b      	lsls	r3, r3, #2
 8006656:	4413      	add	r3, r2
 8006658:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	693a      	ldr	r2, [r7, #16]
 800665e:	601a      	str	r2, [r3, #0]
 8006660:	e01d      	b.n	800669e <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	68db      	ldr	r3, [r3, #12]
 8006666:	075a      	lsls	r2, r3, #29
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	691b      	ldr	r3, [r3, #16]
 800666c:	4313      	orrs	r3, r2
 800666e:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	079a      	lsls	r2, r3, #30
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	695b      	ldr	r3, [r3, #20]
 800667a:	4313      	orrs	r3, r2
 800667c:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	00db      	lsls	r3, r3, #3
 8006688:	4413      	add	r3, r2
 800668a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	693a      	ldr	r2, [r7, #16]
 8006690:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	3304      	adds	r3, #4
 8006696:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	68fa      	ldr	r2, [r7, #12]
 800669c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800669e:	2300      	movs	r3, #0
 80066a0:	e006      	b.n	80066b0 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066a6:	f043 0202 	orr.w	r2, r3, #2
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80066ae:	2301      	movs	r3, #1
  }
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	371c      	adds	r7, #28
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr

080066bc <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80066bc:	b480      	push	{r7}
 80066be:	b083      	sub	sp, #12
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80066ca:	b2db      	uxtb	r3, r3
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d110      	bne.n	80066f2 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2202      	movs	r2, #2
 80066d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	699a      	ldr	r2, [r3, #24]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f022 0201 	bic.w	r2, r2, #1
 80066e6:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2200      	movs	r2, #0
 80066ec:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 80066ee:	2300      	movs	r3, #0
 80066f0:	e006      	b.n	8006700 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066f6:	f043 0204 	orr.w	r2, r3, #4
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80066fe:	2301      	movs	r3, #1
  }
}
 8006700:	4618      	mov	r0, r3
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr

0800670c <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b086      	sub	sp, #24
 8006710:	af00      	add	r7, sp, #0
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	60b9      	str	r1, [r7, #8]
 8006716:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800671e:	b2db      	uxtb	r3, r3
 8006720:	2b02      	cmp	r3, #2
 8006722:	d12c      	bne.n	800677e <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800672c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006730:	2b00      	cmp	r3, #0
 8006732:	d007      	beq.n	8006744 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006738:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8006740:	2301      	movs	r3, #1
 8006742:	e023      	b.n	800678c <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800674c:	0c1b      	lsrs	r3, r3, #16
 800674e:	f003 0303 	and.w	r3, r3, #3
 8006752:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	68b9      	ldr	r1, [r7, #8]
 800675a:	68f8      	ldr	r0, [r7, #12]
 800675c:	f000 fc10 	bl	8006f80 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	2101      	movs	r1, #1
 8006766:	697a      	ldr	r2, [r7, #20]
 8006768:	fa01 f202 	lsl.w	r2, r1, r2
 800676c:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8006770:	2201      	movs	r2, #1
 8006772:	697b      	ldr	r3, [r7, #20]
 8006774:	409a      	lsls	r2, r3
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 800677a:	2300      	movs	r3, #0
 800677c:	e006      	b.n	800678c <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006782:	f043 0208 	orr.w	r2, r3, #8
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800678a:	2301      	movs	r3, #1
  }
}
 800678c:	4618      	mov	r0, r3
 800678e:	3718      	adds	r7, #24
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}

08006794 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8006794:	b480      	push	{r7}
 8006796:	b08b      	sub	sp, #44	@ 0x2c
 8006798:	af00      	add	r7, sp, #0
 800679a:	60f8      	str	r0, [r7, #12]
 800679c:	60b9      	str	r1, [r7, #8]
 800679e:	607a      	str	r2, [r7, #4]
 80067a0:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80067a2:	2300      	movs	r3, #0
 80067a4:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80067ac:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 80067ae:	7efb      	ldrb	r3, [r7, #27]
 80067b0:	2b02      	cmp	r3, #2
 80067b2:	f040 80e8 	bne.w	8006986 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	2b40      	cmp	r3, #64	@ 0x40
 80067ba:	d137      	bne.n	800682c <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067c4:	f003 030f 	and.w	r3, r3, #15
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d107      	bne.n	80067dc <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067d0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	e0db      	b.n	8006994 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80067e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80067ec:	d10a      	bne.n	8006804 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80067fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067fe:	d101      	bne.n	8006804 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8006800:	2301      	movs	r3, #1
 8006802:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800680c:	0a1b      	lsrs	r3, r3, #8
 800680e:	f003 0303 	and.w	r3, r3, #3
 8006812:	69fa      	ldr	r2, [r7, #28]
 8006814:	4413      	add	r3, r2
 8006816:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 800681c:	69fa      	ldr	r2, [r7, #28]
 800681e:	4613      	mov	r3, r2
 8006820:	00db      	lsls	r3, r3, #3
 8006822:	4413      	add	r3, r2
 8006824:	00db      	lsls	r3, r3, #3
 8006826:	440b      	add	r3, r1
 8006828:	627b      	str	r3, [r7, #36]	@ 0x24
 800682a:	e036      	b.n	800689a <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006834:	f003 030f 	and.w	r3, r3, #15
 8006838:	2b00      	cmp	r3, #0
 800683a:	d107      	bne.n	800684c <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006840:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8006848:	2301      	movs	r3, #1
 800684a:	e0a3      	b.n	8006994 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006854:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006858:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800685c:	d10a      	bne.n	8006874 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006866:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800686a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800686e:	d101      	bne.n	8006874 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8006870:	2301      	movs	r3, #1
 8006872:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800687c:	0a1b      	lsrs	r3, r3, #8
 800687e:	f003 0303 	and.w	r3, r3, #3
 8006882:	69fa      	ldr	r2, [r7, #28]
 8006884:	4413      	add	r3, r2
 8006886:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800688c:	69fa      	ldr	r2, [r7, #28]
 800688e:	4613      	mov	r3, r2
 8006890:	00db      	lsls	r3, r3, #3
 8006892:	4413      	add	r3, r2
 8006894:	00db      	lsls	r3, r3, #3
 8006896:	440b      	add	r3, r1
 8006898:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800689a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	685b      	ldr	r3, [r3, #4]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d107      	bne.n	80068be <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80068ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	0c9b      	lsrs	r3, r3, #18
 80068b4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	601a      	str	r2, [r3, #0]
 80068bc:	e005      	b.n	80068ca <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80068be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80068ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80068d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80068e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e4:	3304      	adds	r3, #4
 80068e6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80068e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	b29a      	uxth	r2, r3
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80068f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	0c1b      	lsrs	r3, r3, #16
 80068f8:	f003 020f 	and.w	r2, r3, #15
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8006900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800690c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8006918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	0e1b      	lsrs	r3, r3, #24
 800691e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8006926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	0fda      	lsrs	r2, r3, #31
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8006930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006932:	3304      	adds	r3, #4
 8006934:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8006936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006938:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800693a:	2300      	movs	r3, #0
 800693c:	623b      	str	r3, [r7, #32]
 800693e:	e00a      	b.n	8006956 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8006940:	697a      	ldr	r2, [r7, #20]
 8006942:	6a3b      	ldr	r3, [r7, #32]
 8006944:	441a      	add	r2, r3
 8006946:	6839      	ldr	r1, [r7, #0]
 8006948:	6a3b      	ldr	r3, [r7, #32]
 800694a:	440b      	add	r3, r1
 800694c:	7812      	ldrb	r2, [r2, #0]
 800694e:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8006950:	6a3b      	ldr	r3, [r7, #32]
 8006952:	3301      	adds	r3, #1
 8006954:	623b      	str	r3, [r7, #32]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	68db      	ldr	r3, [r3, #12]
 800695a:	4a11      	ldr	r2, [pc, #68]	@ (80069a0 <HAL_FDCAN_GetRxMessage+0x20c>)
 800695c:	5cd3      	ldrb	r3, [r2, r3]
 800695e:	461a      	mov	r2, r3
 8006960:	6a3b      	ldr	r3, [r7, #32]
 8006962:	4293      	cmp	r3, r2
 8006964:	d3ec      	bcc.n	8006940 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	2b40      	cmp	r3, #64	@ 0x40
 800696a:	d105      	bne.n	8006978 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	69fa      	ldr	r2, [r7, #28]
 8006972:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8006976:	e004      	b.n	8006982 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	69fa      	ldr	r2, [r7, #28]
 800697e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8006982:	2300      	movs	r3, #0
 8006984:	e006      	b.n	8006994 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800698a:	f043 0208 	orr.w	r2, r3, #8
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006992:	2301      	movs	r3, #1
  }
}
 8006994:	4618      	mov	r0, r3
 8006996:	372c      	adds	r7, #44	@ 0x2c
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr
 80069a0:	0800fef8 	.word	0x0800fef8

080069a4 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b087      	sub	sp, #28
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	60f8      	str	r0, [r7, #12]
 80069ac:	60b9      	str	r1, [r7, #8]
 80069ae:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80069b6:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80069b8:	7dfb      	ldrb	r3, [r7, #23]
 80069ba:	2b01      	cmp	r3, #1
 80069bc:	d003      	beq.n	80069c6 <HAL_FDCAN_ActivateNotification+0x22>
 80069be:	7dfb      	ldrb	r3, [r7, #23]
 80069c0:	2b02      	cmp	r3, #2
 80069c2:	f040 80c8 	bne.w	8006b56 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069cc:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	f003 0307 	and.w	r3, r3, #7
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d004      	beq.n	80069e2 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	f003 0301 	and.w	r3, r3, #1
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d03b      	beq.n	8006a5a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d004      	beq.n	80069f6 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	f003 0302 	and.w	r3, r3, #2
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d031      	beq.n	8006a5a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d004      	beq.n	8006a0a <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	f003 0304 	and.w	r3, r3, #4
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d027      	beq.n	8006a5a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d004      	beq.n	8006a1e <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8006a14:	693b      	ldr	r3, [r7, #16]
 8006a16:	f003 0308 	and.w	r3, r3, #8
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d01d      	beq.n	8006a5a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d004      	beq.n	8006a32 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	f003 0310 	and.w	r3, r3, #16
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d013      	beq.n	8006a5a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d004      	beq.n	8006a46 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	f003 0320 	and.w	r3, r3, #32
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d009      	beq.n	8006a5a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d00c      	beq.n	8006a6a <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d107      	bne.n	8006a6a <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f042 0201 	orr.w	r2, r2, #1
 8006a68:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	f003 0307 	and.w	r3, r3, #7
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d004      	beq.n	8006a7e <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	f003 0301 	and.w	r3, r3, #1
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d13b      	bne.n	8006af6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d004      	beq.n	8006a92 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	f003 0302 	and.w	r3, r3, #2
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d131      	bne.n	8006af6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d004      	beq.n	8006aa6 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	f003 0304 	and.w	r3, r3, #4
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d127      	bne.n	8006af6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d004      	beq.n	8006aba <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	f003 0308 	and.w	r3, r3, #8
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d11d      	bne.n	8006af6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d004      	beq.n	8006ace <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	f003 0310 	and.w	r3, r3, #16
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d113      	bne.n	8006af6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d004      	beq.n	8006ae2 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8006ad8:	693b      	ldr	r3, [r7, #16]
 8006ada:	f003 0320 	and.w	r3, r3, #32
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d109      	bne.n	8006af6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d00c      	beq.n	8006b06 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8006aec:	693b      	ldr	r3, [r7, #16]
 8006aee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d007      	beq.n	8006b06 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f042 0202 	orr.w	r2, r2, #2
 8006b04:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d009      	beq.n	8006b24 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	687a      	ldr	r2, [r7, #4]
 8006b1e:	430a      	orrs	r2, r1
 8006b20:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d009      	beq.n	8006b42 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	687a      	ldr	r2, [r7, #4]
 8006b3c:	430a      	orrs	r2, r1
 8006b3e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	68ba      	ldr	r2, [r7, #8]
 8006b4e:	430a      	orrs	r2, r1
 8006b50:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8006b52:	2300      	movs	r3, #0
 8006b54:	e006      	b.n	8006b64 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b5a:	f043 0202 	orr.w	r2, r3, #2
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006b62:	2301      	movs	r3, #1
  }
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	371c      	adds	r7, #28
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr

08006b70 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b08c      	sub	sp, #48	@ 0x30
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b7e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8006b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b8c:	4013      	ands	r3, r2
 8006b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b96:	f003 0307 	and.w	r3, r3, #7
 8006b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ba2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ba4:	4013      	ands	r3, r2
 8006ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006bb2:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bbc:	4013      	ands	r3, r2
 8006bbe:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bc6:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8006bca:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bd2:	6a3a      	ldr	r2, [r7, #32]
 8006bd4:	4013      	ands	r3, r2
 8006bd6:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bde:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8006be2:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bea:	69fa      	ldr	r2, [r7, #28]
 8006bec:	4013      	ands	r3, r2
 8006bee:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bf6:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bfe:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	099b      	lsrs	r3, r3, #6
 8006c04:	f003 0301 	and.w	r3, r3, #1
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d00c      	beq.n	8006c26 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8006c0c:	69bb      	ldr	r3, [r7, #24]
 8006c0e:	099b      	lsrs	r3, r3, #6
 8006c10:	f003 0301 	and.w	r3, r3, #1
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d006      	beq.n	8006c26 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	2240      	movs	r2, #64	@ 0x40
 8006c1e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	f000 f922 	bl	8006e6a <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	0a1b      	lsrs	r3, r3, #8
 8006c2a:	f003 0301 	and.w	r3, r3, #1
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d01a      	beq.n	8006c68 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8006c32:	69bb      	ldr	r3, [r7, #24]
 8006c34:	0a1b      	lsrs	r3, r3, #8
 8006c36:	f003 0301 	and.w	r3, r3, #1
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d014      	beq.n	8006c68 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006c46:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006c50:	693a      	ldr	r2, [r7, #16]
 8006c52:	4013      	ands	r3, r2
 8006c54:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006c5e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8006c60:	6939      	ldr	r1, [r7, #16]
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f000 f8e2 	bl	8006e2c <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8006c68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d007      	beq.n	8006c7e <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c74:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8006c76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c78:	6878      	ldr	r0, [r7, #4]
 8006c7a:	f000 f8ac 	bl	8006dd6 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8006c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d007      	beq.n	8006c94 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c8a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8006c8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f7fd fb66 	bl	8004360 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8006c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d007      	beq.n	8006caa <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ca0:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8006ca2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f000 f8a1 	bl	8006dec <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	0a5b      	lsrs	r3, r3, #9
 8006cae:	f003 0301 	and.w	r3, r3, #1
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d00d      	beq.n	8006cd2 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8006cb6:	69bb      	ldr	r3, [r7, #24]
 8006cb8:	0a5b      	lsrs	r3, r3, #9
 8006cba:	f003 0301 	and.w	r3, r3, #1
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d007      	beq.n	8006cd2 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006cca:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8006ccc:	6878      	ldr	r0, [r7, #4]
 8006cce:	f000 f898 	bl	8006e02 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	09db      	lsrs	r3, r3, #7
 8006cd6:	f003 0301 	and.w	r3, r3, #1
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d019      	beq.n	8006d12 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8006cde:	69bb      	ldr	r3, [r7, #24]
 8006ce0:	09db      	lsrs	r3, r3, #7
 8006ce2:	f003 0301 	and.w	r3, r3, #1
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d013      	beq.n	8006d12 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8006cf2:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006cfc:	68fa      	ldr	r2, [r7, #12]
 8006cfe:	4013      	ands	r3, r2
 8006d00:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	2280      	movs	r2, #128	@ 0x80
 8006d08:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8006d0a:	68f9      	ldr	r1, [r7, #12]
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f000 f882 	bl	8006e16 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	0b5b      	lsrs	r3, r3, #13
 8006d16:	f003 0301 	and.w	r3, r3, #1
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d00d      	beq.n	8006d3a <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8006d1e:	69bb      	ldr	r3, [r7, #24]
 8006d20:	0b5b      	lsrs	r3, r3, #13
 8006d22:	f003 0301 	and.w	r3, r3, #1
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d007      	beq.n	8006d3a <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006d32:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f000 f884 	bl	8006e42 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8006d3a:	697b      	ldr	r3, [r7, #20]
 8006d3c:	0bdb      	lsrs	r3, r3, #15
 8006d3e:	f003 0301 	and.w	r3, r3, #1
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d00d      	beq.n	8006d62 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8006d46:	69bb      	ldr	r3, [r7, #24]
 8006d48:	0bdb      	lsrs	r3, r3, #15
 8006d4a:	f003 0301 	and.w	r3, r3, #1
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d007      	beq.n	8006d62 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8006d5a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8006d5c:	6878      	ldr	r0, [r7, #4]
 8006d5e:	f000 f87a 	bl	8006e56 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8006d62:	697b      	ldr	r3, [r7, #20]
 8006d64:	0b9b      	lsrs	r3, r3, #14
 8006d66:	f003 0301 	and.w	r3, r3, #1
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d010      	beq.n	8006d90 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8006d6e:	69bb      	ldr	r3, [r7, #24]
 8006d70:	0b9b      	lsrs	r3, r3, #14
 8006d72:	f003 0301 	and.w	r3, r3, #1
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d00a      	beq.n	8006d90 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006d82:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d88:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8006d90:	69fb      	ldr	r3, [r7, #28]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d007      	beq.n	8006da6 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	69fa      	ldr	r2, [r7, #28]
 8006d9c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8006d9e:	69f9      	ldr	r1, [r7, #28]
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	f000 f876 	bl	8006e92 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8006da6:	6a3b      	ldr	r3, [r7, #32]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d009      	beq.n	8006dc0 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	6a3a      	ldr	r2, [r7, #32]
 8006db2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006db8:	6a3b      	ldr	r3, [r7, #32]
 8006dba:	431a      	orrs	r2, r3
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d002      	beq.n	8006dce <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f000 f858 	bl	8006e7e <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8006dce:	bf00      	nop
 8006dd0:	3730      	adds	r7, #48	@ 0x30
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}

08006dd6 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8006dd6:	b480      	push	{r7}
 8006dd8:	b083      	sub	sp, #12
 8006dda:	af00      	add	r7, sp, #0
 8006ddc:	6078      	str	r0, [r7, #4]
 8006dde:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8006de0:	bf00      	nop
 8006de2:	370c      	adds	r7, #12
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr

08006dec <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b083      	sub	sp, #12
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
 8006df4:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8006df6:	bf00      	nop
 8006df8:	370c      	adds	r7, #12
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e00:	4770      	bx	lr

08006e02 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006e02:	b480      	push	{r7}
 8006e04:	b083      	sub	sp, #12
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8006e0a:	bf00      	nop
 8006e0c:	370c      	adds	r7, #12
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e14:	4770      	bx	lr

08006e16 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006e16:	b480      	push	{r7}
 8006e18:	b083      	sub	sp, #12
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	6078      	str	r0, [r7, #4]
 8006e1e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8006e20:	bf00      	nop
 8006e22:	370c      	adds	r7, #12
 8006e24:	46bd      	mov	sp, r7
 8006e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2a:	4770      	bx	lr

08006e2c <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b083      	sub	sp, #12
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8006e36:	bf00      	nop
 8006e38:	370c      	adds	r7, #12
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e40:	4770      	bx	lr

08006e42 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006e42:	b480      	push	{r7}
 8006e44:	b083      	sub	sp, #12
 8006e46:	af00      	add	r7, sp, #0
 8006e48:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8006e4a:	bf00      	nop
 8006e4c:	370c      	adds	r7, #12
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e54:	4770      	bx	lr

08006e56 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006e56:	b480      	push	{r7}
 8006e58:	b083      	sub	sp, #12
 8006e5a:	af00      	add	r7, sp, #0
 8006e5c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8006e5e:	bf00      	nop
 8006e60:	370c      	adds	r7, #12
 8006e62:	46bd      	mov	sp, r7
 8006e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e68:	4770      	bx	lr

08006e6a <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006e6a:	b480      	push	{r7}
 8006e6c:	b083      	sub	sp, #12
 8006e6e:	af00      	add	r7, sp, #0
 8006e70:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8006e72:	bf00      	nop
 8006e74:	370c      	adds	r7, #12
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr

08006e7e <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006e7e:	b480      	push	{r7}
 8006e80:	b083      	sub	sp, #12
 8006e82:	af00      	add	r7, sp, #0
 8006e84:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8006e86:	bf00      	nop
 8006e88:	370c      	adds	r7, #12
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr

08006e92 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8006e92:	b480      	push	{r7}
 8006e94:	b083      	sub	sp, #12
 8006e96:	af00      	add	r7, sp, #0
 8006e98:	6078      	str	r0, [r7, #4]
 8006e9a:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8006e9c:	bf00      	nop
 8006e9e:	370c      	adds	r7, #12
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea6:	4770      	bx	lr

08006ea8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b085      	sub	sp, #20
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8006eb0:	4b30      	ldr	r3, [pc, #192]	@ (8006f74 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8006eb2:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a2f      	ldr	r2, [pc, #188]	@ (8006f78 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d103      	bne.n	8006ec6 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006ec4:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a2c      	ldr	r2, [pc, #176]	@ (8006f7c <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d103      	bne.n	8006ed8 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 8006ed6:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	68ba      	ldr	r2, [r7, #8]
 8006edc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ee6:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006eee:	041a      	lsls	r2, r3, #16
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	430a      	orrs	r2, r1
 8006ef6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f0c:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f14:	061a      	lsls	r2, r3, #24
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	430a      	orrs	r2, r1
 8006f1c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	60fb      	str	r3, [r7, #12]
 8006f4c:	e005      	b.n	8006f5a <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2200      	movs	r2, #0
 8006f52:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	3304      	adds	r3, #4
 8006f58:	60fb      	str	r3, [r7, #12]
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006f60:	68fa      	ldr	r2, [r7, #12]
 8006f62:	429a      	cmp	r2, r3
 8006f64:	d3f3      	bcc.n	8006f4e <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8006f66:	bf00      	nop
 8006f68:	bf00      	nop
 8006f6a:	3714      	adds	r7, #20
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f72:	4770      	bx	lr
 8006f74:	4000a400 	.word	0x4000a400
 8006f78:	40006800 	.word	0x40006800
 8006f7c:	40006c00 	.word	0x40006c00

08006f80 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b089      	sub	sp, #36	@ 0x24
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	60f8      	str	r0, [r7, #12]
 8006f88:	60b9      	str	r1, [r7, #8]
 8006f8a:	607a      	str	r2, [r7, #4]
 8006f8c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d10a      	bne.n	8006fac <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006f96:	68bb      	ldr	r3, [r7, #8]
 8006f98:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8006f9a:	68bb      	ldr	r3, [r7, #8]
 8006f9c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8006f9e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	61fb      	str	r3, [r7, #28]
 8006faa:	e00a      	b.n	8006fc2 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8006fb4:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8006fba:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006fbc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006fc0:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	6a1b      	ldr	r3, [r3, #32]
 8006fc6:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006fcc:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8006fd2:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8006fd8:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	68db      	ldr	r3, [r3, #12]
 8006fde:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006fe8:	683a      	ldr	r2, [r7, #0]
 8006fea:	4613      	mov	r3, r2
 8006fec:	00db      	lsls	r3, r3, #3
 8006fee:	4413      	add	r3, r2
 8006ff0:	00db      	lsls	r3, r3, #3
 8006ff2:	440b      	add	r3, r1
 8006ff4:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8006ff6:	69bb      	ldr	r3, [r7, #24]
 8006ff8:	69fa      	ldr	r2, [r7, #28]
 8006ffa:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8006ffc:	69bb      	ldr	r3, [r7, #24]
 8006ffe:	3304      	adds	r3, #4
 8007000:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8007002:	69bb      	ldr	r3, [r7, #24]
 8007004:	693a      	ldr	r2, [r7, #16]
 8007006:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8007008:	69bb      	ldr	r3, [r7, #24]
 800700a:	3304      	adds	r3, #4
 800700c:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800700e:	2300      	movs	r3, #0
 8007010:	617b      	str	r3, [r7, #20]
 8007012:	e020      	b.n	8007056 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	3303      	adds	r3, #3
 8007018:	687a      	ldr	r2, [r7, #4]
 800701a:	4413      	add	r3, r2
 800701c:	781b      	ldrb	r3, [r3, #0]
 800701e:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007020:	697b      	ldr	r3, [r7, #20]
 8007022:	3302      	adds	r3, #2
 8007024:	6879      	ldr	r1, [r7, #4]
 8007026:	440b      	add	r3, r1
 8007028:	781b      	ldrb	r3, [r3, #0]
 800702a:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800702c:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	3301      	adds	r3, #1
 8007032:	6879      	ldr	r1, [r7, #4]
 8007034:	440b      	add	r3, r1
 8007036:	781b      	ldrb	r3, [r3, #0]
 8007038:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800703a:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800703c:	6879      	ldr	r1, [r7, #4]
 800703e:	697a      	ldr	r2, [r7, #20]
 8007040:	440a      	add	r2, r1
 8007042:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007044:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007046:	69bb      	ldr	r3, [r7, #24]
 8007048:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800704a:	69bb      	ldr	r3, [r7, #24]
 800704c:	3304      	adds	r3, #4
 800704e:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8007050:	697b      	ldr	r3, [r7, #20]
 8007052:	3304      	adds	r3, #4
 8007054:	617b      	str	r3, [r7, #20]
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	68db      	ldr	r3, [r3, #12]
 800705a:	4a06      	ldr	r2, [pc, #24]	@ (8007074 <FDCAN_CopyMessageToRAM+0xf4>)
 800705c:	5cd3      	ldrb	r3, [r2, r3]
 800705e:	461a      	mov	r2, r3
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	4293      	cmp	r3, r2
 8007064:	d3d6      	bcc.n	8007014 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8007066:	bf00      	nop
 8007068:	bf00      	nop
 800706a:	3724      	adds	r7, #36	@ 0x24
 800706c:	46bd      	mov	sp, r7
 800706e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007072:	4770      	bx	lr
 8007074:	0800fef8 	.word	0x0800fef8

08007078 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007078:	b480      	push	{r7}
 800707a:	b087      	sub	sp, #28
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
 8007080:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007082:	2300      	movs	r3, #0
 8007084:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007086:	e15a      	b.n	800733e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	2101      	movs	r1, #1
 800708e:	697b      	ldr	r3, [r7, #20]
 8007090:	fa01 f303 	lsl.w	r3, r1, r3
 8007094:	4013      	ands	r3, r2
 8007096:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2b00      	cmp	r3, #0
 800709c:	f000 814c 	beq.w	8007338 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	f003 0303 	and.w	r3, r3, #3
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	d005      	beq.n	80070b8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80070b4:	2b02      	cmp	r3, #2
 80070b6:	d130      	bne.n	800711a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	005b      	lsls	r3, r3, #1
 80070c2:	2203      	movs	r2, #3
 80070c4:	fa02 f303 	lsl.w	r3, r2, r3
 80070c8:	43db      	mvns	r3, r3
 80070ca:	693a      	ldr	r2, [r7, #16]
 80070cc:	4013      	ands	r3, r2
 80070ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	68da      	ldr	r2, [r3, #12]
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	005b      	lsls	r3, r3, #1
 80070d8:	fa02 f303 	lsl.w	r3, r2, r3
 80070dc:	693a      	ldr	r2, [r7, #16]
 80070de:	4313      	orrs	r3, r2
 80070e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	693a      	ldr	r2, [r7, #16]
 80070e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80070ee:	2201      	movs	r2, #1
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	fa02 f303 	lsl.w	r3, r2, r3
 80070f6:	43db      	mvns	r3, r3
 80070f8:	693a      	ldr	r2, [r7, #16]
 80070fa:	4013      	ands	r3, r2
 80070fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	091b      	lsrs	r3, r3, #4
 8007104:	f003 0201 	and.w	r2, r3, #1
 8007108:	697b      	ldr	r3, [r7, #20]
 800710a:	fa02 f303 	lsl.w	r3, r2, r3
 800710e:	693a      	ldr	r2, [r7, #16]
 8007110:	4313      	orrs	r3, r2
 8007112:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	693a      	ldr	r2, [r7, #16]
 8007118:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	f003 0303 	and.w	r3, r3, #3
 8007122:	2b03      	cmp	r3, #3
 8007124:	d017      	beq.n	8007156 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	68db      	ldr	r3, [r3, #12]
 800712a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	005b      	lsls	r3, r3, #1
 8007130:	2203      	movs	r2, #3
 8007132:	fa02 f303 	lsl.w	r3, r2, r3
 8007136:	43db      	mvns	r3, r3
 8007138:	693a      	ldr	r2, [r7, #16]
 800713a:	4013      	ands	r3, r2
 800713c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	689a      	ldr	r2, [r3, #8]
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	005b      	lsls	r3, r3, #1
 8007146:	fa02 f303 	lsl.w	r3, r2, r3
 800714a:	693a      	ldr	r2, [r7, #16]
 800714c:	4313      	orrs	r3, r2
 800714e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	693a      	ldr	r2, [r7, #16]
 8007154:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	685b      	ldr	r3, [r3, #4]
 800715a:	f003 0303 	and.w	r3, r3, #3
 800715e:	2b02      	cmp	r3, #2
 8007160:	d123      	bne.n	80071aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	08da      	lsrs	r2, r3, #3
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	3208      	adds	r2, #8
 800716a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800716e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007170:	697b      	ldr	r3, [r7, #20]
 8007172:	f003 0307 	and.w	r3, r3, #7
 8007176:	009b      	lsls	r3, r3, #2
 8007178:	220f      	movs	r2, #15
 800717a:	fa02 f303 	lsl.w	r3, r2, r3
 800717e:	43db      	mvns	r3, r3
 8007180:	693a      	ldr	r2, [r7, #16]
 8007182:	4013      	ands	r3, r2
 8007184:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	691a      	ldr	r2, [r3, #16]
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	f003 0307 	and.w	r3, r3, #7
 8007190:	009b      	lsls	r3, r3, #2
 8007192:	fa02 f303 	lsl.w	r3, r2, r3
 8007196:	693a      	ldr	r2, [r7, #16]
 8007198:	4313      	orrs	r3, r2
 800719a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	08da      	lsrs	r2, r3, #3
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	3208      	adds	r2, #8
 80071a4:	6939      	ldr	r1, [r7, #16]
 80071a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	005b      	lsls	r3, r3, #1
 80071b4:	2203      	movs	r2, #3
 80071b6:	fa02 f303 	lsl.w	r3, r2, r3
 80071ba:	43db      	mvns	r3, r3
 80071bc:	693a      	ldr	r2, [r7, #16]
 80071be:	4013      	ands	r3, r2
 80071c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	685b      	ldr	r3, [r3, #4]
 80071c6:	f003 0203 	and.w	r2, r3, #3
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	005b      	lsls	r3, r3, #1
 80071ce:	fa02 f303 	lsl.w	r3, r2, r3
 80071d2:	693a      	ldr	r2, [r7, #16]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	693a      	ldr	r2, [r7, #16]
 80071dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	685b      	ldr	r3, [r3, #4]
 80071e2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	f000 80a6 	beq.w	8007338 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80071ec:	4b5b      	ldr	r3, [pc, #364]	@ (800735c <HAL_GPIO_Init+0x2e4>)
 80071ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071f0:	4a5a      	ldr	r2, [pc, #360]	@ (800735c <HAL_GPIO_Init+0x2e4>)
 80071f2:	f043 0301 	orr.w	r3, r3, #1
 80071f6:	6613      	str	r3, [r2, #96]	@ 0x60
 80071f8:	4b58      	ldr	r3, [pc, #352]	@ (800735c <HAL_GPIO_Init+0x2e4>)
 80071fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071fc:	f003 0301 	and.w	r3, r3, #1
 8007200:	60bb      	str	r3, [r7, #8]
 8007202:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007204:	4a56      	ldr	r2, [pc, #344]	@ (8007360 <HAL_GPIO_Init+0x2e8>)
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	089b      	lsrs	r3, r3, #2
 800720a:	3302      	adds	r3, #2
 800720c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007210:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	f003 0303 	and.w	r3, r3, #3
 8007218:	009b      	lsls	r3, r3, #2
 800721a:	220f      	movs	r2, #15
 800721c:	fa02 f303 	lsl.w	r3, r2, r3
 8007220:	43db      	mvns	r3, r3
 8007222:	693a      	ldr	r2, [r7, #16]
 8007224:	4013      	ands	r3, r2
 8007226:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800722e:	d01f      	beq.n	8007270 <HAL_GPIO_Init+0x1f8>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	4a4c      	ldr	r2, [pc, #304]	@ (8007364 <HAL_GPIO_Init+0x2ec>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d019      	beq.n	800726c <HAL_GPIO_Init+0x1f4>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	4a4b      	ldr	r2, [pc, #300]	@ (8007368 <HAL_GPIO_Init+0x2f0>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d013      	beq.n	8007268 <HAL_GPIO_Init+0x1f0>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	4a4a      	ldr	r2, [pc, #296]	@ (800736c <HAL_GPIO_Init+0x2f4>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d00d      	beq.n	8007264 <HAL_GPIO_Init+0x1ec>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	4a49      	ldr	r2, [pc, #292]	@ (8007370 <HAL_GPIO_Init+0x2f8>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d007      	beq.n	8007260 <HAL_GPIO_Init+0x1e8>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	4a48      	ldr	r2, [pc, #288]	@ (8007374 <HAL_GPIO_Init+0x2fc>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d101      	bne.n	800725c <HAL_GPIO_Init+0x1e4>
 8007258:	2305      	movs	r3, #5
 800725a:	e00a      	b.n	8007272 <HAL_GPIO_Init+0x1fa>
 800725c:	2306      	movs	r3, #6
 800725e:	e008      	b.n	8007272 <HAL_GPIO_Init+0x1fa>
 8007260:	2304      	movs	r3, #4
 8007262:	e006      	b.n	8007272 <HAL_GPIO_Init+0x1fa>
 8007264:	2303      	movs	r3, #3
 8007266:	e004      	b.n	8007272 <HAL_GPIO_Init+0x1fa>
 8007268:	2302      	movs	r3, #2
 800726a:	e002      	b.n	8007272 <HAL_GPIO_Init+0x1fa>
 800726c:	2301      	movs	r3, #1
 800726e:	e000      	b.n	8007272 <HAL_GPIO_Init+0x1fa>
 8007270:	2300      	movs	r3, #0
 8007272:	697a      	ldr	r2, [r7, #20]
 8007274:	f002 0203 	and.w	r2, r2, #3
 8007278:	0092      	lsls	r2, r2, #2
 800727a:	4093      	lsls	r3, r2
 800727c:	693a      	ldr	r2, [r7, #16]
 800727e:	4313      	orrs	r3, r2
 8007280:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007282:	4937      	ldr	r1, [pc, #220]	@ (8007360 <HAL_GPIO_Init+0x2e8>)
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	089b      	lsrs	r3, r3, #2
 8007288:	3302      	adds	r3, #2
 800728a:	693a      	ldr	r2, [r7, #16]
 800728c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007290:	4b39      	ldr	r3, [pc, #228]	@ (8007378 <HAL_GPIO_Init+0x300>)
 8007292:	689b      	ldr	r3, [r3, #8]
 8007294:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	43db      	mvns	r3, r3
 800729a:	693a      	ldr	r2, [r7, #16]
 800729c:	4013      	ands	r3, r2
 800729e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d003      	beq.n	80072b4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80072ac:	693a      	ldr	r2, [r7, #16]
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	4313      	orrs	r3, r2
 80072b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80072b4:	4a30      	ldr	r2, [pc, #192]	@ (8007378 <HAL_GPIO_Init+0x300>)
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80072ba:	4b2f      	ldr	r3, [pc, #188]	@ (8007378 <HAL_GPIO_Init+0x300>)
 80072bc:	68db      	ldr	r3, [r3, #12]
 80072be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	43db      	mvns	r3, r3
 80072c4:	693a      	ldr	r2, [r7, #16]
 80072c6:	4013      	ands	r3, r2
 80072c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d003      	beq.n	80072de <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80072d6:	693a      	ldr	r2, [r7, #16]
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	4313      	orrs	r3, r2
 80072dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80072de:	4a26      	ldr	r2, [pc, #152]	@ (8007378 <HAL_GPIO_Init+0x300>)
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80072e4:	4b24      	ldr	r3, [pc, #144]	@ (8007378 <HAL_GPIO_Init+0x300>)
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	43db      	mvns	r3, r3
 80072ee:	693a      	ldr	r2, [r7, #16]
 80072f0:	4013      	ands	r3, r2
 80072f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d003      	beq.n	8007308 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8007300:	693a      	ldr	r2, [r7, #16]
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	4313      	orrs	r3, r2
 8007306:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007308:	4a1b      	ldr	r2, [pc, #108]	@ (8007378 <HAL_GPIO_Init+0x300>)
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800730e:	4b1a      	ldr	r3, [pc, #104]	@ (8007378 <HAL_GPIO_Init+0x300>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	43db      	mvns	r3, r3
 8007318:	693a      	ldr	r2, [r7, #16]
 800731a:	4013      	ands	r3, r2
 800731c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	685b      	ldr	r3, [r3, #4]
 8007322:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007326:	2b00      	cmp	r3, #0
 8007328:	d003      	beq.n	8007332 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800732a:	693a      	ldr	r2, [r7, #16]
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	4313      	orrs	r3, r2
 8007330:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007332:	4a11      	ldr	r2, [pc, #68]	@ (8007378 <HAL_GPIO_Init+0x300>)
 8007334:	693b      	ldr	r3, [r7, #16]
 8007336:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	3301      	adds	r3, #1
 800733c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	681a      	ldr	r2, [r3, #0]
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	fa22 f303 	lsr.w	r3, r2, r3
 8007348:	2b00      	cmp	r3, #0
 800734a:	f47f ae9d 	bne.w	8007088 <HAL_GPIO_Init+0x10>
  }
}
 800734e:	bf00      	nop
 8007350:	bf00      	nop
 8007352:	371c      	adds	r7, #28
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr
 800735c:	40021000 	.word	0x40021000
 8007360:	40010000 	.word	0x40010000
 8007364:	48000400 	.word	0x48000400
 8007368:	48000800 	.word	0x48000800
 800736c:	48000c00 	.word	0x48000c00
 8007370:	48001000 	.word	0x48001000
 8007374:	48001400 	.word	0x48001400
 8007378:	40010400 	.word	0x40010400

0800737c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800737c:	b480      	push	{r7}
 800737e:	b085      	sub	sp, #20
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	460b      	mov	r3, r1
 8007386:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	691a      	ldr	r2, [r3, #16]
 800738c:	887b      	ldrh	r3, [r7, #2]
 800738e:	4013      	ands	r3, r2
 8007390:	2b00      	cmp	r3, #0
 8007392:	d002      	beq.n	800739a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007394:	2301      	movs	r3, #1
 8007396:	73fb      	strb	r3, [r7, #15]
 8007398:	e001      	b.n	800739e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800739a:	2300      	movs	r3, #0
 800739c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800739e:	7bfb      	ldrb	r3, [r7, #15]
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3714      	adds	r7, #20
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr

080073ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	460b      	mov	r3, r1
 80073b6:	807b      	strh	r3, [r7, #2]
 80073b8:	4613      	mov	r3, r2
 80073ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80073bc:	787b      	ldrb	r3, [r7, #1]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d003      	beq.n	80073ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80073c2:	887a      	ldrh	r2, [r7, #2]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80073c8:	e002      	b.n	80073d0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80073ca:	887a      	ldrh	r2, [r7, #2]
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80073d0:	bf00      	nop
 80073d2:	370c      	adds	r7, #12
 80073d4:	46bd      	mov	sp, r7
 80073d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073da:	4770      	bx	lr

080073dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b082      	sub	sp, #8
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d101      	bne.n	80073ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80073ea:	2301      	movs	r3, #1
 80073ec:	e08d      	b.n	800750a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d106      	bne.n	8007408 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2200      	movs	r2, #0
 80073fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f7fd f970 	bl	80046e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2224      	movs	r2, #36	@ 0x24
 800740c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	681a      	ldr	r2, [r3, #0]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f022 0201 	bic.w	r2, r2, #1
 800741e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	685a      	ldr	r2, [r3, #4]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800742c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	689a      	ldr	r2, [r3, #8]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800743c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	68db      	ldr	r3, [r3, #12]
 8007442:	2b01      	cmp	r3, #1
 8007444:	d107      	bne.n	8007456 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	689a      	ldr	r2, [r3, #8]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007452:	609a      	str	r2, [r3, #8]
 8007454:	e006      	b.n	8007464 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	689a      	ldr	r2, [r3, #8]
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007462:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	68db      	ldr	r3, [r3, #12]
 8007468:	2b02      	cmp	r3, #2
 800746a:	d108      	bne.n	800747e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	685a      	ldr	r2, [r3, #4]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800747a:	605a      	str	r2, [r3, #4]
 800747c:	e007      	b.n	800748e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	685a      	ldr	r2, [r3, #4]
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800748c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	687a      	ldr	r2, [r7, #4]
 8007496:	6812      	ldr	r2, [r2, #0]
 8007498:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800749c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074a0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	68da      	ldr	r2, [r3, #12]
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80074b0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	691a      	ldr	r2, [r3, #16]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	695b      	ldr	r3, [r3, #20]
 80074ba:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	699b      	ldr	r3, [r3, #24]
 80074c2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	430a      	orrs	r2, r1
 80074ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	69d9      	ldr	r1, [r3, #28]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6a1a      	ldr	r2, [r3, #32]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	430a      	orrs	r2, r1
 80074da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f042 0201 	orr.w	r2, r2, #1
 80074ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2200      	movs	r2, #0
 80074f0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2220      	movs	r2, #32
 80074f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2200      	movs	r2, #0
 80074fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2200      	movs	r2, #0
 8007504:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007508:	2300      	movs	r3, #0
}
 800750a:	4618      	mov	r0, r3
 800750c:	3708      	adds	r7, #8
 800750e:	46bd      	mov	sp, r7
 8007510:	bd80      	pop	{r7, pc}

08007512 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007512:	b480      	push	{r7}
 8007514:	b083      	sub	sp, #12
 8007516:	af00      	add	r7, sp, #0
 8007518:	6078      	str	r0, [r7, #4]
 800751a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007522:	b2db      	uxtb	r3, r3
 8007524:	2b20      	cmp	r3, #32
 8007526:	d138      	bne.n	800759a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800752e:	2b01      	cmp	r3, #1
 8007530:	d101      	bne.n	8007536 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007532:	2302      	movs	r3, #2
 8007534:	e032      	b.n	800759c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2201      	movs	r2, #1
 800753a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2224      	movs	r2, #36	@ 0x24
 8007542:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	681a      	ldr	r2, [r3, #0]
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f022 0201 	bic.w	r2, r2, #1
 8007554:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	681a      	ldr	r2, [r3, #0]
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007564:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	6819      	ldr	r1, [r3, #0]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	683a      	ldr	r2, [r7, #0]
 8007572:	430a      	orrs	r2, r1
 8007574:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f042 0201 	orr.w	r2, r2, #1
 8007584:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2220      	movs	r2, #32
 800758a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2200      	movs	r2, #0
 8007592:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007596:	2300      	movs	r3, #0
 8007598:	e000      	b.n	800759c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800759a:	2302      	movs	r3, #2
  }
}
 800759c:	4618      	mov	r0, r3
 800759e:	370c      	adds	r7, #12
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b085      	sub	sp, #20
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
 80075b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075b8:	b2db      	uxtb	r3, r3
 80075ba:	2b20      	cmp	r3, #32
 80075bc:	d139      	bne.n	8007632 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80075c4:	2b01      	cmp	r3, #1
 80075c6:	d101      	bne.n	80075cc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80075c8:	2302      	movs	r3, #2
 80075ca:	e033      	b.n	8007634 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2201      	movs	r2, #1
 80075d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2224      	movs	r2, #36	@ 0x24
 80075d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	681a      	ldr	r2, [r3, #0]
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f022 0201 	bic.w	r2, r2, #1
 80075ea:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80075fa:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	021b      	lsls	r3, r3, #8
 8007600:	68fa      	ldr	r2, [r7, #12]
 8007602:	4313      	orrs	r3, r2
 8007604:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	68fa      	ldr	r2, [r7, #12]
 800760c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	681a      	ldr	r2, [r3, #0]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f042 0201 	orr.w	r2, r2, #1
 800761c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2220      	movs	r2, #32
 8007622:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2200      	movs	r2, #0
 800762a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800762e:	2300      	movs	r3, #0
 8007630:	e000      	b.n	8007634 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007632:	2302      	movs	r3, #2
  }
}
 8007634:	4618      	mov	r0, r3
 8007636:	3714      	adds	r7, #20
 8007638:	46bd      	mov	sp, r7
 800763a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763e:	4770      	bx	lr

08007640 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007640:	b480      	push	{r7}
 8007642:	b085      	sub	sp, #20
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d141      	bne.n	80076d2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800764e:	4b4b      	ldr	r3, [pc, #300]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007656:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800765a:	d131      	bne.n	80076c0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800765c:	4b47      	ldr	r3, [pc, #284]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800765e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007662:	4a46      	ldr	r2, [pc, #280]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007664:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007668:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800766c:	4b43      	ldr	r3, [pc, #268]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007674:	4a41      	ldr	r2, [pc, #260]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007676:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800767a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800767c:	4b40      	ldr	r3, [pc, #256]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	2232      	movs	r2, #50	@ 0x32
 8007682:	fb02 f303 	mul.w	r3, r2, r3
 8007686:	4a3f      	ldr	r2, [pc, #252]	@ (8007784 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007688:	fba2 2303 	umull	r2, r3, r2, r3
 800768c:	0c9b      	lsrs	r3, r3, #18
 800768e:	3301      	adds	r3, #1
 8007690:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007692:	e002      	b.n	800769a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	3b01      	subs	r3, #1
 8007698:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800769a:	4b38      	ldr	r3, [pc, #224]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800769c:	695b      	ldr	r3, [r3, #20]
 800769e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076a6:	d102      	bne.n	80076ae <HAL_PWREx_ControlVoltageScaling+0x6e>
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d1f2      	bne.n	8007694 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80076ae:	4b33      	ldr	r3, [pc, #204]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076b0:	695b      	ldr	r3, [r3, #20]
 80076b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076ba:	d158      	bne.n	800776e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80076bc:	2303      	movs	r3, #3
 80076be:	e057      	b.n	8007770 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80076c0:	4b2e      	ldr	r3, [pc, #184]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076c6:	4a2d      	ldr	r2, [pc, #180]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80076d0:	e04d      	b.n	800776e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076d8:	d141      	bne.n	800775e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80076da:	4b28      	ldr	r3, [pc, #160]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80076e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076e6:	d131      	bne.n	800774c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80076e8:	4b24      	ldr	r3, [pc, #144]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076ee:	4a23      	ldr	r2, [pc, #140]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80076f8:	4b20      	ldr	r3, [pc, #128]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007700:	4a1e      	ldr	r2, [pc, #120]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007702:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007706:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007708:	4b1d      	ldr	r3, [pc, #116]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	2232      	movs	r2, #50	@ 0x32
 800770e:	fb02 f303 	mul.w	r3, r2, r3
 8007712:	4a1c      	ldr	r2, [pc, #112]	@ (8007784 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007714:	fba2 2303 	umull	r2, r3, r2, r3
 8007718:	0c9b      	lsrs	r3, r3, #18
 800771a:	3301      	adds	r3, #1
 800771c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800771e:	e002      	b.n	8007726 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	3b01      	subs	r3, #1
 8007724:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007726:	4b15      	ldr	r3, [pc, #84]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007728:	695b      	ldr	r3, [r3, #20]
 800772a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800772e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007732:	d102      	bne.n	800773a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d1f2      	bne.n	8007720 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800773a:	4b10      	ldr	r3, [pc, #64]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800773c:	695b      	ldr	r3, [r3, #20]
 800773e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007742:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007746:	d112      	bne.n	800776e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007748:	2303      	movs	r3, #3
 800774a:	e011      	b.n	8007770 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800774c:	4b0b      	ldr	r3, [pc, #44]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800774e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007752:	4a0a      	ldr	r2, [pc, #40]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007754:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007758:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800775c:	e007      	b.n	800776e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800775e:	4b07      	ldr	r3, [pc, #28]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007766:	4a05      	ldr	r2, [pc, #20]	@ (800777c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007768:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800776c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800776e:	2300      	movs	r3, #0
}
 8007770:	4618      	mov	r0, r3
 8007772:	3714      	adds	r7, #20
 8007774:	46bd      	mov	sp, r7
 8007776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777a:	4770      	bx	lr
 800777c:	40007000 	.word	0x40007000
 8007780:	2000001c 	.word	0x2000001c
 8007784:	431bde83 	.word	0x431bde83

08007788 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007788:	b480      	push	{r7}
 800778a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800778c:	4b05      	ldr	r3, [pc, #20]	@ (80077a4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800778e:	689b      	ldr	r3, [r3, #8]
 8007790:	4a04      	ldr	r2, [pc, #16]	@ (80077a4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007792:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007796:	6093      	str	r3, [r2, #8]
}
 8007798:	bf00      	nop
 800779a:	46bd      	mov	sp, r7
 800779c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a0:	4770      	bx	lr
 80077a2:	bf00      	nop
 80077a4:	40007000 	.word	0x40007000

080077a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b088      	sub	sp, #32
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d101      	bne.n	80077ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80077b6:	2301      	movs	r3, #1
 80077b8:	e2fe      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f003 0301 	and.w	r3, r3, #1
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d075      	beq.n	80078b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80077c6:	4b97      	ldr	r3, [pc, #604]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	f003 030c 	and.w	r3, r3, #12
 80077ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80077d0:	4b94      	ldr	r3, [pc, #592]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 80077d2:	68db      	ldr	r3, [r3, #12]
 80077d4:	f003 0303 	and.w	r3, r3, #3
 80077d8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80077da:	69bb      	ldr	r3, [r7, #24]
 80077dc:	2b0c      	cmp	r3, #12
 80077de:	d102      	bne.n	80077e6 <HAL_RCC_OscConfig+0x3e>
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	2b03      	cmp	r3, #3
 80077e4:	d002      	beq.n	80077ec <HAL_RCC_OscConfig+0x44>
 80077e6:	69bb      	ldr	r3, [r7, #24]
 80077e8:	2b08      	cmp	r3, #8
 80077ea:	d10b      	bne.n	8007804 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80077ec:	4b8d      	ldr	r3, [pc, #564]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d05b      	beq.n	80078b0 <HAL_RCC_OscConfig+0x108>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d157      	bne.n	80078b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007800:	2301      	movs	r3, #1
 8007802:	e2d9      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	685b      	ldr	r3, [r3, #4]
 8007808:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800780c:	d106      	bne.n	800781c <HAL_RCC_OscConfig+0x74>
 800780e:	4b85      	ldr	r3, [pc, #532]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a84      	ldr	r2, [pc, #528]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 8007814:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007818:	6013      	str	r3, [r2, #0]
 800781a:	e01d      	b.n	8007858 <HAL_RCC_OscConfig+0xb0>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	685b      	ldr	r3, [r3, #4]
 8007820:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007824:	d10c      	bne.n	8007840 <HAL_RCC_OscConfig+0x98>
 8007826:	4b7f      	ldr	r3, [pc, #508]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	4a7e      	ldr	r2, [pc, #504]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 800782c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007830:	6013      	str	r3, [r2, #0]
 8007832:	4b7c      	ldr	r3, [pc, #496]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a7b      	ldr	r2, [pc, #492]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 8007838:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800783c:	6013      	str	r3, [r2, #0]
 800783e:	e00b      	b.n	8007858 <HAL_RCC_OscConfig+0xb0>
 8007840:	4b78      	ldr	r3, [pc, #480]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a77      	ldr	r2, [pc, #476]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 8007846:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800784a:	6013      	str	r3, [r2, #0]
 800784c:	4b75      	ldr	r3, [pc, #468]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4a74      	ldr	r2, [pc, #464]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 8007852:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007856:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	685b      	ldr	r3, [r3, #4]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d013      	beq.n	8007888 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007860:	f7fd fb3a 	bl	8004ed8 <HAL_GetTick>
 8007864:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007866:	e008      	b.n	800787a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007868:	f7fd fb36 	bl	8004ed8 <HAL_GetTick>
 800786c:	4602      	mov	r2, r0
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	1ad3      	subs	r3, r2, r3
 8007872:	2b64      	cmp	r3, #100	@ 0x64
 8007874:	d901      	bls.n	800787a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007876:	2303      	movs	r3, #3
 8007878:	e29e      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800787a:	4b6a      	ldr	r3, [pc, #424]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007882:	2b00      	cmp	r3, #0
 8007884:	d0f0      	beq.n	8007868 <HAL_RCC_OscConfig+0xc0>
 8007886:	e014      	b.n	80078b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007888:	f7fd fb26 	bl	8004ed8 <HAL_GetTick>
 800788c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800788e:	e008      	b.n	80078a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007890:	f7fd fb22 	bl	8004ed8 <HAL_GetTick>
 8007894:	4602      	mov	r2, r0
 8007896:	693b      	ldr	r3, [r7, #16]
 8007898:	1ad3      	subs	r3, r2, r3
 800789a:	2b64      	cmp	r3, #100	@ 0x64
 800789c:	d901      	bls.n	80078a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800789e:	2303      	movs	r3, #3
 80078a0:	e28a      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80078a2:	4b60      	ldr	r3, [pc, #384]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d1f0      	bne.n	8007890 <HAL_RCC_OscConfig+0xe8>
 80078ae:	e000      	b.n	80078b2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80078b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f003 0302 	and.w	r3, r3, #2
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d075      	beq.n	80079aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80078be:	4b59      	ldr	r3, [pc, #356]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 80078c0:	689b      	ldr	r3, [r3, #8]
 80078c2:	f003 030c 	and.w	r3, r3, #12
 80078c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80078c8:	4b56      	ldr	r3, [pc, #344]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 80078ca:	68db      	ldr	r3, [r3, #12]
 80078cc:	f003 0303 	and.w	r3, r3, #3
 80078d0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80078d2:	69bb      	ldr	r3, [r7, #24]
 80078d4:	2b0c      	cmp	r3, #12
 80078d6:	d102      	bne.n	80078de <HAL_RCC_OscConfig+0x136>
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	2b02      	cmp	r3, #2
 80078dc:	d002      	beq.n	80078e4 <HAL_RCC_OscConfig+0x13c>
 80078de:	69bb      	ldr	r3, [r7, #24]
 80078e0:	2b04      	cmp	r3, #4
 80078e2:	d11f      	bne.n	8007924 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80078e4:	4b4f      	ldr	r3, [pc, #316]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d005      	beq.n	80078fc <HAL_RCC_OscConfig+0x154>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	68db      	ldr	r3, [r3, #12]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d101      	bne.n	80078fc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80078f8:	2301      	movs	r3, #1
 80078fa:	e25d      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078fc:	4b49      	ldr	r3, [pc, #292]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	691b      	ldr	r3, [r3, #16]
 8007908:	061b      	lsls	r3, r3, #24
 800790a:	4946      	ldr	r1, [pc, #280]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 800790c:	4313      	orrs	r3, r2
 800790e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007910:	4b45      	ldr	r3, [pc, #276]	@ (8007a28 <HAL_RCC_OscConfig+0x280>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4618      	mov	r0, r3
 8007916:	f7fd fa93 	bl	8004e40 <HAL_InitTick>
 800791a:	4603      	mov	r3, r0
 800791c:	2b00      	cmp	r3, #0
 800791e:	d043      	beq.n	80079a8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007920:	2301      	movs	r3, #1
 8007922:	e249      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	68db      	ldr	r3, [r3, #12]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d023      	beq.n	8007974 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800792c:	4b3d      	ldr	r3, [pc, #244]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4a3c      	ldr	r2, [pc, #240]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 8007932:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007936:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007938:	f7fd face 	bl	8004ed8 <HAL_GetTick>
 800793c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800793e:	e008      	b.n	8007952 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007940:	f7fd faca 	bl	8004ed8 <HAL_GetTick>
 8007944:	4602      	mov	r2, r0
 8007946:	693b      	ldr	r3, [r7, #16]
 8007948:	1ad3      	subs	r3, r2, r3
 800794a:	2b02      	cmp	r3, #2
 800794c:	d901      	bls.n	8007952 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800794e:	2303      	movs	r3, #3
 8007950:	e232      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007952:	4b34      	ldr	r3, [pc, #208]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800795a:	2b00      	cmp	r3, #0
 800795c:	d0f0      	beq.n	8007940 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800795e:	4b31      	ldr	r3, [pc, #196]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 8007960:	685b      	ldr	r3, [r3, #4]
 8007962:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	691b      	ldr	r3, [r3, #16]
 800796a:	061b      	lsls	r3, r3, #24
 800796c:	492d      	ldr	r1, [pc, #180]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 800796e:	4313      	orrs	r3, r2
 8007970:	604b      	str	r3, [r1, #4]
 8007972:	e01a      	b.n	80079aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007974:	4b2b      	ldr	r3, [pc, #172]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	4a2a      	ldr	r2, [pc, #168]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 800797a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800797e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007980:	f7fd faaa 	bl	8004ed8 <HAL_GetTick>
 8007984:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007986:	e008      	b.n	800799a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007988:	f7fd faa6 	bl	8004ed8 <HAL_GetTick>
 800798c:	4602      	mov	r2, r0
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	1ad3      	subs	r3, r2, r3
 8007992:	2b02      	cmp	r3, #2
 8007994:	d901      	bls.n	800799a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007996:	2303      	movs	r3, #3
 8007998:	e20e      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800799a:	4b22      	ldr	r3, [pc, #136]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d1f0      	bne.n	8007988 <HAL_RCC_OscConfig+0x1e0>
 80079a6:	e000      	b.n	80079aa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80079a8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f003 0308 	and.w	r3, r3, #8
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d041      	beq.n	8007a3a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	695b      	ldr	r3, [r3, #20]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d01c      	beq.n	80079f8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80079be:	4b19      	ldr	r3, [pc, #100]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 80079c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80079c4:	4a17      	ldr	r2, [pc, #92]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 80079c6:	f043 0301 	orr.w	r3, r3, #1
 80079ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80079ce:	f7fd fa83 	bl	8004ed8 <HAL_GetTick>
 80079d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80079d4:	e008      	b.n	80079e8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80079d6:	f7fd fa7f 	bl	8004ed8 <HAL_GetTick>
 80079da:	4602      	mov	r2, r0
 80079dc:	693b      	ldr	r3, [r7, #16]
 80079de:	1ad3      	subs	r3, r2, r3
 80079e0:	2b02      	cmp	r3, #2
 80079e2:	d901      	bls.n	80079e8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80079e4:	2303      	movs	r3, #3
 80079e6:	e1e7      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80079e8:	4b0e      	ldr	r3, [pc, #56]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 80079ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80079ee:	f003 0302 	and.w	r3, r3, #2
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d0ef      	beq.n	80079d6 <HAL_RCC_OscConfig+0x22e>
 80079f6:	e020      	b.n	8007a3a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80079f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 80079fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80079fe:	4a09      	ldr	r2, [pc, #36]	@ (8007a24 <HAL_RCC_OscConfig+0x27c>)
 8007a00:	f023 0301 	bic.w	r3, r3, #1
 8007a04:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a08:	f7fd fa66 	bl	8004ed8 <HAL_GetTick>
 8007a0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007a0e:	e00d      	b.n	8007a2c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007a10:	f7fd fa62 	bl	8004ed8 <HAL_GetTick>
 8007a14:	4602      	mov	r2, r0
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	1ad3      	subs	r3, r2, r3
 8007a1a:	2b02      	cmp	r3, #2
 8007a1c:	d906      	bls.n	8007a2c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007a1e:	2303      	movs	r3, #3
 8007a20:	e1ca      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>
 8007a22:	bf00      	nop
 8007a24:	40021000 	.word	0x40021000
 8007a28:	20000020 	.word	0x20000020
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007a2c:	4b8c      	ldr	r3, [pc, #560]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007a2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a32:	f003 0302 	and.w	r3, r3, #2
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d1ea      	bne.n	8007a10 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f003 0304 	and.w	r3, r3, #4
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	f000 80a6 	beq.w	8007b94 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007a48:	2300      	movs	r3, #0
 8007a4a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007a4c:	4b84      	ldr	r3, [pc, #528]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007a4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d101      	bne.n	8007a5c <HAL_RCC_OscConfig+0x2b4>
 8007a58:	2301      	movs	r3, #1
 8007a5a:	e000      	b.n	8007a5e <HAL_RCC_OscConfig+0x2b6>
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d00d      	beq.n	8007a7e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007a62:	4b7f      	ldr	r3, [pc, #508]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007a64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a66:	4a7e      	ldr	r2, [pc, #504]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007a68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8007a6e:	4b7c      	ldr	r3, [pc, #496]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a76:	60fb      	str	r3, [r7, #12]
 8007a78:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007a7e:	4b79      	ldr	r3, [pc, #484]	@ (8007c64 <HAL_RCC_OscConfig+0x4bc>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d118      	bne.n	8007abc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007a8a:	4b76      	ldr	r3, [pc, #472]	@ (8007c64 <HAL_RCC_OscConfig+0x4bc>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	4a75      	ldr	r2, [pc, #468]	@ (8007c64 <HAL_RCC_OscConfig+0x4bc>)
 8007a90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007a96:	f7fd fa1f 	bl	8004ed8 <HAL_GetTick>
 8007a9a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007a9c:	e008      	b.n	8007ab0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a9e:	f7fd fa1b 	bl	8004ed8 <HAL_GetTick>
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	1ad3      	subs	r3, r2, r3
 8007aa8:	2b02      	cmp	r3, #2
 8007aaa:	d901      	bls.n	8007ab0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007aac:	2303      	movs	r3, #3
 8007aae:	e183      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007ab0:	4b6c      	ldr	r3, [pc, #432]	@ (8007c64 <HAL_RCC_OscConfig+0x4bc>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d0f0      	beq.n	8007a9e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	689b      	ldr	r3, [r3, #8]
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	d108      	bne.n	8007ad6 <HAL_RCC_OscConfig+0x32e>
 8007ac4:	4b66      	ldr	r3, [pc, #408]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007aca:	4a65      	ldr	r2, [pc, #404]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007acc:	f043 0301 	orr.w	r3, r3, #1
 8007ad0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007ad4:	e024      	b.n	8007b20 <HAL_RCC_OscConfig+0x378>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	689b      	ldr	r3, [r3, #8]
 8007ada:	2b05      	cmp	r3, #5
 8007adc:	d110      	bne.n	8007b00 <HAL_RCC_OscConfig+0x358>
 8007ade:	4b60      	ldr	r3, [pc, #384]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ae4:	4a5e      	ldr	r2, [pc, #376]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007ae6:	f043 0304 	orr.w	r3, r3, #4
 8007aea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007aee:	4b5c      	ldr	r3, [pc, #368]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007af0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007af4:	4a5a      	ldr	r2, [pc, #360]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007af6:	f043 0301 	orr.w	r3, r3, #1
 8007afa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007afe:	e00f      	b.n	8007b20 <HAL_RCC_OscConfig+0x378>
 8007b00:	4b57      	ldr	r3, [pc, #348]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b06:	4a56      	ldr	r2, [pc, #344]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007b08:	f023 0301 	bic.w	r3, r3, #1
 8007b0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007b10:	4b53      	ldr	r3, [pc, #332]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b16:	4a52      	ldr	r2, [pc, #328]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007b18:	f023 0304 	bic.w	r3, r3, #4
 8007b1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d016      	beq.n	8007b56 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b28:	f7fd f9d6 	bl	8004ed8 <HAL_GetTick>
 8007b2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b2e:	e00a      	b.n	8007b46 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b30:	f7fd f9d2 	bl	8004ed8 <HAL_GetTick>
 8007b34:	4602      	mov	r2, r0
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	1ad3      	subs	r3, r2, r3
 8007b3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d901      	bls.n	8007b46 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007b42:	2303      	movs	r3, #3
 8007b44:	e138      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b46:	4b46      	ldr	r3, [pc, #280]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007b48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b4c:	f003 0302 	and.w	r3, r3, #2
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d0ed      	beq.n	8007b30 <HAL_RCC_OscConfig+0x388>
 8007b54:	e015      	b.n	8007b82 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b56:	f7fd f9bf 	bl	8004ed8 <HAL_GetTick>
 8007b5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007b5c:	e00a      	b.n	8007b74 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b5e:	f7fd f9bb 	bl	8004ed8 <HAL_GetTick>
 8007b62:	4602      	mov	r2, r0
 8007b64:	693b      	ldr	r3, [r7, #16]
 8007b66:	1ad3      	subs	r3, r2, r3
 8007b68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d901      	bls.n	8007b74 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007b70:	2303      	movs	r3, #3
 8007b72:	e121      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007b74:	4b3a      	ldr	r3, [pc, #232]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b7a:	f003 0302 	and.w	r3, r3, #2
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d1ed      	bne.n	8007b5e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007b82:	7ffb      	ldrb	r3, [r7, #31]
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	d105      	bne.n	8007b94 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007b88:	4b35      	ldr	r3, [pc, #212]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b8c:	4a34      	ldr	r2, [pc, #208]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007b8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b92:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f003 0320 	and.w	r3, r3, #32
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d03c      	beq.n	8007c1a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	699b      	ldr	r3, [r3, #24]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d01c      	beq.n	8007be2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007ba8:	4b2d      	ldr	r3, [pc, #180]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007baa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007bae:	4a2c      	ldr	r2, [pc, #176]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007bb0:	f043 0301 	orr.w	r3, r3, #1
 8007bb4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bb8:	f7fd f98e 	bl	8004ed8 <HAL_GetTick>
 8007bbc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007bbe:	e008      	b.n	8007bd2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007bc0:	f7fd f98a 	bl	8004ed8 <HAL_GetTick>
 8007bc4:	4602      	mov	r2, r0
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	1ad3      	subs	r3, r2, r3
 8007bca:	2b02      	cmp	r3, #2
 8007bcc:	d901      	bls.n	8007bd2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007bce:	2303      	movs	r3, #3
 8007bd0:	e0f2      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007bd2:	4b23      	ldr	r3, [pc, #140]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007bd4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007bd8:	f003 0302 	and.w	r3, r3, #2
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d0ef      	beq.n	8007bc0 <HAL_RCC_OscConfig+0x418>
 8007be0:	e01b      	b.n	8007c1a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007be2:	4b1f      	ldr	r3, [pc, #124]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007be4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007be8:	4a1d      	ldr	r2, [pc, #116]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007bea:	f023 0301 	bic.w	r3, r3, #1
 8007bee:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bf2:	f7fd f971 	bl	8004ed8 <HAL_GetTick>
 8007bf6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007bf8:	e008      	b.n	8007c0c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007bfa:	f7fd f96d 	bl	8004ed8 <HAL_GetTick>
 8007bfe:	4602      	mov	r2, r0
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	1ad3      	subs	r3, r2, r3
 8007c04:	2b02      	cmp	r3, #2
 8007c06:	d901      	bls.n	8007c0c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007c08:	2303      	movs	r3, #3
 8007c0a:	e0d5      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007c0c:	4b14      	ldr	r3, [pc, #80]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007c0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007c12:	f003 0302 	and.w	r3, r3, #2
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d1ef      	bne.n	8007bfa <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	69db      	ldr	r3, [r3, #28]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	f000 80c9 	beq.w	8007db6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007c24:	4b0e      	ldr	r3, [pc, #56]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007c26:	689b      	ldr	r3, [r3, #8]
 8007c28:	f003 030c 	and.w	r3, r3, #12
 8007c2c:	2b0c      	cmp	r3, #12
 8007c2e:	f000 8083 	beq.w	8007d38 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	69db      	ldr	r3, [r3, #28]
 8007c36:	2b02      	cmp	r3, #2
 8007c38:	d15e      	bne.n	8007cf8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c3a:	4b09      	ldr	r3, [pc, #36]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a08      	ldr	r2, [pc, #32]	@ (8007c60 <HAL_RCC_OscConfig+0x4b8>)
 8007c40:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007c44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c46:	f7fd f947 	bl	8004ed8 <HAL_GetTick>
 8007c4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c4c:	e00c      	b.n	8007c68 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c4e:	f7fd f943 	bl	8004ed8 <HAL_GetTick>
 8007c52:	4602      	mov	r2, r0
 8007c54:	693b      	ldr	r3, [r7, #16]
 8007c56:	1ad3      	subs	r3, r2, r3
 8007c58:	2b02      	cmp	r3, #2
 8007c5a:	d905      	bls.n	8007c68 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007c5c:	2303      	movs	r3, #3
 8007c5e:	e0ab      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>
 8007c60:	40021000 	.word	0x40021000
 8007c64:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c68:	4b55      	ldr	r3, [pc, #340]	@ (8007dc0 <HAL_RCC_OscConfig+0x618>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d1ec      	bne.n	8007c4e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007c74:	4b52      	ldr	r3, [pc, #328]	@ (8007dc0 <HAL_RCC_OscConfig+0x618>)
 8007c76:	68da      	ldr	r2, [r3, #12]
 8007c78:	4b52      	ldr	r3, [pc, #328]	@ (8007dc4 <HAL_RCC_OscConfig+0x61c>)
 8007c7a:	4013      	ands	r3, r2
 8007c7c:	687a      	ldr	r2, [r7, #4]
 8007c7e:	6a11      	ldr	r1, [r2, #32]
 8007c80:	687a      	ldr	r2, [r7, #4]
 8007c82:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007c84:	3a01      	subs	r2, #1
 8007c86:	0112      	lsls	r2, r2, #4
 8007c88:	4311      	orrs	r1, r2
 8007c8a:	687a      	ldr	r2, [r7, #4]
 8007c8c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007c8e:	0212      	lsls	r2, r2, #8
 8007c90:	4311      	orrs	r1, r2
 8007c92:	687a      	ldr	r2, [r7, #4]
 8007c94:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007c96:	0852      	lsrs	r2, r2, #1
 8007c98:	3a01      	subs	r2, #1
 8007c9a:	0552      	lsls	r2, r2, #21
 8007c9c:	4311      	orrs	r1, r2
 8007c9e:	687a      	ldr	r2, [r7, #4]
 8007ca0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007ca2:	0852      	lsrs	r2, r2, #1
 8007ca4:	3a01      	subs	r2, #1
 8007ca6:	0652      	lsls	r2, r2, #25
 8007ca8:	4311      	orrs	r1, r2
 8007caa:	687a      	ldr	r2, [r7, #4]
 8007cac:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007cae:	06d2      	lsls	r2, r2, #27
 8007cb0:	430a      	orrs	r2, r1
 8007cb2:	4943      	ldr	r1, [pc, #268]	@ (8007dc0 <HAL_RCC_OscConfig+0x618>)
 8007cb4:	4313      	orrs	r3, r2
 8007cb6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007cb8:	4b41      	ldr	r3, [pc, #260]	@ (8007dc0 <HAL_RCC_OscConfig+0x618>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a40      	ldr	r2, [pc, #256]	@ (8007dc0 <HAL_RCC_OscConfig+0x618>)
 8007cbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007cc2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007cc4:	4b3e      	ldr	r3, [pc, #248]	@ (8007dc0 <HAL_RCC_OscConfig+0x618>)
 8007cc6:	68db      	ldr	r3, [r3, #12]
 8007cc8:	4a3d      	ldr	r2, [pc, #244]	@ (8007dc0 <HAL_RCC_OscConfig+0x618>)
 8007cca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007cce:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cd0:	f7fd f902 	bl	8004ed8 <HAL_GetTick>
 8007cd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007cd6:	e008      	b.n	8007cea <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007cd8:	f7fd f8fe 	bl	8004ed8 <HAL_GetTick>
 8007cdc:	4602      	mov	r2, r0
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	1ad3      	subs	r3, r2, r3
 8007ce2:	2b02      	cmp	r3, #2
 8007ce4:	d901      	bls.n	8007cea <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007ce6:	2303      	movs	r3, #3
 8007ce8:	e066      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007cea:	4b35      	ldr	r3, [pc, #212]	@ (8007dc0 <HAL_RCC_OscConfig+0x618>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d0f0      	beq.n	8007cd8 <HAL_RCC_OscConfig+0x530>
 8007cf6:	e05e      	b.n	8007db6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007cf8:	4b31      	ldr	r3, [pc, #196]	@ (8007dc0 <HAL_RCC_OscConfig+0x618>)
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	4a30      	ldr	r2, [pc, #192]	@ (8007dc0 <HAL_RCC_OscConfig+0x618>)
 8007cfe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007d02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d04:	f7fd f8e8 	bl	8004ed8 <HAL_GetTick>
 8007d08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007d0a:	e008      	b.n	8007d1e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d0c:	f7fd f8e4 	bl	8004ed8 <HAL_GetTick>
 8007d10:	4602      	mov	r2, r0
 8007d12:	693b      	ldr	r3, [r7, #16]
 8007d14:	1ad3      	subs	r3, r2, r3
 8007d16:	2b02      	cmp	r3, #2
 8007d18:	d901      	bls.n	8007d1e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8007d1a:	2303      	movs	r3, #3
 8007d1c:	e04c      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007d1e:	4b28      	ldr	r3, [pc, #160]	@ (8007dc0 <HAL_RCC_OscConfig+0x618>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d1f0      	bne.n	8007d0c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007d2a:	4b25      	ldr	r3, [pc, #148]	@ (8007dc0 <HAL_RCC_OscConfig+0x618>)
 8007d2c:	68da      	ldr	r2, [r3, #12]
 8007d2e:	4924      	ldr	r1, [pc, #144]	@ (8007dc0 <HAL_RCC_OscConfig+0x618>)
 8007d30:	4b25      	ldr	r3, [pc, #148]	@ (8007dc8 <HAL_RCC_OscConfig+0x620>)
 8007d32:	4013      	ands	r3, r2
 8007d34:	60cb      	str	r3, [r1, #12]
 8007d36:	e03e      	b.n	8007db6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	69db      	ldr	r3, [r3, #28]
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	d101      	bne.n	8007d44 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007d40:	2301      	movs	r3, #1
 8007d42:	e039      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007d44:	4b1e      	ldr	r3, [pc, #120]	@ (8007dc0 <HAL_RCC_OscConfig+0x618>)
 8007d46:	68db      	ldr	r3, [r3, #12]
 8007d48:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	f003 0203 	and.w	r2, r3, #3
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6a1b      	ldr	r3, [r3, #32]
 8007d54:	429a      	cmp	r2, r3
 8007d56:	d12c      	bne.n	8007db2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007d58:	697b      	ldr	r3, [r7, #20]
 8007d5a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d62:	3b01      	subs	r3, #1
 8007d64:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d66:	429a      	cmp	r2, r3
 8007d68:	d123      	bne.n	8007db2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007d6a:	697b      	ldr	r3, [r7, #20]
 8007d6c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d74:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007d76:	429a      	cmp	r2, r3
 8007d78:	d11b      	bne.n	8007db2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d84:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007d86:	429a      	cmp	r2, r3
 8007d88:	d113      	bne.n	8007db2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d94:	085b      	lsrs	r3, r3, #1
 8007d96:	3b01      	subs	r3, #1
 8007d98:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007d9a:	429a      	cmp	r2, r3
 8007d9c:	d109      	bne.n	8007db2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007da8:	085b      	lsrs	r3, r3, #1
 8007daa:	3b01      	subs	r3, #1
 8007dac:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007dae:	429a      	cmp	r2, r3
 8007db0:	d001      	beq.n	8007db6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007db2:	2301      	movs	r3, #1
 8007db4:	e000      	b.n	8007db8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007db6:	2300      	movs	r3, #0
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	3720      	adds	r7, #32
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	bd80      	pop	{r7, pc}
 8007dc0:	40021000 	.word	0x40021000
 8007dc4:	019f800c 	.word	0x019f800c
 8007dc8:	feeefffc 	.word	0xfeeefffc

08007dcc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b086      	sub	sp, #24
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
 8007dd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d101      	bne.n	8007de4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007de0:	2301      	movs	r3, #1
 8007de2:	e11e      	b.n	8008022 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007de4:	4b91      	ldr	r3, [pc, #580]	@ (800802c <HAL_RCC_ClockConfig+0x260>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f003 030f 	and.w	r3, r3, #15
 8007dec:	683a      	ldr	r2, [r7, #0]
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d910      	bls.n	8007e14 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007df2:	4b8e      	ldr	r3, [pc, #568]	@ (800802c <HAL_RCC_ClockConfig+0x260>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f023 020f 	bic.w	r2, r3, #15
 8007dfa:	498c      	ldr	r1, [pc, #560]	@ (800802c <HAL_RCC_ClockConfig+0x260>)
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	4313      	orrs	r3, r2
 8007e00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e02:	4b8a      	ldr	r3, [pc, #552]	@ (800802c <HAL_RCC_ClockConfig+0x260>)
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f003 030f 	and.w	r3, r3, #15
 8007e0a:	683a      	ldr	r2, [r7, #0]
 8007e0c:	429a      	cmp	r2, r3
 8007e0e:	d001      	beq.n	8007e14 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007e10:	2301      	movs	r3, #1
 8007e12:	e106      	b.n	8008022 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f003 0301 	and.w	r3, r3, #1
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d073      	beq.n	8007f08 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	685b      	ldr	r3, [r3, #4]
 8007e24:	2b03      	cmp	r3, #3
 8007e26:	d129      	bne.n	8007e7c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007e28:	4b81      	ldr	r3, [pc, #516]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d101      	bne.n	8007e38 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007e34:	2301      	movs	r3, #1
 8007e36:	e0f4      	b.n	8008022 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007e38:	f000 f99e 	bl	8008178 <RCC_GetSysClockFreqFromPLLSource>
 8007e3c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	4a7c      	ldr	r2, [pc, #496]	@ (8008034 <HAL_RCC_ClockConfig+0x268>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d93f      	bls.n	8007ec6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007e46:	4b7a      	ldr	r3, [pc, #488]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007e48:	689b      	ldr	r3, [r3, #8]
 8007e4a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d009      	beq.n	8007e66 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d033      	beq.n	8007ec6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d12f      	bne.n	8007ec6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007e66:	4b72      	ldr	r3, [pc, #456]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007e68:	689b      	ldr	r3, [r3, #8]
 8007e6a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e6e:	4a70      	ldr	r2, [pc, #448]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007e70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e74:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007e76:	2380      	movs	r3, #128	@ 0x80
 8007e78:	617b      	str	r3, [r7, #20]
 8007e7a:	e024      	b.n	8007ec6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	685b      	ldr	r3, [r3, #4]
 8007e80:	2b02      	cmp	r3, #2
 8007e82:	d107      	bne.n	8007e94 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007e84:	4b6a      	ldr	r3, [pc, #424]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d109      	bne.n	8007ea4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007e90:	2301      	movs	r3, #1
 8007e92:	e0c6      	b.n	8008022 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007e94:	4b66      	ldr	r3, [pc, #408]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d101      	bne.n	8007ea4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	e0be      	b.n	8008022 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007ea4:	f000 f8ce 	bl	8008044 <HAL_RCC_GetSysClockFreq>
 8007ea8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007eaa:	693b      	ldr	r3, [r7, #16]
 8007eac:	4a61      	ldr	r2, [pc, #388]	@ (8008034 <HAL_RCC_ClockConfig+0x268>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d909      	bls.n	8007ec6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007eb2:	4b5f      	ldr	r3, [pc, #380]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007eb4:	689b      	ldr	r3, [r3, #8]
 8007eb6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007eba:	4a5d      	ldr	r2, [pc, #372]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007ebc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ec0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007ec2:	2380      	movs	r3, #128	@ 0x80
 8007ec4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007ec6:	4b5a      	ldr	r3, [pc, #360]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007ec8:	689b      	ldr	r3, [r3, #8]
 8007eca:	f023 0203 	bic.w	r2, r3, #3
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	4957      	ldr	r1, [pc, #348]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007ed4:	4313      	orrs	r3, r2
 8007ed6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ed8:	f7fc fffe 	bl	8004ed8 <HAL_GetTick>
 8007edc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ede:	e00a      	b.n	8007ef6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ee0:	f7fc fffa 	bl	8004ed8 <HAL_GetTick>
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	1ad3      	subs	r3, r2, r3
 8007eea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d901      	bls.n	8007ef6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007ef2:	2303      	movs	r3, #3
 8007ef4:	e095      	b.n	8008022 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ef6:	4b4e      	ldr	r3, [pc, #312]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007ef8:	689b      	ldr	r3, [r3, #8]
 8007efa:	f003 020c 	and.w	r2, r3, #12
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	685b      	ldr	r3, [r3, #4]
 8007f02:	009b      	lsls	r3, r3, #2
 8007f04:	429a      	cmp	r2, r3
 8007f06:	d1eb      	bne.n	8007ee0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f003 0302 	and.w	r3, r3, #2
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d023      	beq.n	8007f5c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f003 0304 	and.w	r3, r3, #4
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d005      	beq.n	8007f2c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007f20:	4b43      	ldr	r3, [pc, #268]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007f22:	689b      	ldr	r3, [r3, #8]
 8007f24:	4a42      	ldr	r2, [pc, #264]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007f26:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007f2a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f003 0308 	and.w	r3, r3, #8
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d007      	beq.n	8007f48 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007f38:	4b3d      	ldr	r3, [pc, #244]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007f3a:	689b      	ldr	r3, [r3, #8]
 8007f3c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007f40:	4a3b      	ldr	r2, [pc, #236]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007f42:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007f46:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f48:	4b39      	ldr	r3, [pc, #228]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007f4a:	689b      	ldr	r3, [r3, #8]
 8007f4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	689b      	ldr	r3, [r3, #8]
 8007f54:	4936      	ldr	r1, [pc, #216]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007f56:	4313      	orrs	r3, r2
 8007f58:	608b      	str	r3, [r1, #8]
 8007f5a:	e008      	b.n	8007f6e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	2b80      	cmp	r3, #128	@ 0x80
 8007f60:	d105      	bne.n	8007f6e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007f62:	4b33      	ldr	r3, [pc, #204]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007f64:	689b      	ldr	r3, [r3, #8]
 8007f66:	4a32      	ldr	r2, [pc, #200]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007f68:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007f6c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007f6e:	4b2f      	ldr	r3, [pc, #188]	@ (800802c <HAL_RCC_ClockConfig+0x260>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f003 030f 	and.w	r3, r3, #15
 8007f76:	683a      	ldr	r2, [r7, #0]
 8007f78:	429a      	cmp	r2, r3
 8007f7a:	d21d      	bcs.n	8007fb8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f7c:	4b2b      	ldr	r3, [pc, #172]	@ (800802c <HAL_RCC_ClockConfig+0x260>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f023 020f 	bic.w	r2, r3, #15
 8007f84:	4929      	ldr	r1, [pc, #164]	@ (800802c <HAL_RCC_ClockConfig+0x260>)
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	4313      	orrs	r3, r2
 8007f8a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007f8c:	f7fc ffa4 	bl	8004ed8 <HAL_GetTick>
 8007f90:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f92:	e00a      	b.n	8007faa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f94:	f7fc ffa0 	bl	8004ed8 <HAL_GetTick>
 8007f98:	4602      	mov	r2, r0
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	1ad3      	subs	r3, r2, r3
 8007f9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d901      	bls.n	8007faa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007fa6:	2303      	movs	r3, #3
 8007fa8:	e03b      	b.n	8008022 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007faa:	4b20      	ldr	r3, [pc, #128]	@ (800802c <HAL_RCC_ClockConfig+0x260>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	f003 030f 	and.w	r3, r3, #15
 8007fb2:	683a      	ldr	r2, [r7, #0]
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	d1ed      	bne.n	8007f94 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f003 0304 	and.w	r3, r3, #4
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d008      	beq.n	8007fd6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007fc4:	4b1a      	ldr	r3, [pc, #104]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007fc6:	689b      	ldr	r3, [r3, #8]
 8007fc8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	68db      	ldr	r3, [r3, #12]
 8007fd0:	4917      	ldr	r1, [pc, #92]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007fd2:	4313      	orrs	r3, r2
 8007fd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f003 0308 	and.w	r3, r3, #8
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d009      	beq.n	8007ff6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007fe2:	4b13      	ldr	r3, [pc, #76]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	691b      	ldr	r3, [r3, #16]
 8007fee:	00db      	lsls	r3, r3, #3
 8007ff0:	490f      	ldr	r1, [pc, #60]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007ff6:	f000 f825 	bl	8008044 <HAL_RCC_GetSysClockFreq>
 8007ffa:	4602      	mov	r2, r0
 8007ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8008030 <HAL_RCC_ClockConfig+0x264>)
 8007ffe:	689b      	ldr	r3, [r3, #8]
 8008000:	091b      	lsrs	r3, r3, #4
 8008002:	f003 030f 	and.w	r3, r3, #15
 8008006:	490c      	ldr	r1, [pc, #48]	@ (8008038 <HAL_RCC_ClockConfig+0x26c>)
 8008008:	5ccb      	ldrb	r3, [r1, r3]
 800800a:	f003 031f 	and.w	r3, r3, #31
 800800e:	fa22 f303 	lsr.w	r3, r2, r3
 8008012:	4a0a      	ldr	r2, [pc, #40]	@ (800803c <HAL_RCC_ClockConfig+0x270>)
 8008014:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008016:	4b0a      	ldr	r3, [pc, #40]	@ (8008040 <HAL_RCC_ClockConfig+0x274>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4618      	mov	r0, r3
 800801c:	f7fc ff10 	bl	8004e40 <HAL_InitTick>
 8008020:	4603      	mov	r3, r0
}
 8008022:	4618      	mov	r0, r3
 8008024:	3718      	adds	r7, #24
 8008026:	46bd      	mov	sp, r7
 8008028:	bd80      	pop	{r7, pc}
 800802a:	bf00      	nop
 800802c:	40022000 	.word	0x40022000
 8008030:	40021000 	.word	0x40021000
 8008034:	04c4b400 	.word	0x04c4b400
 8008038:	0800fee0 	.word	0x0800fee0
 800803c:	2000001c 	.word	0x2000001c
 8008040:	20000020 	.word	0x20000020

08008044 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008044:	b480      	push	{r7}
 8008046:	b087      	sub	sp, #28
 8008048:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800804a:	4b2c      	ldr	r3, [pc, #176]	@ (80080fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800804c:	689b      	ldr	r3, [r3, #8]
 800804e:	f003 030c 	and.w	r3, r3, #12
 8008052:	2b04      	cmp	r3, #4
 8008054:	d102      	bne.n	800805c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008056:	4b2a      	ldr	r3, [pc, #168]	@ (8008100 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008058:	613b      	str	r3, [r7, #16]
 800805a:	e047      	b.n	80080ec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800805c:	4b27      	ldr	r3, [pc, #156]	@ (80080fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	f003 030c 	and.w	r3, r3, #12
 8008064:	2b08      	cmp	r3, #8
 8008066:	d102      	bne.n	800806e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008068:	4b26      	ldr	r3, [pc, #152]	@ (8008104 <HAL_RCC_GetSysClockFreq+0xc0>)
 800806a:	613b      	str	r3, [r7, #16]
 800806c:	e03e      	b.n	80080ec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800806e:	4b23      	ldr	r3, [pc, #140]	@ (80080fc <HAL_RCC_GetSysClockFreq+0xb8>)
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	f003 030c 	and.w	r3, r3, #12
 8008076:	2b0c      	cmp	r3, #12
 8008078:	d136      	bne.n	80080e8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800807a:	4b20      	ldr	r3, [pc, #128]	@ (80080fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800807c:	68db      	ldr	r3, [r3, #12]
 800807e:	f003 0303 	and.w	r3, r3, #3
 8008082:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008084:	4b1d      	ldr	r3, [pc, #116]	@ (80080fc <HAL_RCC_GetSysClockFreq+0xb8>)
 8008086:	68db      	ldr	r3, [r3, #12]
 8008088:	091b      	lsrs	r3, r3, #4
 800808a:	f003 030f 	and.w	r3, r3, #15
 800808e:	3301      	adds	r3, #1
 8008090:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	2b03      	cmp	r3, #3
 8008096:	d10c      	bne.n	80080b2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008098:	4a1a      	ldr	r2, [pc, #104]	@ (8008104 <HAL_RCC_GetSysClockFreq+0xc0>)
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	fbb2 f3f3 	udiv	r3, r2, r3
 80080a0:	4a16      	ldr	r2, [pc, #88]	@ (80080fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80080a2:	68d2      	ldr	r2, [r2, #12]
 80080a4:	0a12      	lsrs	r2, r2, #8
 80080a6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80080aa:	fb02 f303 	mul.w	r3, r2, r3
 80080ae:	617b      	str	r3, [r7, #20]
      break;
 80080b0:	e00c      	b.n	80080cc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80080b2:	4a13      	ldr	r2, [pc, #76]	@ (8008100 <HAL_RCC_GetSysClockFreq+0xbc>)
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80080ba:	4a10      	ldr	r2, [pc, #64]	@ (80080fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80080bc:	68d2      	ldr	r2, [r2, #12]
 80080be:	0a12      	lsrs	r2, r2, #8
 80080c0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80080c4:	fb02 f303 	mul.w	r3, r2, r3
 80080c8:	617b      	str	r3, [r7, #20]
      break;
 80080ca:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80080cc:	4b0b      	ldr	r3, [pc, #44]	@ (80080fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80080ce:	68db      	ldr	r3, [r3, #12]
 80080d0:	0e5b      	lsrs	r3, r3, #25
 80080d2:	f003 0303 	and.w	r3, r3, #3
 80080d6:	3301      	adds	r3, #1
 80080d8:	005b      	lsls	r3, r3, #1
 80080da:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80080dc:	697a      	ldr	r2, [r7, #20]
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80080e4:	613b      	str	r3, [r7, #16]
 80080e6:	e001      	b.n	80080ec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80080e8:	2300      	movs	r3, #0
 80080ea:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80080ec:	693b      	ldr	r3, [r7, #16]
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	371c      	adds	r7, #28
 80080f2:	46bd      	mov	sp, r7
 80080f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f8:	4770      	bx	lr
 80080fa:	bf00      	nop
 80080fc:	40021000 	.word	0x40021000
 8008100:	00f42400 	.word	0x00f42400
 8008104:	016e3600 	.word	0x016e3600

08008108 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008108:	b480      	push	{r7}
 800810a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800810c:	4b03      	ldr	r3, [pc, #12]	@ (800811c <HAL_RCC_GetHCLKFreq+0x14>)
 800810e:	681b      	ldr	r3, [r3, #0]
}
 8008110:	4618      	mov	r0, r3
 8008112:	46bd      	mov	sp, r7
 8008114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008118:	4770      	bx	lr
 800811a:	bf00      	nop
 800811c:	2000001c 	.word	0x2000001c

08008120 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008124:	f7ff fff0 	bl	8008108 <HAL_RCC_GetHCLKFreq>
 8008128:	4602      	mov	r2, r0
 800812a:	4b06      	ldr	r3, [pc, #24]	@ (8008144 <HAL_RCC_GetPCLK1Freq+0x24>)
 800812c:	689b      	ldr	r3, [r3, #8]
 800812e:	0a1b      	lsrs	r3, r3, #8
 8008130:	f003 0307 	and.w	r3, r3, #7
 8008134:	4904      	ldr	r1, [pc, #16]	@ (8008148 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008136:	5ccb      	ldrb	r3, [r1, r3]
 8008138:	f003 031f 	and.w	r3, r3, #31
 800813c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008140:	4618      	mov	r0, r3
 8008142:	bd80      	pop	{r7, pc}
 8008144:	40021000 	.word	0x40021000
 8008148:	0800fef0 	.word	0x0800fef0

0800814c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008150:	f7ff ffda 	bl	8008108 <HAL_RCC_GetHCLKFreq>
 8008154:	4602      	mov	r2, r0
 8008156:	4b06      	ldr	r3, [pc, #24]	@ (8008170 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008158:	689b      	ldr	r3, [r3, #8]
 800815a:	0adb      	lsrs	r3, r3, #11
 800815c:	f003 0307 	and.w	r3, r3, #7
 8008160:	4904      	ldr	r1, [pc, #16]	@ (8008174 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008162:	5ccb      	ldrb	r3, [r1, r3]
 8008164:	f003 031f 	and.w	r3, r3, #31
 8008168:	fa22 f303 	lsr.w	r3, r2, r3
}
 800816c:	4618      	mov	r0, r3
 800816e:	bd80      	pop	{r7, pc}
 8008170:	40021000 	.word	0x40021000
 8008174:	0800fef0 	.word	0x0800fef0

08008178 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008178:	b480      	push	{r7}
 800817a:	b087      	sub	sp, #28
 800817c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800817e:	4b1e      	ldr	r3, [pc, #120]	@ (80081f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008180:	68db      	ldr	r3, [r3, #12]
 8008182:	f003 0303 	and.w	r3, r3, #3
 8008186:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008188:	4b1b      	ldr	r3, [pc, #108]	@ (80081f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800818a:	68db      	ldr	r3, [r3, #12]
 800818c:	091b      	lsrs	r3, r3, #4
 800818e:	f003 030f 	and.w	r3, r3, #15
 8008192:	3301      	adds	r3, #1
 8008194:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	2b03      	cmp	r3, #3
 800819a:	d10c      	bne.n	80081b6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800819c:	4a17      	ldr	r2, [pc, #92]	@ (80081fc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80081a4:	4a14      	ldr	r2, [pc, #80]	@ (80081f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80081a6:	68d2      	ldr	r2, [r2, #12]
 80081a8:	0a12      	lsrs	r2, r2, #8
 80081aa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80081ae:	fb02 f303 	mul.w	r3, r2, r3
 80081b2:	617b      	str	r3, [r7, #20]
    break;
 80081b4:	e00c      	b.n	80081d0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80081b6:	4a12      	ldr	r2, [pc, #72]	@ (8008200 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80081be:	4a0e      	ldr	r2, [pc, #56]	@ (80081f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80081c0:	68d2      	ldr	r2, [r2, #12]
 80081c2:	0a12      	lsrs	r2, r2, #8
 80081c4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80081c8:	fb02 f303 	mul.w	r3, r2, r3
 80081cc:	617b      	str	r3, [r7, #20]
    break;
 80081ce:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80081d0:	4b09      	ldr	r3, [pc, #36]	@ (80081f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80081d2:	68db      	ldr	r3, [r3, #12]
 80081d4:	0e5b      	lsrs	r3, r3, #25
 80081d6:	f003 0303 	and.w	r3, r3, #3
 80081da:	3301      	adds	r3, #1
 80081dc:	005b      	lsls	r3, r3, #1
 80081de:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80081e0:	697a      	ldr	r2, [r7, #20]
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80081e8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80081ea:	687b      	ldr	r3, [r7, #4]
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	371c      	adds	r7, #28
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr
 80081f8:	40021000 	.word	0x40021000
 80081fc:	016e3600 	.word	0x016e3600
 8008200:	00f42400 	.word	0x00f42400

08008204 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b086      	sub	sp, #24
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800820c:	2300      	movs	r3, #0
 800820e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008210:	2300      	movs	r3, #0
 8008212:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800821c:	2b00      	cmp	r3, #0
 800821e:	f000 8098 	beq.w	8008352 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008222:	2300      	movs	r3, #0
 8008224:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008226:	4b43      	ldr	r3, [pc, #268]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800822a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800822e:	2b00      	cmp	r3, #0
 8008230:	d10d      	bne.n	800824e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008232:	4b40      	ldr	r3, [pc, #256]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008234:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008236:	4a3f      	ldr	r2, [pc, #252]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008238:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800823c:	6593      	str	r3, [r2, #88]	@ 0x58
 800823e:	4b3d      	ldr	r3, [pc, #244]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008242:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008246:	60bb      	str	r3, [r7, #8]
 8008248:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800824a:	2301      	movs	r3, #1
 800824c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800824e:	4b3a      	ldr	r3, [pc, #232]	@ (8008338 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4a39      	ldr	r2, [pc, #228]	@ (8008338 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008254:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008258:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800825a:	f7fc fe3d 	bl	8004ed8 <HAL_GetTick>
 800825e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008260:	e009      	b.n	8008276 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008262:	f7fc fe39 	bl	8004ed8 <HAL_GetTick>
 8008266:	4602      	mov	r2, r0
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	1ad3      	subs	r3, r2, r3
 800826c:	2b02      	cmp	r3, #2
 800826e:	d902      	bls.n	8008276 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8008270:	2303      	movs	r3, #3
 8008272:	74fb      	strb	r3, [r7, #19]
        break;
 8008274:	e005      	b.n	8008282 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008276:	4b30      	ldr	r3, [pc, #192]	@ (8008338 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800827e:	2b00      	cmp	r3, #0
 8008280:	d0ef      	beq.n	8008262 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8008282:	7cfb      	ldrb	r3, [r7, #19]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d159      	bne.n	800833c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008288:	4b2a      	ldr	r3, [pc, #168]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800828a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800828e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008292:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008294:	697b      	ldr	r3, [r7, #20]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d01e      	beq.n	80082d8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800829e:	697a      	ldr	r2, [r7, #20]
 80082a0:	429a      	cmp	r2, r3
 80082a2:	d019      	beq.n	80082d8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80082a4:	4b23      	ldr	r3, [pc, #140]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80082a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80082ae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80082b0:	4b20      	ldr	r3, [pc, #128]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80082b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082b6:	4a1f      	ldr	r2, [pc, #124]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80082b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80082bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80082c0:	4b1c      	ldr	r3, [pc, #112]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80082c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082c6:	4a1b      	ldr	r2, [pc, #108]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80082c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80082cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80082d0:	4a18      	ldr	r2, [pc, #96]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80082d2:	697b      	ldr	r3, [r7, #20]
 80082d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	f003 0301 	and.w	r3, r3, #1
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d016      	beq.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082e2:	f7fc fdf9 	bl	8004ed8 <HAL_GetTick>
 80082e6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80082e8:	e00b      	b.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082ea:	f7fc fdf5 	bl	8004ed8 <HAL_GetTick>
 80082ee:	4602      	mov	r2, r0
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	1ad3      	subs	r3, r2, r3
 80082f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082f8:	4293      	cmp	r3, r2
 80082fa:	d902      	bls.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80082fc:	2303      	movs	r3, #3
 80082fe:	74fb      	strb	r3, [r7, #19]
            break;
 8008300:	e006      	b.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008302:	4b0c      	ldr	r3, [pc, #48]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008304:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008308:	f003 0302 	and.w	r3, r3, #2
 800830c:	2b00      	cmp	r3, #0
 800830e:	d0ec      	beq.n	80082ea <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008310:	7cfb      	ldrb	r3, [r7, #19]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d10b      	bne.n	800832e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008316:	4b07      	ldr	r3, [pc, #28]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008318:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800831c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008324:	4903      	ldr	r1, [pc, #12]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008326:	4313      	orrs	r3, r2
 8008328:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800832c:	e008      	b.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800832e:	7cfb      	ldrb	r3, [r7, #19]
 8008330:	74bb      	strb	r3, [r7, #18]
 8008332:	e005      	b.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008334:	40021000 	.word	0x40021000
 8008338:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800833c:	7cfb      	ldrb	r3, [r7, #19]
 800833e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008340:	7c7b      	ldrb	r3, [r7, #17]
 8008342:	2b01      	cmp	r3, #1
 8008344:	d105      	bne.n	8008352 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008346:	4ba7      	ldr	r3, [pc, #668]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800834a:	4aa6      	ldr	r2, [pc, #664]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800834c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008350:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f003 0301 	and.w	r3, r3, #1
 800835a:	2b00      	cmp	r3, #0
 800835c:	d00a      	beq.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800835e:	4ba1      	ldr	r3, [pc, #644]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008360:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008364:	f023 0203 	bic.w	r2, r3, #3
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	685b      	ldr	r3, [r3, #4]
 800836c:	499d      	ldr	r1, [pc, #628]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800836e:	4313      	orrs	r3, r2
 8008370:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f003 0302 	and.w	r3, r3, #2
 800837c:	2b00      	cmp	r3, #0
 800837e:	d00a      	beq.n	8008396 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008380:	4b98      	ldr	r3, [pc, #608]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008386:	f023 020c 	bic.w	r2, r3, #12
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	689b      	ldr	r3, [r3, #8]
 800838e:	4995      	ldr	r1, [pc, #596]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008390:	4313      	orrs	r3, r2
 8008392:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f003 0304 	and.w	r3, r3, #4
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d00a      	beq.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80083a2:	4b90      	ldr	r3, [pc, #576]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083a8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	68db      	ldr	r3, [r3, #12]
 80083b0:	498c      	ldr	r1, [pc, #560]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083b2:	4313      	orrs	r3, r2
 80083b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f003 0308 	and.w	r3, r3, #8
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d00a      	beq.n	80083da <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80083c4:	4b87      	ldr	r3, [pc, #540]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083ca:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	691b      	ldr	r3, [r3, #16]
 80083d2:	4984      	ldr	r1, [pc, #528]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083d4:	4313      	orrs	r3, r2
 80083d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f003 0310 	and.w	r3, r3, #16
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d00a      	beq.n	80083fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80083e6:	4b7f      	ldr	r3, [pc, #508]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	695b      	ldr	r3, [r3, #20]
 80083f4:	497b      	ldr	r1, [pc, #492]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083f6:	4313      	orrs	r3, r2
 80083f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f003 0320 	and.w	r3, r3, #32
 8008404:	2b00      	cmp	r3, #0
 8008406:	d00a      	beq.n	800841e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008408:	4b76      	ldr	r3, [pc, #472]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800840a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800840e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	699b      	ldr	r3, [r3, #24]
 8008416:	4973      	ldr	r1, [pc, #460]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008418:	4313      	orrs	r3, r2
 800841a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008426:	2b00      	cmp	r3, #0
 8008428:	d00a      	beq.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800842a:	4b6e      	ldr	r3, [pc, #440]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800842c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008430:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	69db      	ldr	r3, [r3, #28]
 8008438:	496a      	ldr	r1, [pc, #424]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800843a:	4313      	orrs	r3, r2
 800843c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008448:	2b00      	cmp	r3, #0
 800844a:	d00a      	beq.n	8008462 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800844c:	4b65      	ldr	r3, [pc, #404]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800844e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008452:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6a1b      	ldr	r3, [r3, #32]
 800845a:	4962      	ldr	r1, [pc, #392]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800845c:	4313      	orrs	r3, r2
 800845e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800846a:	2b00      	cmp	r3, #0
 800846c:	d00a      	beq.n	8008484 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800846e:	4b5d      	ldr	r3, [pc, #372]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008474:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800847c:	4959      	ldr	r1, [pc, #356]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800847e:	4313      	orrs	r3, r2
 8008480:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800848c:	2b00      	cmp	r3, #0
 800848e:	d00a      	beq.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008490:	4b54      	ldr	r3, [pc, #336]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008492:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008496:	f023 0203 	bic.w	r2, r3, #3
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800849e:	4951      	ldr	r1, [pc, #324]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084a0:	4313      	orrs	r3, r2
 80084a2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d00a      	beq.n	80084c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80084b2:	4b4c      	ldr	r3, [pc, #304]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084b8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084c0:	4948      	ldr	r1, [pc, #288]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084c2:	4313      	orrs	r3, r2
 80084c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d015      	beq.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80084d4:	4b43      	ldr	r3, [pc, #268]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084e2:	4940      	ldr	r1, [pc, #256]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084e4:	4313      	orrs	r3, r2
 80084e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80084f2:	d105      	bne.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80084f4:	4b3b      	ldr	r3, [pc, #236]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084f6:	68db      	ldr	r3, [r3, #12]
 80084f8:	4a3a      	ldr	r2, [pc, #232]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80084fe:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008508:	2b00      	cmp	r3, #0
 800850a:	d015      	beq.n	8008538 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800850c:	4b35      	ldr	r3, [pc, #212]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800850e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008512:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800851a:	4932      	ldr	r1, [pc, #200]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800851c:	4313      	orrs	r3, r2
 800851e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008526:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800852a:	d105      	bne.n	8008538 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800852c:	4b2d      	ldr	r3, [pc, #180]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800852e:	68db      	ldr	r3, [r3, #12]
 8008530:	4a2c      	ldr	r2, [pc, #176]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008532:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008536:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008540:	2b00      	cmp	r3, #0
 8008542:	d015      	beq.n	8008570 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008544:	4b27      	ldr	r3, [pc, #156]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008546:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800854a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008552:	4924      	ldr	r1, [pc, #144]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008554:	4313      	orrs	r3, r2
 8008556:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800855e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008562:	d105      	bne.n	8008570 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008564:	4b1f      	ldr	r3, [pc, #124]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008566:	68db      	ldr	r3, [r3, #12]
 8008568:	4a1e      	ldr	r2, [pc, #120]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800856a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800856e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008578:	2b00      	cmp	r3, #0
 800857a:	d015      	beq.n	80085a8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800857c:	4b19      	ldr	r3, [pc, #100]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800857e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008582:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800858a:	4916      	ldr	r1, [pc, #88]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800858c:	4313      	orrs	r3, r2
 800858e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008596:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800859a:	d105      	bne.n	80085a8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800859c:	4b11      	ldr	r3, [pc, #68]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800859e:	68db      	ldr	r3, [r3, #12]
 80085a0:	4a10      	ldr	r2, [pc, #64]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80085a6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d019      	beq.n	80085e8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80085b4:	4b0b      	ldr	r3, [pc, #44]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085ba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085c2:	4908      	ldr	r1, [pc, #32]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085c4:	4313      	orrs	r3, r2
 80085c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80085d2:	d109      	bne.n	80085e8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80085d4:	4b03      	ldr	r3, [pc, #12]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085d6:	68db      	ldr	r3, [r3, #12]
 80085d8:	4a02      	ldr	r2, [pc, #8]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80085de:	60d3      	str	r3, [r2, #12]
 80085e0:	e002      	b.n	80085e8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80085e2:	bf00      	nop
 80085e4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d015      	beq.n	8008620 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80085f4:	4b29      	ldr	r3, [pc, #164]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085fa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008602:	4926      	ldr	r1, [pc, #152]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008604:	4313      	orrs	r3, r2
 8008606:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800860e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008612:	d105      	bne.n	8008620 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008614:	4b21      	ldr	r3, [pc, #132]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008616:	68db      	ldr	r3, [r3, #12]
 8008618:	4a20      	ldr	r2, [pc, #128]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800861a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800861e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008628:	2b00      	cmp	r3, #0
 800862a:	d015      	beq.n	8008658 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800862c:	4b1b      	ldr	r3, [pc, #108]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800862e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008632:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800863a:	4918      	ldr	r1, [pc, #96]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800863c:	4313      	orrs	r3, r2
 800863e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008646:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800864a:	d105      	bne.n	8008658 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800864c:	4b13      	ldr	r3, [pc, #76]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800864e:	68db      	ldr	r3, [r3, #12]
 8008650:	4a12      	ldr	r2, [pc, #72]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008652:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008656:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008660:	2b00      	cmp	r3, #0
 8008662:	d015      	beq.n	8008690 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008664:	4b0d      	ldr	r3, [pc, #52]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008666:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800866a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008672:	490a      	ldr	r1, [pc, #40]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008674:	4313      	orrs	r3, r2
 8008676:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800867e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008682:	d105      	bne.n	8008690 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008684:	4b05      	ldr	r3, [pc, #20]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008686:	68db      	ldr	r3, [r3, #12]
 8008688:	4a04      	ldr	r2, [pc, #16]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800868a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800868e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8008690:	7cbb      	ldrb	r3, [r7, #18]
}
 8008692:	4618      	mov	r0, r3
 8008694:	3718      	adds	r7, #24
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
 800869a:	bf00      	nop
 800869c:	40021000 	.word	0x40021000

080086a0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b084      	sub	sp, #16
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80086a8:	2301      	movs	r3, #1
 80086aa:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d070      	beq.n	8008794 <HAL_RTC_Init+0xf4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80086b8:	b2db      	uxtb	r3, r3
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d106      	bne.n	80086cc <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2200      	movs	r2, #0
 80086c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f7fc f8c0 	bl	800484c <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2202      	movs	r2, #2
 80086d0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	68db      	ldr	r3, [r3, #12]
 80086da:	f003 0310 	and.w	r3, r3, #16
 80086de:	2b10      	cmp	r3, #16
 80086e0:	d04f      	beq.n	8008782 <HAL_RTC_Init+0xe2>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	22ca      	movs	r2, #202	@ 0xca
 80086e8:	625a      	str	r2, [r3, #36]	@ 0x24
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	2253      	movs	r2, #83	@ 0x53
 80086f0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f000 f878 	bl	80087e8 <RTC_EnterInitMode>
 80086f8:	4603      	mov	r3, r0
 80086fa:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80086fc:	7bfb      	ldrb	r3, [r7, #15]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d126      	bne.n	8008750 <HAL_RTC_Init+0xb0>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(hrtc->Instance->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	699b      	ldr	r3, [r3, #24]
 8008708:	687a      	ldr	r2, [r7, #4]
 800870a:	6812      	ldr	r2, [r2, #0]
 800870c:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8008710:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008714:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(hrtc->Instance->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	6999      	ldr	r1, [r3, #24]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	685a      	ldr	r2, [r3, #4]
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	691b      	ldr	r3, [r3, #16]
 8008724:	431a      	orrs	r2, r3
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	699b      	ldr	r3, [r3, #24]
 800872a:	431a      	orrs	r2, r3
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	430a      	orrs	r2, r1
 8008732:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        WRITE_REG(hrtc->Instance->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	68d9      	ldr	r1, [r3, #12]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	689b      	ldr	r3, [r3, #8]
 800873c:	041a      	lsls	r2, r3, #16
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	430a      	orrs	r2, r1
 8008744:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f000 f884 	bl	8008854 <RTC_ExitInitMode>
 800874c:	4603      	mov	r3, r0
 800874e:	73fb      	strb	r3, [r7, #15]
      }

      if (status == HAL_OK)
 8008750:	7bfb      	ldrb	r3, [r7, #15]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d110      	bne.n	8008778 <HAL_RTC_Init+0xd8>
      {
        MODIFY_REG(hrtc->Instance->CR, \
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	699b      	ldr	r3, [r3, #24]
 800875c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6a1a      	ldr	r2, [r3, #32]
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	69db      	ldr	r3, [r3, #28]
 8008768:	431a      	orrs	r2, r3
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	695b      	ldr	r3, [r3, #20]
 800876e:	431a      	orrs	r2, r3
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	430a      	orrs	r2, r1
 8008776:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	22ff      	movs	r2, #255	@ 0xff
 800877e:	625a      	str	r2, [r3, #36]	@ 0x24
 8008780:	e001      	b.n	8008786 <HAL_RTC_Init+0xe6>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8008782:	2300      	movs	r3, #0
 8008784:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8008786:	7bfb      	ldrb	r3, [r7, #15]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d103      	bne.n	8008794 <HAL_RTC_Init+0xf4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2201      	movs	r2, #1
 8008790:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 8008794:	7bfb      	ldrb	r3, [r7, #15]
}
 8008796:	4618      	mov	r0, r3
 8008798:	3710      	adds	r7, #16
 800879a:	46bd      	mov	sp, r7
 800879c:	bd80      	pop	{r7, pc}
	...

080087a0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b084      	sub	sp, #16
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4a0d      	ldr	r2, [pc, #52]	@ (80087e4 <HAL_RTC_WaitForSynchro+0x44>)
 80087ae:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80087b0:	f7fc fb92 	bl	8004ed8 <HAL_GetTick>
 80087b4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 80087b6:	e009      	b.n	80087cc <HAL_RTC_WaitForSynchro+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80087b8:	f7fc fb8e 	bl	8004ed8 <HAL_GetTick>
 80087bc:	4602      	mov	r2, r0
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	1ad3      	subs	r3, r2, r3
 80087c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80087c6:	d901      	bls.n	80087cc <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 80087c8:	2303      	movs	r3, #3
 80087ca:	e007      	b.n	80087dc <HAL_RTC_WaitForSynchro+0x3c>
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	68db      	ldr	r3, [r3, #12]
 80087d2:	f003 0320 	and.w	r3, r3, #32
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d0ee      	beq.n	80087b8 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 80087da:	2300      	movs	r3, #0
}
 80087dc:	4618      	mov	r0, r3
 80087de:	3710      	adds	r7, #16
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}
 80087e4:	0001005f 	.word	0x0001005f

080087e8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b084      	sub	sp, #16
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80087f0:	2300      	movs	r3, #0
 80087f2:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	68db      	ldr	r3, [r3, #12]
 80087fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d123      	bne.n	800884a <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	68da      	ldr	r2, [r3, #12]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008810:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8008812:	f7fc fb61 	bl	8004ed8 <HAL_GetTick>
 8008816:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8008818:	e00d      	b.n	8008836 <RTC_EnterInitMode+0x4e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800881a:	f7fc fb5d 	bl	8004ed8 <HAL_GetTick>
 800881e:	4602      	mov	r2, r0
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	1ad3      	subs	r3, r2, r3
 8008824:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008828:	d905      	bls.n	8008836 <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 800882a:	2303      	movs	r3, #3
 800882c:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2203      	movs	r2, #3
 8008832:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	68db      	ldr	r3, [r3, #12]
 800883c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008840:	2b00      	cmp	r3, #0
 8008842:	d102      	bne.n	800884a <RTC_EnterInitMode+0x62>
 8008844:	7bfb      	ldrb	r3, [r7, #15]
 8008846:	2b03      	cmp	r3, #3
 8008848:	d1e7      	bne.n	800881a <RTC_EnterInitMode+0x32>
      }
    }
  }

  return status;
 800884a:	7bfb      	ldrb	r3, [r7, #15]
}
 800884c:	4618      	mov	r0, r3
 800884e:	3710      	adds	r7, #16
 8008850:	46bd      	mov	sp, r7
 8008852:	bd80      	pop	{r7, pc}

08008854 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b084      	sub	sp, #16
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800885c:	2300      	movs	r3, #0
 800885e:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	68da      	ldr	r2, [r3, #12]
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800886e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	699b      	ldr	r3, [r3, #24]
 8008876:	f003 0320 	and.w	r3, r3, #32
 800887a:	2b00      	cmp	r3, #0
 800887c:	d10c      	bne.n	8008898 <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f7ff ff8e 	bl	80087a0 <HAL_RTC_WaitForSynchro>
 8008884:	4603      	mov	r3, r0
 8008886:	2b00      	cmp	r3, #0
 8008888:	d022      	beq.n	80088d0 <RTC_ExitInitMode+0x7c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2203      	movs	r2, #3
 800888e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 8008892:	2303      	movs	r3, #3
 8008894:	73fb      	strb	r3, [r7, #15]
 8008896:	e01b      	b.n	80088d0 <RTC_ExitInitMode+0x7c>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	699a      	ldr	r2, [r3, #24]
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f022 0220 	bic.w	r2, r2, #32
 80088a6:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f7ff ff79 	bl	80087a0 <HAL_RTC_WaitForSynchro>
 80088ae:	4603      	mov	r3, r0
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d005      	beq.n	80088c0 <RTC_ExitInitMode+0x6c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2203      	movs	r2, #3
 80088b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 80088bc:	2303      	movs	r3, #3
 80088be:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	699a      	ldr	r2, [r3, #24]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f042 0220 	orr.w	r2, r2, #32
 80088ce:	619a      	str	r2, [r3, #24]
  }

  return status;
 80088d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80088d2:	4618      	mov	r0, r3
 80088d4:	3710      	adds	r7, #16
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}

080088da <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80088da:	b580      	push	{r7, lr}
 80088dc:	b084      	sub	sp, #16
 80088de:	af00      	add	r7, sp, #0
 80088e0:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d101      	bne.n	80088ec <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80088e8:	2301      	movs	r3, #1
 80088ea:	e09d      	b.n	8008a28 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d108      	bne.n	8008906 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80088fc:	d009      	beq.n	8008912 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2200      	movs	r2, #0
 8008902:	61da      	str	r2, [r3, #28]
 8008904:	e005      	b.n	8008912 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2200      	movs	r2, #0
 800890a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2200      	movs	r2, #0
 8008910:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2200      	movs	r2, #0
 8008916:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800891e:	b2db      	uxtb	r3, r3
 8008920:	2b00      	cmp	r3, #0
 8008922:	d106      	bne.n	8008932 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2200      	movs	r2, #0
 8008928:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f7fb ffc9 	bl	80048c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2202      	movs	r2, #2
 8008936:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	681a      	ldr	r2, [r3, #0]
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008948:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	68db      	ldr	r3, [r3, #12]
 800894e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008952:	d902      	bls.n	800895a <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008954:	2300      	movs	r3, #0
 8008956:	60fb      	str	r3, [r7, #12]
 8008958:	e002      	b.n	8008960 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800895a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800895e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	68db      	ldr	r3, [r3, #12]
 8008964:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008968:	d007      	beq.n	800897a <HAL_SPI_Init+0xa0>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	68db      	ldr	r3, [r3, #12]
 800896e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008972:	d002      	beq.n	800897a <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2200      	movs	r2, #0
 8008978:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	685b      	ldr	r3, [r3, #4]
 800897e:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	689b      	ldr	r3, [r3, #8]
 8008986:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800898a:	431a      	orrs	r2, r3
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	691b      	ldr	r3, [r3, #16]
 8008990:	f003 0302 	and.w	r3, r3, #2
 8008994:	431a      	orrs	r2, r3
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	695b      	ldr	r3, [r3, #20]
 800899a:	f003 0301 	and.w	r3, r3, #1
 800899e:	431a      	orrs	r2, r3
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	699b      	ldr	r3, [r3, #24]
 80089a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80089a8:	431a      	orrs	r2, r3
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	69db      	ldr	r3, [r3, #28]
 80089ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80089b2:	431a      	orrs	r2, r3
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6a1b      	ldr	r3, [r3, #32]
 80089b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089bc:	ea42 0103 	orr.w	r1, r2, r3
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089c4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	430a      	orrs	r2, r1
 80089ce:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	699b      	ldr	r3, [r3, #24]
 80089d4:	0c1b      	lsrs	r3, r3, #16
 80089d6:	f003 0204 	and.w	r2, r3, #4
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089de:	f003 0310 	and.w	r3, r3, #16
 80089e2:	431a      	orrs	r2, r3
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089e8:	f003 0308 	and.w	r3, r3, #8
 80089ec:	431a      	orrs	r2, r3
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	68db      	ldr	r3, [r3, #12]
 80089f2:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80089f6:	ea42 0103 	orr.w	r1, r2, r3
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	430a      	orrs	r2, r1
 8008a06:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	69da      	ldr	r2, [r3, #28]
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008a16:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2201      	movs	r2, #1
 8008a22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008a26:	2300      	movs	r3, #0
}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	3710      	adds	r7, #16
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd80      	pop	{r7, pc}

08008a30 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b088      	sub	sp, #32
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	60f8      	str	r0, [r7, #12]
 8008a38:	60b9      	str	r1, [r7, #8]
 8008a3a:	603b      	str	r3, [r7, #0]
 8008a3c:	4613      	mov	r3, r2
 8008a3e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008a40:	f7fc fa4a 	bl	8004ed8 <HAL_GetTick>
 8008a44:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008a46:	88fb      	ldrh	r3, [r7, #6]
 8008a48:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008a50:	b2db      	uxtb	r3, r3
 8008a52:	2b01      	cmp	r3, #1
 8008a54:	d001      	beq.n	8008a5a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008a56:	2302      	movs	r3, #2
 8008a58:	e15c      	b.n	8008d14 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d002      	beq.n	8008a66 <HAL_SPI_Transmit+0x36>
 8008a60:	88fb      	ldrh	r3, [r7, #6]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d101      	bne.n	8008a6a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8008a66:	2301      	movs	r3, #1
 8008a68:	e154      	b.n	8008d14 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008a70:	2b01      	cmp	r3, #1
 8008a72:	d101      	bne.n	8008a78 <HAL_SPI_Transmit+0x48>
 8008a74:	2302      	movs	r3, #2
 8008a76:	e14d      	b.n	8008d14 <HAL_SPI_Transmit+0x2e4>
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	2201      	movs	r2, #1
 8008a7c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	2203      	movs	r2, #3
 8008a84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	68ba      	ldr	r2, [r7, #8]
 8008a92:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	88fa      	ldrh	r2, [r7, #6]
 8008a98:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	88fa      	ldrh	r2, [r7, #6]
 8008a9e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	689b      	ldr	r3, [r3, #8]
 8008ac6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008aca:	d10f      	bne.n	8008aec <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	681a      	ldr	r2, [r3, #0]
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008ada:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	681a      	ldr	r2, [r3, #0]
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008aea:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008af6:	2b40      	cmp	r3, #64	@ 0x40
 8008af8:	d007      	beq.n	8008b0a <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	681a      	ldr	r2, [r3, #0]
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008b08:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	68db      	ldr	r3, [r3, #12]
 8008b0e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008b12:	d952      	bls.n	8008bba <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	685b      	ldr	r3, [r3, #4]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d002      	beq.n	8008b22 <HAL_SPI_Transmit+0xf2>
 8008b1c:	8b7b      	ldrh	r3, [r7, #26]
 8008b1e:	2b01      	cmp	r3, #1
 8008b20:	d145      	bne.n	8008bae <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b26:	881a      	ldrh	r2, [r3, #0]
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b32:	1c9a      	adds	r2, r3, #2
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b3c:	b29b      	uxth	r3, r3
 8008b3e:	3b01      	subs	r3, #1
 8008b40:	b29a      	uxth	r2, r3
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008b46:	e032      	b.n	8008bae <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	689b      	ldr	r3, [r3, #8]
 8008b4e:	f003 0302 	and.w	r3, r3, #2
 8008b52:	2b02      	cmp	r3, #2
 8008b54:	d112      	bne.n	8008b7c <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b5a:	881a      	ldrh	r2, [r3, #0]
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b66:	1c9a      	adds	r2, r3, #2
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b70:	b29b      	uxth	r3, r3
 8008b72:	3b01      	subs	r3, #1
 8008b74:	b29a      	uxth	r2, r3
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008b7a:	e018      	b.n	8008bae <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b7c:	f7fc f9ac 	bl	8004ed8 <HAL_GetTick>
 8008b80:	4602      	mov	r2, r0
 8008b82:	69fb      	ldr	r3, [r7, #28]
 8008b84:	1ad3      	subs	r3, r2, r3
 8008b86:	683a      	ldr	r2, [r7, #0]
 8008b88:	429a      	cmp	r2, r3
 8008b8a:	d803      	bhi.n	8008b94 <HAL_SPI_Transmit+0x164>
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b92:	d102      	bne.n	8008b9a <HAL_SPI_Transmit+0x16a>
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d109      	bne.n	8008bae <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008baa:	2303      	movs	r3, #3
 8008bac:	e0b2      	b.n	8008d14 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008bb2:	b29b      	uxth	r3, r3
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d1c7      	bne.n	8008b48 <HAL_SPI_Transmit+0x118>
 8008bb8:	e083      	b.n	8008cc2 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	685b      	ldr	r3, [r3, #4]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d002      	beq.n	8008bc8 <HAL_SPI_Transmit+0x198>
 8008bc2:	8b7b      	ldrh	r3, [r7, #26]
 8008bc4:	2b01      	cmp	r3, #1
 8008bc6:	d177      	bne.n	8008cb8 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008bcc:	b29b      	uxth	r3, r3
 8008bce:	2b01      	cmp	r3, #1
 8008bd0:	d912      	bls.n	8008bf8 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bd6:	881a      	ldrh	r2, [r3, #0]
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008be2:	1c9a      	adds	r2, r3, #2
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008bec:	b29b      	uxth	r3, r3
 8008bee:	3b02      	subs	r3, #2
 8008bf0:	b29a      	uxth	r2, r3
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008bf6:	e05f      	b.n	8008cb8 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	330c      	adds	r3, #12
 8008c02:	7812      	ldrb	r2, [r2, #0]
 8008c04:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c0a:	1c5a      	adds	r2, r3, #1
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c14:	b29b      	uxth	r3, r3
 8008c16:	3b01      	subs	r3, #1
 8008c18:	b29a      	uxth	r2, r3
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008c1e:	e04b      	b.n	8008cb8 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	689b      	ldr	r3, [r3, #8]
 8008c26:	f003 0302 	and.w	r3, r3, #2
 8008c2a:	2b02      	cmp	r3, #2
 8008c2c:	d12b      	bne.n	8008c86 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c32:	b29b      	uxth	r3, r3
 8008c34:	2b01      	cmp	r3, #1
 8008c36:	d912      	bls.n	8008c5e <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c3c:	881a      	ldrh	r2, [r3, #0]
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c48:	1c9a      	adds	r2, r3, #2
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c52:	b29b      	uxth	r3, r3
 8008c54:	3b02      	subs	r3, #2
 8008c56:	b29a      	uxth	r2, r3
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008c5c:	e02c      	b.n	8008cb8 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	330c      	adds	r3, #12
 8008c68:	7812      	ldrb	r2, [r2, #0]
 8008c6a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c70:	1c5a      	adds	r2, r3, #1
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c7a:	b29b      	uxth	r3, r3
 8008c7c:	3b01      	subs	r3, #1
 8008c7e:	b29a      	uxth	r2, r3
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008c84:	e018      	b.n	8008cb8 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c86:	f7fc f927 	bl	8004ed8 <HAL_GetTick>
 8008c8a:	4602      	mov	r2, r0
 8008c8c:	69fb      	ldr	r3, [r7, #28]
 8008c8e:	1ad3      	subs	r3, r2, r3
 8008c90:	683a      	ldr	r2, [r7, #0]
 8008c92:	429a      	cmp	r2, r3
 8008c94:	d803      	bhi.n	8008c9e <HAL_SPI_Transmit+0x26e>
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c9c:	d102      	bne.n	8008ca4 <HAL_SPI_Transmit+0x274>
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d109      	bne.n	8008cb8 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	2200      	movs	r2, #0
 8008cb0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008cb4:	2303      	movs	r3, #3
 8008cb6:	e02d      	b.n	8008d14 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008cbc:	b29b      	uxth	r3, r3
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d1ae      	bne.n	8008c20 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008cc2:	69fa      	ldr	r2, [r7, #28]
 8008cc4:	6839      	ldr	r1, [r7, #0]
 8008cc6:	68f8      	ldr	r0, [r7, #12]
 8008cc8:	f000 f946 	bl	8008f58 <SPI_EndRxTxTransaction>
 8008ccc:	4603      	mov	r3, r0
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d002      	beq.n	8008cd8 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	2220      	movs	r2, #32
 8008cd6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	689b      	ldr	r3, [r3, #8]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d10a      	bne.n	8008cf6 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	617b      	str	r3, [r7, #20]
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	68db      	ldr	r3, [r3, #12]
 8008cea:	617b      	str	r3, [r7, #20]
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	689b      	ldr	r3, [r3, #8]
 8008cf2:	617b      	str	r3, [r7, #20]
 8008cf4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	2201      	movs	r2, #1
 8008cfa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	2200      	movs	r2, #0
 8008d02:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d001      	beq.n	8008d12 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8008d0e:	2301      	movs	r3, #1
 8008d10:	e000      	b.n	8008d14 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8008d12:	2300      	movs	r3, #0
  }
}
 8008d14:	4618      	mov	r0, r3
 8008d16:	3720      	adds	r7, #32
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}

08008d1c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b088      	sub	sp, #32
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	60f8      	str	r0, [r7, #12]
 8008d24:	60b9      	str	r1, [r7, #8]
 8008d26:	603b      	str	r3, [r7, #0]
 8008d28:	4613      	mov	r3, r2
 8008d2a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008d2c:	f7fc f8d4 	bl	8004ed8 <HAL_GetTick>
 8008d30:	4602      	mov	r2, r0
 8008d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d34:	1a9b      	subs	r3, r3, r2
 8008d36:	683a      	ldr	r2, [r7, #0]
 8008d38:	4413      	add	r3, r2
 8008d3a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008d3c:	f7fc f8cc 	bl	8004ed8 <HAL_GetTick>
 8008d40:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008d42:	4b39      	ldr	r3, [pc, #228]	@ (8008e28 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	015b      	lsls	r3, r3, #5
 8008d48:	0d1b      	lsrs	r3, r3, #20
 8008d4a:	69fa      	ldr	r2, [r7, #28]
 8008d4c:	fb02 f303 	mul.w	r3, r2, r3
 8008d50:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008d52:	e054      	b.n	8008dfe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d5a:	d050      	beq.n	8008dfe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008d5c:	f7fc f8bc 	bl	8004ed8 <HAL_GetTick>
 8008d60:	4602      	mov	r2, r0
 8008d62:	69bb      	ldr	r3, [r7, #24]
 8008d64:	1ad3      	subs	r3, r2, r3
 8008d66:	69fa      	ldr	r2, [r7, #28]
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d902      	bls.n	8008d72 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008d6c:	69fb      	ldr	r3, [r7, #28]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d13d      	bne.n	8008dee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	685a      	ldr	r2, [r3, #4]
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008d80:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	685b      	ldr	r3, [r3, #4]
 8008d86:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008d8a:	d111      	bne.n	8008db0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	689b      	ldr	r3, [r3, #8]
 8008d90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008d94:	d004      	beq.n	8008da0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	689b      	ldr	r3, [r3, #8]
 8008d9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d9e:	d107      	bne.n	8008db0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	681a      	ldr	r2, [r3, #0]
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008dae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008db4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008db8:	d10f      	bne.n	8008dda <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	681a      	ldr	r2, [r3, #0]
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008dc8:	601a      	str	r2, [r3, #0]
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008dd8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	2201      	movs	r2, #1
 8008dde:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	2200      	movs	r2, #0
 8008de6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008dea:	2303      	movs	r3, #3
 8008dec:	e017      	b.n	8008e1e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d101      	bne.n	8008df8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008df4:	2300      	movs	r3, #0
 8008df6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	3b01      	subs	r3, #1
 8008dfc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	689a      	ldr	r2, [r3, #8]
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	4013      	ands	r3, r2
 8008e08:	68ba      	ldr	r2, [r7, #8]
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	bf0c      	ite	eq
 8008e0e:	2301      	moveq	r3, #1
 8008e10:	2300      	movne	r3, #0
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	461a      	mov	r2, r3
 8008e16:	79fb      	ldrb	r3, [r7, #7]
 8008e18:	429a      	cmp	r2, r3
 8008e1a:	d19b      	bne.n	8008d54 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008e1c:	2300      	movs	r3, #0
}
 8008e1e:	4618      	mov	r0, r3
 8008e20:	3720      	adds	r7, #32
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}
 8008e26:	bf00      	nop
 8008e28:	2000001c 	.word	0x2000001c

08008e2c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b08a      	sub	sp, #40	@ 0x28
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	60f8      	str	r0, [r7, #12]
 8008e34:	60b9      	str	r1, [r7, #8]
 8008e36:	607a      	str	r2, [r7, #4]
 8008e38:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008e3e:	f7fc f84b 	bl	8004ed8 <HAL_GetTick>
 8008e42:	4602      	mov	r2, r0
 8008e44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e46:	1a9b      	subs	r3, r3, r2
 8008e48:	683a      	ldr	r2, [r7, #0]
 8008e4a:	4413      	add	r3, r2
 8008e4c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8008e4e:	f7fc f843 	bl	8004ed8 <HAL_GetTick>
 8008e52:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	330c      	adds	r3, #12
 8008e5a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008e5c:	4b3d      	ldr	r3, [pc, #244]	@ (8008f54 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008e5e:	681a      	ldr	r2, [r3, #0]
 8008e60:	4613      	mov	r3, r2
 8008e62:	009b      	lsls	r3, r3, #2
 8008e64:	4413      	add	r3, r2
 8008e66:	00da      	lsls	r2, r3, #3
 8008e68:	1ad3      	subs	r3, r2, r3
 8008e6a:	0d1b      	lsrs	r3, r3, #20
 8008e6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e6e:	fb02 f303 	mul.w	r3, r2, r3
 8008e72:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008e74:	e060      	b.n	8008f38 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008e7c:	d107      	bne.n	8008e8e <SPI_WaitFifoStateUntilTimeout+0x62>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d104      	bne.n	8008e8e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008e84:	69fb      	ldr	r3, [r7, #28]
 8008e86:	781b      	ldrb	r3, [r3, #0]
 8008e88:	b2db      	uxtb	r3, r3
 8008e8a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008e8c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008e94:	d050      	beq.n	8008f38 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008e96:	f7fc f81f 	bl	8004ed8 <HAL_GetTick>
 8008e9a:	4602      	mov	r2, r0
 8008e9c:	6a3b      	ldr	r3, [r7, #32]
 8008e9e:	1ad3      	subs	r3, r2, r3
 8008ea0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ea2:	429a      	cmp	r2, r3
 8008ea4:	d902      	bls.n	8008eac <SPI_WaitFifoStateUntilTimeout+0x80>
 8008ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d13d      	bne.n	8008f28 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	685a      	ldr	r2, [r3, #4]
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008eba:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	685b      	ldr	r3, [r3, #4]
 8008ec0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008ec4:	d111      	bne.n	8008eea <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	689b      	ldr	r3, [r3, #8]
 8008eca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ece:	d004      	beq.n	8008eda <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	689b      	ldr	r3, [r3, #8]
 8008ed4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ed8:	d107      	bne.n	8008eea <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	681a      	ldr	r2, [r3, #0]
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008ee8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ef2:	d10f      	bne.n	8008f14 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	681a      	ldr	r2, [r3, #0]
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008f02:	601a      	str	r2, [r3, #0]
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	681a      	ldr	r2, [r3, #0]
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008f12:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2201      	movs	r2, #1
 8008f18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008f24:	2303      	movs	r3, #3
 8008f26:	e010      	b.n	8008f4a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008f28:	69bb      	ldr	r3, [r7, #24]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d101      	bne.n	8008f32 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008f2e:	2300      	movs	r3, #0
 8008f30:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8008f32:	69bb      	ldr	r3, [r7, #24]
 8008f34:	3b01      	subs	r3, #1
 8008f36:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	689a      	ldr	r2, [r3, #8]
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	4013      	ands	r3, r2
 8008f42:	687a      	ldr	r2, [r7, #4]
 8008f44:	429a      	cmp	r2, r3
 8008f46:	d196      	bne.n	8008e76 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008f48:	2300      	movs	r3, #0
}
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	3728      	adds	r7, #40	@ 0x28
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bd80      	pop	{r7, pc}
 8008f52:	bf00      	nop
 8008f54:	2000001c 	.word	0x2000001c

08008f58 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b086      	sub	sp, #24
 8008f5c:	af02      	add	r7, sp, #8
 8008f5e:	60f8      	str	r0, [r7, #12]
 8008f60:	60b9      	str	r1, [r7, #8]
 8008f62:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	9300      	str	r3, [sp, #0]
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8008f70:	68f8      	ldr	r0, [r7, #12]
 8008f72:	f7ff ff5b 	bl	8008e2c <SPI_WaitFifoStateUntilTimeout>
 8008f76:	4603      	mov	r3, r0
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d007      	beq.n	8008f8c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f80:	f043 0220 	orr.w	r2, r3, #32
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008f88:	2303      	movs	r3, #3
 8008f8a:	e027      	b.n	8008fdc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	9300      	str	r3, [sp, #0]
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	2200      	movs	r2, #0
 8008f94:	2180      	movs	r1, #128	@ 0x80
 8008f96:	68f8      	ldr	r0, [r7, #12]
 8008f98:	f7ff fec0 	bl	8008d1c <SPI_WaitFlagStateUntilTimeout>
 8008f9c:	4603      	mov	r3, r0
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d007      	beq.n	8008fb2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fa6:	f043 0220 	orr.w	r2, r3, #32
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008fae:	2303      	movs	r3, #3
 8008fb0:	e014      	b.n	8008fdc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	9300      	str	r3, [sp, #0]
 8008fb6:	68bb      	ldr	r3, [r7, #8]
 8008fb8:	2200      	movs	r2, #0
 8008fba:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008fbe:	68f8      	ldr	r0, [r7, #12]
 8008fc0:	f7ff ff34 	bl	8008e2c <SPI_WaitFifoStateUntilTimeout>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d007      	beq.n	8008fda <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fce:	f043 0220 	orr.w	r2, r3, #32
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008fd6:	2303      	movs	r3, #3
 8008fd8:	e000      	b.n	8008fdc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008fda:	2300      	movs	r3, #0
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3710      	adds	r7, #16
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bd80      	pop	{r7, pc}

08008fe4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b082      	sub	sp, #8
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d101      	bne.n	8008ff6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	e049      	b.n	800908a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008ffc:	b2db      	uxtb	r3, r3
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d106      	bne.n	8009010 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2200      	movs	r2, #0
 8009006:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f7fb fd34 	bl	8004a78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2202      	movs	r2, #2
 8009014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681a      	ldr	r2, [r3, #0]
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	3304      	adds	r3, #4
 8009020:	4619      	mov	r1, r3
 8009022:	4610      	mov	r0, r2
 8009024:	f000 fab6 	bl	8009594 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2201      	movs	r2, #1
 800902c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2201      	movs	r2, #1
 8009034:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2201      	movs	r2, #1
 800903c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2201      	movs	r2, #1
 8009044:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	2201      	movs	r2, #1
 800904c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2201      	movs	r2, #1
 8009054:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2201      	movs	r2, #1
 800905c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2201      	movs	r2, #1
 8009064:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2201      	movs	r2, #1
 800906c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2201      	movs	r2, #1
 8009074:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2201      	movs	r2, #1
 800907c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2201      	movs	r2, #1
 8009084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009088:	2300      	movs	r3, #0
}
 800908a:	4618      	mov	r0, r3
 800908c:	3708      	adds	r7, #8
 800908e:	46bd      	mov	sp, r7
 8009090:	bd80      	pop	{r7, pc}

08009092 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009092:	b580      	push	{r7, lr}
 8009094:	b082      	sub	sp, #8
 8009096:	af00      	add	r7, sp, #0
 8009098:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d101      	bne.n	80090a4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80090a0:	2301      	movs	r3, #1
 80090a2:	e049      	b.n	8009138 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80090aa:	b2db      	uxtb	r3, r3
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d106      	bne.n	80090be <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2200      	movs	r2, #0
 80090b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	f7fb fca9 	bl	8004a10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2202      	movs	r2, #2
 80090c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681a      	ldr	r2, [r3, #0]
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	3304      	adds	r3, #4
 80090ce:	4619      	mov	r1, r3
 80090d0:	4610      	mov	r0, r2
 80090d2:	f000 fa5f 	bl	8009594 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	2201      	movs	r2, #1
 80090da:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2201      	movs	r2, #1
 80090e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2201      	movs	r2, #1
 80090ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2201      	movs	r2, #1
 80090f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2201      	movs	r2, #1
 80090fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	2201      	movs	r2, #1
 8009102:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2201      	movs	r2, #1
 800910a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2201      	movs	r2, #1
 8009112:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2201      	movs	r2, #1
 800911a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2201      	movs	r2, #1
 8009122:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2201      	movs	r2, #1
 800912a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2201      	movs	r2, #1
 8009132:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009136:	2300      	movs	r3, #0
}
 8009138:	4618      	mov	r0, r3
 800913a:	3708      	adds	r7, #8
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}

08009140 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b086      	sub	sp, #24
 8009144:	af00      	add	r7, sp, #0
 8009146:	60f8      	str	r0, [r7, #12]
 8009148:	60b9      	str	r1, [r7, #8]
 800914a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800914c:	2300      	movs	r3, #0
 800914e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009156:	2b01      	cmp	r3, #1
 8009158:	d101      	bne.n	800915e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800915a:	2302      	movs	r3, #2
 800915c:	e0ff      	b.n	800935e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	2201      	movs	r2, #1
 8009162:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2b14      	cmp	r3, #20
 800916a:	f200 80f0 	bhi.w	800934e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800916e:	a201      	add	r2, pc, #4	@ (adr r2, 8009174 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009174:	080091c9 	.word	0x080091c9
 8009178:	0800934f 	.word	0x0800934f
 800917c:	0800934f 	.word	0x0800934f
 8009180:	0800934f 	.word	0x0800934f
 8009184:	08009209 	.word	0x08009209
 8009188:	0800934f 	.word	0x0800934f
 800918c:	0800934f 	.word	0x0800934f
 8009190:	0800934f 	.word	0x0800934f
 8009194:	0800924b 	.word	0x0800924b
 8009198:	0800934f 	.word	0x0800934f
 800919c:	0800934f 	.word	0x0800934f
 80091a0:	0800934f 	.word	0x0800934f
 80091a4:	0800928b 	.word	0x0800928b
 80091a8:	0800934f 	.word	0x0800934f
 80091ac:	0800934f 	.word	0x0800934f
 80091b0:	0800934f 	.word	0x0800934f
 80091b4:	080092cd 	.word	0x080092cd
 80091b8:	0800934f 	.word	0x0800934f
 80091bc:	0800934f 	.word	0x0800934f
 80091c0:	0800934f 	.word	0x0800934f
 80091c4:	0800930d 	.word	0x0800930d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	68b9      	ldr	r1, [r7, #8]
 80091ce:	4618      	mov	r0, r3
 80091d0:	f000 fa94 	bl	80096fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	699a      	ldr	r2, [r3, #24]
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f042 0208 	orr.w	r2, r2, #8
 80091e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	699a      	ldr	r2, [r3, #24]
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f022 0204 	bic.w	r2, r2, #4
 80091f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	6999      	ldr	r1, [r3, #24]
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	691a      	ldr	r2, [r3, #16]
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	430a      	orrs	r2, r1
 8009204:	619a      	str	r2, [r3, #24]
      break;
 8009206:	e0a5      	b.n	8009354 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	68b9      	ldr	r1, [r7, #8]
 800920e:	4618      	mov	r0, r3
 8009210:	f000 fb0e 	bl	8009830 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	699a      	ldr	r2, [r3, #24]
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009222:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	699a      	ldr	r2, [r3, #24]
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009232:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	6999      	ldr	r1, [r3, #24]
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	691b      	ldr	r3, [r3, #16]
 800923e:	021a      	lsls	r2, r3, #8
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	430a      	orrs	r2, r1
 8009246:	619a      	str	r2, [r3, #24]
      break;
 8009248:	e084      	b.n	8009354 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	68b9      	ldr	r1, [r7, #8]
 8009250:	4618      	mov	r0, r3
 8009252:	f000 fb81 	bl	8009958 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	69da      	ldr	r2, [r3, #28]
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f042 0208 	orr.w	r2, r2, #8
 8009264:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	69da      	ldr	r2, [r3, #28]
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f022 0204 	bic.w	r2, r2, #4
 8009274:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	69d9      	ldr	r1, [r3, #28]
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	691a      	ldr	r2, [r3, #16]
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	430a      	orrs	r2, r1
 8009286:	61da      	str	r2, [r3, #28]
      break;
 8009288:	e064      	b.n	8009354 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	68b9      	ldr	r1, [r7, #8]
 8009290:	4618      	mov	r0, r3
 8009292:	f000 fbf3 	bl	8009a7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	69da      	ldr	r2, [r3, #28]
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80092a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	69da      	ldr	r2, [r3, #28]
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80092b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	69d9      	ldr	r1, [r3, #28]
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	691b      	ldr	r3, [r3, #16]
 80092c0:	021a      	lsls	r2, r3, #8
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	430a      	orrs	r2, r1
 80092c8:	61da      	str	r2, [r3, #28]
      break;
 80092ca:	e043      	b.n	8009354 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	68b9      	ldr	r1, [r7, #8]
 80092d2:	4618      	mov	r0, r3
 80092d4:	f000 fc66 	bl	8009ba4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f042 0208 	orr.w	r2, r2, #8
 80092e6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f022 0204 	bic.w	r2, r2, #4
 80092f6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	691a      	ldr	r2, [r3, #16]
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	430a      	orrs	r2, r1
 8009308:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800930a:	e023      	b.n	8009354 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	68b9      	ldr	r1, [r7, #8]
 8009312:	4618      	mov	r0, r3
 8009314:	f000 fcb0 	bl	8009c78 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009326:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009336:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	691b      	ldr	r3, [r3, #16]
 8009342:	021a      	lsls	r2, r3, #8
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	430a      	orrs	r2, r1
 800934a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800934c:	e002      	b.n	8009354 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800934e:	2301      	movs	r3, #1
 8009350:	75fb      	strb	r3, [r7, #23]
      break;
 8009352:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	2200      	movs	r2, #0
 8009358:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800935c:	7dfb      	ldrb	r3, [r7, #23]
}
 800935e:	4618      	mov	r0, r3
 8009360:	3718      	adds	r7, #24
 8009362:	46bd      	mov	sp, r7
 8009364:	bd80      	pop	{r7, pc}
 8009366:	bf00      	nop

08009368 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b084      	sub	sp, #16
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
 8009370:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009372:	2300      	movs	r3, #0
 8009374:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800937c:	2b01      	cmp	r3, #1
 800937e:	d101      	bne.n	8009384 <HAL_TIM_ConfigClockSource+0x1c>
 8009380:	2302      	movs	r3, #2
 8009382:	e0f6      	b.n	8009572 <HAL_TIM_ConfigClockSource+0x20a>
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2201      	movs	r2, #1
 8009388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2202      	movs	r2, #2
 8009390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	689b      	ldr	r3, [r3, #8]
 800939a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80093a2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80093a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80093ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	68ba      	ldr	r2, [r7, #8]
 80093b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	4a6f      	ldr	r2, [pc, #444]	@ (800957c <HAL_TIM_ConfigClockSource+0x214>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	f000 80c1 	beq.w	8009546 <HAL_TIM_ConfigClockSource+0x1de>
 80093c4:	4a6d      	ldr	r2, [pc, #436]	@ (800957c <HAL_TIM_ConfigClockSource+0x214>)
 80093c6:	4293      	cmp	r3, r2
 80093c8:	f200 80c6 	bhi.w	8009558 <HAL_TIM_ConfigClockSource+0x1f0>
 80093cc:	4a6c      	ldr	r2, [pc, #432]	@ (8009580 <HAL_TIM_ConfigClockSource+0x218>)
 80093ce:	4293      	cmp	r3, r2
 80093d0:	f000 80b9 	beq.w	8009546 <HAL_TIM_ConfigClockSource+0x1de>
 80093d4:	4a6a      	ldr	r2, [pc, #424]	@ (8009580 <HAL_TIM_ConfigClockSource+0x218>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	f200 80be 	bhi.w	8009558 <HAL_TIM_ConfigClockSource+0x1f0>
 80093dc:	4a69      	ldr	r2, [pc, #420]	@ (8009584 <HAL_TIM_ConfigClockSource+0x21c>)
 80093de:	4293      	cmp	r3, r2
 80093e0:	f000 80b1 	beq.w	8009546 <HAL_TIM_ConfigClockSource+0x1de>
 80093e4:	4a67      	ldr	r2, [pc, #412]	@ (8009584 <HAL_TIM_ConfigClockSource+0x21c>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	f200 80b6 	bhi.w	8009558 <HAL_TIM_ConfigClockSource+0x1f0>
 80093ec:	4a66      	ldr	r2, [pc, #408]	@ (8009588 <HAL_TIM_ConfigClockSource+0x220>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	f000 80a9 	beq.w	8009546 <HAL_TIM_ConfigClockSource+0x1de>
 80093f4:	4a64      	ldr	r2, [pc, #400]	@ (8009588 <HAL_TIM_ConfigClockSource+0x220>)
 80093f6:	4293      	cmp	r3, r2
 80093f8:	f200 80ae 	bhi.w	8009558 <HAL_TIM_ConfigClockSource+0x1f0>
 80093fc:	4a63      	ldr	r2, [pc, #396]	@ (800958c <HAL_TIM_ConfigClockSource+0x224>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	f000 80a1 	beq.w	8009546 <HAL_TIM_ConfigClockSource+0x1de>
 8009404:	4a61      	ldr	r2, [pc, #388]	@ (800958c <HAL_TIM_ConfigClockSource+0x224>)
 8009406:	4293      	cmp	r3, r2
 8009408:	f200 80a6 	bhi.w	8009558 <HAL_TIM_ConfigClockSource+0x1f0>
 800940c:	4a60      	ldr	r2, [pc, #384]	@ (8009590 <HAL_TIM_ConfigClockSource+0x228>)
 800940e:	4293      	cmp	r3, r2
 8009410:	f000 8099 	beq.w	8009546 <HAL_TIM_ConfigClockSource+0x1de>
 8009414:	4a5e      	ldr	r2, [pc, #376]	@ (8009590 <HAL_TIM_ConfigClockSource+0x228>)
 8009416:	4293      	cmp	r3, r2
 8009418:	f200 809e 	bhi.w	8009558 <HAL_TIM_ConfigClockSource+0x1f0>
 800941c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009420:	f000 8091 	beq.w	8009546 <HAL_TIM_ConfigClockSource+0x1de>
 8009424:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009428:	f200 8096 	bhi.w	8009558 <HAL_TIM_ConfigClockSource+0x1f0>
 800942c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009430:	f000 8089 	beq.w	8009546 <HAL_TIM_ConfigClockSource+0x1de>
 8009434:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009438:	f200 808e 	bhi.w	8009558 <HAL_TIM_ConfigClockSource+0x1f0>
 800943c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009440:	d03e      	beq.n	80094c0 <HAL_TIM_ConfigClockSource+0x158>
 8009442:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009446:	f200 8087 	bhi.w	8009558 <HAL_TIM_ConfigClockSource+0x1f0>
 800944a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800944e:	f000 8086 	beq.w	800955e <HAL_TIM_ConfigClockSource+0x1f6>
 8009452:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009456:	d87f      	bhi.n	8009558 <HAL_TIM_ConfigClockSource+0x1f0>
 8009458:	2b70      	cmp	r3, #112	@ 0x70
 800945a:	d01a      	beq.n	8009492 <HAL_TIM_ConfigClockSource+0x12a>
 800945c:	2b70      	cmp	r3, #112	@ 0x70
 800945e:	d87b      	bhi.n	8009558 <HAL_TIM_ConfigClockSource+0x1f0>
 8009460:	2b60      	cmp	r3, #96	@ 0x60
 8009462:	d050      	beq.n	8009506 <HAL_TIM_ConfigClockSource+0x19e>
 8009464:	2b60      	cmp	r3, #96	@ 0x60
 8009466:	d877      	bhi.n	8009558 <HAL_TIM_ConfigClockSource+0x1f0>
 8009468:	2b50      	cmp	r3, #80	@ 0x50
 800946a:	d03c      	beq.n	80094e6 <HAL_TIM_ConfigClockSource+0x17e>
 800946c:	2b50      	cmp	r3, #80	@ 0x50
 800946e:	d873      	bhi.n	8009558 <HAL_TIM_ConfigClockSource+0x1f0>
 8009470:	2b40      	cmp	r3, #64	@ 0x40
 8009472:	d058      	beq.n	8009526 <HAL_TIM_ConfigClockSource+0x1be>
 8009474:	2b40      	cmp	r3, #64	@ 0x40
 8009476:	d86f      	bhi.n	8009558 <HAL_TIM_ConfigClockSource+0x1f0>
 8009478:	2b30      	cmp	r3, #48	@ 0x30
 800947a:	d064      	beq.n	8009546 <HAL_TIM_ConfigClockSource+0x1de>
 800947c:	2b30      	cmp	r3, #48	@ 0x30
 800947e:	d86b      	bhi.n	8009558 <HAL_TIM_ConfigClockSource+0x1f0>
 8009480:	2b20      	cmp	r3, #32
 8009482:	d060      	beq.n	8009546 <HAL_TIM_ConfigClockSource+0x1de>
 8009484:	2b20      	cmp	r3, #32
 8009486:	d867      	bhi.n	8009558 <HAL_TIM_ConfigClockSource+0x1f0>
 8009488:	2b00      	cmp	r3, #0
 800948a:	d05c      	beq.n	8009546 <HAL_TIM_ConfigClockSource+0x1de>
 800948c:	2b10      	cmp	r3, #16
 800948e:	d05a      	beq.n	8009546 <HAL_TIM_ConfigClockSource+0x1de>
 8009490:	e062      	b.n	8009558 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80094a2:	f000 fcd1 	bl	8009e48 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	689b      	ldr	r3, [r3, #8]
 80094ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80094b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	68ba      	ldr	r2, [r7, #8]
 80094bc:	609a      	str	r2, [r3, #8]
      break;
 80094be:	e04f      	b.n	8009560 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80094cc:	683b      	ldr	r3, [r7, #0]
 80094ce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80094d0:	f000 fcba 	bl	8009e48 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	689a      	ldr	r2, [r3, #8]
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80094e2:	609a      	str	r2, [r3, #8]
      break;
 80094e4:	e03c      	b.n	8009560 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80094f2:	461a      	mov	r2, r3
 80094f4:	f000 fc2c 	bl	8009d50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	2150      	movs	r1, #80	@ 0x50
 80094fe:	4618      	mov	r0, r3
 8009500:	f000 fc85 	bl	8009e0e <TIM_ITRx_SetConfig>
      break;
 8009504:	e02c      	b.n	8009560 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009512:	461a      	mov	r2, r3
 8009514:	f000 fc4b 	bl	8009dae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	2160      	movs	r1, #96	@ 0x60
 800951e:	4618      	mov	r0, r3
 8009520:	f000 fc75 	bl	8009e0e <TIM_ITRx_SetConfig>
      break;
 8009524:	e01c      	b.n	8009560 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009532:	461a      	mov	r2, r3
 8009534:	f000 fc0c 	bl	8009d50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	2140      	movs	r1, #64	@ 0x40
 800953e:	4618      	mov	r0, r3
 8009540:	f000 fc65 	bl	8009e0e <TIM_ITRx_SetConfig>
      break;
 8009544:	e00c      	b.n	8009560 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681a      	ldr	r2, [r3, #0]
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	4619      	mov	r1, r3
 8009550:	4610      	mov	r0, r2
 8009552:	f000 fc5c 	bl	8009e0e <TIM_ITRx_SetConfig>
      break;
 8009556:	e003      	b.n	8009560 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8009558:	2301      	movs	r3, #1
 800955a:	73fb      	strb	r3, [r7, #15]
      break;
 800955c:	e000      	b.n	8009560 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800955e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2201      	movs	r2, #1
 8009564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2200      	movs	r2, #0
 800956c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009570:	7bfb      	ldrb	r3, [r7, #15]
}
 8009572:	4618      	mov	r0, r3
 8009574:	3710      	adds	r7, #16
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}
 800957a:	bf00      	nop
 800957c:	00100070 	.word	0x00100070
 8009580:	00100060 	.word	0x00100060
 8009584:	00100050 	.word	0x00100050
 8009588:	00100040 	.word	0x00100040
 800958c:	00100030 	.word	0x00100030
 8009590:	00100020 	.word	0x00100020

08009594 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009594:	b480      	push	{r7}
 8009596:	b085      	sub	sp, #20
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
 800959c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	4a4c      	ldr	r2, [pc, #304]	@ (80096d8 <TIM_Base_SetConfig+0x144>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d017      	beq.n	80095dc <TIM_Base_SetConfig+0x48>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095b2:	d013      	beq.n	80095dc <TIM_Base_SetConfig+0x48>
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	4a49      	ldr	r2, [pc, #292]	@ (80096dc <TIM_Base_SetConfig+0x148>)
 80095b8:	4293      	cmp	r3, r2
 80095ba:	d00f      	beq.n	80095dc <TIM_Base_SetConfig+0x48>
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	4a48      	ldr	r2, [pc, #288]	@ (80096e0 <TIM_Base_SetConfig+0x14c>)
 80095c0:	4293      	cmp	r3, r2
 80095c2:	d00b      	beq.n	80095dc <TIM_Base_SetConfig+0x48>
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	4a47      	ldr	r2, [pc, #284]	@ (80096e4 <TIM_Base_SetConfig+0x150>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d007      	beq.n	80095dc <TIM_Base_SetConfig+0x48>
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	4a46      	ldr	r2, [pc, #280]	@ (80096e8 <TIM_Base_SetConfig+0x154>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d003      	beq.n	80095dc <TIM_Base_SetConfig+0x48>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	4a45      	ldr	r2, [pc, #276]	@ (80096ec <TIM_Base_SetConfig+0x158>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d108      	bne.n	80095ee <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	685b      	ldr	r3, [r3, #4]
 80095e8:	68fa      	ldr	r2, [r7, #12]
 80095ea:	4313      	orrs	r3, r2
 80095ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	4a39      	ldr	r2, [pc, #228]	@ (80096d8 <TIM_Base_SetConfig+0x144>)
 80095f2:	4293      	cmp	r3, r2
 80095f4:	d023      	beq.n	800963e <TIM_Base_SetConfig+0xaa>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095fc:	d01f      	beq.n	800963e <TIM_Base_SetConfig+0xaa>
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	4a36      	ldr	r2, [pc, #216]	@ (80096dc <TIM_Base_SetConfig+0x148>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d01b      	beq.n	800963e <TIM_Base_SetConfig+0xaa>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	4a35      	ldr	r2, [pc, #212]	@ (80096e0 <TIM_Base_SetConfig+0x14c>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d017      	beq.n	800963e <TIM_Base_SetConfig+0xaa>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	4a34      	ldr	r2, [pc, #208]	@ (80096e4 <TIM_Base_SetConfig+0x150>)
 8009612:	4293      	cmp	r3, r2
 8009614:	d013      	beq.n	800963e <TIM_Base_SetConfig+0xaa>
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	4a33      	ldr	r2, [pc, #204]	@ (80096e8 <TIM_Base_SetConfig+0x154>)
 800961a:	4293      	cmp	r3, r2
 800961c:	d00f      	beq.n	800963e <TIM_Base_SetConfig+0xaa>
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	4a33      	ldr	r2, [pc, #204]	@ (80096f0 <TIM_Base_SetConfig+0x15c>)
 8009622:	4293      	cmp	r3, r2
 8009624:	d00b      	beq.n	800963e <TIM_Base_SetConfig+0xaa>
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	4a32      	ldr	r2, [pc, #200]	@ (80096f4 <TIM_Base_SetConfig+0x160>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d007      	beq.n	800963e <TIM_Base_SetConfig+0xaa>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	4a31      	ldr	r2, [pc, #196]	@ (80096f8 <TIM_Base_SetConfig+0x164>)
 8009632:	4293      	cmp	r3, r2
 8009634:	d003      	beq.n	800963e <TIM_Base_SetConfig+0xaa>
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	4a2c      	ldr	r2, [pc, #176]	@ (80096ec <TIM_Base_SetConfig+0x158>)
 800963a:	4293      	cmp	r3, r2
 800963c:	d108      	bne.n	8009650 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009644:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	68db      	ldr	r3, [r3, #12]
 800964a:	68fa      	ldr	r2, [r7, #12]
 800964c:	4313      	orrs	r3, r2
 800964e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	695b      	ldr	r3, [r3, #20]
 800965a:	4313      	orrs	r3, r2
 800965c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	68fa      	ldr	r2, [r7, #12]
 8009662:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	689a      	ldr	r2, [r3, #8]
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	681a      	ldr	r2, [r3, #0]
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	4a18      	ldr	r2, [pc, #96]	@ (80096d8 <TIM_Base_SetConfig+0x144>)
 8009678:	4293      	cmp	r3, r2
 800967a:	d013      	beq.n	80096a4 <TIM_Base_SetConfig+0x110>
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	4a1a      	ldr	r2, [pc, #104]	@ (80096e8 <TIM_Base_SetConfig+0x154>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d00f      	beq.n	80096a4 <TIM_Base_SetConfig+0x110>
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	4a1a      	ldr	r2, [pc, #104]	@ (80096f0 <TIM_Base_SetConfig+0x15c>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d00b      	beq.n	80096a4 <TIM_Base_SetConfig+0x110>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	4a19      	ldr	r2, [pc, #100]	@ (80096f4 <TIM_Base_SetConfig+0x160>)
 8009690:	4293      	cmp	r3, r2
 8009692:	d007      	beq.n	80096a4 <TIM_Base_SetConfig+0x110>
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	4a18      	ldr	r2, [pc, #96]	@ (80096f8 <TIM_Base_SetConfig+0x164>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d003      	beq.n	80096a4 <TIM_Base_SetConfig+0x110>
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	4a13      	ldr	r2, [pc, #76]	@ (80096ec <TIM_Base_SetConfig+0x158>)
 80096a0:	4293      	cmp	r3, r2
 80096a2:	d103      	bne.n	80096ac <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	691a      	ldr	r2, [r3, #16]
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2201      	movs	r2, #1
 80096b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	691b      	ldr	r3, [r3, #16]
 80096b6:	f003 0301 	and.w	r3, r3, #1
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d105      	bne.n	80096ca <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	691b      	ldr	r3, [r3, #16]
 80096c2:	f023 0201 	bic.w	r2, r3, #1
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	611a      	str	r2, [r3, #16]
  }
}
 80096ca:	bf00      	nop
 80096cc:	3714      	adds	r7, #20
 80096ce:	46bd      	mov	sp, r7
 80096d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d4:	4770      	bx	lr
 80096d6:	bf00      	nop
 80096d8:	40012c00 	.word	0x40012c00
 80096dc:	40000400 	.word	0x40000400
 80096e0:	40000800 	.word	0x40000800
 80096e4:	40000c00 	.word	0x40000c00
 80096e8:	40013400 	.word	0x40013400
 80096ec:	40015000 	.word	0x40015000
 80096f0:	40014000 	.word	0x40014000
 80096f4:	40014400 	.word	0x40014400
 80096f8:	40014800 	.word	0x40014800

080096fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80096fc:	b480      	push	{r7}
 80096fe:	b087      	sub	sp, #28
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
 8009704:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	6a1b      	ldr	r3, [r3, #32]
 800970a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	6a1b      	ldr	r3, [r3, #32]
 8009710:	f023 0201 	bic.w	r2, r3, #1
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	685b      	ldr	r3, [r3, #4]
 800971c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	699b      	ldr	r3, [r3, #24]
 8009722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800972a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800972e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	f023 0303 	bic.w	r3, r3, #3
 8009736:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009738:	683b      	ldr	r3, [r7, #0]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	68fa      	ldr	r2, [r7, #12]
 800973e:	4313      	orrs	r3, r2
 8009740:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	f023 0302 	bic.w	r3, r3, #2
 8009748:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	689b      	ldr	r3, [r3, #8]
 800974e:	697a      	ldr	r2, [r7, #20]
 8009750:	4313      	orrs	r3, r2
 8009752:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	4a30      	ldr	r2, [pc, #192]	@ (8009818 <TIM_OC1_SetConfig+0x11c>)
 8009758:	4293      	cmp	r3, r2
 800975a:	d013      	beq.n	8009784 <TIM_OC1_SetConfig+0x88>
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	4a2f      	ldr	r2, [pc, #188]	@ (800981c <TIM_OC1_SetConfig+0x120>)
 8009760:	4293      	cmp	r3, r2
 8009762:	d00f      	beq.n	8009784 <TIM_OC1_SetConfig+0x88>
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	4a2e      	ldr	r2, [pc, #184]	@ (8009820 <TIM_OC1_SetConfig+0x124>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d00b      	beq.n	8009784 <TIM_OC1_SetConfig+0x88>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	4a2d      	ldr	r2, [pc, #180]	@ (8009824 <TIM_OC1_SetConfig+0x128>)
 8009770:	4293      	cmp	r3, r2
 8009772:	d007      	beq.n	8009784 <TIM_OC1_SetConfig+0x88>
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	4a2c      	ldr	r2, [pc, #176]	@ (8009828 <TIM_OC1_SetConfig+0x12c>)
 8009778:	4293      	cmp	r3, r2
 800977a:	d003      	beq.n	8009784 <TIM_OC1_SetConfig+0x88>
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	4a2b      	ldr	r2, [pc, #172]	@ (800982c <TIM_OC1_SetConfig+0x130>)
 8009780:	4293      	cmp	r3, r2
 8009782:	d10c      	bne.n	800979e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009784:	697b      	ldr	r3, [r7, #20]
 8009786:	f023 0308 	bic.w	r3, r3, #8
 800978a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	68db      	ldr	r3, [r3, #12]
 8009790:	697a      	ldr	r2, [r7, #20]
 8009792:	4313      	orrs	r3, r2
 8009794:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009796:	697b      	ldr	r3, [r7, #20]
 8009798:	f023 0304 	bic.w	r3, r3, #4
 800979c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	4a1d      	ldr	r2, [pc, #116]	@ (8009818 <TIM_OC1_SetConfig+0x11c>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d013      	beq.n	80097ce <TIM_OC1_SetConfig+0xd2>
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	4a1c      	ldr	r2, [pc, #112]	@ (800981c <TIM_OC1_SetConfig+0x120>)
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d00f      	beq.n	80097ce <TIM_OC1_SetConfig+0xd2>
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	4a1b      	ldr	r2, [pc, #108]	@ (8009820 <TIM_OC1_SetConfig+0x124>)
 80097b2:	4293      	cmp	r3, r2
 80097b4:	d00b      	beq.n	80097ce <TIM_OC1_SetConfig+0xd2>
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	4a1a      	ldr	r2, [pc, #104]	@ (8009824 <TIM_OC1_SetConfig+0x128>)
 80097ba:	4293      	cmp	r3, r2
 80097bc:	d007      	beq.n	80097ce <TIM_OC1_SetConfig+0xd2>
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	4a19      	ldr	r2, [pc, #100]	@ (8009828 <TIM_OC1_SetConfig+0x12c>)
 80097c2:	4293      	cmp	r3, r2
 80097c4:	d003      	beq.n	80097ce <TIM_OC1_SetConfig+0xd2>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	4a18      	ldr	r2, [pc, #96]	@ (800982c <TIM_OC1_SetConfig+0x130>)
 80097ca:	4293      	cmp	r3, r2
 80097cc:	d111      	bne.n	80097f2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80097ce:	693b      	ldr	r3, [r7, #16]
 80097d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80097d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80097d6:	693b      	ldr	r3, [r7, #16]
 80097d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80097dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	695b      	ldr	r3, [r3, #20]
 80097e2:	693a      	ldr	r2, [r7, #16]
 80097e4:	4313      	orrs	r3, r2
 80097e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	699b      	ldr	r3, [r3, #24]
 80097ec:	693a      	ldr	r2, [r7, #16]
 80097ee:	4313      	orrs	r3, r2
 80097f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	693a      	ldr	r2, [r7, #16]
 80097f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	68fa      	ldr	r2, [r7, #12]
 80097fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	685a      	ldr	r2, [r3, #4]
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	697a      	ldr	r2, [r7, #20]
 800980a:	621a      	str	r2, [r3, #32]
}
 800980c:	bf00      	nop
 800980e:	371c      	adds	r7, #28
 8009810:	46bd      	mov	sp, r7
 8009812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009816:	4770      	bx	lr
 8009818:	40012c00 	.word	0x40012c00
 800981c:	40013400 	.word	0x40013400
 8009820:	40014000 	.word	0x40014000
 8009824:	40014400 	.word	0x40014400
 8009828:	40014800 	.word	0x40014800
 800982c:	40015000 	.word	0x40015000

08009830 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009830:	b480      	push	{r7}
 8009832:	b087      	sub	sp, #28
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
 8009838:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6a1b      	ldr	r3, [r3, #32]
 800983e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	6a1b      	ldr	r3, [r3, #32]
 8009844:	f023 0210 	bic.w	r2, r3, #16
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	685b      	ldr	r3, [r3, #4]
 8009850:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	699b      	ldr	r3, [r3, #24]
 8009856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800985e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009862:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800986a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	021b      	lsls	r3, r3, #8
 8009872:	68fa      	ldr	r2, [r7, #12]
 8009874:	4313      	orrs	r3, r2
 8009876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009878:	697b      	ldr	r3, [r7, #20]
 800987a:	f023 0320 	bic.w	r3, r3, #32
 800987e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	689b      	ldr	r3, [r3, #8]
 8009884:	011b      	lsls	r3, r3, #4
 8009886:	697a      	ldr	r2, [r7, #20]
 8009888:	4313      	orrs	r3, r2
 800988a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	4a2c      	ldr	r2, [pc, #176]	@ (8009940 <TIM_OC2_SetConfig+0x110>)
 8009890:	4293      	cmp	r3, r2
 8009892:	d007      	beq.n	80098a4 <TIM_OC2_SetConfig+0x74>
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	4a2b      	ldr	r2, [pc, #172]	@ (8009944 <TIM_OC2_SetConfig+0x114>)
 8009898:	4293      	cmp	r3, r2
 800989a:	d003      	beq.n	80098a4 <TIM_OC2_SetConfig+0x74>
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	4a2a      	ldr	r2, [pc, #168]	@ (8009948 <TIM_OC2_SetConfig+0x118>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d10d      	bne.n	80098c0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80098a4:	697b      	ldr	r3, [r7, #20]
 80098a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80098aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	68db      	ldr	r3, [r3, #12]
 80098b0:	011b      	lsls	r3, r3, #4
 80098b2:	697a      	ldr	r2, [r7, #20]
 80098b4:	4313      	orrs	r3, r2
 80098b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80098b8:	697b      	ldr	r3, [r7, #20]
 80098ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80098be:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	4a1f      	ldr	r2, [pc, #124]	@ (8009940 <TIM_OC2_SetConfig+0x110>)
 80098c4:	4293      	cmp	r3, r2
 80098c6:	d013      	beq.n	80098f0 <TIM_OC2_SetConfig+0xc0>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	4a1e      	ldr	r2, [pc, #120]	@ (8009944 <TIM_OC2_SetConfig+0x114>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d00f      	beq.n	80098f0 <TIM_OC2_SetConfig+0xc0>
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	4a1e      	ldr	r2, [pc, #120]	@ (800994c <TIM_OC2_SetConfig+0x11c>)
 80098d4:	4293      	cmp	r3, r2
 80098d6:	d00b      	beq.n	80098f0 <TIM_OC2_SetConfig+0xc0>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	4a1d      	ldr	r2, [pc, #116]	@ (8009950 <TIM_OC2_SetConfig+0x120>)
 80098dc:	4293      	cmp	r3, r2
 80098de:	d007      	beq.n	80098f0 <TIM_OC2_SetConfig+0xc0>
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	4a1c      	ldr	r2, [pc, #112]	@ (8009954 <TIM_OC2_SetConfig+0x124>)
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d003      	beq.n	80098f0 <TIM_OC2_SetConfig+0xc0>
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	4a17      	ldr	r2, [pc, #92]	@ (8009948 <TIM_OC2_SetConfig+0x118>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d113      	bne.n	8009918 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80098f0:	693b      	ldr	r3, [r7, #16]
 80098f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80098f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80098f8:	693b      	ldr	r3, [r7, #16]
 80098fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80098fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	695b      	ldr	r3, [r3, #20]
 8009904:	009b      	lsls	r3, r3, #2
 8009906:	693a      	ldr	r2, [r7, #16]
 8009908:	4313      	orrs	r3, r2
 800990a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	699b      	ldr	r3, [r3, #24]
 8009910:	009b      	lsls	r3, r3, #2
 8009912:	693a      	ldr	r2, [r7, #16]
 8009914:	4313      	orrs	r3, r2
 8009916:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	693a      	ldr	r2, [r7, #16]
 800991c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	68fa      	ldr	r2, [r7, #12]
 8009922:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	685a      	ldr	r2, [r3, #4]
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	697a      	ldr	r2, [r7, #20]
 8009930:	621a      	str	r2, [r3, #32]
}
 8009932:	bf00      	nop
 8009934:	371c      	adds	r7, #28
 8009936:	46bd      	mov	sp, r7
 8009938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993c:	4770      	bx	lr
 800993e:	bf00      	nop
 8009940:	40012c00 	.word	0x40012c00
 8009944:	40013400 	.word	0x40013400
 8009948:	40015000 	.word	0x40015000
 800994c:	40014000 	.word	0x40014000
 8009950:	40014400 	.word	0x40014400
 8009954:	40014800 	.word	0x40014800

08009958 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009958:	b480      	push	{r7}
 800995a:	b087      	sub	sp, #28
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
 8009960:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	6a1b      	ldr	r3, [r3, #32]
 8009966:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6a1b      	ldr	r3, [r3, #32]
 800996c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	685b      	ldr	r3, [r3, #4]
 8009978:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	69db      	ldr	r3, [r3, #28]
 800997e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009986:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800998a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	f023 0303 	bic.w	r3, r3, #3
 8009992:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	68fa      	ldr	r2, [r7, #12]
 800999a:	4313      	orrs	r3, r2
 800999c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800999e:	697b      	ldr	r3, [r7, #20]
 80099a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80099a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	689b      	ldr	r3, [r3, #8]
 80099aa:	021b      	lsls	r3, r3, #8
 80099ac:	697a      	ldr	r2, [r7, #20]
 80099ae:	4313      	orrs	r3, r2
 80099b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	4a2b      	ldr	r2, [pc, #172]	@ (8009a64 <TIM_OC3_SetConfig+0x10c>)
 80099b6:	4293      	cmp	r3, r2
 80099b8:	d007      	beq.n	80099ca <TIM_OC3_SetConfig+0x72>
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	4a2a      	ldr	r2, [pc, #168]	@ (8009a68 <TIM_OC3_SetConfig+0x110>)
 80099be:	4293      	cmp	r3, r2
 80099c0:	d003      	beq.n	80099ca <TIM_OC3_SetConfig+0x72>
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	4a29      	ldr	r2, [pc, #164]	@ (8009a6c <TIM_OC3_SetConfig+0x114>)
 80099c6:	4293      	cmp	r3, r2
 80099c8:	d10d      	bne.n	80099e6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80099ca:	697b      	ldr	r3, [r7, #20]
 80099cc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80099d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	68db      	ldr	r3, [r3, #12]
 80099d6:	021b      	lsls	r3, r3, #8
 80099d8:	697a      	ldr	r2, [r7, #20]
 80099da:	4313      	orrs	r3, r2
 80099dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80099e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	4a1e      	ldr	r2, [pc, #120]	@ (8009a64 <TIM_OC3_SetConfig+0x10c>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d013      	beq.n	8009a16 <TIM_OC3_SetConfig+0xbe>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	4a1d      	ldr	r2, [pc, #116]	@ (8009a68 <TIM_OC3_SetConfig+0x110>)
 80099f2:	4293      	cmp	r3, r2
 80099f4:	d00f      	beq.n	8009a16 <TIM_OC3_SetConfig+0xbe>
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	4a1d      	ldr	r2, [pc, #116]	@ (8009a70 <TIM_OC3_SetConfig+0x118>)
 80099fa:	4293      	cmp	r3, r2
 80099fc:	d00b      	beq.n	8009a16 <TIM_OC3_SetConfig+0xbe>
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	4a1c      	ldr	r2, [pc, #112]	@ (8009a74 <TIM_OC3_SetConfig+0x11c>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d007      	beq.n	8009a16 <TIM_OC3_SetConfig+0xbe>
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	4a1b      	ldr	r2, [pc, #108]	@ (8009a78 <TIM_OC3_SetConfig+0x120>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d003      	beq.n	8009a16 <TIM_OC3_SetConfig+0xbe>
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	4a16      	ldr	r2, [pc, #88]	@ (8009a6c <TIM_OC3_SetConfig+0x114>)
 8009a12:	4293      	cmp	r3, r2
 8009a14:	d113      	bne.n	8009a3e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009a16:	693b      	ldr	r3, [r7, #16]
 8009a18:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009a1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009a1e:	693b      	ldr	r3, [r7, #16]
 8009a20:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009a24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	695b      	ldr	r3, [r3, #20]
 8009a2a:	011b      	lsls	r3, r3, #4
 8009a2c:	693a      	ldr	r2, [r7, #16]
 8009a2e:	4313      	orrs	r3, r2
 8009a30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	699b      	ldr	r3, [r3, #24]
 8009a36:	011b      	lsls	r3, r3, #4
 8009a38:	693a      	ldr	r2, [r7, #16]
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	693a      	ldr	r2, [r7, #16]
 8009a42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	68fa      	ldr	r2, [r7, #12]
 8009a48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009a4a:	683b      	ldr	r3, [r7, #0]
 8009a4c:	685a      	ldr	r2, [r3, #4]
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	697a      	ldr	r2, [r7, #20]
 8009a56:	621a      	str	r2, [r3, #32]
}
 8009a58:	bf00      	nop
 8009a5a:	371c      	adds	r7, #28
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a62:	4770      	bx	lr
 8009a64:	40012c00 	.word	0x40012c00
 8009a68:	40013400 	.word	0x40013400
 8009a6c:	40015000 	.word	0x40015000
 8009a70:	40014000 	.word	0x40014000
 8009a74:	40014400 	.word	0x40014400
 8009a78:	40014800 	.word	0x40014800

08009a7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b087      	sub	sp, #28
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
 8009a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6a1b      	ldr	r3, [r3, #32]
 8009a8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6a1b      	ldr	r3, [r3, #32]
 8009a90:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	685b      	ldr	r3, [r3, #4]
 8009a9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	69db      	ldr	r3, [r3, #28]
 8009aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009aaa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009aae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009ab6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	021b      	lsls	r3, r3, #8
 8009abe:	68fa      	ldr	r2, [r7, #12]
 8009ac0:	4313      	orrs	r3, r2
 8009ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009ac4:	697b      	ldr	r3, [r7, #20]
 8009ac6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009aca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009acc:	683b      	ldr	r3, [r7, #0]
 8009ace:	689b      	ldr	r3, [r3, #8]
 8009ad0:	031b      	lsls	r3, r3, #12
 8009ad2:	697a      	ldr	r2, [r7, #20]
 8009ad4:	4313      	orrs	r3, r2
 8009ad6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	4a2c      	ldr	r2, [pc, #176]	@ (8009b8c <TIM_OC4_SetConfig+0x110>)
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d007      	beq.n	8009af0 <TIM_OC4_SetConfig+0x74>
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	4a2b      	ldr	r2, [pc, #172]	@ (8009b90 <TIM_OC4_SetConfig+0x114>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d003      	beq.n	8009af0 <TIM_OC4_SetConfig+0x74>
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	4a2a      	ldr	r2, [pc, #168]	@ (8009b94 <TIM_OC4_SetConfig+0x118>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d10d      	bne.n	8009b0c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009af0:	697b      	ldr	r3, [r7, #20]
 8009af2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009af6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	68db      	ldr	r3, [r3, #12]
 8009afc:	031b      	lsls	r3, r3, #12
 8009afe:	697a      	ldr	r2, [r7, #20]
 8009b00:	4313      	orrs	r3, r2
 8009b02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009b04:	697b      	ldr	r3, [r7, #20]
 8009b06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009b0a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	4a1f      	ldr	r2, [pc, #124]	@ (8009b8c <TIM_OC4_SetConfig+0x110>)
 8009b10:	4293      	cmp	r3, r2
 8009b12:	d013      	beq.n	8009b3c <TIM_OC4_SetConfig+0xc0>
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	4a1e      	ldr	r2, [pc, #120]	@ (8009b90 <TIM_OC4_SetConfig+0x114>)
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d00f      	beq.n	8009b3c <TIM_OC4_SetConfig+0xc0>
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	4a1e      	ldr	r2, [pc, #120]	@ (8009b98 <TIM_OC4_SetConfig+0x11c>)
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d00b      	beq.n	8009b3c <TIM_OC4_SetConfig+0xc0>
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	4a1d      	ldr	r2, [pc, #116]	@ (8009b9c <TIM_OC4_SetConfig+0x120>)
 8009b28:	4293      	cmp	r3, r2
 8009b2a:	d007      	beq.n	8009b3c <TIM_OC4_SetConfig+0xc0>
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	4a1c      	ldr	r2, [pc, #112]	@ (8009ba0 <TIM_OC4_SetConfig+0x124>)
 8009b30:	4293      	cmp	r3, r2
 8009b32:	d003      	beq.n	8009b3c <TIM_OC4_SetConfig+0xc0>
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	4a17      	ldr	r2, [pc, #92]	@ (8009b94 <TIM_OC4_SetConfig+0x118>)
 8009b38:	4293      	cmp	r3, r2
 8009b3a:	d113      	bne.n	8009b64 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009b3c:	693b      	ldr	r3, [r7, #16]
 8009b3e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009b42:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009b44:	693b      	ldr	r3, [r7, #16]
 8009b46:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009b4a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	695b      	ldr	r3, [r3, #20]
 8009b50:	019b      	lsls	r3, r3, #6
 8009b52:	693a      	ldr	r2, [r7, #16]
 8009b54:	4313      	orrs	r3, r2
 8009b56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	699b      	ldr	r3, [r3, #24]
 8009b5c:	019b      	lsls	r3, r3, #6
 8009b5e:	693a      	ldr	r2, [r7, #16]
 8009b60:	4313      	orrs	r3, r2
 8009b62:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	693a      	ldr	r2, [r7, #16]
 8009b68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	68fa      	ldr	r2, [r7, #12]
 8009b6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	685a      	ldr	r2, [r3, #4]
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	697a      	ldr	r2, [r7, #20]
 8009b7c:	621a      	str	r2, [r3, #32]
}
 8009b7e:	bf00      	nop
 8009b80:	371c      	adds	r7, #28
 8009b82:	46bd      	mov	sp, r7
 8009b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b88:	4770      	bx	lr
 8009b8a:	bf00      	nop
 8009b8c:	40012c00 	.word	0x40012c00
 8009b90:	40013400 	.word	0x40013400
 8009b94:	40015000 	.word	0x40015000
 8009b98:	40014000 	.word	0x40014000
 8009b9c:	40014400 	.word	0x40014400
 8009ba0:	40014800 	.word	0x40014800

08009ba4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b087      	sub	sp, #28
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6a1b      	ldr	r3, [r3, #32]
 8009bb2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	6a1b      	ldr	r3, [r3, #32]
 8009bb8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	685b      	ldr	r3, [r3, #4]
 8009bc4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009bd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009bd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	68fa      	ldr	r2, [r7, #12]
 8009bde:	4313      	orrs	r3, r2
 8009be0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009be2:	693b      	ldr	r3, [r7, #16]
 8009be4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009be8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	689b      	ldr	r3, [r3, #8]
 8009bee:	041b      	lsls	r3, r3, #16
 8009bf0:	693a      	ldr	r2, [r7, #16]
 8009bf2:	4313      	orrs	r3, r2
 8009bf4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	4a19      	ldr	r2, [pc, #100]	@ (8009c60 <TIM_OC5_SetConfig+0xbc>)
 8009bfa:	4293      	cmp	r3, r2
 8009bfc:	d013      	beq.n	8009c26 <TIM_OC5_SetConfig+0x82>
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	4a18      	ldr	r2, [pc, #96]	@ (8009c64 <TIM_OC5_SetConfig+0xc0>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d00f      	beq.n	8009c26 <TIM_OC5_SetConfig+0x82>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	4a17      	ldr	r2, [pc, #92]	@ (8009c68 <TIM_OC5_SetConfig+0xc4>)
 8009c0a:	4293      	cmp	r3, r2
 8009c0c:	d00b      	beq.n	8009c26 <TIM_OC5_SetConfig+0x82>
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	4a16      	ldr	r2, [pc, #88]	@ (8009c6c <TIM_OC5_SetConfig+0xc8>)
 8009c12:	4293      	cmp	r3, r2
 8009c14:	d007      	beq.n	8009c26 <TIM_OC5_SetConfig+0x82>
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	4a15      	ldr	r2, [pc, #84]	@ (8009c70 <TIM_OC5_SetConfig+0xcc>)
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d003      	beq.n	8009c26 <TIM_OC5_SetConfig+0x82>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	4a14      	ldr	r2, [pc, #80]	@ (8009c74 <TIM_OC5_SetConfig+0xd0>)
 8009c22:	4293      	cmp	r3, r2
 8009c24:	d109      	bne.n	8009c3a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009c2c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009c2e:	683b      	ldr	r3, [r7, #0]
 8009c30:	695b      	ldr	r3, [r3, #20]
 8009c32:	021b      	lsls	r3, r3, #8
 8009c34:	697a      	ldr	r2, [r7, #20]
 8009c36:	4313      	orrs	r3, r2
 8009c38:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	697a      	ldr	r2, [r7, #20]
 8009c3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	68fa      	ldr	r2, [r7, #12]
 8009c44:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	685a      	ldr	r2, [r3, #4]
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	693a      	ldr	r2, [r7, #16]
 8009c52:	621a      	str	r2, [r3, #32]
}
 8009c54:	bf00      	nop
 8009c56:	371c      	adds	r7, #28
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5e:	4770      	bx	lr
 8009c60:	40012c00 	.word	0x40012c00
 8009c64:	40013400 	.word	0x40013400
 8009c68:	40014000 	.word	0x40014000
 8009c6c:	40014400 	.word	0x40014400
 8009c70:	40014800 	.word	0x40014800
 8009c74:	40015000 	.word	0x40015000

08009c78 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b087      	sub	sp, #28
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
 8009c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	6a1b      	ldr	r3, [r3, #32]
 8009c86:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6a1b      	ldr	r3, [r3, #32]
 8009c8c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	685b      	ldr	r3, [r3, #4]
 8009c98:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009ca6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009caa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	021b      	lsls	r3, r3, #8
 8009cb2:	68fa      	ldr	r2, [r7, #12]
 8009cb4:	4313      	orrs	r3, r2
 8009cb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009cb8:	693b      	ldr	r3, [r7, #16]
 8009cba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009cbe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	689b      	ldr	r3, [r3, #8]
 8009cc4:	051b      	lsls	r3, r3, #20
 8009cc6:	693a      	ldr	r2, [r7, #16]
 8009cc8:	4313      	orrs	r3, r2
 8009cca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	4a1a      	ldr	r2, [pc, #104]	@ (8009d38 <TIM_OC6_SetConfig+0xc0>)
 8009cd0:	4293      	cmp	r3, r2
 8009cd2:	d013      	beq.n	8009cfc <TIM_OC6_SetConfig+0x84>
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	4a19      	ldr	r2, [pc, #100]	@ (8009d3c <TIM_OC6_SetConfig+0xc4>)
 8009cd8:	4293      	cmp	r3, r2
 8009cda:	d00f      	beq.n	8009cfc <TIM_OC6_SetConfig+0x84>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	4a18      	ldr	r2, [pc, #96]	@ (8009d40 <TIM_OC6_SetConfig+0xc8>)
 8009ce0:	4293      	cmp	r3, r2
 8009ce2:	d00b      	beq.n	8009cfc <TIM_OC6_SetConfig+0x84>
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	4a17      	ldr	r2, [pc, #92]	@ (8009d44 <TIM_OC6_SetConfig+0xcc>)
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	d007      	beq.n	8009cfc <TIM_OC6_SetConfig+0x84>
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	4a16      	ldr	r2, [pc, #88]	@ (8009d48 <TIM_OC6_SetConfig+0xd0>)
 8009cf0:	4293      	cmp	r3, r2
 8009cf2:	d003      	beq.n	8009cfc <TIM_OC6_SetConfig+0x84>
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	4a15      	ldr	r2, [pc, #84]	@ (8009d4c <TIM_OC6_SetConfig+0xd4>)
 8009cf8:	4293      	cmp	r3, r2
 8009cfa:	d109      	bne.n	8009d10 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009cfc:	697b      	ldr	r3, [r7, #20]
 8009cfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009d02:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	695b      	ldr	r3, [r3, #20]
 8009d08:	029b      	lsls	r3, r3, #10
 8009d0a:	697a      	ldr	r2, [r7, #20]
 8009d0c:	4313      	orrs	r3, r2
 8009d0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	697a      	ldr	r2, [r7, #20]
 8009d14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	68fa      	ldr	r2, [r7, #12]
 8009d1a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	685a      	ldr	r2, [r3, #4]
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	693a      	ldr	r2, [r7, #16]
 8009d28:	621a      	str	r2, [r3, #32]
}
 8009d2a:	bf00      	nop
 8009d2c:	371c      	adds	r7, #28
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d34:	4770      	bx	lr
 8009d36:	bf00      	nop
 8009d38:	40012c00 	.word	0x40012c00
 8009d3c:	40013400 	.word	0x40013400
 8009d40:	40014000 	.word	0x40014000
 8009d44:	40014400 	.word	0x40014400
 8009d48:	40014800 	.word	0x40014800
 8009d4c:	40015000 	.word	0x40015000

08009d50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009d50:	b480      	push	{r7}
 8009d52:	b087      	sub	sp, #28
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	60f8      	str	r0, [r7, #12]
 8009d58:	60b9      	str	r1, [r7, #8]
 8009d5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	6a1b      	ldr	r3, [r3, #32]
 8009d60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	6a1b      	ldr	r3, [r3, #32]
 8009d66:	f023 0201 	bic.w	r2, r3, #1
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	699b      	ldr	r3, [r3, #24]
 8009d72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009d74:	693b      	ldr	r3, [r7, #16]
 8009d76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009d7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	011b      	lsls	r3, r3, #4
 8009d80:	693a      	ldr	r2, [r7, #16]
 8009d82:	4313      	orrs	r3, r2
 8009d84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	f023 030a 	bic.w	r3, r3, #10
 8009d8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009d8e:	697a      	ldr	r2, [r7, #20]
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	4313      	orrs	r3, r2
 8009d94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	693a      	ldr	r2, [r7, #16]
 8009d9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	697a      	ldr	r2, [r7, #20]
 8009da0:	621a      	str	r2, [r3, #32]
}
 8009da2:	bf00      	nop
 8009da4:	371c      	adds	r7, #28
 8009da6:	46bd      	mov	sp, r7
 8009da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dac:	4770      	bx	lr

08009dae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009dae:	b480      	push	{r7}
 8009db0:	b087      	sub	sp, #28
 8009db2:	af00      	add	r7, sp, #0
 8009db4:	60f8      	str	r0, [r7, #12]
 8009db6:	60b9      	str	r1, [r7, #8]
 8009db8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	6a1b      	ldr	r3, [r3, #32]
 8009dbe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	6a1b      	ldr	r3, [r3, #32]
 8009dc4:	f023 0210 	bic.w	r2, r3, #16
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	699b      	ldr	r3, [r3, #24]
 8009dd0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009dd2:	693b      	ldr	r3, [r7, #16]
 8009dd4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009dd8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	031b      	lsls	r3, r3, #12
 8009dde:	693a      	ldr	r2, [r7, #16]
 8009de0:	4313      	orrs	r3, r2
 8009de2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009dea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009dec:	68bb      	ldr	r3, [r7, #8]
 8009dee:	011b      	lsls	r3, r3, #4
 8009df0:	697a      	ldr	r2, [r7, #20]
 8009df2:	4313      	orrs	r3, r2
 8009df4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	693a      	ldr	r2, [r7, #16]
 8009dfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	697a      	ldr	r2, [r7, #20]
 8009e00:	621a      	str	r2, [r3, #32]
}
 8009e02:	bf00      	nop
 8009e04:	371c      	adds	r7, #28
 8009e06:	46bd      	mov	sp, r7
 8009e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0c:	4770      	bx	lr

08009e0e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009e0e:	b480      	push	{r7}
 8009e10:	b085      	sub	sp, #20
 8009e12:	af00      	add	r7, sp, #0
 8009e14:	6078      	str	r0, [r7, #4]
 8009e16:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	689b      	ldr	r3, [r3, #8]
 8009e1c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009e24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e28:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009e2a:	683a      	ldr	r2, [r7, #0]
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	4313      	orrs	r3, r2
 8009e30:	f043 0307 	orr.w	r3, r3, #7
 8009e34:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	68fa      	ldr	r2, [r7, #12]
 8009e3a:	609a      	str	r2, [r3, #8]
}
 8009e3c:	bf00      	nop
 8009e3e:	3714      	adds	r7, #20
 8009e40:	46bd      	mov	sp, r7
 8009e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e46:	4770      	bx	lr

08009e48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b087      	sub	sp, #28
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	60f8      	str	r0, [r7, #12]
 8009e50:	60b9      	str	r1, [r7, #8]
 8009e52:	607a      	str	r2, [r7, #4]
 8009e54:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	689b      	ldr	r3, [r3, #8]
 8009e5a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009e5c:	697b      	ldr	r3, [r7, #20]
 8009e5e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009e62:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	021a      	lsls	r2, r3, #8
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	431a      	orrs	r2, r3
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	4313      	orrs	r3, r2
 8009e70:	697a      	ldr	r2, [r7, #20]
 8009e72:	4313      	orrs	r3, r2
 8009e74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	697a      	ldr	r2, [r7, #20]
 8009e7a:	609a      	str	r2, [r3, #8]
}
 8009e7c:	bf00      	nop
 8009e7e:	371c      	adds	r7, #28
 8009e80:	46bd      	mov	sp, r7
 8009e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e86:	4770      	bx	lr

08009e88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009e88:	b480      	push	{r7}
 8009e8a:	b085      	sub	sp, #20
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
 8009e90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009e98:	2b01      	cmp	r3, #1
 8009e9a:	d101      	bne.n	8009ea0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009e9c:	2302      	movs	r3, #2
 8009e9e:	e074      	b.n	8009f8a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2201      	movs	r2, #1
 8009ea4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	2202      	movs	r2, #2
 8009eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	685b      	ldr	r3, [r3, #4]
 8009eb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	689b      	ldr	r3, [r3, #8]
 8009ebe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	4a34      	ldr	r2, [pc, #208]	@ (8009f98 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009ec6:	4293      	cmp	r3, r2
 8009ec8:	d009      	beq.n	8009ede <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	4a33      	ldr	r2, [pc, #204]	@ (8009f9c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009ed0:	4293      	cmp	r3, r2
 8009ed2:	d004      	beq.n	8009ede <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	4a31      	ldr	r2, [pc, #196]	@ (8009fa0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009eda:	4293      	cmp	r3, r2
 8009edc:	d108      	bne.n	8009ef0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009ee4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	685b      	ldr	r3, [r3, #4]
 8009eea:	68fa      	ldr	r2, [r7, #12]
 8009eec:	4313      	orrs	r3, r2
 8009eee:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009ef6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009efa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009efc:	683b      	ldr	r3, [r7, #0]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	68fa      	ldr	r2, [r7, #12]
 8009f02:	4313      	orrs	r3, r2
 8009f04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	68fa      	ldr	r2, [r7, #12]
 8009f0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	4a21      	ldr	r2, [pc, #132]	@ (8009f98 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009f14:	4293      	cmp	r3, r2
 8009f16:	d022      	beq.n	8009f5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f20:	d01d      	beq.n	8009f5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	4a1f      	ldr	r2, [pc, #124]	@ (8009fa4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009f28:	4293      	cmp	r3, r2
 8009f2a:	d018      	beq.n	8009f5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	4a1d      	ldr	r2, [pc, #116]	@ (8009fa8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8009f32:	4293      	cmp	r3, r2
 8009f34:	d013      	beq.n	8009f5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	4a1c      	ldr	r2, [pc, #112]	@ (8009fac <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8009f3c:	4293      	cmp	r3, r2
 8009f3e:	d00e      	beq.n	8009f5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	4a15      	ldr	r2, [pc, #84]	@ (8009f9c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009f46:	4293      	cmp	r3, r2
 8009f48:	d009      	beq.n	8009f5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	4a18      	ldr	r2, [pc, #96]	@ (8009fb0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8009f50:	4293      	cmp	r3, r2
 8009f52:	d004      	beq.n	8009f5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	4a11      	ldr	r2, [pc, #68]	@ (8009fa0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d10c      	bne.n	8009f78 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009f64:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	689b      	ldr	r3, [r3, #8]
 8009f6a:	68ba      	ldr	r2, [r7, #8]
 8009f6c:	4313      	orrs	r3, r2
 8009f6e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	68ba      	ldr	r2, [r7, #8]
 8009f76:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2201      	movs	r2, #1
 8009f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2200      	movs	r2, #0
 8009f84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009f88:	2300      	movs	r3, #0
}
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	3714      	adds	r7, #20
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f94:	4770      	bx	lr
 8009f96:	bf00      	nop
 8009f98:	40012c00 	.word	0x40012c00
 8009f9c:	40013400 	.word	0x40013400
 8009fa0:	40015000 	.word	0x40015000
 8009fa4:	40000400 	.word	0x40000400
 8009fa8:	40000800 	.word	0x40000800
 8009fac:	40000c00 	.word	0x40000c00
 8009fb0:	40014000 	.word	0x40014000

08009fb4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009fb4:	b480      	push	{r7}
 8009fb6:	b085      	sub	sp, #20
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
 8009fbc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009fc8:	2b01      	cmp	r3, #1
 8009fca:	d101      	bne.n	8009fd0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009fcc:	2302      	movs	r3, #2
 8009fce:	e078      	b.n	800a0c2 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2201      	movs	r2, #1
 8009fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009fde:	683b      	ldr	r3, [r7, #0]
 8009fe0:	68db      	ldr	r3, [r3, #12]
 8009fe2:	4313      	orrs	r3, r2
 8009fe4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009fec:	683b      	ldr	r3, [r7, #0]
 8009fee:	689b      	ldr	r3, [r3, #8]
 8009ff0:	4313      	orrs	r3, r2
 8009ff2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009ffa:	683b      	ldr	r3, [r7, #0]
 8009ffc:	685b      	ldr	r3, [r3, #4]
 8009ffe:	4313      	orrs	r3, r2
 800a000:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	4313      	orrs	r3, r2
 800a00e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a016:	683b      	ldr	r3, [r7, #0]
 800a018:	691b      	ldr	r3, [r3, #16]
 800a01a:	4313      	orrs	r3, r2
 800a01c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	695b      	ldr	r3, [r3, #20]
 800a028:	4313      	orrs	r3, r2
 800a02a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a032:	683b      	ldr	r3, [r7, #0]
 800a034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a036:	4313      	orrs	r3, r2
 800a038:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800a040:	683b      	ldr	r3, [r7, #0]
 800a042:	699b      	ldr	r3, [r3, #24]
 800a044:	041b      	lsls	r3, r3, #16
 800a046:	4313      	orrs	r3, r2
 800a048:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	69db      	ldr	r3, [r3, #28]
 800a054:	4313      	orrs	r3, r2
 800a056:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	4a1c      	ldr	r2, [pc, #112]	@ (800a0d0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800a05e:	4293      	cmp	r3, r2
 800a060:	d009      	beq.n	800a076 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	4a1b      	ldr	r2, [pc, #108]	@ (800a0d4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800a068:	4293      	cmp	r3, r2
 800a06a:	d004      	beq.n	800a076 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	4a19      	ldr	r2, [pc, #100]	@ (800a0d8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800a072:	4293      	cmp	r3, r2
 800a074:	d11c      	bne.n	800a0b0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a080:	051b      	lsls	r3, r3, #20
 800a082:	4313      	orrs	r3, r2
 800a084:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	6a1b      	ldr	r3, [r3, #32]
 800a090:	4313      	orrs	r3, r2
 800a092:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a09e:	4313      	orrs	r3, r2
 800a0a0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0ac:	4313      	orrs	r3, r2
 800a0ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	68fa      	ldr	r2, [r7, #12]
 800a0b6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a0c0:	2300      	movs	r3, #0
}
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	3714      	adds	r7, #20
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0cc:	4770      	bx	lr
 800a0ce:	bf00      	nop
 800a0d0:	40012c00 	.word	0x40012c00
 800a0d4:	40013400 	.word	0x40013400
 800a0d8:	40015000 	.word	0x40015000

0800a0dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b082      	sub	sp, #8
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d101      	bne.n	800a0ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a0ea:	2301      	movs	r3, #1
 800a0ec:	e042      	b.n	800a174 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d106      	bne.n	800a106 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a100:	6878      	ldr	r0, [r7, #4]
 800a102:	f7fa fb4b 	bl	800479c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	2224      	movs	r2, #36	@ 0x24
 800a10a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	681a      	ldr	r2, [r3, #0]
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	f022 0201 	bic.w	r2, r2, #1
 800a11c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a122:	2b00      	cmp	r3, #0
 800a124:	d002      	beq.n	800a12c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a126:	6878      	ldr	r0, [r7, #4]
 800a128:	f000 fb24 	bl	800a774 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	f000 f825 	bl	800a17c <UART_SetConfig>
 800a132:	4603      	mov	r3, r0
 800a134:	2b01      	cmp	r3, #1
 800a136:	d101      	bne.n	800a13c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a138:	2301      	movs	r3, #1
 800a13a:	e01b      	b.n	800a174 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	685a      	ldr	r2, [r3, #4]
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a14a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	689a      	ldr	r2, [r3, #8]
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a15a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	681a      	ldr	r2, [r3, #0]
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	f042 0201 	orr.w	r2, r2, #1
 800a16a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a16c:	6878      	ldr	r0, [r7, #4]
 800a16e:	f000 fba3 	bl	800a8b8 <UART_CheckIdleState>
 800a172:	4603      	mov	r3, r0
}
 800a174:	4618      	mov	r0, r3
 800a176:	3708      	adds	r7, #8
 800a178:	46bd      	mov	sp, r7
 800a17a:	bd80      	pop	{r7, pc}

0800a17c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a17c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a180:	b08c      	sub	sp, #48	@ 0x30
 800a182:	af00      	add	r7, sp, #0
 800a184:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a186:	2300      	movs	r3, #0
 800a188:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a18c:	697b      	ldr	r3, [r7, #20]
 800a18e:	689a      	ldr	r2, [r3, #8]
 800a190:	697b      	ldr	r3, [r7, #20]
 800a192:	691b      	ldr	r3, [r3, #16]
 800a194:	431a      	orrs	r2, r3
 800a196:	697b      	ldr	r3, [r7, #20]
 800a198:	695b      	ldr	r3, [r3, #20]
 800a19a:	431a      	orrs	r2, r3
 800a19c:	697b      	ldr	r3, [r7, #20]
 800a19e:	69db      	ldr	r3, [r3, #28]
 800a1a0:	4313      	orrs	r3, r2
 800a1a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a1a4:	697b      	ldr	r3, [r7, #20]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	681a      	ldr	r2, [r3, #0]
 800a1aa:	4baa      	ldr	r3, [pc, #680]	@ (800a454 <UART_SetConfig+0x2d8>)
 800a1ac:	4013      	ands	r3, r2
 800a1ae:	697a      	ldr	r2, [r7, #20]
 800a1b0:	6812      	ldr	r2, [r2, #0]
 800a1b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a1b4:	430b      	orrs	r3, r1
 800a1b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a1b8:	697b      	ldr	r3, [r7, #20]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	685b      	ldr	r3, [r3, #4]
 800a1be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	68da      	ldr	r2, [r3, #12]
 800a1c6:	697b      	ldr	r3, [r7, #20]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	430a      	orrs	r2, r1
 800a1cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	699b      	ldr	r3, [r3, #24]
 800a1d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a1d4:	697b      	ldr	r3, [r7, #20]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	4a9f      	ldr	r2, [pc, #636]	@ (800a458 <UART_SetConfig+0x2dc>)
 800a1da:	4293      	cmp	r3, r2
 800a1dc:	d004      	beq.n	800a1e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a1de:	697b      	ldr	r3, [r7, #20]
 800a1e0:	6a1b      	ldr	r3, [r3, #32]
 800a1e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a1e4:	4313      	orrs	r3, r2
 800a1e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a1e8:	697b      	ldr	r3, [r7, #20]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	689b      	ldr	r3, [r3, #8]
 800a1ee:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a1f2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a1f6:	697a      	ldr	r2, [r7, #20]
 800a1f8:	6812      	ldr	r2, [r2, #0]
 800a1fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a1fc:	430b      	orrs	r3, r1
 800a1fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a200:	697b      	ldr	r3, [r7, #20]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a206:	f023 010f 	bic.w	r1, r3, #15
 800a20a:	697b      	ldr	r3, [r7, #20]
 800a20c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a20e:	697b      	ldr	r3, [r7, #20]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	430a      	orrs	r2, r1
 800a214:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a216:	697b      	ldr	r3, [r7, #20]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	4a90      	ldr	r2, [pc, #576]	@ (800a45c <UART_SetConfig+0x2e0>)
 800a21c:	4293      	cmp	r3, r2
 800a21e:	d125      	bne.n	800a26c <UART_SetConfig+0xf0>
 800a220:	4b8f      	ldr	r3, [pc, #572]	@ (800a460 <UART_SetConfig+0x2e4>)
 800a222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a226:	f003 0303 	and.w	r3, r3, #3
 800a22a:	2b03      	cmp	r3, #3
 800a22c:	d81a      	bhi.n	800a264 <UART_SetConfig+0xe8>
 800a22e:	a201      	add	r2, pc, #4	@ (adr r2, 800a234 <UART_SetConfig+0xb8>)
 800a230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a234:	0800a245 	.word	0x0800a245
 800a238:	0800a255 	.word	0x0800a255
 800a23c:	0800a24d 	.word	0x0800a24d
 800a240:	0800a25d 	.word	0x0800a25d
 800a244:	2301      	movs	r3, #1
 800a246:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a24a:	e116      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a24c:	2302      	movs	r3, #2
 800a24e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a252:	e112      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a254:	2304      	movs	r3, #4
 800a256:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a25a:	e10e      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a25c:	2308      	movs	r3, #8
 800a25e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a262:	e10a      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a264:	2310      	movs	r3, #16
 800a266:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a26a:	e106      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a26c:	697b      	ldr	r3, [r7, #20]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	4a7c      	ldr	r2, [pc, #496]	@ (800a464 <UART_SetConfig+0x2e8>)
 800a272:	4293      	cmp	r3, r2
 800a274:	d138      	bne.n	800a2e8 <UART_SetConfig+0x16c>
 800a276:	4b7a      	ldr	r3, [pc, #488]	@ (800a460 <UART_SetConfig+0x2e4>)
 800a278:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a27c:	f003 030c 	and.w	r3, r3, #12
 800a280:	2b0c      	cmp	r3, #12
 800a282:	d82d      	bhi.n	800a2e0 <UART_SetConfig+0x164>
 800a284:	a201      	add	r2, pc, #4	@ (adr r2, 800a28c <UART_SetConfig+0x110>)
 800a286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a28a:	bf00      	nop
 800a28c:	0800a2c1 	.word	0x0800a2c1
 800a290:	0800a2e1 	.word	0x0800a2e1
 800a294:	0800a2e1 	.word	0x0800a2e1
 800a298:	0800a2e1 	.word	0x0800a2e1
 800a29c:	0800a2d1 	.word	0x0800a2d1
 800a2a0:	0800a2e1 	.word	0x0800a2e1
 800a2a4:	0800a2e1 	.word	0x0800a2e1
 800a2a8:	0800a2e1 	.word	0x0800a2e1
 800a2ac:	0800a2c9 	.word	0x0800a2c9
 800a2b0:	0800a2e1 	.word	0x0800a2e1
 800a2b4:	0800a2e1 	.word	0x0800a2e1
 800a2b8:	0800a2e1 	.word	0x0800a2e1
 800a2bc:	0800a2d9 	.word	0x0800a2d9
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2c6:	e0d8      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a2c8:	2302      	movs	r3, #2
 800a2ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2ce:	e0d4      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a2d0:	2304      	movs	r3, #4
 800a2d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2d6:	e0d0      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a2d8:	2308      	movs	r3, #8
 800a2da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2de:	e0cc      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a2e0:	2310      	movs	r3, #16
 800a2e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2e6:	e0c8      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a2e8:	697b      	ldr	r3, [r7, #20]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	4a5e      	ldr	r2, [pc, #376]	@ (800a468 <UART_SetConfig+0x2ec>)
 800a2ee:	4293      	cmp	r3, r2
 800a2f0:	d125      	bne.n	800a33e <UART_SetConfig+0x1c2>
 800a2f2:	4b5b      	ldr	r3, [pc, #364]	@ (800a460 <UART_SetConfig+0x2e4>)
 800a2f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2f8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a2fc:	2b30      	cmp	r3, #48	@ 0x30
 800a2fe:	d016      	beq.n	800a32e <UART_SetConfig+0x1b2>
 800a300:	2b30      	cmp	r3, #48	@ 0x30
 800a302:	d818      	bhi.n	800a336 <UART_SetConfig+0x1ba>
 800a304:	2b20      	cmp	r3, #32
 800a306:	d00a      	beq.n	800a31e <UART_SetConfig+0x1a2>
 800a308:	2b20      	cmp	r3, #32
 800a30a:	d814      	bhi.n	800a336 <UART_SetConfig+0x1ba>
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d002      	beq.n	800a316 <UART_SetConfig+0x19a>
 800a310:	2b10      	cmp	r3, #16
 800a312:	d008      	beq.n	800a326 <UART_SetConfig+0x1aa>
 800a314:	e00f      	b.n	800a336 <UART_SetConfig+0x1ba>
 800a316:	2300      	movs	r3, #0
 800a318:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a31c:	e0ad      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a31e:	2302      	movs	r3, #2
 800a320:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a324:	e0a9      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a326:	2304      	movs	r3, #4
 800a328:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a32c:	e0a5      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a32e:	2308      	movs	r3, #8
 800a330:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a334:	e0a1      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a336:	2310      	movs	r3, #16
 800a338:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a33c:	e09d      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a33e:	697b      	ldr	r3, [r7, #20]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	4a4a      	ldr	r2, [pc, #296]	@ (800a46c <UART_SetConfig+0x2f0>)
 800a344:	4293      	cmp	r3, r2
 800a346:	d125      	bne.n	800a394 <UART_SetConfig+0x218>
 800a348:	4b45      	ldr	r3, [pc, #276]	@ (800a460 <UART_SetConfig+0x2e4>)
 800a34a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a34e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a352:	2bc0      	cmp	r3, #192	@ 0xc0
 800a354:	d016      	beq.n	800a384 <UART_SetConfig+0x208>
 800a356:	2bc0      	cmp	r3, #192	@ 0xc0
 800a358:	d818      	bhi.n	800a38c <UART_SetConfig+0x210>
 800a35a:	2b80      	cmp	r3, #128	@ 0x80
 800a35c:	d00a      	beq.n	800a374 <UART_SetConfig+0x1f8>
 800a35e:	2b80      	cmp	r3, #128	@ 0x80
 800a360:	d814      	bhi.n	800a38c <UART_SetConfig+0x210>
 800a362:	2b00      	cmp	r3, #0
 800a364:	d002      	beq.n	800a36c <UART_SetConfig+0x1f0>
 800a366:	2b40      	cmp	r3, #64	@ 0x40
 800a368:	d008      	beq.n	800a37c <UART_SetConfig+0x200>
 800a36a:	e00f      	b.n	800a38c <UART_SetConfig+0x210>
 800a36c:	2300      	movs	r3, #0
 800a36e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a372:	e082      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a374:	2302      	movs	r3, #2
 800a376:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a37a:	e07e      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a37c:	2304      	movs	r3, #4
 800a37e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a382:	e07a      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a384:	2308      	movs	r3, #8
 800a386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a38a:	e076      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a38c:	2310      	movs	r3, #16
 800a38e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a392:	e072      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a394:	697b      	ldr	r3, [r7, #20]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	4a35      	ldr	r2, [pc, #212]	@ (800a470 <UART_SetConfig+0x2f4>)
 800a39a:	4293      	cmp	r3, r2
 800a39c:	d12a      	bne.n	800a3f4 <UART_SetConfig+0x278>
 800a39e:	4b30      	ldr	r3, [pc, #192]	@ (800a460 <UART_SetConfig+0x2e4>)
 800a3a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a3a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a3ac:	d01a      	beq.n	800a3e4 <UART_SetConfig+0x268>
 800a3ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a3b2:	d81b      	bhi.n	800a3ec <UART_SetConfig+0x270>
 800a3b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3b8:	d00c      	beq.n	800a3d4 <UART_SetConfig+0x258>
 800a3ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3be:	d815      	bhi.n	800a3ec <UART_SetConfig+0x270>
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d003      	beq.n	800a3cc <UART_SetConfig+0x250>
 800a3c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a3c8:	d008      	beq.n	800a3dc <UART_SetConfig+0x260>
 800a3ca:	e00f      	b.n	800a3ec <UART_SetConfig+0x270>
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3d2:	e052      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a3d4:	2302      	movs	r3, #2
 800a3d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3da:	e04e      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a3dc:	2304      	movs	r3, #4
 800a3de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3e2:	e04a      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a3e4:	2308      	movs	r3, #8
 800a3e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3ea:	e046      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a3ec:	2310      	movs	r3, #16
 800a3ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a3f2:	e042      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a3f4:	697b      	ldr	r3, [r7, #20]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	4a17      	ldr	r2, [pc, #92]	@ (800a458 <UART_SetConfig+0x2dc>)
 800a3fa:	4293      	cmp	r3, r2
 800a3fc:	d13a      	bne.n	800a474 <UART_SetConfig+0x2f8>
 800a3fe:	4b18      	ldr	r3, [pc, #96]	@ (800a460 <UART_SetConfig+0x2e4>)
 800a400:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a404:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a408:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a40c:	d01a      	beq.n	800a444 <UART_SetConfig+0x2c8>
 800a40e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a412:	d81b      	bhi.n	800a44c <UART_SetConfig+0x2d0>
 800a414:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a418:	d00c      	beq.n	800a434 <UART_SetConfig+0x2b8>
 800a41a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a41e:	d815      	bhi.n	800a44c <UART_SetConfig+0x2d0>
 800a420:	2b00      	cmp	r3, #0
 800a422:	d003      	beq.n	800a42c <UART_SetConfig+0x2b0>
 800a424:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a428:	d008      	beq.n	800a43c <UART_SetConfig+0x2c0>
 800a42a:	e00f      	b.n	800a44c <UART_SetConfig+0x2d0>
 800a42c:	2300      	movs	r3, #0
 800a42e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a432:	e022      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a434:	2302      	movs	r3, #2
 800a436:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a43a:	e01e      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a43c:	2304      	movs	r3, #4
 800a43e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a442:	e01a      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a444:	2308      	movs	r3, #8
 800a446:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a44a:	e016      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a44c:	2310      	movs	r3, #16
 800a44e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a452:	e012      	b.n	800a47a <UART_SetConfig+0x2fe>
 800a454:	cfff69f3 	.word	0xcfff69f3
 800a458:	40008000 	.word	0x40008000
 800a45c:	40013800 	.word	0x40013800
 800a460:	40021000 	.word	0x40021000
 800a464:	40004400 	.word	0x40004400
 800a468:	40004800 	.word	0x40004800
 800a46c:	40004c00 	.word	0x40004c00
 800a470:	40005000 	.word	0x40005000
 800a474:	2310      	movs	r3, #16
 800a476:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a47a:	697b      	ldr	r3, [r7, #20]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	4aae      	ldr	r2, [pc, #696]	@ (800a738 <UART_SetConfig+0x5bc>)
 800a480:	4293      	cmp	r3, r2
 800a482:	f040 8097 	bne.w	800a5b4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a486:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a48a:	2b08      	cmp	r3, #8
 800a48c:	d823      	bhi.n	800a4d6 <UART_SetConfig+0x35a>
 800a48e:	a201      	add	r2, pc, #4	@ (adr r2, 800a494 <UART_SetConfig+0x318>)
 800a490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a494:	0800a4b9 	.word	0x0800a4b9
 800a498:	0800a4d7 	.word	0x0800a4d7
 800a49c:	0800a4c1 	.word	0x0800a4c1
 800a4a0:	0800a4d7 	.word	0x0800a4d7
 800a4a4:	0800a4c7 	.word	0x0800a4c7
 800a4a8:	0800a4d7 	.word	0x0800a4d7
 800a4ac:	0800a4d7 	.word	0x0800a4d7
 800a4b0:	0800a4d7 	.word	0x0800a4d7
 800a4b4:	0800a4cf 	.word	0x0800a4cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a4b8:	f7fd fe32 	bl	8008120 <HAL_RCC_GetPCLK1Freq>
 800a4bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a4be:	e010      	b.n	800a4e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a4c0:	4b9e      	ldr	r3, [pc, #632]	@ (800a73c <UART_SetConfig+0x5c0>)
 800a4c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a4c4:	e00d      	b.n	800a4e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a4c6:	f7fd fdbd 	bl	8008044 <HAL_RCC_GetSysClockFreq>
 800a4ca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a4cc:	e009      	b.n	800a4e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a4ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a4d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a4d4:	e005      	b.n	800a4e2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a4da:	2301      	movs	r3, #1
 800a4dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a4e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a4e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	f000 8130 	beq.w	800a74a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a4ea:	697b      	ldr	r3, [r7, #20]
 800a4ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4ee:	4a94      	ldr	r2, [pc, #592]	@ (800a740 <UART_SetConfig+0x5c4>)
 800a4f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a4f4:	461a      	mov	r2, r3
 800a4f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4f8:	fbb3 f3f2 	udiv	r3, r3, r2
 800a4fc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a4fe:	697b      	ldr	r3, [r7, #20]
 800a500:	685a      	ldr	r2, [r3, #4]
 800a502:	4613      	mov	r3, r2
 800a504:	005b      	lsls	r3, r3, #1
 800a506:	4413      	add	r3, r2
 800a508:	69ba      	ldr	r2, [r7, #24]
 800a50a:	429a      	cmp	r2, r3
 800a50c:	d305      	bcc.n	800a51a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a50e:	697b      	ldr	r3, [r7, #20]
 800a510:	685b      	ldr	r3, [r3, #4]
 800a512:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a514:	69ba      	ldr	r2, [r7, #24]
 800a516:	429a      	cmp	r2, r3
 800a518:	d903      	bls.n	800a522 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a51a:	2301      	movs	r3, #1
 800a51c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a520:	e113      	b.n	800a74a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a524:	2200      	movs	r2, #0
 800a526:	60bb      	str	r3, [r7, #8]
 800a528:	60fa      	str	r2, [r7, #12]
 800a52a:	697b      	ldr	r3, [r7, #20]
 800a52c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a52e:	4a84      	ldr	r2, [pc, #528]	@ (800a740 <UART_SetConfig+0x5c4>)
 800a530:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a534:	b29b      	uxth	r3, r3
 800a536:	2200      	movs	r2, #0
 800a538:	603b      	str	r3, [r7, #0]
 800a53a:	607a      	str	r2, [r7, #4]
 800a53c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a540:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a544:	f7f6 fba8 	bl	8000c98 <__aeabi_uldivmod>
 800a548:	4602      	mov	r2, r0
 800a54a:	460b      	mov	r3, r1
 800a54c:	4610      	mov	r0, r2
 800a54e:	4619      	mov	r1, r3
 800a550:	f04f 0200 	mov.w	r2, #0
 800a554:	f04f 0300 	mov.w	r3, #0
 800a558:	020b      	lsls	r3, r1, #8
 800a55a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a55e:	0202      	lsls	r2, r0, #8
 800a560:	6979      	ldr	r1, [r7, #20]
 800a562:	6849      	ldr	r1, [r1, #4]
 800a564:	0849      	lsrs	r1, r1, #1
 800a566:	2000      	movs	r0, #0
 800a568:	460c      	mov	r4, r1
 800a56a:	4605      	mov	r5, r0
 800a56c:	eb12 0804 	adds.w	r8, r2, r4
 800a570:	eb43 0905 	adc.w	r9, r3, r5
 800a574:	697b      	ldr	r3, [r7, #20]
 800a576:	685b      	ldr	r3, [r3, #4]
 800a578:	2200      	movs	r2, #0
 800a57a:	469a      	mov	sl, r3
 800a57c:	4693      	mov	fp, r2
 800a57e:	4652      	mov	r2, sl
 800a580:	465b      	mov	r3, fp
 800a582:	4640      	mov	r0, r8
 800a584:	4649      	mov	r1, r9
 800a586:	f7f6 fb87 	bl	8000c98 <__aeabi_uldivmod>
 800a58a:	4602      	mov	r2, r0
 800a58c:	460b      	mov	r3, r1
 800a58e:	4613      	mov	r3, r2
 800a590:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a592:	6a3b      	ldr	r3, [r7, #32]
 800a594:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a598:	d308      	bcc.n	800a5ac <UART_SetConfig+0x430>
 800a59a:	6a3b      	ldr	r3, [r7, #32]
 800a59c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a5a0:	d204      	bcs.n	800a5ac <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a5a2:	697b      	ldr	r3, [r7, #20]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	6a3a      	ldr	r2, [r7, #32]
 800a5a8:	60da      	str	r2, [r3, #12]
 800a5aa:	e0ce      	b.n	800a74a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a5ac:	2301      	movs	r3, #1
 800a5ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a5b2:	e0ca      	b.n	800a74a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a5b4:	697b      	ldr	r3, [r7, #20]
 800a5b6:	69db      	ldr	r3, [r3, #28]
 800a5b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a5bc:	d166      	bne.n	800a68c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a5be:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a5c2:	2b08      	cmp	r3, #8
 800a5c4:	d827      	bhi.n	800a616 <UART_SetConfig+0x49a>
 800a5c6:	a201      	add	r2, pc, #4	@ (adr r2, 800a5cc <UART_SetConfig+0x450>)
 800a5c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5cc:	0800a5f1 	.word	0x0800a5f1
 800a5d0:	0800a5f9 	.word	0x0800a5f9
 800a5d4:	0800a601 	.word	0x0800a601
 800a5d8:	0800a617 	.word	0x0800a617
 800a5dc:	0800a607 	.word	0x0800a607
 800a5e0:	0800a617 	.word	0x0800a617
 800a5e4:	0800a617 	.word	0x0800a617
 800a5e8:	0800a617 	.word	0x0800a617
 800a5ec:	0800a60f 	.word	0x0800a60f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a5f0:	f7fd fd96 	bl	8008120 <HAL_RCC_GetPCLK1Freq>
 800a5f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a5f6:	e014      	b.n	800a622 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a5f8:	f7fd fda8 	bl	800814c <HAL_RCC_GetPCLK2Freq>
 800a5fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a5fe:	e010      	b.n	800a622 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a600:	4b4e      	ldr	r3, [pc, #312]	@ (800a73c <UART_SetConfig+0x5c0>)
 800a602:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a604:	e00d      	b.n	800a622 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a606:	f7fd fd1d 	bl	8008044 <HAL_RCC_GetSysClockFreq>
 800a60a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a60c:	e009      	b.n	800a622 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a60e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a612:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a614:	e005      	b.n	800a622 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a616:	2300      	movs	r3, #0
 800a618:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a61a:	2301      	movs	r3, #1
 800a61c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a620:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a624:	2b00      	cmp	r3, #0
 800a626:	f000 8090 	beq.w	800a74a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a62a:	697b      	ldr	r3, [r7, #20]
 800a62c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a62e:	4a44      	ldr	r2, [pc, #272]	@ (800a740 <UART_SetConfig+0x5c4>)
 800a630:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a634:	461a      	mov	r2, r3
 800a636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a638:	fbb3 f3f2 	udiv	r3, r3, r2
 800a63c:	005a      	lsls	r2, r3, #1
 800a63e:	697b      	ldr	r3, [r7, #20]
 800a640:	685b      	ldr	r3, [r3, #4]
 800a642:	085b      	lsrs	r3, r3, #1
 800a644:	441a      	add	r2, r3
 800a646:	697b      	ldr	r3, [r7, #20]
 800a648:	685b      	ldr	r3, [r3, #4]
 800a64a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a64e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a650:	6a3b      	ldr	r3, [r7, #32]
 800a652:	2b0f      	cmp	r3, #15
 800a654:	d916      	bls.n	800a684 <UART_SetConfig+0x508>
 800a656:	6a3b      	ldr	r3, [r7, #32]
 800a658:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a65c:	d212      	bcs.n	800a684 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a65e:	6a3b      	ldr	r3, [r7, #32]
 800a660:	b29b      	uxth	r3, r3
 800a662:	f023 030f 	bic.w	r3, r3, #15
 800a666:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a668:	6a3b      	ldr	r3, [r7, #32]
 800a66a:	085b      	lsrs	r3, r3, #1
 800a66c:	b29b      	uxth	r3, r3
 800a66e:	f003 0307 	and.w	r3, r3, #7
 800a672:	b29a      	uxth	r2, r3
 800a674:	8bfb      	ldrh	r3, [r7, #30]
 800a676:	4313      	orrs	r3, r2
 800a678:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a67a:	697b      	ldr	r3, [r7, #20]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	8bfa      	ldrh	r2, [r7, #30]
 800a680:	60da      	str	r2, [r3, #12]
 800a682:	e062      	b.n	800a74a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800a684:	2301      	movs	r3, #1
 800a686:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a68a:	e05e      	b.n	800a74a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a68c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a690:	2b08      	cmp	r3, #8
 800a692:	d828      	bhi.n	800a6e6 <UART_SetConfig+0x56a>
 800a694:	a201      	add	r2, pc, #4	@ (adr r2, 800a69c <UART_SetConfig+0x520>)
 800a696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a69a:	bf00      	nop
 800a69c:	0800a6c1 	.word	0x0800a6c1
 800a6a0:	0800a6c9 	.word	0x0800a6c9
 800a6a4:	0800a6d1 	.word	0x0800a6d1
 800a6a8:	0800a6e7 	.word	0x0800a6e7
 800a6ac:	0800a6d7 	.word	0x0800a6d7
 800a6b0:	0800a6e7 	.word	0x0800a6e7
 800a6b4:	0800a6e7 	.word	0x0800a6e7
 800a6b8:	0800a6e7 	.word	0x0800a6e7
 800a6bc:	0800a6df 	.word	0x0800a6df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a6c0:	f7fd fd2e 	bl	8008120 <HAL_RCC_GetPCLK1Freq>
 800a6c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a6c6:	e014      	b.n	800a6f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a6c8:	f7fd fd40 	bl	800814c <HAL_RCC_GetPCLK2Freq>
 800a6cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a6ce:	e010      	b.n	800a6f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a6d0:	4b1a      	ldr	r3, [pc, #104]	@ (800a73c <UART_SetConfig+0x5c0>)
 800a6d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a6d4:	e00d      	b.n	800a6f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a6d6:	f7fd fcb5 	bl	8008044 <HAL_RCC_GetSysClockFreq>
 800a6da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a6dc:	e009      	b.n	800a6f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a6de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a6e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a6e4:	e005      	b.n	800a6f2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a6f0:	bf00      	nop
    }

    if (pclk != 0U)
 800a6f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d028      	beq.n	800a74a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a6f8:	697b      	ldr	r3, [r7, #20]
 800a6fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6fc:	4a10      	ldr	r2, [pc, #64]	@ (800a740 <UART_SetConfig+0x5c4>)
 800a6fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a702:	461a      	mov	r2, r3
 800a704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a706:	fbb3 f2f2 	udiv	r2, r3, r2
 800a70a:	697b      	ldr	r3, [r7, #20]
 800a70c:	685b      	ldr	r3, [r3, #4]
 800a70e:	085b      	lsrs	r3, r3, #1
 800a710:	441a      	add	r2, r3
 800a712:	697b      	ldr	r3, [r7, #20]
 800a714:	685b      	ldr	r3, [r3, #4]
 800a716:	fbb2 f3f3 	udiv	r3, r2, r3
 800a71a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a71c:	6a3b      	ldr	r3, [r7, #32]
 800a71e:	2b0f      	cmp	r3, #15
 800a720:	d910      	bls.n	800a744 <UART_SetConfig+0x5c8>
 800a722:	6a3b      	ldr	r3, [r7, #32]
 800a724:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a728:	d20c      	bcs.n	800a744 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a72a:	6a3b      	ldr	r3, [r7, #32]
 800a72c:	b29a      	uxth	r2, r3
 800a72e:	697b      	ldr	r3, [r7, #20]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	60da      	str	r2, [r3, #12]
 800a734:	e009      	b.n	800a74a <UART_SetConfig+0x5ce>
 800a736:	bf00      	nop
 800a738:	40008000 	.word	0x40008000
 800a73c:	00f42400 	.word	0x00f42400
 800a740:	0800ff08 	.word	0x0800ff08
      }
      else
      {
        ret = HAL_ERROR;
 800a744:	2301      	movs	r3, #1
 800a746:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a74a:	697b      	ldr	r3, [r7, #20]
 800a74c:	2201      	movs	r2, #1
 800a74e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a752:	697b      	ldr	r3, [r7, #20]
 800a754:	2201      	movs	r2, #1
 800a756:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a75a:	697b      	ldr	r3, [r7, #20]
 800a75c:	2200      	movs	r2, #0
 800a75e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a760:	697b      	ldr	r3, [r7, #20]
 800a762:	2200      	movs	r2, #0
 800a764:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a766:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a76a:	4618      	mov	r0, r3
 800a76c:	3730      	adds	r7, #48	@ 0x30
 800a76e:	46bd      	mov	sp, r7
 800a770:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a774 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a774:	b480      	push	{r7}
 800a776:	b083      	sub	sp, #12
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a780:	f003 0308 	and.w	r3, r3, #8
 800a784:	2b00      	cmp	r3, #0
 800a786:	d00a      	beq.n	800a79e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	685b      	ldr	r3, [r3, #4]
 800a78e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	430a      	orrs	r2, r1
 800a79c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7a2:	f003 0301 	and.w	r3, r3, #1
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d00a      	beq.n	800a7c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	685b      	ldr	r3, [r3, #4]
 800a7b0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	430a      	orrs	r2, r1
 800a7be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7c4:	f003 0302 	and.w	r3, r3, #2
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d00a      	beq.n	800a7e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	685b      	ldr	r3, [r3, #4]
 800a7d2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	430a      	orrs	r2, r1
 800a7e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7e6:	f003 0304 	and.w	r3, r3, #4
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d00a      	beq.n	800a804 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	685b      	ldr	r3, [r3, #4]
 800a7f4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	430a      	orrs	r2, r1
 800a802:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a808:	f003 0310 	and.w	r3, r3, #16
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d00a      	beq.n	800a826 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	689b      	ldr	r3, [r3, #8]
 800a816:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	430a      	orrs	r2, r1
 800a824:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a82a:	f003 0320 	and.w	r3, r3, #32
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d00a      	beq.n	800a848 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	689b      	ldr	r3, [r3, #8]
 800a838:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	430a      	orrs	r2, r1
 800a846:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a84c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a850:	2b00      	cmp	r3, #0
 800a852:	d01a      	beq.n	800a88a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	685b      	ldr	r3, [r3, #4]
 800a85a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	430a      	orrs	r2, r1
 800a868:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a86e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a872:	d10a      	bne.n	800a88a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	685b      	ldr	r3, [r3, #4]
 800a87a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	430a      	orrs	r2, r1
 800a888:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a88e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a892:	2b00      	cmp	r3, #0
 800a894:	d00a      	beq.n	800a8ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	685b      	ldr	r3, [r3, #4]
 800a89c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	430a      	orrs	r2, r1
 800a8aa:	605a      	str	r2, [r3, #4]
  }
}
 800a8ac:	bf00      	nop
 800a8ae:	370c      	adds	r7, #12
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b6:	4770      	bx	lr

0800a8b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b098      	sub	sp, #96	@ 0x60
 800a8bc:	af02      	add	r7, sp, #8
 800a8be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a8c8:	f7fa fb06 	bl	8004ed8 <HAL_GetTick>
 800a8cc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	f003 0308 	and.w	r3, r3, #8
 800a8d8:	2b08      	cmp	r3, #8
 800a8da:	d12f      	bne.n	800a93c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a8dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a8e0:	9300      	str	r3, [sp, #0]
 800a8e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a8ea:	6878      	ldr	r0, [r7, #4]
 800a8ec:	f000 f88e 	bl	800aa0c <UART_WaitOnFlagUntilTimeout>
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d022      	beq.n	800a93c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8fe:	e853 3f00 	ldrex	r3, [r3]
 800a902:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a904:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a906:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a90a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	461a      	mov	r2, r3
 800a912:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a914:	647b      	str	r3, [r7, #68]	@ 0x44
 800a916:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a918:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a91a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a91c:	e841 2300 	strex	r3, r2, [r1]
 800a920:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a922:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a924:	2b00      	cmp	r3, #0
 800a926:	d1e6      	bne.n	800a8f6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2220      	movs	r2, #32
 800a92c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2200      	movs	r2, #0
 800a934:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a938:	2303      	movs	r3, #3
 800a93a:	e063      	b.n	800aa04 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	f003 0304 	and.w	r3, r3, #4
 800a946:	2b04      	cmp	r3, #4
 800a948:	d149      	bne.n	800a9de <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a94a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a94e:	9300      	str	r3, [sp, #0]
 800a950:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a952:	2200      	movs	r2, #0
 800a954:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a958:	6878      	ldr	r0, [r7, #4]
 800a95a:	f000 f857 	bl	800aa0c <UART_WaitOnFlagUntilTimeout>
 800a95e:	4603      	mov	r3, r0
 800a960:	2b00      	cmp	r3, #0
 800a962:	d03c      	beq.n	800a9de <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a96a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a96c:	e853 3f00 	ldrex	r3, [r3]
 800a970:	623b      	str	r3, [r7, #32]
   return(result);
 800a972:	6a3b      	ldr	r3, [r7, #32]
 800a974:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a978:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	461a      	mov	r2, r3
 800a980:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a982:	633b      	str	r3, [r7, #48]	@ 0x30
 800a984:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a986:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a988:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a98a:	e841 2300 	strex	r3, r2, [r1]
 800a98e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a992:	2b00      	cmp	r3, #0
 800a994:	d1e6      	bne.n	800a964 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	3308      	adds	r3, #8
 800a99c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a99e:	693b      	ldr	r3, [r7, #16]
 800a9a0:	e853 3f00 	ldrex	r3, [r3]
 800a9a4:	60fb      	str	r3, [r7, #12]
   return(result);
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	f023 0301 	bic.w	r3, r3, #1
 800a9ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	3308      	adds	r3, #8
 800a9b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a9b6:	61fa      	str	r2, [r7, #28]
 800a9b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9ba:	69b9      	ldr	r1, [r7, #24]
 800a9bc:	69fa      	ldr	r2, [r7, #28]
 800a9be:	e841 2300 	strex	r3, r2, [r1]
 800a9c2:	617b      	str	r3, [r7, #20]
   return(result);
 800a9c4:	697b      	ldr	r3, [r7, #20]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d1e5      	bne.n	800a996 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	2220      	movs	r2, #32
 800a9ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a9da:	2303      	movs	r3, #3
 800a9dc:	e012      	b.n	800aa04 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	2220      	movs	r2, #32
 800a9e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	2220      	movs	r2, #32
 800a9ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aa02:	2300      	movs	r3, #0
}
 800aa04:	4618      	mov	r0, r3
 800aa06:	3758      	adds	r7, #88	@ 0x58
 800aa08:	46bd      	mov	sp, r7
 800aa0a:	bd80      	pop	{r7, pc}

0800aa0c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	b084      	sub	sp, #16
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	60f8      	str	r0, [r7, #12]
 800aa14:	60b9      	str	r1, [r7, #8]
 800aa16:	603b      	str	r3, [r7, #0]
 800aa18:	4613      	mov	r3, r2
 800aa1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa1c:	e04f      	b.n	800aabe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aa1e:	69bb      	ldr	r3, [r7, #24]
 800aa20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aa24:	d04b      	beq.n	800aabe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aa26:	f7fa fa57 	bl	8004ed8 <HAL_GetTick>
 800aa2a:	4602      	mov	r2, r0
 800aa2c:	683b      	ldr	r3, [r7, #0]
 800aa2e:	1ad3      	subs	r3, r2, r3
 800aa30:	69ba      	ldr	r2, [r7, #24]
 800aa32:	429a      	cmp	r2, r3
 800aa34:	d302      	bcc.n	800aa3c <UART_WaitOnFlagUntilTimeout+0x30>
 800aa36:	69bb      	ldr	r3, [r7, #24]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d101      	bne.n	800aa40 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800aa3c:	2303      	movs	r3, #3
 800aa3e:	e04e      	b.n	800aade <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	f003 0304 	and.w	r3, r3, #4
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d037      	beq.n	800aabe <UART_WaitOnFlagUntilTimeout+0xb2>
 800aa4e:	68bb      	ldr	r3, [r7, #8]
 800aa50:	2b80      	cmp	r3, #128	@ 0x80
 800aa52:	d034      	beq.n	800aabe <UART_WaitOnFlagUntilTimeout+0xb2>
 800aa54:	68bb      	ldr	r3, [r7, #8]
 800aa56:	2b40      	cmp	r3, #64	@ 0x40
 800aa58:	d031      	beq.n	800aabe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	69db      	ldr	r3, [r3, #28]
 800aa60:	f003 0308 	and.w	r3, r3, #8
 800aa64:	2b08      	cmp	r3, #8
 800aa66:	d110      	bne.n	800aa8a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	2208      	movs	r2, #8
 800aa6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aa70:	68f8      	ldr	r0, [r7, #12]
 800aa72:	f000 f838 	bl	800aae6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	2208      	movs	r2, #8
 800aa7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	2200      	movs	r2, #0
 800aa82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800aa86:	2301      	movs	r3, #1
 800aa88:	e029      	b.n	800aade <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	69db      	ldr	r3, [r3, #28]
 800aa90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aa94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aa98:	d111      	bne.n	800aabe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800aaa2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aaa4:	68f8      	ldr	r0, [r7, #12]
 800aaa6:	f000 f81e 	bl	800aae6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	2220      	movs	r2, #32
 800aaae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	2200      	movs	r2, #0
 800aab6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800aaba:	2303      	movs	r3, #3
 800aabc:	e00f      	b.n	800aade <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	69da      	ldr	r2, [r3, #28]
 800aac4:	68bb      	ldr	r3, [r7, #8]
 800aac6:	4013      	ands	r3, r2
 800aac8:	68ba      	ldr	r2, [r7, #8]
 800aaca:	429a      	cmp	r2, r3
 800aacc:	bf0c      	ite	eq
 800aace:	2301      	moveq	r3, #1
 800aad0:	2300      	movne	r3, #0
 800aad2:	b2db      	uxtb	r3, r3
 800aad4:	461a      	mov	r2, r3
 800aad6:	79fb      	ldrb	r3, [r7, #7]
 800aad8:	429a      	cmp	r2, r3
 800aada:	d0a0      	beq.n	800aa1e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aadc:	2300      	movs	r3, #0
}
 800aade:	4618      	mov	r0, r3
 800aae0:	3710      	adds	r7, #16
 800aae2:	46bd      	mov	sp, r7
 800aae4:	bd80      	pop	{r7, pc}

0800aae6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aae6:	b480      	push	{r7}
 800aae8:	b095      	sub	sp, #84	@ 0x54
 800aaea:	af00      	add	r7, sp, #0
 800aaec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aaf6:	e853 3f00 	ldrex	r3, [r3]
 800aafa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800aafc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aafe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ab02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	461a      	mov	r2, r3
 800ab0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab0c:	643b      	str	r3, [r7, #64]	@ 0x40
 800ab0e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab10:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ab12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ab14:	e841 2300 	strex	r3, r2, [r1]
 800ab18:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ab1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d1e6      	bne.n	800aaee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	3308      	adds	r3, #8
 800ab26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab28:	6a3b      	ldr	r3, [r7, #32]
 800ab2a:	e853 3f00 	ldrex	r3, [r3]
 800ab2e:	61fb      	str	r3, [r7, #28]
   return(result);
 800ab30:	69fb      	ldr	r3, [r7, #28]
 800ab32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ab36:	f023 0301 	bic.w	r3, r3, #1
 800ab3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	3308      	adds	r3, #8
 800ab42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ab44:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ab46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ab4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab4c:	e841 2300 	strex	r3, r2, [r1]
 800ab50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ab52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d1e3      	bne.n	800ab20 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab5c:	2b01      	cmp	r3, #1
 800ab5e:	d118      	bne.n	800ab92 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	e853 3f00 	ldrex	r3, [r3]
 800ab6c:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab6e:	68bb      	ldr	r3, [r7, #8]
 800ab70:	f023 0310 	bic.w	r3, r3, #16
 800ab74:	647b      	str	r3, [r7, #68]	@ 0x44
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	461a      	mov	r2, r3
 800ab7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab7e:	61bb      	str	r3, [r7, #24]
 800ab80:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab82:	6979      	ldr	r1, [r7, #20]
 800ab84:	69ba      	ldr	r2, [r7, #24]
 800ab86:	e841 2300 	strex	r3, r2, [r1]
 800ab8a:	613b      	str	r3, [r7, #16]
   return(result);
 800ab8c:	693b      	ldr	r3, [r7, #16]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d1e6      	bne.n	800ab60 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	2220      	movs	r2, #32
 800ab96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	2200      	movs	r2, #0
 800aba4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800aba6:	bf00      	nop
 800aba8:	3754      	adds	r7, #84	@ 0x54
 800abaa:	46bd      	mov	sp, r7
 800abac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb0:	4770      	bx	lr

0800abb2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800abb2:	b480      	push	{r7}
 800abb4:	b085      	sub	sp, #20
 800abb6:	af00      	add	r7, sp, #0
 800abb8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800abc0:	2b01      	cmp	r3, #1
 800abc2:	d101      	bne.n	800abc8 <HAL_UARTEx_DisableFifoMode+0x16>
 800abc4:	2302      	movs	r3, #2
 800abc6:	e027      	b.n	800ac18 <HAL_UARTEx_DisableFifoMode+0x66>
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	2201      	movs	r2, #1
 800abcc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2224      	movs	r2, #36	@ 0x24
 800abd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	681a      	ldr	r2, [r3, #0]
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	f022 0201 	bic.w	r2, r2, #1
 800abee:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800abf6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	2200      	movs	r2, #0
 800abfc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	68fa      	ldr	r2, [r7, #12]
 800ac04:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	2220      	movs	r2, #32
 800ac0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	2200      	movs	r2, #0
 800ac12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ac16:	2300      	movs	r3, #0
}
 800ac18:	4618      	mov	r0, r3
 800ac1a:	3714      	adds	r7, #20
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac22:	4770      	bx	lr

0800ac24 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b084      	sub	sp, #16
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	6078      	str	r0, [r7, #4]
 800ac2c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ac34:	2b01      	cmp	r3, #1
 800ac36:	d101      	bne.n	800ac3c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ac38:	2302      	movs	r3, #2
 800ac3a:	e02d      	b.n	800ac98 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	2201      	movs	r2, #1
 800ac40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	2224      	movs	r2, #36	@ 0x24
 800ac48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	681a      	ldr	r2, [r3, #0]
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	f022 0201 	bic.w	r2, r2, #1
 800ac62:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	689b      	ldr	r3, [r3, #8]
 800ac6a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	683a      	ldr	r2, [r7, #0]
 800ac74:	430a      	orrs	r2, r1
 800ac76:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ac78:	6878      	ldr	r0, [r7, #4]
 800ac7a:	f000 f84f 	bl	800ad1c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	68fa      	ldr	r2, [r7, #12]
 800ac84:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2220      	movs	r2, #32
 800ac8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	2200      	movs	r2, #0
 800ac92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ac96:	2300      	movs	r3, #0
}
 800ac98:	4618      	mov	r0, r3
 800ac9a:	3710      	adds	r7, #16
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	bd80      	pop	{r7, pc}

0800aca0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b084      	sub	sp, #16
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
 800aca8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800acb0:	2b01      	cmp	r3, #1
 800acb2:	d101      	bne.n	800acb8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800acb4:	2302      	movs	r3, #2
 800acb6:	e02d      	b.n	800ad14 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2201      	movs	r2, #1
 800acbc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	2224      	movs	r2, #36	@ 0x24
 800acc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	681a      	ldr	r2, [r3, #0]
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	f022 0201 	bic.w	r2, r2, #1
 800acde:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	689b      	ldr	r3, [r3, #8]
 800ace6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	683a      	ldr	r2, [r7, #0]
 800acf0:	430a      	orrs	r2, r1
 800acf2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800acf4:	6878      	ldr	r0, [r7, #4]
 800acf6:	f000 f811 	bl	800ad1c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	68fa      	ldr	r2, [r7, #12]
 800ad00:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	2220      	movs	r2, #32
 800ad06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ad12:	2300      	movs	r3, #0
}
 800ad14:	4618      	mov	r0, r3
 800ad16:	3710      	adds	r7, #16
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	bd80      	pop	{r7, pc}

0800ad1c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ad1c:	b480      	push	{r7}
 800ad1e:	b085      	sub	sp, #20
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d108      	bne.n	800ad3e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2201      	movs	r2, #1
 800ad30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2201      	movs	r2, #1
 800ad38:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ad3c:	e031      	b.n	800ada2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ad3e:	2308      	movs	r3, #8
 800ad40:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ad42:	2308      	movs	r3, #8
 800ad44:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	689b      	ldr	r3, [r3, #8]
 800ad4c:	0e5b      	lsrs	r3, r3, #25
 800ad4e:	b2db      	uxtb	r3, r3
 800ad50:	f003 0307 	and.w	r3, r3, #7
 800ad54:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	689b      	ldr	r3, [r3, #8]
 800ad5c:	0f5b      	lsrs	r3, r3, #29
 800ad5e:	b2db      	uxtb	r3, r3
 800ad60:	f003 0307 	and.w	r3, r3, #7
 800ad64:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ad66:	7bbb      	ldrb	r3, [r7, #14]
 800ad68:	7b3a      	ldrb	r2, [r7, #12]
 800ad6a:	4911      	ldr	r1, [pc, #68]	@ (800adb0 <UARTEx_SetNbDataToProcess+0x94>)
 800ad6c:	5c8a      	ldrb	r2, [r1, r2]
 800ad6e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ad72:	7b3a      	ldrb	r2, [r7, #12]
 800ad74:	490f      	ldr	r1, [pc, #60]	@ (800adb4 <UARTEx_SetNbDataToProcess+0x98>)
 800ad76:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ad78:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad7c:	b29a      	uxth	r2, r3
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad84:	7bfb      	ldrb	r3, [r7, #15]
 800ad86:	7b7a      	ldrb	r2, [r7, #13]
 800ad88:	4909      	ldr	r1, [pc, #36]	@ (800adb0 <UARTEx_SetNbDataToProcess+0x94>)
 800ad8a:	5c8a      	ldrb	r2, [r1, r2]
 800ad8c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ad90:	7b7a      	ldrb	r2, [r7, #13]
 800ad92:	4908      	ldr	r1, [pc, #32]	@ (800adb4 <UARTEx_SetNbDataToProcess+0x98>)
 800ad94:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad96:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad9a:	b29a      	uxth	r2, r3
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ada2:	bf00      	nop
 800ada4:	3714      	adds	r7, #20
 800ada6:	46bd      	mov	sp, r7
 800ada8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adac:	4770      	bx	lr
 800adae:	bf00      	nop
 800adb0:	0800ff20 	.word	0x0800ff20
 800adb4:	0800ff28 	.word	0x0800ff28

0800adb8 <calloc>:
 800adb8:	4b02      	ldr	r3, [pc, #8]	@ (800adc4 <calloc+0xc>)
 800adba:	460a      	mov	r2, r1
 800adbc:	4601      	mov	r1, r0
 800adbe:	6818      	ldr	r0, [r3, #0]
 800adc0:	f000 b802 	b.w	800adc8 <_calloc_r>
 800adc4:	200001a0 	.word	0x200001a0

0800adc8 <_calloc_r>:
 800adc8:	b570      	push	{r4, r5, r6, lr}
 800adca:	fba1 5402 	umull	r5, r4, r1, r2
 800adce:	b934      	cbnz	r4, 800adde <_calloc_r+0x16>
 800add0:	4629      	mov	r1, r5
 800add2:	f000 fb1b 	bl	800b40c <_malloc_r>
 800add6:	4606      	mov	r6, r0
 800add8:	b928      	cbnz	r0, 800ade6 <_calloc_r+0x1e>
 800adda:	4630      	mov	r0, r6
 800addc:	bd70      	pop	{r4, r5, r6, pc}
 800adde:	220c      	movs	r2, #12
 800ade0:	6002      	str	r2, [r0, #0]
 800ade2:	2600      	movs	r6, #0
 800ade4:	e7f9      	b.n	800adda <_calloc_r+0x12>
 800ade6:	462a      	mov	r2, r5
 800ade8:	4621      	mov	r1, r4
 800adea:	f001 ff0d 	bl	800cc08 <memset>
 800adee:	e7f4      	b.n	800adda <_calloc_r+0x12>

0800adf0 <exit>:
 800adf0:	b508      	push	{r3, lr}
 800adf2:	4b06      	ldr	r3, [pc, #24]	@ (800ae0c <exit+0x1c>)
 800adf4:	4604      	mov	r4, r0
 800adf6:	b113      	cbz	r3, 800adfe <exit+0xe>
 800adf8:	2100      	movs	r1, #0
 800adfa:	f3af 8000 	nop.w
 800adfe:	4b04      	ldr	r3, [pc, #16]	@ (800ae10 <exit+0x20>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	b103      	cbz	r3, 800ae06 <exit+0x16>
 800ae04:	4798      	blx	r3
 800ae06:	4620      	mov	r0, r4
 800ae08:	f7f9 ff18 	bl	8004c3c <_exit>
 800ae0c:	00000000 	.word	0x00000000
 800ae10:	20001278 	.word	0x20001278

0800ae14 <__cvt>:
 800ae14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ae18:	ec57 6b10 	vmov	r6, r7, d0
 800ae1c:	2f00      	cmp	r7, #0
 800ae1e:	460c      	mov	r4, r1
 800ae20:	4619      	mov	r1, r3
 800ae22:	463b      	mov	r3, r7
 800ae24:	bfbb      	ittet	lt
 800ae26:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ae2a:	461f      	movlt	r7, r3
 800ae2c:	2300      	movge	r3, #0
 800ae2e:	232d      	movlt	r3, #45	@ 0x2d
 800ae30:	700b      	strb	r3, [r1, #0]
 800ae32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ae34:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ae38:	4691      	mov	r9, r2
 800ae3a:	f023 0820 	bic.w	r8, r3, #32
 800ae3e:	bfbc      	itt	lt
 800ae40:	4632      	movlt	r2, r6
 800ae42:	4616      	movlt	r6, r2
 800ae44:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ae48:	d005      	beq.n	800ae56 <__cvt+0x42>
 800ae4a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ae4e:	d100      	bne.n	800ae52 <__cvt+0x3e>
 800ae50:	3401      	adds	r4, #1
 800ae52:	2102      	movs	r1, #2
 800ae54:	e000      	b.n	800ae58 <__cvt+0x44>
 800ae56:	2103      	movs	r1, #3
 800ae58:	ab03      	add	r3, sp, #12
 800ae5a:	9301      	str	r3, [sp, #4]
 800ae5c:	ab02      	add	r3, sp, #8
 800ae5e:	9300      	str	r3, [sp, #0]
 800ae60:	ec47 6b10 	vmov	d0, r6, r7
 800ae64:	4653      	mov	r3, sl
 800ae66:	4622      	mov	r2, r4
 800ae68:	f001 ffd2 	bl	800ce10 <_dtoa_r>
 800ae6c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ae70:	4605      	mov	r5, r0
 800ae72:	d119      	bne.n	800aea8 <__cvt+0x94>
 800ae74:	f019 0f01 	tst.w	r9, #1
 800ae78:	d00e      	beq.n	800ae98 <__cvt+0x84>
 800ae7a:	eb00 0904 	add.w	r9, r0, r4
 800ae7e:	2200      	movs	r2, #0
 800ae80:	2300      	movs	r3, #0
 800ae82:	4630      	mov	r0, r6
 800ae84:	4639      	mov	r1, r7
 800ae86:	f7f5 fe27 	bl	8000ad8 <__aeabi_dcmpeq>
 800ae8a:	b108      	cbz	r0, 800ae90 <__cvt+0x7c>
 800ae8c:	f8cd 900c 	str.w	r9, [sp, #12]
 800ae90:	2230      	movs	r2, #48	@ 0x30
 800ae92:	9b03      	ldr	r3, [sp, #12]
 800ae94:	454b      	cmp	r3, r9
 800ae96:	d31e      	bcc.n	800aed6 <__cvt+0xc2>
 800ae98:	9b03      	ldr	r3, [sp, #12]
 800ae9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ae9c:	1b5b      	subs	r3, r3, r5
 800ae9e:	4628      	mov	r0, r5
 800aea0:	6013      	str	r3, [r2, #0]
 800aea2:	b004      	add	sp, #16
 800aea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aea8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800aeac:	eb00 0904 	add.w	r9, r0, r4
 800aeb0:	d1e5      	bne.n	800ae7e <__cvt+0x6a>
 800aeb2:	7803      	ldrb	r3, [r0, #0]
 800aeb4:	2b30      	cmp	r3, #48	@ 0x30
 800aeb6:	d10a      	bne.n	800aece <__cvt+0xba>
 800aeb8:	2200      	movs	r2, #0
 800aeba:	2300      	movs	r3, #0
 800aebc:	4630      	mov	r0, r6
 800aebe:	4639      	mov	r1, r7
 800aec0:	f7f5 fe0a 	bl	8000ad8 <__aeabi_dcmpeq>
 800aec4:	b918      	cbnz	r0, 800aece <__cvt+0xba>
 800aec6:	f1c4 0401 	rsb	r4, r4, #1
 800aeca:	f8ca 4000 	str.w	r4, [sl]
 800aece:	f8da 3000 	ldr.w	r3, [sl]
 800aed2:	4499      	add	r9, r3
 800aed4:	e7d3      	b.n	800ae7e <__cvt+0x6a>
 800aed6:	1c59      	adds	r1, r3, #1
 800aed8:	9103      	str	r1, [sp, #12]
 800aeda:	701a      	strb	r2, [r3, #0]
 800aedc:	e7d9      	b.n	800ae92 <__cvt+0x7e>

0800aede <__exponent>:
 800aede:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aee0:	2900      	cmp	r1, #0
 800aee2:	bfba      	itte	lt
 800aee4:	4249      	neglt	r1, r1
 800aee6:	232d      	movlt	r3, #45	@ 0x2d
 800aee8:	232b      	movge	r3, #43	@ 0x2b
 800aeea:	2909      	cmp	r1, #9
 800aeec:	7002      	strb	r2, [r0, #0]
 800aeee:	7043      	strb	r3, [r0, #1]
 800aef0:	dd29      	ble.n	800af46 <__exponent+0x68>
 800aef2:	f10d 0307 	add.w	r3, sp, #7
 800aef6:	461d      	mov	r5, r3
 800aef8:	270a      	movs	r7, #10
 800aefa:	461a      	mov	r2, r3
 800aefc:	fbb1 f6f7 	udiv	r6, r1, r7
 800af00:	fb07 1416 	mls	r4, r7, r6, r1
 800af04:	3430      	adds	r4, #48	@ 0x30
 800af06:	f802 4c01 	strb.w	r4, [r2, #-1]
 800af0a:	460c      	mov	r4, r1
 800af0c:	2c63      	cmp	r4, #99	@ 0x63
 800af0e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800af12:	4631      	mov	r1, r6
 800af14:	dcf1      	bgt.n	800aefa <__exponent+0x1c>
 800af16:	3130      	adds	r1, #48	@ 0x30
 800af18:	1e94      	subs	r4, r2, #2
 800af1a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800af1e:	1c41      	adds	r1, r0, #1
 800af20:	4623      	mov	r3, r4
 800af22:	42ab      	cmp	r3, r5
 800af24:	d30a      	bcc.n	800af3c <__exponent+0x5e>
 800af26:	f10d 0309 	add.w	r3, sp, #9
 800af2a:	1a9b      	subs	r3, r3, r2
 800af2c:	42ac      	cmp	r4, r5
 800af2e:	bf88      	it	hi
 800af30:	2300      	movhi	r3, #0
 800af32:	3302      	adds	r3, #2
 800af34:	4403      	add	r3, r0
 800af36:	1a18      	subs	r0, r3, r0
 800af38:	b003      	add	sp, #12
 800af3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af3c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800af40:	f801 6f01 	strb.w	r6, [r1, #1]!
 800af44:	e7ed      	b.n	800af22 <__exponent+0x44>
 800af46:	2330      	movs	r3, #48	@ 0x30
 800af48:	3130      	adds	r1, #48	@ 0x30
 800af4a:	7083      	strb	r3, [r0, #2]
 800af4c:	70c1      	strb	r1, [r0, #3]
 800af4e:	1d03      	adds	r3, r0, #4
 800af50:	e7f1      	b.n	800af36 <__exponent+0x58>
	...

0800af54 <_printf_float>:
 800af54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af58:	b08d      	sub	sp, #52	@ 0x34
 800af5a:	460c      	mov	r4, r1
 800af5c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800af60:	4616      	mov	r6, r2
 800af62:	461f      	mov	r7, r3
 800af64:	4605      	mov	r5, r0
 800af66:	f001 fea7 	bl	800ccb8 <_localeconv_r>
 800af6a:	6803      	ldr	r3, [r0, #0]
 800af6c:	9304      	str	r3, [sp, #16]
 800af6e:	4618      	mov	r0, r3
 800af70:	f7f5 f986 	bl	8000280 <strlen>
 800af74:	2300      	movs	r3, #0
 800af76:	930a      	str	r3, [sp, #40]	@ 0x28
 800af78:	f8d8 3000 	ldr.w	r3, [r8]
 800af7c:	9005      	str	r0, [sp, #20]
 800af7e:	3307      	adds	r3, #7
 800af80:	f023 0307 	bic.w	r3, r3, #7
 800af84:	f103 0208 	add.w	r2, r3, #8
 800af88:	f894 a018 	ldrb.w	sl, [r4, #24]
 800af8c:	f8d4 b000 	ldr.w	fp, [r4]
 800af90:	f8c8 2000 	str.w	r2, [r8]
 800af94:	e9d3 8900 	ldrd	r8, r9, [r3]
 800af98:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800af9c:	9307      	str	r3, [sp, #28]
 800af9e:	f8cd 8018 	str.w	r8, [sp, #24]
 800afa2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800afa6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800afaa:	4b9c      	ldr	r3, [pc, #624]	@ (800b21c <_printf_float+0x2c8>)
 800afac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800afb0:	f7f5 fdc4 	bl	8000b3c <__aeabi_dcmpun>
 800afb4:	bb70      	cbnz	r0, 800b014 <_printf_float+0xc0>
 800afb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800afba:	4b98      	ldr	r3, [pc, #608]	@ (800b21c <_printf_float+0x2c8>)
 800afbc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800afc0:	f7f5 fd9e 	bl	8000b00 <__aeabi_dcmple>
 800afc4:	bb30      	cbnz	r0, 800b014 <_printf_float+0xc0>
 800afc6:	2200      	movs	r2, #0
 800afc8:	2300      	movs	r3, #0
 800afca:	4640      	mov	r0, r8
 800afcc:	4649      	mov	r1, r9
 800afce:	f7f5 fd8d 	bl	8000aec <__aeabi_dcmplt>
 800afd2:	b110      	cbz	r0, 800afda <_printf_float+0x86>
 800afd4:	232d      	movs	r3, #45	@ 0x2d
 800afd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afda:	4a91      	ldr	r2, [pc, #580]	@ (800b220 <_printf_float+0x2cc>)
 800afdc:	4b91      	ldr	r3, [pc, #580]	@ (800b224 <_printf_float+0x2d0>)
 800afde:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800afe2:	bf8c      	ite	hi
 800afe4:	4690      	movhi	r8, r2
 800afe6:	4698      	movls	r8, r3
 800afe8:	2303      	movs	r3, #3
 800afea:	6123      	str	r3, [r4, #16]
 800afec:	f02b 0304 	bic.w	r3, fp, #4
 800aff0:	6023      	str	r3, [r4, #0]
 800aff2:	f04f 0900 	mov.w	r9, #0
 800aff6:	9700      	str	r7, [sp, #0]
 800aff8:	4633      	mov	r3, r6
 800affa:	aa0b      	add	r2, sp, #44	@ 0x2c
 800affc:	4621      	mov	r1, r4
 800affe:	4628      	mov	r0, r5
 800b000:	f000 fa84 	bl	800b50c <_printf_common>
 800b004:	3001      	adds	r0, #1
 800b006:	f040 808d 	bne.w	800b124 <_printf_float+0x1d0>
 800b00a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b00e:	b00d      	add	sp, #52	@ 0x34
 800b010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b014:	4642      	mov	r2, r8
 800b016:	464b      	mov	r3, r9
 800b018:	4640      	mov	r0, r8
 800b01a:	4649      	mov	r1, r9
 800b01c:	f7f5 fd8e 	bl	8000b3c <__aeabi_dcmpun>
 800b020:	b140      	cbz	r0, 800b034 <_printf_float+0xe0>
 800b022:	464b      	mov	r3, r9
 800b024:	2b00      	cmp	r3, #0
 800b026:	bfbc      	itt	lt
 800b028:	232d      	movlt	r3, #45	@ 0x2d
 800b02a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b02e:	4a7e      	ldr	r2, [pc, #504]	@ (800b228 <_printf_float+0x2d4>)
 800b030:	4b7e      	ldr	r3, [pc, #504]	@ (800b22c <_printf_float+0x2d8>)
 800b032:	e7d4      	b.n	800afde <_printf_float+0x8a>
 800b034:	6863      	ldr	r3, [r4, #4]
 800b036:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b03a:	9206      	str	r2, [sp, #24]
 800b03c:	1c5a      	adds	r2, r3, #1
 800b03e:	d13b      	bne.n	800b0b8 <_printf_float+0x164>
 800b040:	2306      	movs	r3, #6
 800b042:	6063      	str	r3, [r4, #4]
 800b044:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b048:	2300      	movs	r3, #0
 800b04a:	6022      	str	r2, [r4, #0]
 800b04c:	9303      	str	r3, [sp, #12]
 800b04e:	ab0a      	add	r3, sp, #40	@ 0x28
 800b050:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b054:	ab09      	add	r3, sp, #36	@ 0x24
 800b056:	9300      	str	r3, [sp, #0]
 800b058:	6861      	ldr	r1, [r4, #4]
 800b05a:	ec49 8b10 	vmov	d0, r8, r9
 800b05e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b062:	4628      	mov	r0, r5
 800b064:	f7ff fed6 	bl	800ae14 <__cvt>
 800b068:	9b06      	ldr	r3, [sp, #24]
 800b06a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b06c:	2b47      	cmp	r3, #71	@ 0x47
 800b06e:	4680      	mov	r8, r0
 800b070:	d129      	bne.n	800b0c6 <_printf_float+0x172>
 800b072:	1cc8      	adds	r0, r1, #3
 800b074:	db02      	blt.n	800b07c <_printf_float+0x128>
 800b076:	6863      	ldr	r3, [r4, #4]
 800b078:	4299      	cmp	r1, r3
 800b07a:	dd41      	ble.n	800b100 <_printf_float+0x1ac>
 800b07c:	f1aa 0a02 	sub.w	sl, sl, #2
 800b080:	fa5f fa8a 	uxtb.w	sl, sl
 800b084:	3901      	subs	r1, #1
 800b086:	4652      	mov	r2, sl
 800b088:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b08c:	9109      	str	r1, [sp, #36]	@ 0x24
 800b08e:	f7ff ff26 	bl	800aede <__exponent>
 800b092:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b094:	1813      	adds	r3, r2, r0
 800b096:	2a01      	cmp	r2, #1
 800b098:	4681      	mov	r9, r0
 800b09a:	6123      	str	r3, [r4, #16]
 800b09c:	dc02      	bgt.n	800b0a4 <_printf_float+0x150>
 800b09e:	6822      	ldr	r2, [r4, #0]
 800b0a0:	07d2      	lsls	r2, r2, #31
 800b0a2:	d501      	bpl.n	800b0a8 <_printf_float+0x154>
 800b0a4:	3301      	adds	r3, #1
 800b0a6:	6123      	str	r3, [r4, #16]
 800b0a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d0a2      	beq.n	800aff6 <_printf_float+0xa2>
 800b0b0:	232d      	movs	r3, #45	@ 0x2d
 800b0b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b0b6:	e79e      	b.n	800aff6 <_printf_float+0xa2>
 800b0b8:	9a06      	ldr	r2, [sp, #24]
 800b0ba:	2a47      	cmp	r2, #71	@ 0x47
 800b0bc:	d1c2      	bne.n	800b044 <_printf_float+0xf0>
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d1c0      	bne.n	800b044 <_printf_float+0xf0>
 800b0c2:	2301      	movs	r3, #1
 800b0c4:	e7bd      	b.n	800b042 <_printf_float+0xee>
 800b0c6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b0ca:	d9db      	bls.n	800b084 <_printf_float+0x130>
 800b0cc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b0d0:	d118      	bne.n	800b104 <_printf_float+0x1b0>
 800b0d2:	2900      	cmp	r1, #0
 800b0d4:	6863      	ldr	r3, [r4, #4]
 800b0d6:	dd0b      	ble.n	800b0f0 <_printf_float+0x19c>
 800b0d8:	6121      	str	r1, [r4, #16]
 800b0da:	b913      	cbnz	r3, 800b0e2 <_printf_float+0x18e>
 800b0dc:	6822      	ldr	r2, [r4, #0]
 800b0de:	07d0      	lsls	r0, r2, #31
 800b0e0:	d502      	bpl.n	800b0e8 <_printf_float+0x194>
 800b0e2:	3301      	adds	r3, #1
 800b0e4:	440b      	add	r3, r1
 800b0e6:	6123      	str	r3, [r4, #16]
 800b0e8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b0ea:	f04f 0900 	mov.w	r9, #0
 800b0ee:	e7db      	b.n	800b0a8 <_printf_float+0x154>
 800b0f0:	b913      	cbnz	r3, 800b0f8 <_printf_float+0x1a4>
 800b0f2:	6822      	ldr	r2, [r4, #0]
 800b0f4:	07d2      	lsls	r2, r2, #31
 800b0f6:	d501      	bpl.n	800b0fc <_printf_float+0x1a8>
 800b0f8:	3302      	adds	r3, #2
 800b0fa:	e7f4      	b.n	800b0e6 <_printf_float+0x192>
 800b0fc:	2301      	movs	r3, #1
 800b0fe:	e7f2      	b.n	800b0e6 <_printf_float+0x192>
 800b100:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b104:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b106:	4299      	cmp	r1, r3
 800b108:	db05      	blt.n	800b116 <_printf_float+0x1c2>
 800b10a:	6823      	ldr	r3, [r4, #0]
 800b10c:	6121      	str	r1, [r4, #16]
 800b10e:	07d8      	lsls	r0, r3, #31
 800b110:	d5ea      	bpl.n	800b0e8 <_printf_float+0x194>
 800b112:	1c4b      	adds	r3, r1, #1
 800b114:	e7e7      	b.n	800b0e6 <_printf_float+0x192>
 800b116:	2900      	cmp	r1, #0
 800b118:	bfd4      	ite	le
 800b11a:	f1c1 0202 	rsble	r2, r1, #2
 800b11e:	2201      	movgt	r2, #1
 800b120:	4413      	add	r3, r2
 800b122:	e7e0      	b.n	800b0e6 <_printf_float+0x192>
 800b124:	6823      	ldr	r3, [r4, #0]
 800b126:	055a      	lsls	r2, r3, #21
 800b128:	d407      	bmi.n	800b13a <_printf_float+0x1e6>
 800b12a:	6923      	ldr	r3, [r4, #16]
 800b12c:	4642      	mov	r2, r8
 800b12e:	4631      	mov	r1, r6
 800b130:	4628      	mov	r0, r5
 800b132:	47b8      	blx	r7
 800b134:	3001      	adds	r0, #1
 800b136:	d12b      	bne.n	800b190 <_printf_float+0x23c>
 800b138:	e767      	b.n	800b00a <_printf_float+0xb6>
 800b13a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b13e:	f240 80dd 	bls.w	800b2fc <_printf_float+0x3a8>
 800b142:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b146:	2200      	movs	r2, #0
 800b148:	2300      	movs	r3, #0
 800b14a:	f7f5 fcc5 	bl	8000ad8 <__aeabi_dcmpeq>
 800b14e:	2800      	cmp	r0, #0
 800b150:	d033      	beq.n	800b1ba <_printf_float+0x266>
 800b152:	4a37      	ldr	r2, [pc, #220]	@ (800b230 <_printf_float+0x2dc>)
 800b154:	2301      	movs	r3, #1
 800b156:	4631      	mov	r1, r6
 800b158:	4628      	mov	r0, r5
 800b15a:	47b8      	blx	r7
 800b15c:	3001      	adds	r0, #1
 800b15e:	f43f af54 	beq.w	800b00a <_printf_float+0xb6>
 800b162:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b166:	4543      	cmp	r3, r8
 800b168:	db02      	blt.n	800b170 <_printf_float+0x21c>
 800b16a:	6823      	ldr	r3, [r4, #0]
 800b16c:	07d8      	lsls	r0, r3, #31
 800b16e:	d50f      	bpl.n	800b190 <_printf_float+0x23c>
 800b170:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b174:	4631      	mov	r1, r6
 800b176:	4628      	mov	r0, r5
 800b178:	47b8      	blx	r7
 800b17a:	3001      	adds	r0, #1
 800b17c:	f43f af45 	beq.w	800b00a <_printf_float+0xb6>
 800b180:	f04f 0900 	mov.w	r9, #0
 800b184:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800b188:	f104 0a1a 	add.w	sl, r4, #26
 800b18c:	45c8      	cmp	r8, r9
 800b18e:	dc09      	bgt.n	800b1a4 <_printf_float+0x250>
 800b190:	6823      	ldr	r3, [r4, #0]
 800b192:	079b      	lsls	r3, r3, #30
 800b194:	f100 8103 	bmi.w	800b39e <_printf_float+0x44a>
 800b198:	68e0      	ldr	r0, [r4, #12]
 800b19a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b19c:	4298      	cmp	r0, r3
 800b19e:	bfb8      	it	lt
 800b1a0:	4618      	movlt	r0, r3
 800b1a2:	e734      	b.n	800b00e <_printf_float+0xba>
 800b1a4:	2301      	movs	r3, #1
 800b1a6:	4652      	mov	r2, sl
 800b1a8:	4631      	mov	r1, r6
 800b1aa:	4628      	mov	r0, r5
 800b1ac:	47b8      	blx	r7
 800b1ae:	3001      	adds	r0, #1
 800b1b0:	f43f af2b 	beq.w	800b00a <_printf_float+0xb6>
 800b1b4:	f109 0901 	add.w	r9, r9, #1
 800b1b8:	e7e8      	b.n	800b18c <_printf_float+0x238>
 800b1ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	dc39      	bgt.n	800b234 <_printf_float+0x2e0>
 800b1c0:	4a1b      	ldr	r2, [pc, #108]	@ (800b230 <_printf_float+0x2dc>)
 800b1c2:	2301      	movs	r3, #1
 800b1c4:	4631      	mov	r1, r6
 800b1c6:	4628      	mov	r0, r5
 800b1c8:	47b8      	blx	r7
 800b1ca:	3001      	adds	r0, #1
 800b1cc:	f43f af1d 	beq.w	800b00a <_printf_float+0xb6>
 800b1d0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b1d4:	ea59 0303 	orrs.w	r3, r9, r3
 800b1d8:	d102      	bne.n	800b1e0 <_printf_float+0x28c>
 800b1da:	6823      	ldr	r3, [r4, #0]
 800b1dc:	07d9      	lsls	r1, r3, #31
 800b1de:	d5d7      	bpl.n	800b190 <_printf_float+0x23c>
 800b1e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b1e4:	4631      	mov	r1, r6
 800b1e6:	4628      	mov	r0, r5
 800b1e8:	47b8      	blx	r7
 800b1ea:	3001      	adds	r0, #1
 800b1ec:	f43f af0d 	beq.w	800b00a <_printf_float+0xb6>
 800b1f0:	f04f 0a00 	mov.w	sl, #0
 800b1f4:	f104 0b1a 	add.w	fp, r4, #26
 800b1f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1fa:	425b      	negs	r3, r3
 800b1fc:	4553      	cmp	r3, sl
 800b1fe:	dc01      	bgt.n	800b204 <_printf_float+0x2b0>
 800b200:	464b      	mov	r3, r9
 800b202:	e793      	b.n	800b12c <_printf_float+0x1d8>
 800b204:	2301      	movs	r3, #1
 800b206:	465a      	mov	r2, fp
 800b208:	4631      	mov	r1, r6
 800b20a:	4628      	mov	r0, r5
 800b20c:	47b8      	blx	r7
 800b20e:	3001      	adds	r0, #1
 800b210:	f43f aefb 	beq.w	800b00a <_printf_float+0xb6>
 800b214:	f10a 0a01 	add.w	sl, sl, #1
 800b218:	e7ee      	b.n	800b1f8 <_printf_float+0x2a4>
 800b21a:	bf00      	nop
 800b21c:	7fefffff 	.word	0x7fefffff
 800b220:	0800ff34 	.word	0x0800ff34
 800b224:	0800ff30 	.word	0x0800ff30
 800b228:	0800ff3c 	.word	0x0800ff3c
 800b22c:	0800ff38 	.word	0x0800ff38
 800b230:	0800ff40 	.word	0x0800ff40
 800b234:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b236:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b23a:	4553      	cmp	r3, sl
 800b23c:	bfa8      	it	ge
 800b23e:	4653      	movge	r3, sl
 800b240:	2b00      	cmp	r3, #0
 800b242:	4699      	mov	r9, r3
 800b244:	dc36      	bgt.n	800b2b4 <_printf_float+0x360>
 800b246:	f04f 0b00 	mov.w	fp, #0
 800b24a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b24e:	f104 021a 	add.w	r2, r4, #26
 800b252:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b254:	9306      	str	r3, [sp, #24]
 800b256:	eba3 0309 	sub.w	r3, r3, r9
 800b25a:	455b      	cmp	r3, fp
 800b25c:	dc31      	bgt.n	800b2c2 <_printf_float+0x36e>
 800b25e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b260:	459a      	cmp	sl, r3
 800b262:	dc3a      	bgt.n	800b2da <_printf_float+0x386>
 800b264:	6823      	ldr	r3, [r4, #0]
 800b266:	07da      	lsls	r2, r3, #31
 800b268:	d437      	bmi.n	800b2da <_printf_float+0x386>
 800b26a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b26c:	ebaa 0903 	sub.w	r9, sl, r3
 800b270:	9b06      	ldr	r3, [sp, #24]
 800b272:	ebaa 0303 	sub.w	r3, sl, r3
 800b276:	4599      	cmp	r9, r3
 800b278:	bfa8      	it	ge
 800b27a:	4699      	movge	r9, r3
 800b27c:	f1b9 0f00 	cmp.w	r9, #0
 800b280:	dc33      	bgt.n	800b2ea <_printf_float+0x396>
 800b282:	f04f 0800 	mov.w	r8, #0
 800b286:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b28a:	f104 0b1a 	add.w	fp, r4, #26
 800b28e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b290:	ebaa 0303 	sub.w	r3, sl, r3
 800b294:	eba3 0309 	sub.w	r3, r3, r9
 800b298:	4543      	cmp	r3, r8
 800b29a:	f77f af79 	ble.w	800b190 <_printf_float+0x23c>
 800b29e:	2301      	movs	r3, #1
 800b2a0:	465a      	mov	r2, fp
 800b2a2:	4631      	mov	r1, r6
 800b2a4:	4628      	mov	r0, r5
 800b2a6:	47b8      	blx	r7
 800b2a8:	3001      	adds	r0, #1
 800b2aa:	f43f aeae 	beq.w	800b00a <_printf_float+0xb6>
 800b2ae:	f108 0801 	add.w	r8, r8, #1
 800b2b2:	e7ec      	b.n	800b28e <_printf_float+0x33a>
 800b2b4:	4642      	mov	r2, r8
 800b2b6:	4631      	mov	r1, r6
 800b2b8:	4628      	mov	r0, r5
 800b2ba:	47b8      	blx	r7
 800b2bc:	3001      	adds	r0, #1
 800b2be:	d1c2      	bne.n	800b246 <_printf_float+0x2f2>
 800b2c0:	e6a3      	b.n	800b00a <_printf_float+0xb6>
 800b2c2:	2301      	movs	r3, #1
 800b2c4:	4631      	mov	r1, r6
 800b2c6:	4628      	mov	r0, r5
 800b2c8:	9206      	str	r2, [sp, #24]
 800b2ca:	47b8      	blx	r7
 800b2cc:	3001      	adds	r0, #1
 800b2ce:	f43f ae9c 	beq.w	800b00a <_printf_float+0xb6>
 800b2d2:	9a06      	ldr	r2, [sp, #24]
 800b2d4:	f10b 0b01 	add.w	fp, fp, #1
 800b2d8:	e7bb      	b.n	800b252 <_printf_float+0x2fe>
 800b2da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b2de:	4631      	mov	r1, r6
 800b2e0:	4628      	mov	r0, r5
 800b2e2:	47b8      	blx	r7
 800b2e4:	3001      	adds	r0, #1
 800b2e6:	d1c0      	bne.n	800b26a <_printf_float+0x316>
 800b2e8:	e68f      	b.n	800b00a <_printf_float+0xb6>
 800b2ea:	9a06      	ldr	r2, [sp, #24]
 800b2ec:	464b      	mov	r3, r9
 800b2ee:	4442      	add	r2, r8
 800b2f0:	4631      	mov	r1, r6
 800b2f2:	4628      	mov	r0, r5
 800b2f4:	47b8      	blx	r7
 800b2f6:	3001      	adds	r0, #1
 800b2f8:	d1c3      	bne.n	800b282 <_printf_float+0x32e>
 800b2fa:	e686      	b.n	800b00a <_printf_float+0xb6>
 800b2fc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b300:	f1ba 0f01 	cmp.w	sl, #1
 800b304:	dc01      	bgt.n	800b30a <_printf_float+0x3b6>
 800b306:	07db      	lsls	r3, r3, #31
 800b308:	d536      	bpl.n	800b378 <_printf_float+0x424>
 800b30a:	2301      	movs	r3, #1
 800b30c:	4642      	mov	r2, r8
 800b30e:	4631      	mov	r1, r6
 800b310:	4628      	mov	r0, r5
 800b312:	47b8      	blx	r7
 800b314:	3001      	adds	r0, #1
 800b316:	f43f ae78 	beq.w	800b00a <_printf_float+0xb6>
 800b31a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b31e:	4631      	mov	r1, r6
 800b320:	4628      	mov	r0, r5
 800b322:	47b8      	blx	r7
 800b324:	3001      	adds	r0, #1
 800b326:	f43f ae70 	beq.w	800b00a <_printf_float+0xb6>
 800b32a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b32e:	2200      	movs	r2, #0
 800b330:	2300      	movs	r3, #0
 800b332:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800b336:	f7f5 fbcf 	bl	8000ad8 <__aeabi_dcmpeq>
 800b33a:	b9c0      	cbnz	r0, 800b36e <_printf_float+0x41a>
 800b33c:	4653      	mov	r3, sl
 800b33e:	f108 0201 	add.w	r2, r8, #1
 800b342:	4631      	mov	r1, r6
 800b344:	4628      	mov	r0, r5
 800b346:	47b8      	blx	r7
 800b348:	3001      	adds	r0, #1
 800b34a:	d10c      	bne.n	800b366 <_printf_float+0x412>
 800b34c:	e65d      	b.n	800b00a <_printf_float+0xb6>
 800b34e:	2301      	movs	r3, #1
 800b350:	465a      	mov	r2, fp
 800b352:	4631      	mov	r1, r6
 800b354:	4628      	mov	r0, r5
 800b356:	47b8      	blx	r7
 800b358:	3001      	adds	r0, #1
 800b35a:	f43f ae56 	beq.w	800b00a <_printf_float+0xb6>
 800b35e:	f108 0801 	add.w	r8, r8, #1
 800b362:	45d0      	cmp	r8, sl
 800b364:	dbf3      	blt.n	800b34e <_printf_float+0x3fa>
 800b366:	464b      	mov	r3, r9
 800b368:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b36c:	e6df      	b.n	800b12e <_printf_float+0x1da>
 800b36e:	f04f 0800 	mov.w	r8, #0
 800b372:	f104 0b1a 	add.w	fp, r4, #26
 800b376:	e7f4      	b.n	800b362 <_printf_float+0x40e>
 800b378:	2301      	movs	r3, #1
 800b37a:	4642      	mov	r2, r8
 800b37c:	e7e1      	b.n	800b342 <_printf_float+0x3ee>
 800b37e:	2301      	movs	r3, #1
 800b380:	464a      	mov	r2, r9
 800b382:	4631      	mov	r1, r6
 800b384:	4628      	mov	r0, r5
 800b386:	47b8      	blx	r7
 800b388:	3001      	adds	r0, #1
 800b38a:	f43f ae3e 	beq.w	800b00a <_printf_float+0xb6>
 800b38e:	f108 0801 	add.w	r8, r8, #1
 800b392:	68e3      	ldr	r3, [r4, #12]
 800b394:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b396:	1a5b      	subs	r3, r3, r1
 800b398:	4543      	cmp	r3, r8
 800b39a:	dcf0      	bgt.n	800b37e <_printf_float+0x42a>
 800b39c:	e6fc      	b.n	800b198 <_printf_float+0x244>
 800b39e:	f04f 0800 	mov.w	r8, #0
 800b3a2:	f104 0919 	add.w	r9, r4, #25
 800b3a6:	e7f4      	b.n	800b392 <_printf_float+0x43e>

0800b3a8 <malloc>:
 800b3a8:	4b02      	ldr	r3, [pc, #8]	@ (800b3b4 <malloc+0xc>)
 800b3aa:	4601      	mov	r1, r0
 800b3ac:	6818      	ldr	r0, [r3, #0]
 800b3ae:	f000 b82d 	b.w	800b40c <_malloc_r>
 800b3b2:	bf00      	nop
 800b3b4:	200001a0 	.word	0x200001a0

0800b3b8 <free>:
 800b3b8:	4b02      	ldr	r3, [pc, #8]	@ (800b3c4 <free+0xc>)
 800b3ba:	4601      	mov	r1, r0
 800b3bc:	6818      	ldr	r0, [r3, #0]
 800b3be:	f002 baf7 	b.w	800d9b0 <_free_r>
 800b3c2:	bf00      	nop
 800b3c4:	200001a0 	.word	0x200001a0

0800b3c8 <sbrk_aligned>:
 800b3c8:	b570      	push	{r4, r5, r6, lr}
 800b3ca:	4e0f      	ldr	r6, [pc, #60]	@ (800b408 <sbrk_aligned+0x40>)
 800b3cc:	460c      	mov	r4, r1
 800b3ce:	6831      	ldr	r1, [r6, #0]
 800b3d0:	4605      	mov	r5, r0
 800b3d2:	b911      	cbnz	r1, 800b3da <sbrk_aligned+0x12>
 800b3d4:	f001 fc32 	bl	800cc3c <_sbrk_r>
 800b3d8:	6030      	str	r0, [r6, #0]
 800b3da:	4621      	mov	r1, r4
 800b3dc:	4628      	mov	r0, r5
 800b3de:	f001 fc2d 	bl	800cc3c <_sbrk_r>
 800b3e2:	1c43      	adds	r3, r0, #1
 800b3e4:	d103      	bne.n	800b3ee <sbrk_aligned+0x26>
 800b3e6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b3ea:	4620      	mov	r0, r4
 800b3ec:	bd70      	pop	{r4, r5, r6, pc}
 800b3ee:	1cc4      	adds	r4, r0, #3
 800b3f0:	f024 0403 	bic.w	r4, r4, #3
 800b3f4:	42a0      	cmp	r0, r4
 800b3f6:	d0f8      	beq.n	800b3ea <sbrk_aligned+0x22>
 800b3f8:	1a21      	subs	r1, r4, r0
 800b3fa:	4628      	mov	r0, r5
 800b3fc:	f001 fc1e 	bl	800cc3c <_sbrk_r>
 800b400:	3001      	adds	r0, #1
 800b402:	d1f2      	bne.n	800b3ea <sbrk_aligned+0x22>
 800b404:	e7ef      	b.n	800b3e6 <sbrk_aligned+0x1e>
 800b406:	bf00      	nop
 800b408:	20001138 	.word	0x20001138

0800b40c <_malloc_r>:
 800b40c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b410:	1ccd      	adds	r5, r1, #3
 800b412:	f025 0503 	bic.w	r5, r5, #3
 800b416:	3508      	adds	r5, #8
 800b418:	2d0c      	cmp	r5, #12
 800b41a:	bf38      	it	cc
 800b41c:	250c      	movcc	r5, #12
 800b41e:	2d00      	cmp	r5, #0
 800b420:	4606      	mov	r6, r0
 800b422:	db01      	blt.n	800b428 <_malloc_r+0x1c>
 800b424:	42a9      	cmp	r1, r5
 800b426:	d904      	bls.n	800b432 <_malloc_r+0x26>
 800b428:	230c      	movs	r3, #12
 800b42a:	6033      	str	r3, [r6, #0]
 800b42c:	2000      	movs	r0, #0
 800b42e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b432:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b508 <_malloc_r+0xfc>
 800b436:	f000 fc03 	bl	800bc40 <__malloc_lock>
 800b43a:	f8d8 3000 	ldr.w	r3, [r8]
 800b43e:	461c      	mov	r4, r3
 800b440:	bb44      	cbnz	r4, 800b494 <_malloc_r+0x88>
 800b442:	4629      	mov	r1, r5
 800b444:	4630      	mov	r0, r6
 800b446:	f7ff ffbf 	bl	800b3c8 <sbrk_aligned>
 800b44a:	1c43      	adds	r3, r0, #1
 800b44c:	4604      	mov	r4, r0
 800b44e:	d158      	bne.n	800b502 <_malloc_r+0xf6>
 800b450:	f8d8 4000 	ldr.w	r4, [r8]
 800b454:	4627      	mov	r7, r4
 800b456:	2f00      	cmp	r7, #0
 800b458:	d143      	bne.n	800b4e2 <_malloc_r+0xd6>
 800b45a:	2c00      	cmp	r4, #0
 800b45c:	d04b      	beq.n	800b4f6 <_malloc_r+0xea>
 800b45e:	6823      	ldr	r3, [r4, #0]
 800b460:	4639      	mov	r1, r7
 800b462:	4630      	mov	r0, r6
 800b464:	eb04 0903 	add.w	r9, r4, r3
 800b468:	f001 fbe8 	bl	800cc3c <_sbrk_r>
 800b46c:	4581      	cmp	r9, r0
 800b46e:	d142      	bne.n	800b4f6 <_malloc_r+0xea>
 800b470:	6821      	ldr	r1, [r4, #0]
 800b472:	1a6d      	subs	r5, r5, r1
 800b474:	4629      	mov	r1, r5
 800b476:	4630      	mov	r0, r6
 800b478:	f7ff ffa6 	bl	800b3c8 <sbrk_aligned>
 800b47c:	3001      	adds	r0, #1
 800b47e:	d03a      	beq.n	800b4f6 <_malloc_r+0xea>
 800b480:	6823      	ldr	r3, [r4, #0]
 800b482:	442b      	add	r3, r5
 800b484:	6023      	str	r3, [r4, #0]
 800b486:	f8d8 3000 	ldr.w	r3, [r8]
 800b48a:	685a      	ldr	r2, [r3, #4]
 800b48c:	bb62      	cbnz	r2, 800b4e8 <_malloc_r+0xdc>
 800b48e:	f8c8 7000 	str.w	r7, [r8]
 800b492:	e00f      	b.n	800b4b4 <_malloc_r+0xa8>
 800b494:	6822      	ldr	r2, [r4, #0]
 800b496:	1b52      	subs	r2, r2, r5
 800b498:	d420      	bmi.n	800b4dc <_malloc_r+0xd0>
 800b49a:	2a0b      	cmp	r2, #11
 800b49c:	d917      	bls.n	800b4ce <_malloc_r+0xc2>
 800b49e:	1961      	adds	r1, r4, r5
 800b4a0:	42a3      	cmp	r3, r4
 800b4a2:	6025      	str	r5, [r4, #0]
 800b4a4:	bf18      	it	ne
 800b4a6:	6059      	strne	r1, [r3, #4]
 800b4a8:	6863      	ldr	r3, [r4, #4]
 800b4aa:	bf08      	it	eq
 800b4ac:	f8c8 1000 	streq.w	r1, [r8]
 800b4b0:	5162      	str	r2, [r4, r5]
 800b4b2:	604b      	str	r3, [r1, #4]
 800b4b4:	4630      	mov	r0, r6
 800b4b6:	f000 fbc9 	bl	800bc4c <__malloc_unlock>
 800b4ba:	f104 000b 	add.w	r0, r4, #11
 800b4be:	1d23      	adds	r3, r4, #4
 800b4c0:	f020 0007 	bic.w	r0, r0, #7
 800b4c4:	1ac2      	subs	r2, r0, r3
 800b4c6:	bf1c      	itt	ne
 800b4c8:	1a1b      	subne	r3, r3, r0
 800b4ca:	50a3      	strne	r3, [r4, r2]
 800b4cc:	e7af      	b.n	800b42e <_malloc_r+0x22>
 800b4ce:	6862      	ldr	r2, [r4, #4]
 800b4d0:	42a3      	cmp	r3, r4
 800b4d2:	bf0c      	ite	eq
 800b4d4:	f8c8 2000 	streq.w	r2, [r8]
 800b4d8:	605a      	strne	r2, [r3, #4]
 800b4da:	e7eb      	b.n	800b4b4 <_malloc_r+0xa8>
 800b4dc:	4623      	mov	r3, r4
 800b4de:	6864      	ldr	r4, [r4, #4]
 800b4e0:	e7ae      	b.n	800b440 <_malloc_r+0x34>
 800b4e2:	463c      	mov	r4, r7
 800b4e4:	687f      	ldr	r7, [r7, #4]
 800b4e6:	e7b6      	b.n	800b456 <_malloc_r+0x4a>
 800b4e8:	461a      	mov	r2, r3
 800b4ea:	685b      	ldr	r3, [r3, #4]
 800b4ec:	42a3      	cmp	r3, r4
 800b4ee:	d1fb      	bne.n	800b4e8 <_malloc_r+0xdc>
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	6053      	str	r3, [r2, #4]
 800b4f4:	e7de      	b.n	800b4b4 <_malloc_r+0xa8>
 800b4f6:	230c      	movs	r3, #12
 800b4f8:	6033      	str	r3, [r6, #0]
 800b4fa:	4630      	mov	r0, r6
 800b4fc:	f000 fba6 	bl	800bc4c <__malloc_unlock>
 800b500:	e794      	b.n	800b42c <_malloc_r+0x20>
 800b502:	6005      	str	r5, [r0, #0]
 800b504:	e7d6      	b.n	800b4b4 <_malloc_r+0xa8>
 800b506:	bf00      	nop
 800b508:	2000113c 	.word	0x2000113c

0800b50c <_printf_common>:
 800b50c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b510:	4616      	mov	r6, r2
 800b512:	4698      	mov	r8, r3
 800b514:	688a      	ldr	r2, [r1, #8]
 800b516:	690b      	ldr	r3, [r1, #16]
 800b518:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b51c:	4293      	cmp	r3, r2
 800b51e:	bfb8      	it	lt
 800b520:	4613      	movlt	r3, r2
 800b522:	6033      	str	r3, [r6, #0]
 800b524:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b528:	4607      	mov	r7, r0
 800b52a:	460c      	mov	r4, r1
 800b52c:	b10a      	cbz	r2, 800b532 <_printf_common+0x26>
 800b52e:	3301      	adds	r3, #1
 800b530:	6033      	str	r3, [r6, #0]
 800b532:	6823      	ldr	r3, [r4, #0]
 800b534:	0699      	lsls	r1, r3, #26
 800b536:	bf42      	ittt	mi
 800b538:	6833      	ldrmi	r3, [r6, #0]
 800b53a:	3302      	addmi	r3, #2
 800b53c:	6033      	strmi	r3, [r6, #0]
 800b53e:	6825      	ldr	r5, [r4, #0]
 800b540:	f015 0506 	ands.w	r5, r5, #6
 800b544:	d106      	bne.n	800b554 <_printf_common+0x48>
 800b546:	f104 0a19 	add.w	sl, r4, #25
 800b54a:	68e3      	ldr	r3, [r4, #12]
 800b54c:	6832      	ldr	r2, [r6, #0]
 800b54e:	1a9b      	subs	r3, r3, r2
 800b550:	42ab      	cmp	r3, r5
 800b552:	dc26      	bgt.n	800b5a2 <_printf_common+0x96>
 800b554:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b558:	6822      	ldr	r2, [r4, #0]
 800b55a:	3b00      	subs	r3, #0
 800b55c:	bf18      	it	ne
 800b55e:	2301      	movne	r3, #1
 800b560:	0692      	lsls	r2, r2, #26
 800b562:	d42b      	bmi.n	800b5bc <_printf_common+0xb0>
 800b564:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b568:	4641      	mov	r1, r8
 800b56a:	4638      	mov	r0, r7
 800b56c:	47c8      	blx	r9
 800b56e:	3001      	adds	r0, #1
 800b570:	d01e      	beq.n	800b5b0 <_printf_common+0xa4>
 800b572:	6823      	ldr	r3, [r4, #0]
 800b574:	6922      	ldr	r2, [r4, #16]
 800b576:	f003 0306 	and.w	r3, r3, #6
 800b57a:	2b04      	cmp	r3, #4
 800b57c:	bf02      	ittt	eq
 800b57e:	68e5      	ldreq	r5, [r4, #12]
 800b580:	6833      	ldreq	r3, [r6, #0]
 800b582:	1aed      	subeq	r5, r5, r3
 800b584:	68a3      	ldr	r3, [r4, #8]
 800b586:	bf0c      	ite	eq
 800b588:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b58c:	2500      	movne	r5, #0
 800b58e:	4293      	cmp	r3, r2
 800b590:	bfc4      	itt	gt
 800b592:	1a9b      	subgt	r3, r3, r2
 800b594:	18ed      	addgt	r5, r5, r3
 800b596:	2600      	movs	r6, #0
 800b598:	341a      	adds	r4, #26
 800b59a:	42b5      	cmp	r5, r6
 800b59c:	d11a      	bne.n	800b5d4 <_printf_common+0xc8>
 800b59e:	2000      	movs	r0, #0
 800b5a0:	e008      	b.n	800b5b4 <_printf_common+0xa8>
 800b5a2:	2301      	movs	r3, #1
 800b5a4:	4652      	mov	r2, sl
 800b5a6:	4641      	mov	r1, r8
 800b5a8:	4638      	mov	r0, r7
 800b5aa:	47c8      	blx	r9
 800b5ac:	3001      	adds	r0, #1
 800b5ae:	d103      	bne.n	800b5b8 <_printf_common+0xac>
 800b5b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b5b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5b8:	3501      	adds	r5, #1
 800b5ba:	e7c6      	b.n	800b54a <_printf_common+0x3e>
 800b5bc:	18e1      	adds	r1, r4, r3
 800b5be:	1c5a      	adds	r2, r3, #1
 800b5c0:	2030      	movs	r0, #48	@ 0x30
 800b5c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b5c6:	4422      	add	r2, r4
 800b5c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b5cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b5d0:	3302      	adds	r3, #2
 800b5d2:	e7c7      	b.n	800b564 <_printf_common+0x58>
 800b5d4:	2301      	movs	r3, #1
 800b5d6:	4622      	mov	r2, r4
 800b5d8:	4641      	mov	r1, r8
 800b5da:	4638      	mov	r0, r7
 800b5dc:	47c8      	blx	r9
 800b5de:	3001      	adds	r0, #1
 800b5e0:	d0e6      	beq.n	800b5b0 <_printf_common+0xa4>
 800b5e2:	3601      	adds	r6, #1
 800b5e4:	e7d9      	b.n	800b59a <_printf_common+0x8e>
	...

0800b5e8 <_printf_i>:
 800b5e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b5ec:	7e0f      	ldrb	r7, [r1, #24]
 800b5ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b5f0:	2f78      	cmp	r7, #120	@ 0x78
 800b5f2:	4691      	mov	r9, r2
 800b5f4:	4680      	mov	r8, r0
 800b5f6:	460c      	mov	r4, r1
 800b5f8:	469a      	mov	sl, r3
 800b5fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b5fe:	d807      	bhi.n	800b610 <_printf_i+0x28>
 800b600:	2f62      	cmp	r7, #98	@ 0x62
 800b602:	d80a      	bhi.n	800b61a <_printf_i+0x32>
 800b604:	2f00      	cmp	r7, #0
 800b606:	f000 80d1 	beq.w	800b7ac <_printf_i+0x1c4>
 800b60a:	2f58      	cmp	r7, #88	@ 0x58
 800b60c:	f000 80b8 	beq.w	800b780 <_printf_i+0x198>
 800b610:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b614:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b618:	e03a      	b.n	800b690 <_printf_i+0xa8>
 800b61a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b61e:	2b15      	cmp	r3, #21
 800b620:	d8f6      	bhi.n	800b610 <_printf_i+0x28>
 800b622:	a101      	add	r1, pc, #4	@ (adr r1, 800b628 <_printf_i+0x40>)
 800b624:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b628:	0800b681 	.word	0x0800b681
 800b62c:	0800b695 	.word	0x0800b695
 800b630:	0800b611 	.word	0x0800b611
 800b634:	0800b611 	.word	0x0800b611
 800b638:	0800b611 	.word	0x0800b611
 800b63c:	0800b611 	.word	0x0800b611
 800b640:	0800b695 	.word	0x0800b695
 800b644:	0800b611 	.word	0x0800b611
 800b648:	0800b611 	.word	0x0800b611
 800b64c:	0800b611 	.word	0x0800b611
 800b650:	0800b611 	.word	0x0800b611
 800b654:	0800b793 	.word	0x0800b793
 800b658:	0800b6bf 	.word	0x0800b6bf
 800b65c:	0800b74d 	.word	0x0800b74d
 800b660:	0800b611 	.word	0x0800b611
 800b664:	0800b611 	.word	0x0800b611
 800b668:	0800b7b5 	.word	0x0800b7b5
 800b66c:	0800b611 	.word	0x0800b611
 800b670:	0800b6bf 	.word	0x0800b6bf
 800b674:	0800b611 	.word	0x0800b611
 800b678:	0800b611 	.word	0x0800b611
 800b67c:	0800b755 	.word	0x0800b755
 800b680:	6833      	ldr	r3, [r6, #0]
 800b682:	1d1a      	adds	r2, r3, #4
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	6032      	str	r2, [r6, #0]
 800b688:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b68c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b690:	2301      	movs	r3, #1
 800b692:	e09c      	b.n	800b7ce <_printf_i+0x1e6>
 800b694:	6833      	ldr	r3, [r6, #0]
 800b696:	6820      	ldr	r0, [r4, #0]
 800b698:	1d19      	adds	r1, r3, #4
 800b69a:	6031      	str	r1, [r6, #0]
 800b69c:	0606      	lsls	r6, r0, #24
 800b69e:	d501      	bpl.n	800b6a4 <_printf_i+0xbc>
 800b6a0:	681d      	ldr	r5, [r3, #0]
 800b6a2:	e003      	b.n	800b6ac <_printf_i+0xc4>
 800b6a4:	0645      	lsls	r5, r0, #25
 800b6a6:	d5fb      	bpl.n	800b6a0 <_printf_i+0xb8>
 800b6a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b6ac:	2d00      	cmp	r5, #0
 800b6ae:	da03      	bge.n	800b6b8 <_printf_i+0xd0>
 800b6b0:	232d      	movs	r3, #45	@ 0x2d
 800b6b2:	426d      	negs	r5, r5
 800b6b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b6b8:	4858      	ldr	r0, [pc, #352]	@ (800b81c <_printf_i+0x234>)
 800b6ba:	230a      	movs	r3, #10
 800b6bc:	e011      	b.n	800b6e2 <_printf_i+0xfa>
 800b6be:	6821      	ldr	r1, [r4, #0]
 800b6c0:	6833      	ldr	r3, [r6, #0]
 800b6c2:	0608      	lsls	r0, r1, #24
 800b6c4:	f853 5b04 	ldr.w	r5, [r3], #4
 800b6c8:	d402      	bmi.n	800b6d0 <_printf_i+0xe8>
 800b6ca:	0649      	lsls	r1, r1, #25
 800b6cc:	bf48      	it	mi
 800b6ce:	b2ad      	uxthmi	r5, r5
 800b6d0:	2f6f      	cmp	r7, #111	@ 0x6f
 800b6d2:	4852      	ldr	r0, [pc, #328]	@ (800b81c <_printf_i+0x234>)
 800b6d4:	6033      	str	r3, [r6, #0]
 800b6d6:	bf14      	ite	ne
 800b6d8:	230a      	movne	r3, #10
 800b6da:	2308      	moveq	r3, #8
 800b6dc:	2100      	movs	r1, #0
 800b6de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b6e2:	6866      	ldr	r6, [r4, #4]
 800b6e4:	60a6      	str	r6, [r4, #8]
 800b6e6:	2e00      	cmp	r6, #0
 800b6e8:	db05      	blt.n	800b6f6 <_printf_i+0x10e>
 800b6ea:	6821      	ldr	r1, [r4, #0]
 800b6ec:	432e      	orrs	r6, r5
 800b6ee:	f021 0104 	bic.w	r1, r1, #4
 800b6f2:	6021      	str	r1, [r4, #0]
 800b6f4:	d04b      	beq.n	800b78e <_printf_i+0x1a6>
 800b6f6:	4616      	mov	r6, r2
 800b6f8:	fbb5 f1f3 	udiv	r1, r5, r3
 800b6fc:	fb03 5711 	mls	r7, r3, r1, r5
 800b700:	5dc7      	ldrb	r7, [r0, r7]
 800b702:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b706:	462f      	mov	r7, r5
 800b708:	42bb      	cmp	r3, r7
 800b70a:	460d      	mov	r5, r1
 800b70c:	d9f4      	bls.n	800b6f8 <_printf_i+0x110>
 800b70e:	2b08      	cmp	r3, #8
 800b710:	d10b      	bne.n	800b72a <_printf_i+0x142>
 800b712:	6823      	ldr	r3, [r4, #0]
 800b714:	07df      	lsls	r7, r3, #31
 800b716:	d508      	bpl.n	800b72a <_printf_i+0x142>
 800b718:	6923      	ldr	r3, [r4, #16]
 800b71a:	6861      	ldr	r1, [r4, #4]
 800b71c:	4299      	cmp	r1, r3
 800b71e:	bfde      	ittt	le
 800b720:	2330      	movle	r3, #48	@ 0x30
 800b722:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b726:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b72a:	1b92      	subs	r2, r2, r6
 800b72c:	6122      	str	r2, [r4, #16]
 800b72e:	f8cd a000 	str.w	sl, [sp]
 800b732:	464b      	mov	r3, r9
 800b734:	aa03      	add	r2, sp, #12
 800b736:	4621      	mov	r1, r4
 800b738:	4640      	mov	r0, r8
 800b73a:	f7ff fee7 	bl	800b50c <_printf_common>
 800b73e:	3001      	adds	r0, #1
 800b740:	d14a      	bne.n	800b7d8 <_printf_i+0x1f0>
 800b742:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b746:	b004      	add	sp, #16
 800b748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b74c:	6823      	ldr	r3, [r4, #0]
 800b74e:	f043 0320 	orr.w	r3, r3, #32
 800b752:	6023      	str	r3, [r4, #0]
 800b754:	4832      	ldr	r0, [pc, #200]	@ (800b820 <_printf_i+0x238>)
 800b756:	2778      	movs	r7, #120	@ 0x78
 800b758:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b75c:	6823      	ldr	r3, [r4, #0]
 800b75e:	6831      	ldr	r1, [r6, #0]
 800b760:	061f      	lsls	r7, r3, #24
 800b762:	f851 5b04 	ldr.w	r5, [r1], #4
 800b766:	d402      	bmi.n	800b76e <_printf_i+0x186>
 800b768:	065f      	lsls	r7, r3, #25
 800b76a:	bf48      	it	mi
 800b76c:	b2ad      	uxthmi	r5, r5
 800b76e:	6031      	str	r1, [r6, #0]
 800b770:	07d9      	lsls	r1, r3, #31
 800b772:	bf44      	itt	mi
 800b774:	f043 0320 	orrmi.w	r3, r3, #32
 800b778:	6023      	strmi	r3, [r4, #0]
 800b77a:	b11d      	cbz	r5, 800b784 <_printf_i+0x19c>
 800b77c:	2310      	movs	r3, #16
 800b77e:	e7ad      	b.n	800b6dc <_printf_i+0xf4>
 800b780:	4826      	ldr	r0, [pc, #152]	@ (800b81c <_printf_i+0x234>)
 800b782:	e7e9      	b.n	800b758 <_printf_i+0x170>
 800b784:	6823      	ldr	r3, [r4, #0]
 800b786:	f023 0320 	bic.w	r3, r3, #32
 800b78a:	6023      	str	r3, [r4, #0]
 800b78c:	e7f6      	b.n	800b77c <_printf_i+0x194>
 800b78e:	4616      	mov	r6, r2
 800b790:	e7bd      	b.n	800b70e <_printf_i+0x126>
 800b792:	6833      	ldr	r3, [r6, #0]
 800b794:	6825      	ldr	r5, [r4, #0]
 800b796:	6961      	ldr	r1, [r4, #20]
 800b798:	1d18      	adds	r0, r3, #4
 800b79a:	6030      	str	r0, [r6, #0]
 800b79c:	062e      	lsls	r6, r5, #24
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	d501      	bpl.n	800b7a6 <_printf_i+0x1be>
 800b7a2:	6019      	str	r1, [r3, #0]
 800b7a4:	e002      	b.n	800b7ac <_printf_i+0x1c4>
 800b7a6:	0668      	lsls	r0, r5, #25
 800b7a8:	d5fb      	bpl.n	800b7a2 <_printf_i+0x1ba>
 800b7aa:	8019      	strh	r1, [r3, #0]
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	6123      	str	r3, [r4, #16]
 800b7b0:	4616      	mov	r6, r2
 800b7b2:	e7bc      	b.n	800b72e <_printf_i+0x146>
 800b7b4:	6833      	ldr	r3, [r6, #0]
 800b7b6:	1d1a      	adds	r2, r3, #4
 800b7b8:	6032      	str	r2, [r6, #0]
 800b7ba:	681e      	ldr	r6, [r3, #0]
 800b7bc:	6862      	ldr	r2, [r4, #4]
 800b7be:	2100      	movs	r1, #0
 800b7c0:	4630      	mov	r0, r6
 800b7c2:	f7f4 fd0d 	bl	80001e0 <memchr>
 800b7c6:	b108      	cbz	r0, 800b7cc <_printf_i+0x1e4>
 800b7c8:	1b80      	subs	r0, r0, r6
 800b7ca:	6060      	str	r0, [r4, #4]
 800b7cc:	6863      	ldr	r3, [r4, #4]
 800b7ce:	6123      	str	r3, [r4, #16]
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7d6:	e7aa      	b.n	800b72e <_printf_i+0x146>
 800b7d8:	6923      	ldr	r3, [r4, #16]
 800b7da:	4632      	mov	r2, r6
 800b7dc:	4649      	mov	r1, r9
 800b7de:	4640      	mov	r0, r8
 800b7e0:	47d0      	blx	sl
 800b7e2:	3001      	adds	r0, #1
 800b7e4:	d0ad      	beq.n	800b742 <_printf_i+0x15a>
 800b7e6:	6823      	ldr	r3, [r4, #0]
 800b7e8:	079b      	lsls	r3, r3, #30
 800b7ea:	d413      	bmi.n	800b814 <_printf_i+0x22c>
 800b7ec:	68e0      	ldr	r0, [r4, #12]
 800b7ee:	9b03      	ldr	r3, [sp, #12]
 800b7f0:	4298      	cmp	r0, r3
 800b7f2:	bfb8      	it	lt
 800b7f4:	4618      	movlt	r0, r3
 800b7f6:	e7a6      	b.n	800b746 <_printf_i+0x15e>
 800b7f8:	2301      	movs	r3, #1
 800b7fa:	4632      	mov	r2, r6
 800b7fc:	4649      	mov	r1, r9
 800b7fe:	4640      	mov	r0, r8
 800b800:	47d0      	blx	sl
 800b802:	3001      	adds	r0, #1
 800b804:	d09d      	beq.n	800b742 <_printf_i+0x15a>
 800b806:	3501      	adds	r5, #1
 800b808:	68e3      	ldr	r3, [r4, #12]
 800b80a:	9903      	ldr	r1, [sp, #12]
 800b80c:	1a5b      	subs	r3, r3, r1
 800b80e:	42ab      	cmp	r3, r5
 800b810:	dcf2      	bgt.n	800b7f8 <_printf_i+0x210>
 800b812:	e7eb      	b.n	800b7ec <_printf_i+0x204>
 800b814:	2500      	movs	r5, #0
 800b816:	f104 0619 	add.w	r6, r4, #25
 800b81a:	e7f5      	b.n	800b808 <_printf_i+0x220>
 800b81c:	0800ff42 	.word	0x0800ff42
 800b820:	0800ff53 	.word	0x0800ff53

0800b824 <_scanf_float>:
 800b824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b828:	b087      	sub	sp, #28
 800b82a:	4691      	mov	r9, r2
 800b82c:	9303      	str	r3, [sp, #12]
 800b82e:	688b      	ldr	r3, [r1, #8]
 800b830:	1e5a      	subs	r2, r3, #1
 800b832:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b836:	bf81      	itttt	hi
 800b838:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b83c:	eb03 0b05 	addhi.w	fp, r3, r5
 800b840:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b844:	608b      	strhi	r3, [r1, #8]
 800b846:	680b      	ldr	r3, [r1, #0]
 800b848:	460a      	mov	r2, r1
 800b84a:	f04f 0500 	mov.w	r5, #0
 800b84e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800b852:	f842 3b1c 	str.w	r3, [r2], #28
 800b856:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b85a:	4680      	mov	r8, r0
 800b85c:	460c      	mov	r4, r1
 800b85e:	bf98      	it	ls
 800b860:	f04f 0b00 	movls.w	fp, #0
 800b864:	9201      	str	r2, [sp, #4]
 800b866:	4616      	mov	r6, r2
 800b868:	46aa      	mov	sl, r5
 800b86a:	462f      	mov	r7, r5
 800b86c:	9502      	str	r5, [sp, #8]
 800b86e:	68a2      	ldr	r2, [r4, #8]
 800b870:	b15a      	cbz	r2, 800b88a <_scanf_float+0x66>
 800b872:	f8d9 3000 	ldr.w	r3, [r9]
 800b876:	781b      	ldrb	r3, [r3, #0]
 800b878:	2b4e      	cmp	r3, #78	@ 0x4e
 800b87a:	d863      	bhi.n	800b944 <_scanf_float+0x120>
 800b87c:	2b40      	cmp	r3, #64	@ 0x40
 800b87e:	d83b      	bhi.n	800b8f8 <_scanf_float+0xd4>
 800b880:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800b884:	b2c8      	uxtb	r0, r1
 800b886:	280e      	cmp	r0, #14
 800b888:	d939      	bls.n	800b8fe <_scanf_float+0xda>
 800b88a:	b11f      	cbz	r7, 800b894 <_scanf_float+0x70>
 800b88c:	6823      	ldr	r3, [r4, #0]
 800b88e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b892:	6023      	str	r3, [r4, #0]
 800b894:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800b898:	f1ba 0f01 	cmp.w	sl, #1
 800b89c:	f200 8114 	bhi.w	800bac8 <_scanf_float+0x2a4>
 800b8a0:	9b01      	ldr	r3, [sp, #4]
 800b8a2:	429e      	cmp	r6, r3
 800b8a4:	f200 8105 	bhi.w	800bab2 <_scanf_float+0x28e>
 800b8a8:	2001      	movs	r0, #1
 800b8aa:	b007      	add	sp, #28
 800b8ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8b0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800b8b4:	2a0d      	cmp	r2, #13
 800b8b6:	d8e8      	bhi.n	800b88a <_scanf_float+0x66>
 800b8b8:	a101      	add	r1, pc, #4	@ (adr r1, 800b8c0 <_scanf_float+0x9c>)
 800b8ba:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b8be:	bf00      	nop
 800b8c0:	0800ba09 	.word	0x0800ba09
 800b8c4:	0800b88b 	.word	0x0800b88b
 800b8c8:	0800b88b 	.word	0x0800b88b
 800b8cc:	0800b88b 	.word	0x0800b88b
 800b8d0:	0800ba65 	.word	0x0800ba65
 800b8d4:	0800ba3f 	.word	0x0800ba3f
 800b8d8:	0800b88b 	.word	0x0800b88b
 800b8dc:	0800b88b 	.word	0x0800b88b
 800b8e0:	0800ba17 	.word	0x0800ba17
 800b8e4:	0800b88b 	.word	0x0800b88b
 800b8e8:	0800b88b 	.word	0x0800b88b
 800b8ec:	0800b88b 	.word	0x0800b88b
 800b8f0:	0800b88b 	.word	0x0800b88b
 800b8f4:	0800b9d3 	.word	0x0800b9d3
 800b8f8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800b8fc:	e7da      	b.n	800b8b4 <_scanf_float+0x90>
 800b8fe:	290e      	cmp	r1, #14
 800b900:	d8c3      	bhi.n	800b88a <_scanf_float+0x66>
 800b902:	a001      	add	r0, pc, #4	@ (adr r0, 800b908 <_scanf_float+0xe4>)
 800b904:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b908:	0800b9c3 	.word	0x0800b9c3
 800b90c:	0800b88b 	.word	0x0800b88b
 800b910:	0800b9c3 	.word	0x0800b9c3
 800b914:	0800ba53 	.word	0x0800ba53
 800b918:	0800b88b 	.word	0x0800b88b
 800b91c:	0800b965 	.word	0x0800b965
 800b920:	0800b9a9 	.word	0x0800b9a9
 800b924:	0800b9a9 	.word	0x0800b9a9
 800b928:	0800b9a9 	.word	0x0800b9a9
 800b92c:	0800b9a9 	.word	0x0800b9a9
 800b930:	0800b9a9 	.word	0x0800b9a9
 800b934:	0800b9a9 	.word	0x0800b9a9
 800b938:	0800b9a9 	.word	0x0800b9a9
 800b93c:	0800b9a9 	.word	0x0800b9a9
 800b940:	0800b9a9 	.word	0x0800b9a9
 800b944:	2b6e      	cmp	r3, #110	@ 0x6e
 800b946:	d809      	bhi.n	800b95c <_scanf_float+0x138>
 800b948:	2b60      	cmp	r3, #96	@ 0x60
 800b94a:	d8b1      	bhi.n	800b8b0 <_scanf_float+0x8c>
 800b94c:	2b54      	cmp	r3, #84	@ 0x54
 800b94e:	d07b      	beq.n	800ba48 <_scanf_float+0x224>
 800b950:	2b59      	cmp	r3, #89	@ 0x59
 800b952:	d19a      	bne.n	800b88a <_scanf_float+0x66>
 800b954:	2d07      	cmp	r5, #7
 800b956:	d198      	bne.n	800b88a <_scanf_float+0x66>
 800b958:	2508      	movs	r5, #8
 800b95a:	e02f      	b.n	800b9bc <_scanf_float+0x198>
 800b95c:	2b74      	cmp	r3, #116	@ 0x74
 800b95e:	d073      	beq.n	800ba48 <_scanf_float+0x224>
 800b960:	2b79      	cmp	r3, #121	@ 0x79
 800b962:	e7f6      	b.n	800b952 <_scanf_float+0x12e>
 800b964:	6821      	ldr	r1, [r4, #0]
 800b966:	05c8      	lsls	r0, r1, #23
 800b968:	d51e      	bpl.n	800b9a8 <_scanf_float+0x184>
 800b96a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800b96e:	6021      	str	r1, [r4, #0]
 800b970:	3701      	adds	r7, #1
 800b972:	f1bb 0f00 	cmp.w	fp, #0
 800b976:	d003      	beq.n	800b980 <_scanf_float+0x15c>
 800b978:	3201      	adds	r2, #1
 800b97a:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800b97e:	60a2      	str	r2, [r4, #8]
 800b980:	68a3      	ldr	r3, [r4, #8]
 800b982:	3b01      	subs	r3, #1
 800b984:	60a3      	str	r3, [r4, #8]
 800b986:	6923      	ldr	r3, [r4, #16]
 800b988:	3301      	adds	r3, #1
 800b98a:	6123      	str	r3, [r4, #16]
 800b98c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b990:	3b01      	subs	r3, #1
 800b992:	2b00      	cmp	r3, #0
 800b994:	f8c9 3004 	str.w	r3, [r9, #4]
 800b998:	f340 8082 	ble.w	800baa0 <_scanf_float+0x27c>
 800b99c:	f8d9 3000 	ldr.w	r3, [r9]
 800b9a0:	3301      	adds	r3, #1
 800b9a2:	f8c9 3000 	str.w	r3, [r9]
 800b9a6:	e762      	b.n	800b86e <_scanf_float+0x4a>
 800b9a8:	eb1a 0105 	adds.w	r1, sl, r5
 800b9ac:	f47f af6d 	bne.w	800b88a <_scanf_float+0x66>
 800b9b0:	6822      	ldr	r2, [r4, #0]
 800b9b2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800b9b6:	6022      	str	r2, [r4, #0]
 800b9b8:	460d      	mov	r5, r1
 800b9ba:	468a      	mov	sl, r1
 800b9bc:	f806 3b01 	strb.w	r3, [r6], #1
 800b9c0:	e7de      	b.n	800b980 <_scanf_float+0x15c>
 800b9c2:	6822      	ldr	r2, [r4, #0]
 800b9c4:	0610      	lsls	r0, r2, #24
 800b9c6:	f57f af60 	bpl.w	800b88a <_scanf_float+0x66>
 800b9ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b9ce:	6022      	str	r2, [r4, #0]
 800b9d0:	e7f4      	b.n	800b9bc <_scanf_float+0x198>
 800b9d2:	f1ba 0f00 	cmp.w	sl, #0
 800b9d6:	d10c      	bne.n	800b9f2 <_scanf_float+0x1ce>
 800b9d8:	b977      	cbnz	r7, 800b9f8 <_scanf_float+0x1d4>
 800b9da:	6822      	ldr	r2, [r4, #0]
 800b9dc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b9e0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b9e4:	d108      	bne.n	800b9f8 <_scanf_float+0x1d4>
 800b9e6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b9ea:	6022      	str	r2, [r4, #0]
 800b9ec:	f04f 0a01 	mov.w	sl, #1
 800b9f0:	e7e4      	b.n	800b9bc <_scanf_float+0x198>
 800b9f2:	f1ba 0f02 	cmp.w	sl, #2
 800b9f6:	d050      	beq.n	800ba9a <_scanf_float+0x276>
 800b9f8:	2d01      	cmp	r5, #1
 800b9fa:	d002      	beq.n	800ba02 <_scanf_float+0x1de>
 800b9fc:	2d04      	cmp	r5, #4
 800b9fe:	f47f af44 	bne.w	800b88a <_scanf_float+0x66>
 800ba02:	3501      	adds	r5, #1
 800ba04:	b2ed      	uxtb	r5, r5
 800ba06:	e7d9      	b.n	800b9bc <_scanf_float+0x198>
 800ba08:	f1ba 0f01 	cmp.w	sl, #1
 800ba0c:	f47f af3d 	bne.w	800b88a <_scanf_float+0x66>
 800ba10:	f04f 0a02 	mov.w	sl, #2
 800ba14:	e7d2      	b.n	800b9bc <_scanf_float+0x198>
 800ba16:	b975      	cbnz	r5, 800ba36 <_scanf_float+0x212>
 800ba18:	2f00      	cmp	r7, #0
 800ba1a:	f47f af37 	bne.w	800b88c <_scanf_float+0x68>
 800ba1e:	6822      	ldr	r2, [r4, #0]
 800ba20:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ba24:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ba28:	f040 8103 	bne.w	800bc32 <_scanf_float+0x40e>
 800ba2c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ba30:	6022      	str	r2, [r4, #0]
 800ba32:	2501      	movs	r5, #1
 800ba34:	e7c2      	b.n	800b9bc <_scanf_float+0x198>
 800ba36:	2d03      	cmp	r5, #3
 800ba38:	d0e3      	beq.n	800ba02 <_scanf_float+0x1de>
 800ba3a:	2d05      	cmp	r5, #5
 800ba3c:	e7df      	b.n	800b9fe <_scanf_float+0x1da>
 800ba3e:	2d02      	cmp	r5, #2
 800ba40:	f47f af23 	bne.w	800b88a <_scanf_float+0x66>
 800ba44:	2503      	movs	r5, #3
 800ba46:	e7b9      	b.n	800b9bc <_scanf_float+0x198>
 800ba48:	2d06      	cmp	r5, #6
 800ba4a:	f47f af1e 	bne.w	800b88a <_scanf_float+0x66>
 800ba4e:	2507      	movs	r5, #7
 800ba50:	e7b4      	b.n	800b9bc <_scanf_float+0x198>
 800ba52:	6822      	ldr	r2, [r4, #0]
 800ba54:	0591      	lsls	r1, r2, #22
 800ba56:	f57f af18 	bpl.w	800b88a <_scanf_float+0x66>
 800ba5a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800ba5e:	6022      	str	r2, [r4, #0]
 800ba60:	9702      	str	r7, [sp, #8]
 800ba62:	e7ab      	b.n	800b9bc <_scanf_float+0x198>
 800ba64:	6822      	ldr	r2, [r4, #0]
 800ba66:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800ba6a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800ba6e:	d005      	beq.n	800ba7c <_scanf_float+0x258>
 800ba70:	0550      	lsls	r0, r2, #21
 800ba72:	f57f af0a 	bpl.w	800b88a <_scanf_float+0x66>
 800ba76:	2f00      	cmp	r7, #0
 800ba78:	f000 80db 	beq.w	800bc32 <_scanf_float+0x40e>
 800ba7c:	0591      	lsls	r1, r2, #22
 800ba7e:	bf58      	it	pl
 800ba80:	9902      	ldrpl	r1, [sp, #8]
 800ba82:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ba86:	bf58      	it	pl
 800ba88:	1a79      	subpl	r1, r7, r1
 800ba8a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ba8e:	bf58      	it	pl
 800ba90:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800ba94:	6022      	str	r2, [r4, #0]
 800ba96:	2700      	movs	r7, #0
 800ba98:	e790      	b.n	800b9bc <_scanf_float+0x198>
 800ba9a:	f04f 0a03 	mov.w	sl, #3
 800ba9e:	e78d      	b.n	800b9bc <_scanf_float+0x198>
 800baa0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800baa4:	4649      	mov	r1, r9
 800baa6:	4640      	mov	r0, r8
 800baa8:	4798      	blx	r3
 800baaa:	2800      	cmp	r0, #0
 800baac:	f43f aedf 	beq.w	800b86e <_scanf_float+0x4a>
 800bab0:	e6eb      	b.n	800b88a <_scanf_float+0x66>
 800bab2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bab6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800baba:	464a      	mov	r2, r9
 800babc:	4640      	mov	r0, r8
 800babe:	4798      	blx	r3
 800bac0:	6923      	ldr	r3, [r4, #16]
 800bac2:	3b01      	subs	r3, #1
 800bac4:	6123      	str	r3, [r4, #16]
 800bac6:	e6eb      	b.n	800b8a0 <_scanf_float+0x7c>
 800bac8:	1e6b      	subs	r3, r5, #1
 800baca:	2b06      	cmp	r3, #6
 800bacc:	d824      	bhi.n	800bb18 <_scanf_float+0x2f4>
 800bace:	2d02      	cmp	r5, #2
 800bad0:	d836      	bhi.n	800bb40 <_scanf_float+0x31c>
 800bad2:	9b01      	ldr	r3, [sp, #4]
 800bad4:	429e      	cmp	r6, r3
 800bad6:	f67f aee7 	bls.w	800b8a8 <_scanf_float+0x84>
 800bada:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bade:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bae2:	464a      	mov	r2, r9
 800bae4:	4640      	mov	r0, r8
 800bae6:	4798      	blx	r3
 800bae8:	6923      	ldr	r3, [r4, #16]
 800baea:	3b01      	subs	r3, #1
 800baec:	6123      	str	r3, [r4, #16]
 800baee:	e7f0      	b.n	800bad2 <_scanf_float+0x2ae>
 800baf0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800baf4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800baf8:	464a      	mov	r2, r9
 800bafa:	4640      	mov	r0, r8
 800bafc:	4798      	blx	r3
 800bafe:	6923      	ldr	r3, [r4, #16]
 800bb00:	3b01      	subs	r3, #1
 800bb02:	6123      	str	r3, [r4, #16]
 800bb04:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800bb08:	fa5f fa8a 	uxtb.w	sl, sl
 800bb0c:	f1ba 0f02 	cmp.w	sl, #2
 800bb10:	d1ee      	bne.n	800baf0 <_scanf_float+0x2cc>
 800bb12:	3d03      	subs	r5, #3
 800bb14:	b2ed      	uxtb	r5, r5
 800bb16:	1b76      	subs	r6, r6, r5
 800bb18:	6823      	ldr	r3, [r4, #0]
 800bb1a:	05da      	lsls	r2, r3, #23
 800bb1c:	d530      	bpl.n	800bb80 <_scanf_float+0x35c>
 800bb1e:	055b      	lsls	r3, r3, #21
 800bb20:	d511      	bpl.n	800bb46 <_scanf_float+0x322>
 800bb22:	9b01      	ldr	r3, [sp, #4]
 800bb24:	429e      	cmp	r6, r3
 800bb26:	f67f aebf 	bls.w	800b8a8 <_scanf_float+0x84>
 800bb2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bb2e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bb32:	464a      	mov	r2, r9
 800bb34:	4640      	mov	r0, r8
 800bb36:	4798      	blx	r3
 800bb38:	6923      	ldr	r3, [r4, #16]
 800bb3a:	3b01      	subs	r3, #1
 800bb3c:	6123      	str	r3, [r4, #16]
 800bb3e:	e7f0      	b.n	800bb22 <_scanf_float+0x2fe>
 800bb40:	46aa      	mov	sl, r5
 800bb42:	46b3      	mov	fp, r6
 800bb44:	e7de      	b.n	800bb04 <_scanf_float+0x2e0>
 800bb46:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bb4a:	6923      	ldr	r3, [r4, #16]
 800bb4c:	2965      	cmp	r1, #101	@ 0x65
 800bb4e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800bb52:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800bb56:	6123      	str	r3, [r4, #16]
 800bb58:	d00c      	beq.n	800bb74 <_scanf_float+0x350>
 800bb5a:	2945      	cmp	r1, #69	@ 0x45
 800bb5c:	d00a      	beq.n	800bb74 <_scanf_float+0x350>
 800bb5e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bb62:	464a      	mov	r2, r9
 800bb64:	4640      	mov	r0, r8
 800bb66:	4798      	blx	r3
 800bb68:	6923      	ldr	r3, [r4, #16]
 800bb6a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800bb6e:	3b01      	subs	r3, #1
 800bb70:	1eb5      	subs	r5, r6, #2
 800bb72:	6123      	str	r3, [r4, #16]
 800bb74:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bb78:	464a      	mov	r2, r9
 800bb7a:	4640      	mov	r0, r8
 800bb7c:	4798      	blx	r3
 800bb7e:	462e      	mov	r6, r5
 800bb80:	6822      	ldr	r2, [r4, #0]
 800bb82:	f012 0210 	ands.w	r2, r2, #16
 800bb86:	d001      	beq.n	800bb8c <_scanf_float+0x368>
 800bb88:	2000      	movs	r0, #0
 800bb8a:	e68e      	b.n	800b8aa <_scanf_float+0x86>
 800bb8c:	7032      	strb	r2, [r6, #0]
 800bb8e:	6823      	ldr	r3, [r4, #0]
 800bb90:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800bb94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bb98:	d125      	bne.n	800bbe6 <_scanf_float+0x3c2>
 800bb9a:	9b02      	ldr	r3, [sp, #8]
 800bb9c:	429f      	cmp	r7, r3
 800bb9e:	d00a      	beq.n	800bbb6 <_scanf_float+0x392>
 800bba0:	1bda      	subs	r2, r3, r7
 800bba2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800bba6:	429e      	cmp	r6, r3
 800bba8:	bf28      	it	cs
 800bbaa:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800bbae:	4922      	ldr	r1, [pc, #136]	@ (800bc38 <_scanf_float+0x414>)
 800bbb0:	4630      	mov	r0, r6
 800bbb2:	f000 f851 	bl	800bc58 <siprintf>
 800bbb6:	9901      	ldr	r1, [sp, #4]
 800bbb8:	2200      	movs	r2, #0
 800bbba:	4640      	mov	r0, r8
 800bbbc:	f000 ff14 	bl	800c9e8 <_strtod_r>
 800bbc0:	9b03      	ldr	r3, [sp, #12]
 800bbc2:	6821      	ldr	r1, [r4, #0]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	f011 0f02 	tst.w	r1, #2
 800bbca:	ec57 6b10 	vmov	r6, r7, d0
 800bbce:	f103 0204 	add.w	r2, r3, #4
 800bbd2:	d015      	beq.n	800bc00 <_scanf_float+0x3dc>
 800bbd4:	9903      	ldr	r1, [sp, #12]
 800bbd6:	600a      	str	r2, [r1, #0]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	e9c3 6700 	strd	r6, r7, [r3]
 800bbde:	68e3      	ldr	r3, [r4, #12]
 800bbe0:	3301      	adds	r3, #1
 800bbe2:	60e3      	str	r3, [r4, #12]
 800bbe4:	e7d0      	b.n	800bb88 <_scanf_float+0x364>
 800bbe6:	9b04      	ldr	r3, [sp, #16]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d0e4      	beq.n	800bbb6 <_scanf_float+0x392>
 800bbec:	9905      	ldr	r1, [sp, #20]
 800bbee:	230a      	movs	r3, #10
 800bbf0:	3101      	adds	r1, #1
 800bbf2:	4640      	mov	r0, r8
 800bbf4:	f000 ff78 	bl	800cae8 <_strtol_r>
 800bbf8:	9b04      	ldr	r3, [sp, #16]
 800bbfa:	9e05      	ldr	r6, [sp, #20]
 800bbfc:	1ac2      	subs	r2, r0, r3
 800bbfe:	e7d0      	b.n	800bba2 <_scanf_float+0x37e>
 800bc00:	f011 0f04 	tst.w	r1, #4
 800bc04:	9903      	ldr	r1, [sp, #12]
 800bc06:	600a      	str	r2, [r1, #0]
 800bc08:	d1e6      	bne.n	800bbd8 <_scanf_float+0x3b4>
 800bc0a:	681d      	ldr	r5, [r3, #0]
 800bc0c:	4632      	mov	r2, r6
 800bc0e:	463b      	mov	r3, r7
 800bc10:	4630      	mov	r0, r6
 800bc12:	4639      	mov	r1, r7
 800bc14:	f7f4 ff92 	bl	8000b3c <__aeabi_dcmpun>
 800bc18:	b128      	cbz	r0, 800bc26 <_scanf_float+0x402>
 800bc1a:	4808      	ldr	r0, [pc, #32]	@ (800bc3c <_scanf_float+0x418>)
 800bc1c:	f001 f868 	bl	800ccf0 <nanf>
 800bc20:	ed85 0a00 	vstr	s0, [r5]
 800bc24:	e7db      	b.n	800bbde <_scanf_float+0x3ba>
 800bc26:	4630      	mov	r0, r6
 800bc28:	4639      	mov	r1, r7
 800bc2a:	f7f4 ffe5 	bl	8000bf8 <__aeabi_d2f>
 800bc2e:	6028      	str	r0, [r5, #0]
 800bc30:	e7d5      	b.n	800bbde <_scanf_float+0x3ba>
 800bc32:	2700      	movs	r7, #0
 800bc34:	e62e      	b.n	800b894 <_scanf_float+0x70>
 800bc36:	bf00      	nop
 800bc38:	0800ff64 	.word	0x0800ff64
 800bc3c:	08010105 	.word	0x08010105

0800bc40 <__malloc_lock>:
 800bc40:	4801      	ldr	r0, [pc, #4]	@ (800bc48 <__malloc_lock+0x8>)
 800bc42:	f001 b836 	b.w	800ccb2 <__retarget_lock_acquire_recursive>
 800bc46:	bf00      	nop
 800bc48:	2000127c 	.word	0x2000127c

0800bc4c <__malloc_unlock>:
 800bc4c:	4801      	ldr	r0, [pc, #4]	@ (800bc54 <__malloc_unlock+0x8>)
 800bc4e:	f001 b831 	b.w	800ccb4 <__retarget_lock_release_recursive>
 800bc52:	bf00      	nop
 800bc54:	2000127c 	.word	0x2000127c

0800bc58 <siprintf>:
 800bc58:	b40e      	push	{r1, r2, r3}
 800bc5a:	b510      	push	{r4, lr}
 800bc5c:	b09d      	sub	sp, #116	@ 0x74
 800bc5e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800bc60:	9002      	str	r0, [sp, #8]
 800bc62:	9006      	str	r0, [sp, #24]
 800bc64:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800bc68:	480a      	ldr	r0, [pc, #40]	@ (800bc94 <siprintf+0x3c>)
 800bc6a:	9107      	str	r1, [sp, #28]
 800bc6c:	9104      	str	r1, [sp, #16]
 800bc6e:	490a      	ldr	r1, [pc, #40]	@ (800bc98 <siprintf+0x40>)
 800bc70:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc74:	9105      	str	r1, [sp, #20]
 800bc76:	2400      	movs	r4, #0
 800bc78:	a902      	add	r1, sp, #8
 800bc7a:	6800      	ldr	r0, [r0, #0]
 800bc7c:	9301      	str	r3, [sp, #4]
 800bc7e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800bc80:	f002 fa74 	bl	800e16c <_svfiprintf_r>
 800bc84:	9b02      	ldr	r3, [sp, #8]
 800bc86:	701c      	strb	r4, [r3, #0]
 800bc88:	b01d      	add	sp, #116	@ 0x74
 800bc8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc8e:	b003      	add	sp, #12
 800bc90:	4770      	bx	lr
 800bc92:	bf00      	nop
 800bc94:	200001a0 	.word	0x200001a0
 800bc98:	ffff0208 	.word	0xffff0208

0800bc9c <std>:
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	b510      	push	{r4, lr}
 800bca0:	4604      	mov	r4, r0
 800bca2:	e9c0 3300 	strd	r3, r3, [r0]
 800bca6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bcaa:	6083      	str	r3, [r0, #8]
 800bcac:	8181      	strh	r1, [r0, #12]
 800bcae:	6643      	str	r3, [r0, #100]	@ 0x64
 800bcb0:	81c2      	strh	r2, [r0, #14]
 800bcb2:	6183      	str	r3, [r0, #24]
 800bcb4:	4619      	mov	r1, r3
 800bcb6:	2208      	movs	r2, #8
 800bcb8:	305c      	adds	r0, #92	@ 0x5c
 800bcba:	f000 ffa5 	bl	800cc08 <memset>
 800bcbe:	4b0d      	ldr	r3, [pc, #52]	@ (800bcf4 <std+0x58>)
 800bcc0:	6263      	str	r3, [r4, #36]	@ 0x24
 800bcc2:	4b0d      	ldr	r3, [pc, #52]	@ (800bcf8 <std+0x5c>)
 800bcc4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bcc6:	4b0d      	ldr	r3, [pc, #52]	@ (800bcfc <std+0x60>)
 800bcc8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bcca:	4b0d      	ldr	r3, [pc, #52]	@ (800bd00 <std+0x64>)
 800bccc:	6323      	str	r3, [r4, #48]	@ 0x30
 800bcce:	4b0d      	ldr	r3, [pc, #52]	@ (800bd04 <std+0x68>)
 800bcd0:	6224      	str	r4, [r4, #32]
 800bcd2:	429c      	cmp	r4, r3
 800bcd4:	d006      	beq.n	800bce4 <std+0x48>
 800bcd6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bcda:	4294      	cmp	r4, r2
 800bcdc:	d002      	beq.n	800bce4 <std+0x48>
 800bcde:	33d0      	adds	r3, #208	@ 0xd0
 800bce0:	429c      	cmp	r4, r3
 800bce2:	d105      	bne.n	800bcf0 <std+0x54>
 800bce4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bce8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcec:	f000 bfe0 	b.w	800ccb0 <__retarget_lock_init_recursive>
 800bcf0:	bd10      	pop	{r4, pc}
 800bcf2:	bf00      	nop
 800bcf4:	0800f0b9 	.word	0x0800f0b9
 800bcf8:	0800f0db 	.word	0x0800f0db
 800bcfc:	0800f113 	.word	0x0800f113
 800bd00:	0800f137 	.word	0x0800f137
 800bd04:	20001140 	.word	0x20001140

0800bd08 <stdio_exit_handler>:
 800bd08:	4a02      	ldr	r2, [pc, #8]	@ (800bd14 <stdio_exit_handler+0xc>)
 800bd0a:	4903      	ldr	r1, [pc, #12]	@ (800bd18 <stdio_exit_handler+0x10>)
 800bd0c:	4803      	ldr	r0, [pc, #12]	@ (800bd1c <stdio_exit_handler+0x14>)
 800bd0e:	f000 beed 	b.w	800caec <_fwalk_sglue>
 800bd12:	bf00      	nop
 800bd14:	20000028 	.word	0x20000028
 800bd18:	0800e715 	.word	0x0800e715
 800bd1c:	200001a4 	.word	0x200001a4

0800bd20 <cleanup_stdio>:
 800bd20:	6841      	ldr	r1, [r0, #4]
 800bd22:	4b0c      	ldr	r3, [pc, #48]	@ (800bd54 <cleanup_stdio+0x34>)
 800bd24:	4299      	cmp	r1, r3
 800bd26:	b510      	push	{r4, lr}
 800bd28:	4604      	mov	r4, r0
 800bd2a:	d001      	beq.n	800bd30 <cleanup_stdio+0x10>
 800bd2c:	f002 fcf2 	bl	800e714 <_fflush_r>
 800bd30:	68a1      	ldr	r1, [r4, #8]
 800bd32:	4b09      	ldr	r3, [pc, #36]	@ (800bd58 <cleanup_stdio+0x38>)
 800bd34:	4299      	cmp	r1, r3
 800bd36:	d002      	beq.n	800bd3e <cleanup_stdio+0x1e>
 800bd38:	4620      	mov	r0, r4
 800bd3a:	f002 fceb 	bl	800e714 <_fflush_r>
 800bd3e:	68e1      	ldr	r1, [r4, #12]
 800bd40:	4b06      	ldr	r3, [pc, #24]	@ (800bd5c <cleanup_stdio+0x3c>)
 800bd42:	4299      	cmp	r1, r3
 800bd44:	d004      	beq.n	800bd50 <cleanup_stdio+0x30>
 800bd46:	4620      	mov	r0, r4
 800bd48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd4c:	f002 bce2 	b.w	800e714 <_fflush_r>
 800bd50:	bd10      	pop	{r4, pc}
 800bd52:	bf00      	nop
 800bd54:	20001140 	.word	0x20001140
 800bd58:	200011a8 	.word	0x200011a8
 800bd5c:	20001210 	.word	0x20001210

0800bd60 <global_stdio_init.part.0>:
 800bd60:	b510      	push	{r4, lr}
 800bd62:	4b0b      	ldr	r3, [pc, #44]	@ (800bd90 <global_stdio_init.part.0+0x30>)
 800bd64:	4c0b      	ldr	r4, [pc, #44]	@ (800bd94 <global_stdio_init.part.0+0x34>)
 800bd66:	4a0c      	ldr	r2, [pc, #48]	@ (800bd98 <global_stdio_init.part.0+0x38>)
 800bd68:	601a      	str	r2, [r3, #0]
 800bd6a:	4620      	mov	r0, r4
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	2104      	movs	r1, #4
 800bd70:	f7ff ff94 	bl	800bc9c <std>
 800bd74:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bd78:	2201      	movs	r2, #1
 800bd7a:	2109      	movs	r1, #9
 800bd7c:	f7ff ff8e 	bl	800bc9c <std>
 800bd80:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bd84:	2202      	movs	r2, #2
 800bd86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd8a:	2112      	movs	r1, #18
 800bd8c:	f7ff bf86 	b.w	800bc9c <std>
 800bd90:	20001278 	.word	0x20001278
 800bd94:	20001140 	.word	0x20001140
 800bd98:	0800bd09 	.word	0x0800bd09

0800bd9c <__sfp_lock_acquire>:
 800bd9c:	4801      	ldr	r0, [pc, #4]	@ (800bda4 <__sfp_lock_acquire+0x8>)
 800bd9e:	f000 bf88 	b.w	800ccb2 <__retarget_lock_acquire_recursive>
 800bda2:	bf00      	nop
 800bda4:	2000127d 	.word	0x2000127d

0800bda8 <__sfp_lock_release>:
 800bda8:	4801      	ldr	r0, [pc, #4]	@ (800bdb0 <__sfp_lock_release+0x8>)
 800bdaa:	f000 bf83 	b.w	800ccb4 <__retarget_lock_release_recursive>
 800bdae:	bf00      	nop
 800bdb0:	2000127d 	.word	0x2000127d

0800bdb4 <__sinit>:
 800bdb4:	b510      	push	{r4, lr}
 800bdb6:	4604      	mov	r4, r0
 800bdb8:	f7ff fff0 	bl	800bd9c <__sfp_lock_acquire>
 800bdbc:	6a23      	ldr	r3, [r4, #32]
 800bdbe:	b11b      	cbz	r3, 800bdc8 <__sinit+0x14>
 800bdc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bdc4:	f7ff bff0 	b.w	800bda8 <__sfp_lock_release>
 800bdc8:	4b04      	ldr	r3, [pc, #16]	@ (800bddc <__sinit+0x28>)
 800bdca:	6223      	str	r3, [r4, #32]
 800bdcc:	4b04      	ldr	r3, [pc, #16]	@ (800bde0 <__sinit+0x2c>)
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d1f5      	bne.n	800bdc0 <__sinit+0xc>
 800bdd4:	f7ff ffc4 	bl	800bd60 <global_stdio_init.part.0>
 800bdd8:	e7f2      	b.n	800bdc0 <__sinit+0xc>
 800bdda:	bf00      	nop
 800bddc:	0800bd21 	.word	0x0800bd21
 800bde0:	20001278 	.word	0x20001278

0800bde4 <sulp>:
 800bde4:	b570      	push	{r4, r5, r6, lr}
 800bde6:	4604      	mov	r4, r0
 800bde8:	460d      	mov	r5, r1
 800bdea:	ec45 4b10 	vmov	d0, r4, r5
 800bdee:	4616      	mov	r6, r2
 800bdf0:	f003 f824 	bl	800ee3c <__ulp>
 800bdf4:	ec51 0b10 	vmov	r0, r1, d0
 800bdf8:	b17e      	cbz	r6, 800be1a <sulp+0x36>
 800bdfa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bdfe:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800be02:	2b00      	cmp	r3, #0
 800be04:	dd09      	ble.n	800be1a <sulp+0x36>
 800be06:	051b      	lsls	r3, r3, #20
 800be08:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800be0c:	2400      	movs	r4, #0
 800be0e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800be12:	4622      	mov	r2, r4
 800be14:	462b      	mov	r3, r5
 800be16:	f7f4 fbf7 	bl	8000608 <__aeabi_dmul>
 800be1a:	ec41 0b10 	vmov	d0, r0, r1
 800be1e:	bd70      	pop	{r4, r5, r6, pc}

0800be20 <_strtod_l>:
 800be20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be24:	b09f      	sub	sp, #124	@ 0x7c
 800be26:	460c      	mov	r4, r1
 800be28:	9217      	str	r2, [sp, #92]	@ 0x5c
 800be2a:	2200      	movs	r2, #0
 800be2c:	921a      	str	r2, [sp, #104]	@ 0x68
 800be2e:	9005      	str	r0, [sp, #20]
 800be30:	f04f 0a00 	mov.w	sl, #0
 800be34:	f04f 0b00 	mov.w	fp, #0
 800be38:	460a      	mov	r2, r1
 800be3a:	9219      	str	r2, [sp, #100]	@ 0x64
 800be3c:	7811      	ldrb	r1, [r2, #0]
 800be3e:	292b      	cmp	r1, #43	@ 0x2b
 800be40:	d04a      	beq.n	800bed8 <_strtod_l+0xb8>
 800be42:	d838      	bhi.n	800beb6 <_strtod_l+0x96>
 800be44:	290d      	cmp	r1, #13
 800be46:	d832      	bhi.n	800beae <_strtod_l+0x8e>
 800be48:	2908      	cmp	r1, #8
 800be4a:	d832      	bhi.n	800beb2 <_strtod_l+0x92>
 800be4c:	2900      	cmp	r1, #0
 800be4e:	d03b      	beq.n	800bec8 <_strtod_l+0xa8>
 800be50:	2200      	movs	r2, #0
 800be52:	920e      	str	r2, [sp, #56]	@ 0x38
 800be54:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800be56:	782a      	ldrb	r2, [r5, #0]
 800be58:	2a30      	cmp	r2, #48	@ 0x30
 800be5a:	f040 80b2 	bne.w	800bfc2 <_strtod_l+0x1a2>
 800be5e:	786a      	ldrb	r2, [r5, #1]
 800be60:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800be64:	2a58      	cmp	r2, #88	@ 0x58
 800be66:	d16e      	bne.n	800bf46 <_strtod_l+0x126>
 800be68:	9302      	str	r3, [sp, #8]
 800be6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be6c:	9301      	str	r3, [sp, #4]
 800be6e:	ab1a      	add	r3, sp, #104	@ 0x68
 800be70:	9300      	str	r3, [sp, #0]
 800be72:	4a8f      	ldr	r2, [pc, #572]	@ (800c0b0 <_strtod_l+0x290>)
 800be74:	9805      	ldr	r0, [sp, #20]
 800be76:	ab1b      	add	r3, sp, #108	@ 0x6c
 800be78:	a919      	add	r1, sp, #100	@ 0x64
 800be7a:	f001 fe4b 	bl	800db14 <__gethex>
 800be7e:	f010 060f 	ands.w	r6, r0, #15
 800be82:	4604      	mov	r4, r0
 800be84:	d005      	beq.n	800be92 <_strtod_l+0x72>
 800be86:	2e06      	cmp	r6, #6
 800be88:	d128      	bne.n	800bedc <_strtod_l+0xbc>
 800be8a:	3501      	adds	r5, #1
 800be8c:	2300      	movs	r3, #0
 800be8e:	9519      	str	r5, [sp, #100]	@ 0x64
 800be90:	930e      	str	r3, [sp, #56]	@ 0x38
 800be92:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800be94:	2b00      	cmp	r3, #0
 800be96:	f040 858e 	bne.w	800c9b6 <_strtod_l+0xb96>
 800be9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be9c:	b1cb      	cbz	r3, 800bed2 <_strtod_l+0xb2>
 800be9e:	4652      	mov	r2, sl
 800bea0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800bea4:	ec43 2b10 	vmov	d0, r2, r3
 800bea8:	b01f      	add	sp, #124	@ 0x7c
 800beaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800beae:	2920      	cmp	r1, #32
 800beb0:	d1ce      	bne.n	800be50 <_strtod_l+0x30>
 800beb2:	3201      	adds	r2, #1
 800beb4:	e7c1      	b.n	800be3a <_strtod_l+0x1a>
 800beb6:	292d      	cmp	r1, #45	@ 0x2d
 800beb8:	d1ca      	bne.n	800be50 <_strtod_l+0x30>
 800beba:	2101      	movs	r1, #1
 800bebc:	910e      	str	r1, [sp, #56]	@ 0x38
 800bebe:	1c51      	adds	r1, r2, #1
 800bec0:	9119      	str	r1, [sp, #100]	@ 0x64
 800bec2:	7852      	ldrb	r2, [r2, #1]
 800bec4:	2a00      	cmp	r2, #0
 800bec6:	d1c5      	bne.n	800be54 <_strtod_l+0x34>
 800bec8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800beca:	9419      	str	r4, [sp, #100]	@ 0x64
 800becc:	2b00      	cmp	r3, #0
 800bece:	f040 8570 	bne.w	800c9b2 <_strtod_l+0xb92>
 800bed2:	4652      	mov	r2, sl
 800bed4:	465b      	mov	r3, fp
 800bed6:	e7e5      	b.n	800bea4 <_strtod_l+0x84>
 800bed8:	2100      	movs	r1, #0
 800beda:	e7ef      	b.n	800bebc <_strtod_l+0x9c>
 800bedc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bede:	b13a      	cbz	r2, 800bef0 <_strtod_l+0xd0>
 800bee0:	2135      	movs	r1, #53	@ 0x35
 800bee2:	a81c      	add	r0, sp, #112	@ 0x70
 800bee4:	f003 f8a4 	bl	800f030 <__copybits>
 800bee8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800beea:	9805      	ldr	r0, [sp, #20]
 800beec:	f002 fc7a 	bl	800e7e4 <_Bfree>
 800bef0:	3e01      	subs	r6, #1
 800bef2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800bef4:	2e04      	cmp	r6, #4
 800bef6:	d806      	bhi.n	800bf06 <_strtod_l+0xe6>
 800bef8:	e8df f006 	tbb	[pc, r6]
 800befc:	201d0314 	.word	0x201d0314
 800bf00:	14          	.byte	0x14
 800bf01:	00          	.byte	0x00
 800bf02:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800bf06:	05e1      	lsls	r1, r4, #23
 800bf08:	bf48      	it	mi
 800bf0a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800bf0e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bf12:	0d1b      	lsrs	r3, r3, #20
 800bf14:	051b      	lsls	r3, r3, #20
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d1bb      	bne.n	800be92 <_strtod_l+0x72>
 800bf1a:	f000 fe9f 	bl	800cc5c <__errno>
 800bf1e:	2322      	movs	r3, #34	@ 0x22
 800bf20:	6003      	str	r3, [r0, #0]
 800bf22:	e7b6      	b.n	800be92 <_strtod_l+0x72>
 800bf24:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800bf28:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800bf2c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800bf30:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800bf34:	e7e7      	b.n	800bf06 <_strtod_l+0xe6>
 800bf36:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c0b8 <_strtod_l+0x298>
 800bf3a:	e7e4      	b.n	800bf06 <_strtod_l+0xe6>
 800bf3c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800bf40:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800bf44:	e7df      	b.n	800bf06 <_strtod_l+0xe6>
 800bf46:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bf48:	1c5a      	adds	r2, r3, #1
 800bf4a:	9219      	str	r2, [sp, #100]	@ 0x64
 800bf4c:	785b      	ldrb	r3, [r3, #1]
 800bf4e:	2b30      	cmp	r3, #48	@ 0x30
 800bf50:	d0f9      	beq.n	800bf46 <_strtod_l+0x126>
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d09d      	beq.n	800be92 <_strtod_l+0x72>
 800bf56:	2301      	movs	r3, #1
 800bf58:	2700      	movs	r7, #0
 800bf5a:	9308      	str	r3, [sp, #32]
 800bf5c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bf5e:	930c      	str	r3, [sp, #48]	@ 0x30
 800bf60:	970b      	str	r7, [sp, #44]	@ 0x2c
 800bf62:	46b9      	mov	r9, r7
 800bf64:	220a      	movs	r2, #10
 800bf66:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800bf68:	7805      	ldrb	r5, [r0, #0]
 800bf6a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800bf6e:	b2d9      	uxtb	r1, r3
 800bf70:	2909      	cmp	r1, #9
 800bf72:	d928      	bls.n	800bfc6 <_strtod_l+0x1a6>
 800bf74:	494f      	ldr	r1, [pc, #316]	@ (800c0b4 <_strtod_l+0x294>)
 800bf76:	2201      	movs	r2, #1
 800bf78:	f000 fe4e 	bl	800cc18 <strncmp>
 800bf7c:	2800      	cmp	r0, #0
 800bf7e:	d032      	beq.n	800bfe6 <_strtod_l+0x1c6>
 800bf80:	2000      	movs	r0, #0
 800bf82:	462a      	mov	r2, r5
 800bf84:	900a      	str	r0, [sp, #40]	@ 0x28
 800bf86:	464d      	mov	r5, r9
 800bf88:	4603      	mov	r3, r0
 800bf8a:	2a65      	cmp	r2, #101	@ 0x65
 800bf8c:	d001      	beq.n	800bf92 <_strtod_l+0x172>
 800bf8e:	2a45      	cmp	r2, #69	@ 0x45
 800bf90:	d114      	bne.n	800bfbc <_strtod_l+0x19c>
 800bf92:	b91d      	cbnz	r5, 800bf9c <_strtod_l+0x17c>
 800bf94:	9a08      	ldr	r2, [sp, #32]
 800bf96:	4302      	orrs	r2, r0
 800bf98:	d096      	beq.n	800bec8 <_strtod_l+0xa8>
 800bf9a:	2500      	movs	r5, #0
 800bf9c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800bf9e:	1c62      	adds	r2, r4, #1
 800bfa0:	9219      	str	r2, [sp, #100]	@ 0x64
 800bfa2:	7862      	ldrb	r2, [r4, #1]
 800bfa4:	2a2b      	cmp	r2, #43	@ 0x2b
 800bfa6:	d07a      	beq.n	800c09e <_strtod_l+0x27e>
 800bfa8:	2a2d      	cmp	r2, #45	@ 0x2d
 800bfaa:	d07e      	beq.n	800c0aa <_strtod_l+0x28a>
 800bfac:	f04f 0c00 	mov.w	ip, #0
 800bfb0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800bfb4:	2909      	cmp	r1, #9
 800bfb6:	f240 8085 	bls.w	800c0c4 <_strtod_l+0x2a4>
 800bfba:	9419      	str	r4, [sp, #100]	@ 0x64
 800bfbc:	f04f 0800 	mov.w	r8, #0
 800bfc0:	e0a5      	b.n	800c10e <_strtod_l+0x2ee>
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	e7c8      	b.n	800bf58 <_strtod_l+0x138>
 800bfc6:	f1b9 0f08 	cmp.w	r9, #8
 800bfca:	bfd8      	it	le
 800bfcc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800bfce:	f100 0001 	add.w	r0, r0, #1
 800bfd2:	bfda      	itte	le
 800bfd4:	fb02 3301 	mlale	r3, r2, r1, r3
 800bfd8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800bfda:	fb02 3707 	mlagt	r7, r2, r7, r3
 800bfde:	f109 0901 	add.w	r9, r9, #1
 800bfe2:	9019      	str	r0, [sp, #100]	@ 0x64
 800bfe4:	e7bf      	b.n	800bf66 <_strtod_l+0x146>
 800bfe6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bfe8:	1c5a      	adds	r2, r3, #1
 800bfea:	9219      	str	r2, [sp, #100]	@ 0x64
 800bfec:	785a      	ldrb	r2, [r3, #1]
 800bfee:	f1b9 0f00 	cmp.w	r9, #0
 800bff2:	d03b      	beq.n	800c06c <_strtod_l+0x24c>
 800bff4:	900a      	str	r0, [sp, #40]	@ 0x28
 800bff6:	464d      	mov	r5, r9
 800bff8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800bffc:	2b09      	cmp	r3, #9
 800bffe:	d912      	bls.n	800c026 <_strtod_l+0x206>
 800c000:	2301      	movs	r3, #1
 800c002:	e7c2      	b.n	800bf8a <_strtod_l+0x16a>
 800c004:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c006:	1c5a      	adds	r2, r3, #1
 800c008:	9219      	str	r2, [sp, #100]	@ 0x64
 800c00a:	785a      	ldrb	r2, [r3, #1]
 800c00c:	3001      	adds	r0, #1
 800c00e:	2a30      	cmp	r2, #48	@ 0x30
 800c010:	d0f8      	beq.n	800c004 <_strtod_l+0x1e4>
 800c012:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c016:	2b08      	cmp	r3, #8
 800c018:	f200 84d2 	bhi.w	800c9c0 <_strtod_l+0xba0>
 800c01c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c01e:	900a      	str	r0, [sp, #40]	@ 0x28
 800c020:	2000      	movs	r0, #0
 800c022:	930c      	str	r3, [sp, #48]	@ 0x30
 800c024:	4605      	mov	r5, r0
 800c026:	3a30      	subs	r2, #48	@ 0x30
 800c028:	f100 0301 	add.w	r3, r0, #1
 800c02c:	d018      	beq.n	800c060 <_strtod_l+0x240>
 800c02e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c030:	4419      	add	r1, r3
 800c032:	910a      	str	r1, [sp, #40]	@ 0x28
 800c034:	462e      	mov	r6, r5
 800c036:	f04f 0e0a 	mov.w	lr, #10
 800c03a:	1c71      	adds	r1, r6, #1
 800c03c:	eba1 0c05 	sub.w	ip, r1, r5
 800c040:	4563      	cmp	r3, ip
 800c042:	dc15      	bgt.n	800c070 <_strtod_l+0x250>
 800c044:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c048:	182b      	adds	r3, r5, r0
 800c04a:	2b08      	cmp	r3, #8
 800c04c:	f105 0501 	add.w	r5, r5, #1
 800c050:	4405      	add	r5, r0
 800c052:	dc1a      	bgt.n	800c08a <_strtod_l+0x26a>
 800c054:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c056:	230a      	movs	r3, #10
 800c058:	fb03 2301 	mla	r3, r3, r1, r2
 800c05c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c05e:	2300      	movs	r3, #0
 800c060:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c062:	1c51      	adds	r1, r2, #1
 800c064:	9119      	str	r1, [sp, #100]	@ 0x64
 800c066:	7852      	ldrb	r2, [r2, #1]
 800c068:	4618      	mov	r0, r3
 800c06a:	e7c5      	b.n	800bff8 <_strtod_l+0x1d8>
 800c06c:	4648      	mov	r0, r9
 800c06e:	e7ce      	b.n	800c00e <_strtod_l+0x1ee>
 800c070:	2e08      	cmp	r6, #8
 800c072:	dc05      	bgt.n	800c080 <_strtod_l+0x260>
 800c074:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c076:	fb0e f606 	mul.w	r6, lr, r6
 800c07a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c07c:	460e      	mov	r6, r1
 800c07e:	e7dc      	b.n	800c03a <_strtod_l+0x21a>
 800c080:	2910      	cmp	r1, #16
 800c082:	bfd8      	it	le
 800c084:	fb0e f707 	mulle.w	r7, lr, r7
 800c088:	e7f8      	b.n	800c07c <_strtod_l+0x25c>
 800c08a:	2b0f      	cmp	r3, #15
 800c08c:	bfdc      	itt	le
 800c08e:	230a      	movle	r3, #10
 800c090:	fb03 2707 	mlale	r7, r3, r7, r2
 800c094:	e7e3      	b.n	800c05e <_strtod_l+0x23e>
 800c096:	2300      	movs	r3, #0
 800c098:	930a      	str	r3, [sp, #40]	@ 0x28
 800c09a:	2301      	movs	r3, #1
 800c09c:	e77a      	b.n	800bf94 <_strtod_l+0x174>
 800c09e:	f04f 0c00 	mov.w	ip, #0
 800c0a2:	1ca2      	adds	r2, r4, #2
 800c0a4:	9219      	str	r2, [sp, #100]	@ 0x64
 800c0a6:	78a2      	ldrb	r2, [r4, #2]
 800c0a8:	e782      	b.n	800bfb0 <_strtod_l+0x190>
 800c0aa:	f04f 0c01 	mov.w	ip, #1
 800c0ae:	e7f8      	b.n	800c0a2 <_strtod_l+0x282>
 800c0b0:	0801011c 	.word	0x0801011c
 800c0b4:	0800ff69 	.word	0x0800ff69
 800c0b8:	7ff00000 	.word	0x7ff00000
 800c0bc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c0be:	1c51      	adds	r1, r2, #1
 800c0c0:	9119      	str	r1, [sp, #100]	@ 0x64
 800c0c2:	7852      	ldrb	r2, [r2, #1]
 800c0c4:	2a30      	cmp	r2, #48	@ 0x30
 800c0c6:	d0f9      	beq.n	800c0bc <_strtod_l+0x29c>
 800c0c8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c0cc:	2908      	cmp	r1, #8
 800c0ce:	f63f af75 	bhi.w	800bfbc <_strtod_l+0x19c>
 800c0d2:	3a30      	subs	r2, #48	@ 0x30
 800c0d4:	9209      	str	r2, [sp, #36]	@ 0x24
 800c0d6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c0d8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c0da:	f04f 080a 	mov.w	r8, #10
 800c0de:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c0e0:	1c56      	adds	r6, r2, #1
 800c0e2:	9619      	str	r6, [sp, #100]	@ 0x64
 800c0e4:	7852      	ldrb	r2, [r2, #1]
 800c0e6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c0ea:	f1be 0f09 	cmp.w	lr, #9
 800c0ee:	d939      	bls.n	800c164 <_strtod_l+0x344>
 800c0f0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c0f2:	1a76      	subs	r6, r6, r1
 800c0f4:	2e08      	cmp	r6, #8
 800c0f6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c0fa:	dc03      	bgt.n	800c104 <_strtod_l+0x2e4>
 800c0fc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c0fe:	4588      	cmp	r8, r1
 800c100:	bfa8      	it	ge
 800c102:	4688      	movge	r8, r1
 800c104:	f1bc 0f00 	cmp.w	ip, #0
 800c108:	d001      	beq.n	800c10e <_strtod_l+0x2ee>
 800c10a:	f1c8 0800 	rsb	r8, r8, #0
 800c10e:	2d00      	cmp	r5, #0
 800c110:	d14e      	bne.n	800c1b0 <_strtod_l+0x390>
 800c112:	9908      	ldr	r1, [sp, #32]
 800c114:	4308      	orrs	r0, r1
 800c116:	f47f aebc 	bne.w	800be92 <_strtod_l+0x72>
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	f47f aed4 	bne.w	800bec8 <_strtod_l+0xa8>
 800c120:	2a69      	cmp	r2, #105	@ 0x69
 800c122:	d028      	beq.n	800c176 <_strtod_l+0x356>
 800c124:	dc25      	bgt.n	800c172 <_strtod_l+0x352>
 800c126:	2a49      	cmp	r2, #73	@ 0x49
 800c128:	d025      	beq.n	800c176 <_strtod_l+0x356>
 800c12a:	2a4e      	cmp	r2, #78	@ 0x4e
 800c12c:	f47f aecc 	bne.w	800bec8 <_strtod_l+0xa8>
 800c130:	499a      	ldr	r1, [pc, #616]	@ (800c39c <_strtod_l+0x57c>)
 800c132:	a819      	add	r0, sp, #100	@ 0x64
 800c134:	f001 ff10 	bl	800df58 <__match>
 800c138:	2800      	cmp	r0, #0
 800c13a:	f43f aec5 	beq.w	800bec8 <_strtod_l+0xa8>
 800c13e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c140:	781b      	ldrb	r3, [r3, #0]
 800c142:	2b28      	cmp	r3, #40	@ 0x28
 800c144:	d12e      	bne.n	800c1a4 <_strtod_l+0x384>
 800c146:	4996      	ldr	r1, [pc, #600]	@ (800c3a0 <_strtod_l+0x580>)
 800c148:	aa1c      	add	r2, sp, #112	@ 0x70
 800c14a:	a819      	add	r0, sp, #100	@ 0x64
 800c14c:	f001 ff18 	bl	800df80 <__hexnan>
 800c150:	2805      	cmp	r0, #5
 800c152:	d127      	bne.n	800c1a4 <_strtod_l+0x384>
 800c154:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c156:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c15a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c15e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c162:	e696      	b.n	800be92 <_strtod_l+0x72>
 800c164:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c166:	fb08 2101 	mla	r1, r8, r1, r2
 800c16a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c16e:	9209      	str	r2, [sp, #36]	@ 0x24
 800c170:	e7b5      	b.n	800c0de <_strtod_l+0x2be>
 800c172:	2a6e      	cmp	r2, #110	@ 0x6e
 800c174:	e7da      	b.n	800c12c <_strtod_l+0x30c>
 800c176:	498b      	ldr	r1, [pc, #556]	@ (800c3a4 <_strtod_l+0x584>)
 800c178:	a819      	add	r0, sp, #100	@ 0x64
 800c17a:	f001 feed 	bl	800df58 <__match>
 800c17e:	2800      	cmp	r0, #0
 800c180:	f43f aea2 	beq.w	800bec8 <_strtod_l+0xa8>
 800c184:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c186:	4988      	ldr	r1, [pc, #544]	@ (800c3a8 <_strtod_l+0x588>)
 800c188:	3b01      	subs	r3, #1
 800c18a:	a819      	add	r0, sp, #100	@ 0x64
 800c18c:	9319      	str	r3, [sp, #100]	@ 0x64
 800c18e:	f001 fee3 	bl	800df58 <__match>
 800c192:	b910      	cbnz	r0, 800c19a <_strtod_l+0x37a>
 800c194:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c196:	3301      	adds	r3, #1
 800c198:	9319      	str	r3, [sp, #100]	@ 0x64
 800c19a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800c3b8 <_strtod_l+0x598>
 800c19e:	f04f 0a00 	mov.w	sl, #0
 800c1a2:	e676      	b.n	800be92 <_strtod_l+0x72>
 800c1a4:	4881      	ldr	r0, [pc, #516]	@ (800c3ac <_strtod_l+0x58c>)
 800c1a6:	f000 fd9b 	bl	800cce0 <nan>
 800c1aa:	ec5b ab10 	vmov	sl, fp, d0
 800c1ae:	e670      	b.n	800be92 <_strtod_l+0x72>
 800c1b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c1b2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c1b4:	eba8 0303 	sub.w	r3, r8, r3
 800c1b8:	f1b9 0f00 	cmp.w	r9, #0
 800c1bc:	bf08      	it	eq
 800c1be:	46a9      	moveq	r9, r5
 800c1c0:	2d10      	cmp	r5, #16
 800c1c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1c4:	462c      	mov	r4, r5
 800c1c6:	bfa8      	it	ge
 800c1c8:	2410      	movge	r4, #16
 800c1ca:	f7f4 f9a3 	bl	8000514 <__aeabi_ui2d>
 800c1ce:	2d09      	cmp	r5, #9
 800c1d0:	4682      	mov	sl, r0
 800c1d2:	468b      	mov	fp, r1
 800c1d4:	dc13      	bgt.n	800c1fe <_strtod_l+0x3de>
 800c1d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	f43f ae5a 	beq.w	800be92 <_strtod_l+0x72>
 800c1de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1e0:	dd78      	ble.n	800c2d4 <_strtod_l+0x4b4>
 800c1e2:	2b16      	cmp	r3, #22
 800c1e4:	dc5f      	bgt.n	800c2a6 <_strtod_l+0x486>
 800c1e6:	4972      	ldr	r1, [pc, #456]	@ (800c3b0 <_strtod_l+0x590>)
 800c1e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c1ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c1f0:	4652      	mov	r2, sl
 800c1f2:	465b      	mov	r3, fp
 800c1f4:	f7f4 fa08 	bl	8000608 <__aeabi_dmul>
 800c1f8:	4682      	mov	sl, r0
 800c1fa:	468b      	mov	fp, r1
 800c1fc:	e649      	b.n	800be92 <_strtod_l+0x72>
 800c1fe:	4b6c      	ldr	r3, [pc, #432]	@ (800c3b0 <_strtod_l+0x590>)
 800c200:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c204:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c208:	f7f4 f9fe 	bl	8000608 <__aeabi_dmul>
 800c20c:	4682      	mov	sl, r0
 800c20e:	4638      	mov	r0, r7
 800c210:	468b      	mov	fp, r1
 800c212:	f7f4 f97f 	bl	8000514 <__aeabi_ui2d>
 800c216:	4602      	mov	r2, r0
 800c218:	460b      	mov	r3, r1
 800c21a:	4650      	mov	r0, sl
 800c21c:	4659      	mov	r1, fp
 800c21e:	f7f4 f83d 	bl	800029c <__adddf3>
 800c222:	2d0f      	cmp	r5, #15
 800c224:	4682      	mov	sl, r0
 800c226:	468b      	mov	fp, r1
 800c228:	ddd5      	ble.n	800c1d6 <_strtod_l+0x3b6>
 800c22a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c22c:	1b2c      	subs	r4, r5, r4
 800c22e:	441c      	add	r4, r3
 800c230:	2c00      	cmp	r4, #0
 800c232:	f340 8093 	ble.w	800c35c <_strtod_l+0x53c>
 800c236:	f014 030f 	ands.w	r3, r4, #15
 800c23a:	d00a      	beq.n	800c252 <_strtod_l+0x432>
 800c23c:	495c      	ldr	r1, [pc, #368]	@ (800c3b0 <_strtod_l+0x590>)
 800c23e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c242:	4652      	mov	r2, sl
 800c244:	465b      	mov	r3, fp
 800c246:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c24a:	f7f4 f9dd 	bl	8000608 <__aeabi_dmul>
 800c24e:	4682      	mov	sl, r0
 800c250:	468b      	mov	fp, r1
 800c252:	f034 040f 	bics.w	r4, r4, #15
 800c256:	d073      	beq.n	800c340 <_strtod_l+0x520>
 800c258:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c25c:	dd49      	ble.n	800c2f2 <_strtod_l+0x4d2>
 800c25e:	2400      	movs	r4, #0
 800c260:	46a0      	mov	r8, r4
 800c262:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c264:	46a1      	mov	r9, r4
 800c266:	9a05      	ldr	r2, [sp, #20]
 800c268:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800c3b8 <_strtod_l+0x598>
 800c26c:	2322      	movs	r3, #34	@ 0x22
 800c26e:	6013      	str	r3, [r2, #0]
 800c270:	f04f 0a00 	mov.w	sl, #0
 800c274:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c276:	2b00      	cmp	r3, #0
 800c278:	f43f ae0b 	beq.w	800be92 <_strtod_l+0x72>
 800c27c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c27e:	9805      	ldr	r0, [sp, #20]
 800c280:	f002 fab0 	bl	800e7e4 <_Bfree>
 800c284:	9805      	ldr	r0, [sp, #20]
 800c286:	4649      	mov	r1, r9
 800c288:	f002 faac 	bl	800e7e4 <_Bfree>
 800c28c:	9805      	ldr	r0, [sp, #20]
 800c28e:	4641      	mov	r1, r8
 800c290:	f002 faa8 	bl	800e7e4 <_Bfree>
 800c294:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c296:	9805      	ldr	r0, [sp, #20]
 800c298:	f002 faa4 	bl	800e7e4 <_Bfree>
 800c29c:	9805      	ldr	r0, [sp, #20]
 800c29e:	4621      	mov	r1, r4
 800c2a0:	f002 faa0 	bl	800e7e4 <_Bfree>
 800c2a4:	e5f5      	b.n	800be92 <_strtod_l+0x72>
 800c2a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c2a8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c2ac:	4293      	cmp	r3, r2
 800c2ae:	dbbc      	blt.n	800c22a <_strtod_l+0x40a>
 800c2b0:	4c3f      	ldr	r4, [pc, #252]	@ (800c3b0 <_strtod_l+0x590>)
 800c2b2:	f1c5 050f 	rsb	r5, r5, #15
 800c2b6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c2ba:	4652      	mov	r2, sl
 800c2bc:	465b      	mov	r3, fp
 800c2be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2c2:	f7f4 f9a1 	bl	8000608 <__aeabi_dmul>
 800c2c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2c8:	1b5d      	subs	r5, r3, r5
 800c2ca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c2ce:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c2d2:	e78f      	b.n	800c1f4 <_strtod_l+0x3d4>
 800c2d4:	3316      	adds	r3, #22
 800c2d6:	dba8      	blt.n	800c22a <_strtod_l+0x40a>
 800c2d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c2da:	eba3 0808 	sub.w	r8, r3, r8
 800c2de:	4b34      	ldr	r3, [pc, #208]	@ (800c3b0 <_strtod_l+0x590>)
 800c2e0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c2e4:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c2e8:	4650      	mov	r0, sl
 800c2ea:	4659      	mov	r1, fp
 800c2ec:	f7f4 fab6 	bl	800085c <__aeabi_ddiv>
 800c2f0:	e782      	b.n	800c1f8 <_strtod_l+0x3d8>
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	4f2f      	ldr	r7, [pc, #188]	@ (800c3b4 <_strtod_l+0x594>)
 800c2f6:	1124      	asrs	r4, r4, #4
 800c2f8:	4650      	mov	r0, sl
 800c2fa:	4659      	mov	r1, fp
 800c2fc:	461e      	mov	r6, r3
 800c2fe:	2c01      	cmp	r4, #1
 800c300:	dc21      	bgt.n	800c346 <_strtod_l+0x526>
 800c302:	b10b      	cbz	r3, 800c308 <_strtod_l+0x4e8>
 800c304:	4682      	mov	sl, r0
 800c306:	468b      	mov	fp, r1
 800c308:	492a      	ldr	r1, [pc, #168]	@ (800c3b4 <_strtod_l+0x594>)
 800c30a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c30e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c312:	4652      	mov	r2, sl
 800c314:	465b      	mov	r3, fp
 800c316:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c31a:	f7f4 f975 	bl	8000608 <__aeabi_dmul>
 800c31e:	4b26      	ldr	r3, [pc, #152]	@ (800c3b8 <_strtod_l+0x598>)
 800c320:	460a      	mov	r2, r1
 800c322:	400b      	ands	r3, r1
 800c324:	4925      	ldr	r1, [pc, #148]	@ (800c3bc <_strtod_l+0x59c>)
 800c326:	428b      	cmp	r3, r1
 800c328:	4682      	mov	sl, r0
 800c32a:	d898      	bhi.n	800c25e <_strtod_l+0x43e>
 800c32c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c330:	428b      	cmp	r3, r1
 800c332:	bf86      	itte	hi
 800c334:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800c3c0 <_strtod_l+0x5a0>
 800c338:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800c33c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c340:	2300      	movs	r3, #0
 800c342:	9308      	str	r3, [sp, #32]
 800c344:	e076      	b.n	800c434 <_strtod_l+0x614>
 800c346:	07e2      	lsls	r2, r4, #31
 800c348:	d504      	bpl.n	800c354 <_strtod_l+0x534>
 800c34a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c34e:	f7f4 f95b 	bl	8000608 <__aeabi_dmul>
 800c352:	2301      	movs	r3, #1
 800c354:	3601      	adds	r6, #1
 800c356:	1064      	asrs	r4, r4, #1
 800c358:	3708      	adds	r7, #8
 800c35a:	e7d0      	b.n	800c2fe <_strtod_l+0x4de>
 800c35c:	d0f0      	beq.n	800c340 <_strtod_l+0x520>
 800c35e:	4264      	negs	r4, r4
 800c360:	f014 020f 	ands.w	r2, r4, #15
 800c364:	d00a      	beq.n	800c37c <_strtod_l+0x55c>
 800c366:	4b12      	ldr	r3, [pc, #72]	@ (800c3b0 <_strtod_l+0x590>)
 800c368:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c36c:	4650      	mov	r0, sl
 800c36e:	4659      	mov	r1, fp
 800c370:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c374:	f7f4 fa72 	bl	800085c <__aeabi_ddiv>
 800c378:	4682      	mov	sl, r0
 800c37a:	468b      	mov	fp, r1
 800c37c:	1124      	asrs	r4, r4, #4
 800c37e:	d0df      	beq.n	800c340 <_strtod_l+0x520>
 800c380:	2c1f      	cmp	r4, #31
 800c382:	dd1f      	ble.n	800c3c4 <_strtod_l+0x5a4>
 800c384:	2400      	movs	r4, #0
 800c386:	46a0      	mov	r8, r4
 800c388:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c38a:	46a1      	mov	r9, r4
 800c38c:	9a05      	ldr	r2, [sp, #20]
 800c38e:	2322      	movs	r3, #34	@ 0x22
 800c390:	f04f 0a00 	mov.w	sl, #0
 800c394:	f04f 0b00 	mov.w	fp, #0
 800c398:	6013      	str	r3, [r2, #0]
 800c39a:	e76b      	b.n	800c274 <_strtod_l+0x454>
 800c39c:	0800ff3d 	.word	0x0800ff3d
 800c3a0:	08010108 	.word	0x08010108
 800c3a4:	0800ff35 	.word	0x0800ff35
 800c3a8:	0800ff76 	.word	0x0800ff76
 800c3ac:	08010105 	.word	0x08010105
 800c3b0:	08010290 	.word	0x08010290
 800c3b4:	08010268 	.word	0x08010268
 800c3b8:	7ff00000 	.word	0x7ff00000
 800c3bc:	7ca00000 	.word	0x7ca00000
 800c3c0:	7fefffff 	.word	0x7fefffff
 800c3c4:	f014 0310 	ands.w	r3, r4, #16
 800c3c8:	bf18      	it	ne
 800c3ca:	236a      	movne	r3, #106	@ 0x6a
 800c3cc:	4ea9      	ldr	r6, [pc, #676]	@ (800c674 <_strtod_l+0x854>)
 800c3ce:	9308      	str	r3, [sp, #32]
 800c3d0:	4650      	mov	r0, sl
 800c3d2:	4659      	mov	r1, fp
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	07e7      	lsls	r7, r4, #31
 800c3d8:	d504      	bpl.n	800c3e4 <_strtod_l+0x5c4>
 800c3da:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c3de:	f7f4 f913 	bl	8000608 <__aeabi_dmul>
 800c3e2:	2301      	movs	r3, #1
 800c3e4:	1064      	asrs	r4, r4, #1
 800c3e6:	f106 0608 	add.w	r6, r6, #8
 800c3ea:	d1f4      	bne.n	800c3d6 <_strtod_l+0x5b6>
 800c3ec:	b10b      	cbz	r3, 800c3f2 <_strtod_l+0x5d2>
 800c3ee:	4682      	mov	sl, r0
 800c3f0:	468b      	mov	fp, r1
 800c3f2:	9b08      	ldr	r3, [sp, #32]
 800c3f4:	b1b3      	cbz	r3, 800c424 <_strtod_l+0x604>
 800c3f6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c3fa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	4659      	mov	r1, fp
 800c402:	dd0f      	ble.n	800c424 <_strtod_l+0x604>
 800c404:	2b1f      	cmp	r3, #31
 800c406:	dd56      	ble.n	800c4b6 <_strtod_l+0x696>
 800c408:	2b34      	cmp	r3, #52	@ 0x34
 800c40a:	bfde      	ittt	le
 800c40c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800c410:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c414:	4093      	lslle	r3, r2
 800c416:	f04f 0a00 	mov.w	sl, #0
 800c41a:	bfcc      	ite	gt
 800c41c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c420:	ea03 0b01 	andle.w	fp, r3, r1
 800c424:	2200      	movs	r2, #0
 800c426:	2300      	movs	r3, #0
 800c428:	4650      	mov	r0, sl
 800c42a:	4659      	mov	r1, fp
 800c42c:	f7f4 fb54 	bl	8000ad8 <__aeabi_dcmpeq>
 800c430:	2800      	cmp	r0, #0
 800c432:	d1a7      	bne.n	800c384 <_strtod_l+0x564>
 800c434:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c436:	9300      	str	r3, [sp, #0]
 800c438:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c43a:	9805      	ldr	r0, [sp, #20]
 800c43c:	462b      	mov	r3, r5
 800c43e:	464a      	mov	r2, r9
 800c440:	f002 fa38 	bl	800e8b4 <__s2b>
 800c444:	900b      	str	r0, [sp, #44]	@ 0x2c
 800c446:	2800      	cmp	r0, #0
 800c448:	f43f af09 	beq.w	800c25e <_strtod_l+0x43e>
 800c44c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c44e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c450:	2a00      	cmp	r2, #0
 800c452:	eba3 0308 	sub.w	r3, r3, r8
 800c456:	bfa8      	it	ge
 800c458:	2300      	movge	r3, #0
 800c45a:	9312      	str	r3, [sp, #72]	@ 0x48
 800c45c:	2400      	movs	r4, #0
 800c45e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c462:	9316      	str	r3, [sp, #88]	@ 0x58
 800c464:	46a0      	mov	r8, r4
 800c466:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c468:	9805      	ldr	r0, [sp, #20]
 800c46a:	6859      	ldr	r1, [r3, #4]
 800c46c:	f002 f97a 	bl	800e764 <_Balloc>
 800c470:	4681      	mov	r9, r0
 800c472:	2800      	cmp	r0, #0
 800c474:	f43f aef7 	beq.w	800c266 <_strtod_l+0x446>
 800c478:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c47a:	691a      	ldr	r2, [r3, #16]
 800c47c:	3202      	adds	r2, #2
 800c47e:	f103 010c 	add.w	r1, r3, #12
 800c482:	0092      	lsls	r2, r2, #2
 800c484:	300c      	adds	r0, #12
 800c486:	f000 fc1b 	bl	800ccc0 <memcpy>
 800c48a:	ec4b ab10 	vmov	d0, sl, fp
 800c48e:	9805      	ldr	r0, [sp, #20]
 800c490:	aa1c      	add	r2, sp, #112	@ 0x70
 800c492:	a91b      	add	r1, sp, #108	@ 0x6c
 800c494:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c498:	f002 fd40 	bl	800ef1c <__d2b>
 800c49c:	901a      	str	r0, [sp, #104]	@ 0x68
 800c49e:	2800      	cmp	r0, #0
 800c4a0:	f43f aee1 	beq.w	800c266 <_strtod_l+0x446>
 800c4a4:	9805      	ldr	r0, [sp, #20]
 800c4a6:	2101      	movs	r1, #1
 800c4a8:	f002 fa9a 	bl	800e9e0 <__i2b>
 800c4ac:	4680      	mov	r8, r0
 800c4ae:	b948      	cbnz	r0, 800c4c4 <_strtod_l+0x6a4>
 800c4b0:	f04f 0800 	mov.w	r8, #0
 800c4b4:	e6d7      	b.n	800c266 <_strtod_l+0x446>
 800c4b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c4ba:	fa02 f303 	lsl.w	r3, r2, r3
 800c4be:	ea03 0a0a 	and.w	sl, r3, sl
 800c4c2:	e7af      	b.n	800c424 <_strtod_l+0x604>
 800c4c4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c4c6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c4c8:	2d00      	cmp	r5, #0
 800c4ca:	bfab      	itete	ge
 800c4cc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c4ce:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c4d0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c4d2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c4d4:	bfac      	ite	ge
 800c4d6:	18ef      	addge	r7, r5, r3
 800c4d8:	1b5e      	sublt	r6, r3, r5
 800c4da:	9b08      	ldr	r3, [sp, #32]
 800c4dc:	1aed      	subs	r5, r5, r3
 800c4de:	4415      	add	r5, r2
 800c4e0:	4b65      	ldr	r3, [pc, #404]	@ (800c678 <_strtod_l+0x858>)
 800c4e2:	3d01      	subs	r5, #1
 800c4e4:	429d      	cmp	r5, r3
 800c4e6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c4ea:	da50      	bge.n	800c58e <_strtod_l+0x76e>
 800c4ec:	1b5b      	subs	r3, r3, r5
 800c4ee:	2b1f      	cmp	r3, #31
 800c4f0:	eba2 0203 	sub.w	r2, r2, r3
 800c4f4:	f04f 0101 	mov.w	r1, #1
 800c4f8:	dc3d      	bgt.n	800c576 <_strtod_l+0x756>
 800c4fa:	fa01 f303 	lsl.w	r3, r1, r3
 800c4fe:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c500:	2300      	movs	r3, #0
 800c502:	9310      	str	r3, [sp, #64]	@ 0x40
 800c504:	18bd      	adds	r5, r7, r2
 800c506:	9b08      	ldr	r3, [sp, #32]
 800c508:	42af      	cmp	r7, r5
 800c50a:	4416      	add	r6, r2
 800c50c:	441e      	add	r6, r3
 800c50e:	463b      	mov	r3, r7
 800c510:	bfa8      	it	ge
 800c512:	462b      	movge	r3, r5
 800c514:	42b3      	cmp	r3, r6
 800c516:	bfa8      	it	ge
 800c518:	4633      	movge	r3, r6
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	bfc2      	ittt	gt
 800c51e:	1aed      	subgt	r5, r5, r3
 800c520:	1af6      	subgt	r6, r6, r3
 800c522:	1aff      	subgt	r7, r7, r3
 800c524:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c526:	2b00      	cmp	r3, #0
 800c528:	dd16      	ble.n	800c558 <_strtod_l+0x738>
 800c52a:	4641      	mov	r1, r8
 800c52c:	9805      	ldr	r0, [sp, #20]
 800c52e:	461a      	mov	r2, r3
 800c530:	f002 fb0e 	bl	800eb50 <__pow5mult>
 800c534:	4680      	mov	r8, r0
 800c536:	2800      	cmp	r0, #0
 800c538:	d0ba      	beq.n	800c4b0 <_strtod_l+0x690>
 800c53a:	4601      	mov	r1, r0
 800c53c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c53e:	9805      	ldr	r0, [sp, #20]
 800c540:	f002 fa64 	bl	800ea0c <__multiply>
 800c544:	900a      	str	r0, [sp, #40]	@ 0x28
 800c546:	2800      	cmp	r0, #0
 800c548:	f43f ae8d 	beq.w	800c266 <_strtod_l+0x446>
 800c54c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c54e:	9805      	ldr	r0, [sp, #20]
 800c550:	f002 f948 	bl	800e7e4 <_Bfree>
 800c554:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c556:	931a      	str	r3, [sp, #104]	@ 0x68
 800c558:	2d00      	cmp	r5, #0
 800c55a:	dc1d      	bgt.n	800c598 <_strtod_l+0x778>
 800c55c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c55e:	2b00      	cmp	r3, #0
 800c560:	dd23      	ble.n	800c5aa <_strtod_l+0x78a>
 800c562:	4649      	mov	r1, r9
 800c564:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c566:	9805      	ldr	r0, [sp, #20]
 800c568:	f002 faf2 	bl	800eb50 <__pow5mult>
 800c56c:	4681      	mov	r9, r0
 800c56e:	b9e0      	cbnz	r0, 800c5aa <_strtod_l+0x78a>
 800c570:	f04f 0900 	mov.w	r9, #0
 800c574:	e677      	b.n	800c266 <_strtod_l+0x446>
 800c576:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c57a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c57e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c582:	35e2      	adds	r5, #226	@ 0xe2
 800c584:	fa01 f305 	lsl.w	r3, r1, r5
 800c588:	9310      	str	r3, [sp, #64]	@ 0x40
 800c58a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c58c:	e7ba      	b.n	800c504 <_strtod_l+0x6e4>
 800c58e:	2300      	movs	r3, #0
 800c590:	9310      	str	r3, [sp, #64]	@ 0x40
 800c592:	2301      	movs	r3, #1
 800c594:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c596:	e7b5      	b.n	800c504 <_strtod_l+0x6e4>
 800c598:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c59a:	9805      	ldr	r0, [sp, #20]
 800c59c:	462a      	mov	r2, r5
 800c59e:	f002 fb31 	bl	800ec04 <__lshift>
 800c5a2:	901a      	str	r0, [sp, #104]	@ 0x68
 800c5a4:	2800      	cmp	r0, #0
 800c5a6:	d1d9      	bne.n	800c55c <_strtod_l+0x73c>
 800c5a8:	e65d      	b.n	800c266 <_strtod_l+0x446>
 800c5aa:	2e00      	cmp	r6, #0
 800c5ac:	dd07      	ble.n	800c5be <_strtod_l+0x79e>
 800c5ae:	4649      	mov	r1, r9
 800c5b0:	9805      	ldr	r0, [sp, #20]
 800c5b2:	4632      	mov	r2, r6
 800c5b4:	f002 fb26 	bl	800ec04 <__lshift>
 800c5b8:	4681      	mov	r9, r0
 800c5ba:	2800      	cmp	r0, #0
 800c5bc:	d0d8      	beq.n	800c570 <_strtod_l+0x750>
 800c5be:	2f00      	cmp	r7, #0
 800c5c0:	dd08      	ble.n	800c5d4 <_strtod_l+0x7b4>
 800c5c2:	4641      	mov	r1, r8
 800c5c4:	9805      	ldr	r0, [sp, #20]
 800c5c6:	463a      	mov	r2, r7
 800c5c8:	f002 fb1c 	bl	800ec04 <__lshift>
 800c5cc:	4680      	mov	r8, r0
 800c5ce:	2800      	cmp	r0, #0
 800c5d0:	f43f ae49 	beq.w	800c266 <_strtod_l+0x446>
 800c5d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c5d6:	9805      	ldr	r0, [sp, #20]
 800c5d8:	464a      	mov	r2, r9
 800c5da:	f002 fb9b 	bl	800ed14 <__mdiff>
 800c5de:	4604      	mov	r4, r0
 800c5e0:	2800      	cmp	r0, #0
 800c5e2:	f43f ae40 	beq.w	800c266 <_strtod_l+0x446>
 800c5e6:	68c3      	ldr	r3, [r0, #12]
 800c5e8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	60c3      	str	r3, [r0, #12]
 800c5ee:	4641      	mov	r1, r8
 800c5f0:	f002 fb74 	bl	800ecdc <__mcmp>
 800c5f4:	2800      	cmp	r0, #0
 800c5f6:	da45      	bge.n	800c684 <_strtod_l+0x864>
 800c5f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5fa:	ea53 030a 	orrs.w	r3, r3, sl
 800c5fe:	d16b      	bne.n	800c6d8 <_strtod_l+0x8b8>
 800c600:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c604:	2b00      	cmp	r3, #0
 800c606:	d167      	bne.n	800c6d8 <_strtod_l+0x8b8>
 800c608:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c60c:	0d1b      	lsrs	r3, r3, #20
 800c60e:	051b      	lsls	r3, r3, #20
 800c610:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c614:	d960      	bls.n	800c6d8 <_strtod_l+0x8b8>
 800c616:	6963      	ldr	r3, [r4, #20]
 800c618:	b913      	cbnz	r3, 800c620 <_strtod_l+0x800>
 800c61a:	6923      	ldr	r3, [r4, #16]
 800c61c:	2b01      	cmp	r3, #1
 800c61e:	dd5b      	ble.n	800c6d8 <_strtod_l+0x8b8>
 800c620:	4621      	mov	r1, r4
 800c622:	2201      	movs	r2, #1
 800c624:	9805      	ldr	r0, [sp, #20]
 800c626:	f002 faed 	bl	800ec04 <__lshift>
 800c62a:	4641      	mov	r1, r8
 800c62c:	4604      	mov	r4, r0
 800c62e:	f002 fb55 	bl	800ecdc <__mcmp>
 800c632:	2800      	cmp	r0, #0
 800c634:	dd50      	ble.n	800c6d8 <_strtod_l+0x8b8>
 800c636:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c63a:	9a08      	ldr	r2, [sp, #32]
 800c63c:	0d1b      	lsrs	r3, r3, #20
 800c63e:	051b      	lsls	r3, r3, #20
 800c640:	2a00      	cmp	r2, #0
 800c642:	d06a      	beq.n	800c71a <_strtod_l+0x8fa>
 800c644:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c648:	d867      	bhi.n	800c71a <_strtod_l+0x8fa>
 800c64a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c64e:	f67f ae9d 	bls.w	800c38c <_strtod_l+0x56c>
 800c652:	4b0a      	ldr	r3, [pc, #40]	@ (800c67c <_strtod_l+0x85c>)
 800c654:	4650      	mov	r0, sl
 800c656:	4659      	mov	r1, fp
 800c658:	2200      	movs	r2, #0
 800c65a:	f7f3 ffd5 	bl	8000608 <__aeabi_dmul>
 800c65e:	4b08      	ldr	r3, [pc, #32]	@ (800c680 <_strtod_l+0x860>)
 800c660:	400b      	ands	r3, r1
 800c662:	4682      	mov	sl, r0
 800c664:	468b      	mov	fp, r1
 800c666:	2b00      	cmp	r3, #0
 800c668:	f47f ae08 	bne.w	800c27c <_strtod_l+0x45c>
 800c66c:	9a05      	ldr	r2, [sp, #20]
 800c66e:	2322      	movs	r3, #34	@ 0x22
 800c670:	6013      	str	r3, [r2, #0]
 800c672:	e603      	b.n	800c27c <_strtod_l+0x45c>
 800c674:	08010130 	.word	0x08010130
 800c678:	fffffc02 	.word	0xfffffc02
 800c67c:	39500000 	.word	0x39500000
 800c680:	7ff00000 	.word	0x7ff00000
 800c684:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800c688:	d165      	bne.n	800c756 <_strtod_l+0x936>
 800c68a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c68c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c690:	b35a      	cbz	r2, 800c6ea <_strtod_l+0x8ca>
 800c692:	4a9f      	ldr	r2, [pc, #636]	@ (800c910 <_strtod_l+0xaf0>)
 800c694:	4293      	cmp	r3, r2
 800c696:	d12b      	bne.n	800c6f0 <_strtod_l+0x8d0>
 800c698:	9b08      	ldr	r3, [sp, #32]
 800c69a:	4651      	mov	r1, sl
 800c69c:	b303      	cbz	r3, 800c6e0 <_strtod_l+0x8c0>
 800c69e:	4b9d      	ldr	r3, [pc, #628]	@ (800c914 <_strtod_l+0xaf4>)
 800c6a0:	465a      	mov	r2, fp
 800c6a2:	4013      	ands	r3, r2
 800c6a4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c6a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c6ac:	d81b      	bhi.n	800c6e6 <_strtod_l+0x8c6>
 800c6ae:	0d1b      	lsrs	r3, r3, #20
 800c6b0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c6b4:	fa02 f303 	lsl.w	r3, r2, r3
 800c6b8:	4299      	cmp	r1, r3
 800c6ba:	d119      	bne.n	800c6f0 <_strtod_l+0x8d0>
 800c6bc:	4b96      	ldr	r3, [pc, #600]	@ (800c918 <_strtod_l+0xaf8>)
 800c6be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c6c0:	429a      	cmp	r2, r3
 800c6c2:	d102      	bne.n	800c6ca <_strtod_l+0x8aa>
 800c6c4:	3101      	adds	r1, #1
 800c6c6:	f43f adce 	beq.w	800c266 <_strtod_l+0x446>
 800c6ca:	4b92      	ldr	r3, [pc, #584]	@ (800c914 <_strtod_l+0xaf4>)
 800c6cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c6ce:	401a      	ands	r2, r3
 800c6d0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c6d4:	f04f 0a00 	mov.w	sl, #0
 800c6d8:	9b08      	ldr	r3, [sp, #32]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d1b9      	bne.n	800c652 <_strtod_l+0x832>
 800c6de:	e5cd      	b.n	800c27c <_strtod_l+0x45c>
 800c6e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c6e4:	e7e8      	b.n	800c6b8 <_strtod_l+0x898>
 800c6e6:	4613      	mov	r3, r2
 800c6e8:	e7e6      	b.n	800c6b8 <_strtod_l+0x898>
 800c6ea:	ea53 030a 	orrs.w	r3, r3, sl
 800c6ee:	d0a2      	beq.n	800c636 <_strtod_l+0x816>
 800c6f0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c6f2:	b1db      	cbz	r3, 800c72c <_strtod_l+0x90c>
 800c6f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c6f6:	4213      	tst	r3, r2
 800c6f8:	d0ee      	beq.n	800c6d8 <_strtod_l+0x8b8>
 800c6fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c6fc:	9a08      	ldr	r2, [sp, #32]
 800c6fe:	4650      	mov	r0, sl
 800c700:	4659      	mov	r1, fp
 800c702:	b1bb      	cbz	r3, 800c734 <_strtod_l+0x914>
 800c704:	f7ff fb6e 	bl	800bde4 <sulp>
 800c708:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c70c:	ec53 2b10 	vmov	r2, r3, d0
 800c710:	f7f3 fdc4 	bl	800029c <__adddf3>
 800c714:	4682      	mov	sl, r0
 800c716:	468b      	mov	fp, r1
 800c718:	e7de      	b.n	800c6d8 <_strtod_l+0x8b8>
 800c71a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c71e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c722:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c726:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800c72a:	e7d5      	b.n	800c6d8 <_strtod_l+0x8b8>
 800c72c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c72e:	ea13 0f0a 	tst.w	r3, sl
 800c732:	e7e1      	b.n	800c6f8 <_strtod_l+0x8d8>
 800c734:	f7ff fb56 	bl	800bde4 <sulp>
 800c738:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c73c:	ec53 2b10 	vmov	r2, r3, d0
 800c740:	f7f3 fdaa 	bl	8000298 <__aeabi_dsub>
 800c744:	2200      	movs	r2, #0
 800c746:	2300      	movs	r3, #0
 800c748:	4682      	mov	sl, r0
 800c74a:	468b      	mov	fp, r1
 800c74c:	f7f4 f9c4 	bl	8000ad8 <__aeabi_dcmpeq>
 800c750:	2800      	cmp	r0, #0
 800c752:	d0c1      	beq.n	800c6d8 <_strtod_l+0x8b8>
 800c754:	e61a      	b.n	800c38c <_strtod_l+0x56c>
 800c756:	4641      	mov	r1, r8
 800c758:	4620      	mov	r0, r4
 800c75a:	f002 fc37 	bl	800efcc <__ratio>
 800c75e:	ec57 6b10 	vmov	r6, r7, d0
 800c762:	2200      	movs	r2, #0
 800c764:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c768:	4630      	mov	r0, r6
 800c76a:	4639      	mov	r1, r7
 800c76c:	f7f4 f9c8 	bl	8000b00 <__aeabi_dcmple>
 800c770:	2800      	cmp	r0, #0
 800c772:	d06f      	beq.n	800c854 <_strtod_l+0xa34>
 800c774:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c776:	2b00      	cmp	r3, #0
 800c778:	d17a      	bne.n	800c870 <_strtod_l+0xa50>
 800c77a:	f1ba 0f00 	cmp.w	sl, #0
 800c77e:	d158      	bne.n	800c832 <_strtod_l+0xa12>
 800c780:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c782:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c786:	2b00      	cmp	r3, #0
 800c788:	d15a      	bne.n	800c840 <_strtod_l+0xa20>
 800c78a:	4b64      	ldr	r3, [pc, #400]	@ (800c91c <_strtod_l+0xafc>)
 800c78c:	2200      	movs	r2, #0
 800c78e:	4630      	mov	r0, r6
 800c790:	4639      	mov	r1, r7
 800c792:	f7f4 f9ab 	bl	8000aec <__aeabi_dcmplt>
 800c796:	2800      	cmp	r0, #0
 800c798:	d159      	bne.n	800c84e <_strtod_l+0xa2e>
 800c79a:	4630      	mov	r0, r6
 800c79c:	4639      	mov	r1, r7
 800c79e:	4b60      	ldr	r3, [pc, #384]	@ (800c920 <_strtod_l+0xb00>)
 800c7a0:	2200      	movs	r2, #0
 800c7a2:	f7f3 ff31 	bl	8000608 <__aeabi_dmul>
 800c7a6:	4606      	mov	r6, r0
 800c7a8:	460f      	mov	r7, r1
 800c7aa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c7ae:	9606      	str	r6, [sp, #24]
 800c7b0:	9307      	str	r3, [sp, #28]
 800c7b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c7b6:	4d57      	ldr	r5, [pc, #348]	@ (800c914 <_strtod_l+0xaf4>)
 800c7b8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c7bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c7be:	401d      	ands	r5, r3
 800c7c0:	4b58      	ldr	r3, [pc, #352]	@ (800c924 <_strtod_l+0xb04>)
 800c7c2:	429d      	cmp	r5, r3
 800c7c4:	f040 80b2 	bne.w	800c92c <_strtod_l+0xb0c>
 800c7c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c7ca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c7ce:	ec4b ab10 	vmov	d0, sl, fp
 800c7d2:	f002 fb33 	bl	800ee3c <__ulp>
 800c7d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c7da:	ec51 0b10 	vmov	r0, r1, d0
 800c7de:	f7f3 ff13 	bl	8000608 <__aeabi_dmul>
 800c7e2:	4652      	mov	r2, sl
 800c7e4:	465b      	mov	r3, fp
 800c7e6:	f7f3 fd59 	bl	800029c <__adddf3>
 800c7ea:	460b      	mov	r3, r1
 800c7ec:	4949      	ldr	r1, [pc, #292]	@ (800c914 <_strtod_l+0xaf4>)
 800c7ee:	4a4e      	ldr	r2, [pc, #312]	@ (800c928 <_strtod_l+0xb08>)
 800c7f0:	4019      	ands	r1, r3
 800c7f2:	4291      	cmp	r1, r2
 800c7f4:	4682      	mov	sl, r0
 800c7f6:	d942      	bls.n	800c87e <_strtod_l+0xa5e>
 800c7f8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c7fa:	4b47      	ldr	r3, [pc, #284]	@ (800c918 <_strtod_l+0xaf8>)
 800c7fc:	429a      	cmp	r2, r3
 800c7fe:	d103      	bne.n	800c808 <_strtod_l+0x9e8>
 800c800:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c802:	3301      	adds	r3, #1
 800c804:	f43f ad2f 	beq.w	800c266 <_strtod_l+0x446>
 800c808:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800c918 <_strtod_l+0xaf8>
 800c80c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800c810:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c812:	9805      	ldr	r0, [sp, #20]
 800c814:	f001 ffe6 	bl	800e7e4 <_Bfree>
 800c818:	9805      	ldr	r0, [sp, #20]
 800c81a:	4649      	mov	r1, r9
 800c81c:	f001 ffe2 	bl	800e7e4 <_Bfree>
 800c820:	9805      	ldr	r0, [sp, #20]
 800c822:	4641      	mov	r1, r8
 800c824:	f001 ffde 	bl	800e7e4 <_Bfree>
 800c828:	9805      	ldr	r0, [sp, #20]
 800c82a:	4621      	mov	r1, r4
 800c82c:	f001 ffda 	bl	800e7e4 <_Bfree>
 800c830:	e619      	b.n	800c466 <_strtod_l+0x646>
 800c832:	f1ba 0f01 	cmp.w	sl, #1
 800c836:	d103      	bne.n	800c840 <_strtod_l+0xa20>
 800c838:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	f43f ada6 	beq.w	800c38c <_strtod_l+0x56c>
 800c840:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800c8f0 <_strtod_l+0xad0>
 800c844:	4f35      	ldr	r7, [pc, #212]	@ (800c91c <_strtod_l+0xafc>)
 800c846:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c84a:	2600      	movs	r6, #0
 800c84c:	e7b1      	b.n	800c7b2 <_strtod_l+0x992>
 800c84e:	4f34      	ldr	r7, [pc, #208]	@ (800c920 <_strtod_l+0xb00>)
 800c850:	2600      	movs	r6, #0
 800c852:	e7aa      	b.n	800c7aa <_strtod_l+0x98a>
 800c854:	4b32      	ldr	r3, [pc, #200]	@ (800c920 <_strtod_l+0xb00>)
 800c856:	4630      	mov	r0, r6
 800c858:	4639      	mov	r1, r7
 800c85a:	2200      	movs	r2, #0
 800c85c:	f7f3 fed4 	bl	8000608 <__aeabi_dmul>
 800c860:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c862:	4606      	mov	r6, r0
 800c864:	460f      	mov	r7, r1
 800c866:	2b00      	cmp	r3, #0
 800c868:	d09f      	beq.n	800c7aa <_strtod_l+0x98a>
 800c86a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c86e:	e7a0      	b.n	800c7b2 <_strtod_l+0x992>
 800c870:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800c8f8 <_strtod_l+0xad8>
 800c874:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c878:	ec57 6b17 	vmov	r6, r7, d7
 800c87c:	e799      	b.n	800c7b2 <_strtod_l+0x992>
 800c87e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c882:	9b08      	ldr	r3, [sp, #32]
 800c884:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d1c1      	bne.n	800c810 <_strtod_l+0x9f0>
 800c88c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c890:	0d1b      	lsrs	r3, r3, #20
 800c892:	051b      	lsls	r3, r3, #20
 800c894:	429d      	cmp	r5, r3
 800c896:	d1bb      	bne.n	800c810 <_strtod_l+0x9f0>
 800c898:	4630      	mov	r0, r6
 800c89a:	4639      	mov	r1, r7
 800c89c:	f7f4 fa14 	bl	8000cc8 <__aeabi_d2lz>
 800c8a0:	f7f3 fe84 	bl	80005ac <__aeabi_l2d>
 800c8a4:	4602      	mov	r2, r0
 800c8a6:	460b      	mov	r3, r1
 800c8a8:	4630      	mov	r0, r6
 800c8aa:	4639      	mov	r1, r7
 800c8ac:	f7f3 fcf4 	bl	8000298 <__aeabi_dsub>
 800c8b0:	460b      	mov	r3, r1
 800c8b2:	4602      	mov	r2, r0
 800c8b4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c8b8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c8bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c8be:	ea46 060a 	orr.w	r6, r6, sl
 800c8c2:	431e      	orrs	r6, r3
 800c8c4:	d06f      	beq.n	800c9a6 <_strtod_l+0xb86>
 800c8c6:	a30e      	add	r3, pc, #56	@ (adr r3, 800c900 <_strtod_l+0xae0>)
 800c8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8cc:	f7f4 f90e 	bl	8000aec <__aeabi_dcmplt>
 800c8d0:	2800      	cmp	r0, #0
 800c8d2:	f47f acd3 	bne.w	800c27c <_strtod_l+0x45c>
 800c8d6:	a30c      	add	r3, pc, #48	@ (adr r3, 800c908 <_strtod_l+0xae8>)
 800c8d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c8e0:	f7f4 f922 	bl	8000b28 <__aeabi_dcmpgt>
 800c8e4:	2800      	cmp	r0, #0
 800c8e6:	d093      	beq.n	800c810 <_strtod_l+0x9f0>
 800c8e8:	e4c8      	b.n	800c27c <_strtod_l+0x45c>
 800c8ea:	bf00      	nop
 800c8ec:	f3af 8000 	nop.w
 800c8f0:	00000000 	.word	0x00000000
 800c8f4:	bff00000 	.word	0xbff00000
 800c8f8:	00000000 	.word	0x00000000
 800c8fc:	3ff00000 	.word	0x3ff00000
 800c900:	94a03595 	.word	0x94a03595
 800c904:	3fdfffff 	.word	0x3fdfffff
 800c908:	35afe535 	.word	0x35afe535
 800c90c:	3fe00000 	.word	0x3fe00000
 800c910:	000fffff 	.word	0x000fffff
 800c914:	7ff00000 	.word	0x7ff00000
 800c918:	7fefffff 	.word	0x7fefffff
 800c91c:	3ff00000 	.word	0x3ff00000
 800c920:	3fe00000 	.word	0x3fe00000
 800c924:	7fe00000 	.word	0x7fe00000
 800c928:	7c9fffff 	.word	0x7c9fffff
 800c92c:	9b08      	ldr	r3, [sp, #32]
 800c92e:	b323      	cbz	r3, 800c97a <_strtod_l+0xb5a>
 800c930:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800c934:	d821      	bhi.n	800c97a <_strtod_l+0xb5a>
 800c936:	a328      	add	r3, pc, #160	@ (adr r3, 800c9d8 <_strtod_l+0xbb8>)
 800c938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c93c:	4630      	mov	r0, r6
 800c93e:	4639      	mov	r1, r7
 800c940:	f7f4 f8de 	bl	8000b00 <__aeabi_dcmple>
 800c944:	b1a0      	cbz	r0, 800c970 <_strtod_l+0xb50>
 800c946:	4639      	mov	r1, r7
 800c948:	4630      	mov	r0, r6
 800c94a:	f7f4 f935 	bl	8000bb8 <__aeabi_d2uiz>
 800c94e:	2801      	cmp	r0, #1
 800c950:	bf38      	it	cc
 800c952:	2001      	movcc	r0, #1
 800c954:	f7f3 fdde 	bl	8000514 <__aeabi_ui2d>
 800c958:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c95a:	4606      	mov	r6, r0
 800c95c:	460f      	mov	r7, r1
 800c95e:	b9fb      	cbnz	r3, 800c9a0 <_strtod_l+0xb80>
 800c960:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c964:	9014      	str	r0, [sp, #80]	@ 0x50
 800c966:	9315      	str	r3, [sp, #84]	@ 0x54
 800c968:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800c96c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c970:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c972:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800c976:	1b5b      	subs	r3, r3, r5
 800c978:	9311      	str	r3, [sp, #68]	@ 0x44
 800c97a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c97e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800c982:	f002 fa5b 	bl	800ee3c <__ulp>
 800c986:	4650      	mov	r0, sl
 800c988:	ec53 2b10 	vmov	r2, r3, d0
 800c98c:	4659      	mov	r1, fp
 800c98e:	f7f3 fe3b 	bl	8000608 <__aeabi_dmul>
 800c992:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c996:	f7f3 fc81 	bl	800029c <__adddf3>
 800c99a:	4682      	mov	sl, r0
 800c99c:	468b      	mov	fp, r1
 800c99e:	e770      	b.n	800c882 <_strtod_l+0xa62>
 800c9a0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800c9a4:	e7e0      	b.n	800c968 <_strtod_l+0xb48>
 800c9a6:	a30e      	add	r3, pc, #56	@ (adr r3, 800c9e0 <_strtod_l+0xbc0>)
 800c9a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ac:	f7f4 f89e 	bl	8000aec <__aeabi_dcmplt>
 800c9b0:	e798      	b.n	800c8e4 <_strtod_l+0xac4>
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	930e      	str	r3, [sp, #56]	@ 0x38
 800c9b6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c9b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c9ba:	6013      	str	r3, [r2, #0]
 800c9bc:	f7ff ba6d 	b.w	800be9a <_strtod_l+0x7a>
 800c9c0:	2a65      	cmp	r2, #101	@ 0x65
 800c9c2:	f43f ab68 	beq.w	800c096 <_strtod_l+0x276>
 800c9c6:	2a45      	cmp	r2, #69	@ 0x45
 800c9c8:	f43f ab65 	beq.w	800c096 <_strtod_l+0x276>
 800c9cc:	2301      	movs	r3, #1
 800c9ce:	f7ff bba0 	b.w	800c112 <_strtod_l+0x2f2>
 800c9d2:	bf00      	nop
 800c9d4:	f3af 8000 	nop.w
 800c9d8:	ffc00000 	.word	0xffc00000
 800c9dc:	41dfffff 	.word	0x41dfffff
 800c9e0:	94a03595 	.word	0x94a03595
 800c9e4:	3fcfffff 	.word	0x3fcfffff

0800c9e8 <_strtod_r>:
 800c9e8:	4b01      	ldr	r3, [pc, #4]	@ (800c9f0 <_strtod_r+0x8>)
 800c9ea:	f7ff ba19 	b.w	800be20 <_strtod_l>
 800c9ee:	bf00      	nop
 800c9f0:	20000034 	.word	0x20000034

0800c9f4 <_strtol_l.isra.0>:
 800c9f4:	2b24      	cmp	r3, #36	@ 0x24
 800c9f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9fa:	4686      	mov	lr, r0
 800c9fc:	4690      	mov	r8, r2
 800c9fe:	d801      	bhi.n	800ca04 <_strtol_l.isra.0+0x10>
 800ca00:	2b01      	cmp	r3, #1
 800ca02:	d106      	bne.n	800ca12 <_strtol_l.isra.0+0x1e>
 800ca04:	f000 f92a 	bl	800cc5c <__errno>
 800ca08:	2316      	movs	r3, #22
 800ca0a:	6003      	str	r3, [r0, #0]
 800ca0c:	2000      	movs	r0, #0
 800ca0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca12:	4834      	ldr	r0, [pc, #208]	@ (800cae4 <_strtol_l.isra.0+0xf0>)
 800ca14:	460d      	mov	r5, r1
 800ca16:	462a      	mov	r2, r5
 800ca18:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ca1c:	5d06      	ldrb	r6, [r0, r4]
 800ca1e:	f016 0608 	ands.w	r6, r6, #8
 800ca22:	d1f8      	bne.n	800ca16 <_strtol_l.isra.0+0x22>
 800ca24:	2c2d      	cmp	r4, #45	@ 0x2d
 800ca26:	d110      	bne.n	800ca4a <_strtol_l.isra.0+0x56>
 800ca28:	782c      	ldrb	r4, [r5, #0]
 800ca2a:	2601      	movs	r6, #1
 800ca2c:	1c95      	adds	r5, r2, #2
 800ca2e:	f033 0210 	bics.w	r2, r3, #16
 800ca32:	d115      	bne.n	800ca60 <_strtol_l.isra.0+0x6c>
 800ca34:	2c30      	cmp	r4, #48	@ 0x30
 800ca36:	d10d      	bne.n	800ca54 <_strtol_l.isra.0+0x60>
 800ca38:	782a      	ldrb	r2, [r5, #0]
 800ca3a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ca3e:	2a58      	cmp	r2, #88	@ 0x58
 800ca40:	d108      	bne.n	800ca54 <_strtol_l.isra.0+0x60>
 800ca42:	786c      	ldrb	r4, [r5, #1]
 800ca44:	3502      	adds	r5, #2
 800ca46:	2310      	movs	r3, #16
 800ca48:	e00a      	b.n	800ca60 <_strtol_l.isra.0+0x6c>
 800ca4a:	2c2b      	cmp	r4, #43	@ 0x2b
 800ca4c:	bf04      	itt	eq
 800ca4e:	782c      	ldrbeq	r4, [r5, #0]
 800ca50:	1c95      	addeq	r5, r2, #2
 800ca52:	e7ec      	b.n	800ca2e <_strtol_l.isra.0+0x3a>
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d1f6      	bne.n	800ca46 <_strtol_l.isra.0+0x52>
 800ca58:	2c30      	cmp	r4, #48	@ 0x30
 800ca5a:	bf14      	ite	ne
 800ca5c:	230a      	movne	r3, #10
 800ca5e:	2308      	moveq	r3, #8
 800ca60:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ca64:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800ca68:	2200      	movs	r2, #0
 800ca6a:	fbbc f9f3 	udiv	r9, ip, r3
 800ca6e:	4610      	mov	r0, r2
 800ca70:	fb03 ca19 	mls	sl, r3, r9, ip
 800ca74:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ca78:	2f09      	cmp	r7, #9
 800ca7a:	d80f      	bhi.n	800ca9c <_strtol_l.isra.0+0xa8>
 800ca7c:	463c      	mov	r4, r7
 800ca7e:	42a3      	cmp	r3, r4
 800ca80:	dd1b      	ble.n	800caba <_strtol_l.isra.0+0xc6>
 800ca82:	1c57      	adds	r7, r2, #1
 800ca84:	d007      	beq.n	800ca96 <_strtol_l.isra.0+0xa2>
 800ca86:	4581      	cmp	r9, r0
 800ca88:	d314      	bcc.n	800cab4 <_strtol_l.isra.0+0xc0>
 800ca8a:	d101      	bne.n	800ca90 <_strtol_l.isra.0+0x9c>
 800ca8c:	45a2      	cmp	sl, r4
 800ca8e:	db11      	blt.n	800cab4 <_strtol_l.isra.0+0xc0>
 800ca90:	fb00 4003 	mla	r0, r0, r3, r4
 800ca94:	2201      	movs	r2, #1
 800ca96:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ca9a:	e7eb      	b.n	800ca74 <_strtol_l.isra.0+0x80>
 800ca9c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800caa0:	2f19      	cmp	r7, #25
 800caa2:	d801      	bhi.n	800caa8 <_strtol_l.isra.0+0xb4>
 800caa4:	3c37      	subs	r4, #55	@ 0x37
 800caa6:	e7ea      	b.n	800ca7e <_strtol_l.isra.0+0x8a>
 800caa8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800caac:	2f19      	cmp	r7, #25
 800caae:	d804      	bhi.n	800caba <_strtol_l.isra.0+0xc6>
 800cab0:	3c57      	subs	r4, #87	@ 0x57
 800cab2:	e7e4      	b.n	800ca7e <_strtol_l.isra.0+0x8a>
 800cab4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cab8:	e7ed      	b.n	800ca96 <_strtol_l.isra.0+0xa2>
 800caba:	1c53      	adds	r3, r2, #1
 800cabc:	d108      	bne.n	800cad0 <_strtol_l.isra.0+0xdc>
 800cabe:	2322      	movs	r3, #34	@ 0x22
 800cac0:	f8ce 3000 	str.w	r3, [lr]
 800cac4:	4660      	mov	r0, ip
 800cac6:	f1b8 0f00 	cmp.w	r8, #0
 800caca:	d0a0      	beq.n	800ca0e <_strtol_l.isra.0+0x1a>
 800cacc:	1e69      	subs	r1, r5, #1
 800cace:	e006      	b.n	800cade <_strtol_l.isra.0+0xea>
 800cad0:	b106      	cbz	r6, 800cad4 <_strtol_l.isra.0+0xe0>
 800cad2:	4240      	negs	r0, r0
 800cad4:	f1b8 0f00 	cmp.w	r8, #0
 800cad8:	d099      	beq.n	800ca0e <_strtol_l.isra.0+0x1a>
 800cada:	2a00      	cmp	r2, #0
 800cadc:	d1f6      	bne.n	800cacc <_strtol_l.isra.0+0xd8>
 800cade:	f8c8 1000 	str.w	r1, [r8]
 800cae2:	e794      	b.n	800ca0e <_strtol_l.isra.0+0x1a>
 800cae4:	08010159 	.word	0x08010159

0800cae8 <_strtol_r>:
 800cae8:	f7ff bf84 	b.w	800c9f4 <_strtol_l.isra.0>

0800caec <_fwalk_sglue>:
 800caec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800caf0:	4607      	mov	r7, r0
 800caf2:	4688      	mov	r8, r1
 800caf4:	4614      	mov	r4, r2
 800caf6:	2600      	movs	r6, #0
 800caf8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cafc:	f1b9 0901 	subs.w	r9, r9, #1
 800cb00:	d505      	bpl.n	800cb0e <_fwalk_sglue+0x22>
 800cb02:	6824      	ldr	r4, [r4, #0]
 800cb04:	2c00      	cmp	r4, #0
 800cb06:	d1f7      	bne.n	800caf8 <_fwalk_sglue+0xc>
 800cb08:	4630      	mov	r0, r6
 800cb0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb0e:	89ab      	ldrh	r3, [r5, #12]
 800cb10:	2b01      	cmp	r3, #1
 800cb12:	d907      	bls.n	800cb24 <_fwalk_sglue+0x38>
 800cb14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cb18:	3301      	adds	r3, #1
 800cb1a:	d003      	beq.n	800cb24 <_fwalk_sglue+0x38>
 800cb1c:	4629      	mov	r1, r5
 800cb1e:	4638      	mov	r0, r7
 800cb20:	47c0      	blx	r8
 800cb22:	4306      	orrs	r6, r0
 800cb24:	3568      	adds	r5, #104	@ 0x68
 800cb26:	e7e9      	b.n	800cafc <_fwalk_sglue+0x10>

0800cb28 <iprintf>:
 800cb28:	b40f      	push	{r0, r1, r2, r3}
 800cb2a:	b507      	push	{r0, r1, r2, lr}
 800cb2c:	4906      	ldr	r1, [pc, #24]	@ (800cb48 <iprintf+0x20>)
 800cb2e:	ab04      	add	r3, sp, #16
 800cb30:	6808      	ldr	r0, [r1, #0]
 800cb32:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb36:	6881      	ldr	r1, [r0, #8]
 800cb38:	9301      	str	r3, [sp, #4]
 800cb3a:	f001 fc3d 	bl	800e3b8 <_vfiprintf_r>
 800cb3e:	b003      	add	sp, #12
 800cb40:	f85d eb04 	ldr.w	lr, [sp], #4
 800cb44:	b004      	add	sp, #16
 800cb46:	4770      	bx	lr
 800cb48:	200001a0 	.word	0x200001a0

0800cb4c <_puts_r>:
 800cb4c:	6a03      	ldr	r3, [r0, #32]
 800cb4e:	b570      	push	{r4, r5, r6, lr}
 800cb50:	6884      	ldr	r4, [r0, #8]
 800cb52:	4605      	mov	r5, r0
 800cb54:	460e      	mov	r6, r1
 800cb56:	b90b      	cbnz	r3, 800cb5c <_puts_r+0x10>
 800cb58:	f7ff f92c 	bl	800bdb4 <__sinit>
 800cb5c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cb5e:	07db      	lsls	r3, r3, #31
 800cb60:	d405      	bmi.n	800cb6e <_puts_r+0x22>
 800cb62:	89a3      	ldrh	r3, [r4, #12]
 800cb64:	0598      	lsls	r0, r3, #22
 800cb66:	d402      	bmi.n	800cb6e <_puts_r+0x22>
 800cb68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb6a:	f000 f8a2 	bl	800ccb2 <__retarget_lock_acquire_recursive>
 800cb6e:	89a3      	ldrh	r3, [r4, #12]
 800cb70:	0719      	lsls	r1, r3, #28
 800cb72:	d502      	bpl.n	800cb7a <_puts_r+0x2e>
 800cb74:	6923      	ldr	r3, [r4, #16]
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d135      	bne.n	800cbe6 <_puts_r+0x9a>
 800cb7a:	4621      	mov	r1, r4
 800cb7c:	4628      	mov	r0, r5
 800cb7e:	f002 fb4b 	bl	800f218 <__swsetup_r>
 800cb82:	b380      	cbz	r0, 800cbe6 <_puts_r+0x9a>
 800cb84:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800cb88:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cb8a:	07da      	lsls	r2, r3, #31
 800cb8c:	d405      	bmi.n	800cb9a <_puts_r+0x4e>
 800cb8e:	89a3      	ldrh	r3, [r4, #12]
 800cb90:	059b      	lsls	r3, r3, #22
 800cb92:	d402      	bmi.n	800cb9a <_puts_r+0x4e>
 800cb94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb96:	f000 f88d 	bl	800ccb4 <__retarget_lock_release_recursive>
 800cb9a:	4628      	mov	r0, r5
 800cb9c:	bd70      	pop	{r4, r5, r6, pc}
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	da04      	bge.n	800cbac <_puts_r+0x60>
 800cba2:	69a2      	ldr	r2, [r4, #24]
 800cba4:	429a      	cmp	r2, r3
 800cba6:	dc17      	bgt.n	800cbd8 <_puts_r+0x8c>
 800cba8:	290a      	cmp	r1, #10
 800cbaa:	d015      	beq.n	800cbd8 <_puts_r+0x8c>
 800cbac:	6823      	ldr	r3, [r4, #0]
 800cbae:	1c5a      	adds	r2, r3, #1
 800cbb0:	6022      	str	r2, [r4, #0]
 800cbb2:	7019      	strb	r1, [r3, #0]
 800cbb4:	68a3      	ldr	r3, [r4, #8]
 800cbb6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800cbba:	3b01      	subs	r3, #1
 800cbbc:	60a3      	str	r3, [r4, #8]
 800cbbe:	2900      	cmp	r1, #0
 800cbc0:	d1ed      	bne.n	800cb9e <_puts_r+0x52>
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	da11      	bge.n	800cbea <_puts_r+0x9e>
 800cbc6:	4622      	mov	r2, r4
 800cbc8:	210a      	movs	r1, #10
 800cbca:	4628      	mov	r0, r5
 800cbcc:	f002 fae5 	bl	800f19a <__swbuf_r>
 800cbd0:	3001      	adds	r0, #1
 800cbd2:	d0d7      	beq.n	800cb84 <_puts_r+0x38>
 800cbd4:	250a      	movs	r5, #10
 800cbd6:	e7d7      	b.n	800cb88 <_puts_r+0x3c>
 800cbd8:	4622      	mov	r2, r4
 800cbda:	4628      	mov	r0, r5
 800cbdc:	f002 fadd 	bl	800f19a <__swbuf_r>
 800cbe0:	3001      	adds	r0, #1
 800cbe2:	d1e7      	bne.n	800cbb4 <_puts_r+0x68>
 800cbe4:	e7ce      	b.n	800cb84 <_puts_r+0x38>
 800cbe6:	3e01      	subs	r6, #1
 800cbe8:	e7e4      	b.n	800cbb4 <_puts_r+0x68>
 800cbea:	6823      	ldr	r3, [r4, #0]
 800cbec:	1c5a      	adds	r2, r3, #1
 800cbee:	6022      	str	r2, [r4, #0]
 800cbf0:	220a      	movs	r2, #10
 800cbf2:	701a      	strb	r2, [r3, #0]
 800cbf4:	e7ee      	b.n	800cbd4 <_puts_r+0x88>
	...

0800cbf8 <puts>:
 800cbf8:	4b02      	ldr	r3, [pc, #8]	@ (800cc04 <puts+0xc>)
 800cbfa:	4601      	mov	r1, r0
 800cbfc:	6818      	ldr	r0, [r3, #0]
 800cbfe:	f7ff bfa5 	b.w	800cb4c <_puts_r>
 800cc02:	bf00      	nop
 800cc04:	200001a0 	.word	0x200001a0

0800cc08 <memset>:
 800cc08:	4402      	add	r2, r0
 800cc0a:	4603      	mov	r3, r0
 800cc0c:	4293      	cmp	r3, r2
 800cc0e:	d100      	bne.n	800cc12 <memset+0xa>
 800cc10:	4770      	bx	lr
 800cc12:	f803 1b01 	strb.w	r1, [r3], #1
 800cc16:	e7f9      	b.n	800cc0c <memset+0x4>

0800cc18 <strncmp>:
 800cc18:	b510      	push	{r4, lr}
 800cc1a:	b16a      	cbz	r2, 800cc38 <strncmp+0x20>
 800cc1c:	3901      	subs	r1, #1
 800cc1e:	1884      	adds	r4, r0, r2
 800cc20:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc24:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800cc28:	429a      	cmp	r2, r3
 800cc2a:	d103      	bne.n	800cc34 <strncmp+0x1c>
 800cc2c:	42a0      	cmp	r0, r4
 800cc2e:	d001      	beq.n	800cc34 <strncmp+0x1c>
 800cc30:	2a00      	cmp	r2, #0
 800cc32:	d1f5      	bne.n	800cc20 <strncmp+0x8>
 800cc34:	1ad0      	subs	r0, r2, r3
 800cc36:	bd10      	pop	{r4, pc}
 800cc38:	4610      	mov	r0, r2
 800cc3a:	e7fc      	b.n	800cc36 <strncmp+0x1e>

0800cc3c <_sbrk_r>:
 800cc3c:	b538      	push	{r3, r4, r5, lr}
 800cc3e:	4d06      	ldr	r5, [pc, #24]	@ (800cc58 <_sbrk_r+0x1c>)
 800cc40:	2300      	movs	r3, #0
 800cc42:	4604      	mov	r4, r0
 800cc44:	4608      	mov	r0, r1
 800cc46:	602b      	str	r3, [r5, #0]
 800cc48:	f7f8 f870 	bl	8004d2c <_sbrk>
 800cc4c:	1c43      	adds	r3, r0, #1
 800cc4e:	d102      	bne.n	800cc56 <_sbrk_r+0x1a>
 800cc50:	682b      	ldr	r3, [r5, #0]
 800cc52:	b103      	cbz	r3, 800cc56 <_sbrk_r+0x1a>
 800cc54:	6023      	str	r3, [r4, #0]
 800cc56:	bd38      	pop	{r3, r4, r5, pc}
 800cc58:	20001280 	.word	0x20001280

0800cc5c <__errno>:
 800cc5c:	4b01      	ldr	r3, [pc, #4]	@ (800cc64 <__errno+0x8>)
 800cc5e:	6818      	ldr	r0, [r3, #0]
 800cc60:	4770      	bx	lr
 800cc62:	bf00      	nop
 800cc64:	200001a0 	.word	0x200001a0

0800cc68 <__libc_init_array>:
 800cc68:	b570      	push	{r4, r5, r6, lr}
 800cc6a:	4d0d      	ldr	r5, [pc, #52]	@ (800cca0 <__libc_init_array+0x38>)
 800cc6c:	4c0d      	ldr	r4, [pc, #52]	@ (800cca4 <__libc_init_array+0x3c>)
 800cc6e:	1b64      	subs	r4, r4, r5
 800cc70:	10a4      	asrs	r4, r4, #2
 800cc72:	2600      	movs	r6, #0
 800cc74:	42a6      	cmp	r6, r4
 800cc76:	d109      	bne.n	800cc8c <__libc_init_array+0x24>
 800cc78:	4d0b      	ldr	r5, [pc, #44]	@ (800cca8 <__libc_init_array+0x40>)
 800cc7a:	4c0c      	ldr	r4, [pc, #48]	@ (800ccac <__libc_init_array+0x44>)
 800cc7c:	f002 fdcc 	bl	800f818 <_init>
 800cc80:	1b64      	subs	r4, r4, r5
 800cc82:	10a4      	asrs	r4, r4, #2
 800cc84:	2600      	movs	r6, #0
 800cc86:	42a6      	cmp	r6, r4
 800cc88:	d105      	bne.n	800cc96 <__libc_init_array+0x2e>
 800cc8a:	bd70      	pop	{r4, r5, r6, pc}
 800cc8c:	f855 3b04 	ldr.w	r3, [r5], #4
 800cc90:	4798      	blx	r3
 800cc92:	3601      	adds	r6, #1
 800cc94:	e7ee      	b.n	800cc74 <__libc_init_array+0xc>
 800cc96:	f855 3b04 	ldr.w	r3, [r5], #4
 800cc9a:	4798      	blx	r3
 800cc9c:	3601      	adds	r6, #1
 800cc9e:	e7f2      	b.n	800cc86 <__libc_init_array+0x1e>
	...

0800ccb0 <__retarget_lock_init_recursive>:
 800ccb0:	4770      	bx	lr

0800ccb2 <__retarget_lock_acquire_recursive>:
 800ccb2:	4770      	bx	lr

0800ccb4 <__retarget_lock_release_recursive>:
 800ccb4:	4770      	bx	lr
	...

0800ccb8 <_localeconv_r>:
 800ccb8:	4800      	ldr	r0, [pc, #0]	@ (800ccbc <_localeconv_r+0x4>)
 800ccba:	4770      	bx	lr
 800ccbc:	20000124 	.word	0x20000124

0800ccc0 <memcpy>:
 800ccc0:	440a      	add	r2, r1
 800ccc2:	4291      	cmp	r1, r2
 800ccc4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ccc8:	d100      	bne.n	800cccc <memcpy+0xc>
 800ccca:	4770      	bx	lr
 800cccc:	b510      	push	{r4, lr}
 800ccce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ccd2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ccd6:	4291      	cmp	r1, r2
 800ccd8:	d1f9      	bne.n	800ccce <memcpy+0xe>
 800ccda:	bd10      	pop	{r4, pc}
 800ccdc:	0000      	movs	r0, r0
	...

0800cce0 <nan>:
 800cce0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800cce8 <nan+0x8>
 800cce4:	4770      	bx	lr
 800cce6:	bf00      	nop
 800cce8:	00000000 	.word	0x00000000
 800ccec:	7ff80000 	.word	0x7ff80000

0800ccf0 <nanf>:
 800ccf0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ccf8 <nanf+0x8>
 800ccf4:	4770      	bx	lr
 800ccf6:	bf00      	nop
 800ccf8:	7fc00000 	.word	0x7fc00000

0800ccfc <quorem>:
 800ccfc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd00:	6903      	ldr	r3, [r0, #16]
 800cd02:	690c      	ldr	r4, [r1, #16]
 800cd04:	42a3      	cmp	r3, r4
 800cd06:	4607      	mov	r7, r0
 800cd08:	db7e      	blt.n	800ce08 <quorem+0x10c>
 800cd0a:	3c01      	subs	r4, #1
 800cd0c:	f101 0814 	add.w	r8, r1, #20
 800cd10:	00a3      	lsls	r3, r4, #2
 800cd12:	f100 0514 	add.w	r5, r0, #20
 800cd16:	9300      	str	r3, [sp, #0]
 800cd18:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cd1c:	9301      	str	r3, [sp, #4]
 800cd1e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cd22:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cd26:	3301      	adds	r3, #1
 800cd28:	429a      	cmp	r2, r3
 800cd2a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cd2e:	fbb2 f6f3 	udiv	r6, r2, r3
 800cd32:	d32e      	bcc.n	800cd92 <quorem+0x96>
 800cd34:	f04f 0a00 	mov.w	sl, #0
 800cd38:	46c4      	mov	ip, r8
 800cd3a:	46ae      	mov	lr, r5
 800cd3c:	46d3      	mov	fp, sl
 800cd3e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cd42:	b298      	uxth	r0, r3
 800cd44:	fb06 a000 	mla	r0, r6, r0, sl
 800cd48:	0c02      	lsrs	r2, r0, #16
 800cd4a:	0c1b      	lsrs	r3, r3, #16
 800cd4c:	fb06 2303 	mla	r3, r6, r3, r2
 800cd50:	f8de 2000 	ldr.w	r2, [lr]
 800cd54:	b280      	uxth	r0, r0
 800cd56:	b292      	uxth	r2, r2
 800cd58:	1a12      	subs	r2, r2, r0
 800cd5a:	445a      	add	r2, fp
 800cd5c:	f8de 0000 	ldr.w	r0, [lr]
 800cd60:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cd64:	b29b      	uxth	r3, r3
 800cd66:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800cd6a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800cd6e:	b292      	uxth	r2, r2
 800cd70:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800cd74:	45e1      	cmp	r9, ip
 800cd76:	f84e 2b04 	str.w	r2, [lr], #4
 800cd7a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800cd7e:	d2de      	bcs.n	800cd3e <quorem+0x42>
 800cd80:	9b00      	ldr	r3, [sp, #0]
 800cd82:	58eb      	ldr	r3, [r5, r3]
 800cd84:	b92b      	cbnz	r3, 800cd92 <quorem+0x96>
 800cd86:	9b01      	ldr	r3, [sp, #4]
 800cd88:	3b04      	subs	r3, #4
 800cd8a:	429d      	cmp	r5, r3
 800cd8c:	461a      	mov	r2, r3
 800cd8e:	d32f      	bcc.n	800cdf0 <quorem+0xf4>
 800cd90:	613c      	str	r4, [r7, #16]
 800cd92:	4638      	mov	r0, r7
 800cd94:	f001 ffa2 	bl	800ecdc <__mcmp>
 800cd98:	2800      	cmp	r0, #0
 800cd9a:	db25      	blt.n	800cde8 <quorem+0xec>
 800cd9c:	4629      	mov	r1, r5
 800cd9e:	2000      	movs	r0, #0
 800cda0:	f858 2b04 	ldr.w	r2, [r8], #4
 800cda4:	f8d1 c000 	ldr.w	ip, [r1]
 800cda8:	fa1f fe82 	uxth.w	lr, r2
 800cdac:	fa1f f38c 	uxth.w	r3, ip
 800cdb0:	eba3 030e 	sub.w	r3, r3, lr
 800cdb4:	4403      	add	r3, r0
 800cdb6:	0c12      	lsrs	r2, r2, #16
 800cdb8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800cdbc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800cdc0:	b29b      	uxth	r3, r3
 800cdc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cdc6:	45c1      	cmp	r9, r8
 800cdc8:	f841 3b04 	str.w	r3, [r1], #4
 800cdcc:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cdd0:	d2e6      	bcs.n	800cda0 <quorem+0xa4>
 800cdd2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cdd6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cdda:	b922      	cbnz	r2, 800cde6 <quorem+0xea>
 800cddc:	3b04      	subs	r3, #4
 800cdde:	429d      	cmp	r5, r3
 800cde0:	461a      	mov	r2, r3
 800cde2:	d30b      	bcc.n	800cdfc <quorem+0x100>
 800cde4:	613c      	str	r4, [r7, #16]
 800cde6:	3601      	adds	r6, #1
 800cde8:	4630      	mov	r0, r6
 800cdea:	b003      	add	sp, #12
 800cdec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdf0:	6812      	ldr	r2, [r2, #0]
 800cdf2:	3b04      	subs	r3, #4
 800cdf4:	2a00      	cmp	r2, #0
 800cdf6:	d1cb      	bne.n	800cd90 <quorem+0x94>
 800cdf8:	3c01      	subs	r4, #1
 800cdfa:	e7c6      	b.n	800cd8a <quorem+0x8e>
 800cdfc:	6812      	ldr	r2, [r2, #0]
 800cdfe:	3b04      	subs	r3, #4
 800ce00:	2a00      	cmp	r2, #0
 800ce02:	d1ef      	bne.n	800cde4 <quorem+0xe8>
 800ce04:	3c01      	subs	r4, #1
 800ce06:	e7ea      	b.n	800cdde <quorem+0xe2>
 800ce08:	2000      	movs	r0, #0
 800ce0a:	e7ee      	b.n	800cdea <quorem+0xee>
 800ce0c:	0000      	movs	r0, r0
	...

0800ce10 <_dtoa_r>:
 800ce10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce14:	69c7      	ldr	r7, [r0, #28]
 800ce16:	b097      	sub	sp, #92	@ 0x5c
 800ce18:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ce1c:	ec55 4b10 	vmov	r4, r5, d0
 800ce20:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ce22:	9107      	str	r1, [sp, #28]
 800ce24:	4681      	mov	r9, r0
 800ce26:	920c      	str	r2, [sp, #48]	@ 0x30
 800ce28:	9311      	str	r3, [sp, #68]	@ 0x44
 800ce2a:	b97f      	cbnz	r7, 800ce4c <_dtoa_r+0x3c>
 800ce2c:	2010      	movs	r0, #16
 800ce2e:	f7fe fabb 	bl	800b3a8 <malloc>
 800ce32:	4602      	mov	r2, r0
 800ce34:	f8c9 001c 	str.w	r0, [r9, #28]
 800ce38:	b920      	cbnz	r0, 800ce44 <_dtoa_r+0x34>
 800ce3a:	4ba9      	ldr	r3, [pc, #676]	@ (800d0e0 <_dtoa_r+0x2d0>)
 800ce3c:	21ef      	movs	r1, #239	@ 0xef
 800ce3e:	48a9      	ldr	r0, [pc, #676]	@ (800d0e4 <_dtoa_r+0x2d4>)
 800ce40:	f002 fb32 	bl	800f4a8 <__assert_func>
 800ce44:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ce48:	6007      	str	r7, [r0, #0]
 800ce4a:	60c7      	str	r7, [r0, #12]
 800ce4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ce50:	6819      	ldr	r1, [r3, #0]
 800ce52:	b159      	cbz	r1, 800ce6c <_dtoa_r+0x5c>
 800ce54:	685a      	ldr	r2, [r3, #4]
 800ce56:	604a      	str	r2, [r1, #4]
 800ce58:	2301      	movs	r3, #1
 800ce5a:	4093      	lsls	r3, r2
 800ce5c:	608b      	str	r3, [r1, #8]
 800ce5e:	4648      	mov	r0, r9
 800ce60:	f001 fcc0 	bl	800e7e4 <_Bfree>
 800ce64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ce68:	2200      	movs	r2, #0
 800ce6a:	601a      	str	r2, [r3, #0]
 800ce6c:	1e2b      	subs	r3, r5, #0
 800ce6e:	bfb9      	ittee	lt
 800ce70:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ce74:	9305      	strlt	r3, [sp, #20]
 800ce76:	2300      	movge	r3, #0
 800ce78:	6033      	strge	r3, [r6, #0]
 800ce7a:	9f05      	ldr	r7, [sp, #20]
 800ce7c:	4b9a      	ldr	r3, [pc, #616]	@ (800d0e8 <_dtoa_r+0x2d8>)
 800ce7e:	bfbc      	itt	lt
 800ce80:	2201      	movlt	r2, #1
 800ce82:	6032      	strlt	r2, [r6, #0]
 800ce84:	43bb      	bics	r3, r7
 800ce86:	d112      	bne.n	800ceae <_dtoa_r+0x9e>
 800ce88:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ce8a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ce8e:	6013      	str	r3, [r2, #0]
 800ce90:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ce94:	4323      	orrs	r3, r4
 800ce96:	f000 855a 	beq.w	800d94e <_dtoa_r+0xb3e>
 800ce9a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ce9c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800d0fc <_dtoa_r+0x2ec>
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	f000 855c 	beq.w	800d95e <_dtoa_r+0xb4e>
 800cea6:	f10a 0303 	add.w	r3, sl, #3
 800ceaa:	f000 bd56 	b.w	800d95a <_dtoa_r+0xb4a>
 800ceae:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	ec51 0b17 	vmov	r0, r1, d7
 800ceb8:	2300      	movs	r3, #0
 800ceba:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800cebe:	f7f3 fe0b 	bl	8000ad8 <__aeabi_dcmpeq>
 800cec2:	4680      	mov	r8, r0
 800cec4:	b158      	cbz	r0, 800cede <_dtoa_r+0xce>
 800cec6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cec8:	2301      	movs	r3, #1
 800ceca:	6013      	str	r3, [r2, #0]
 800cecc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cece:	b113      	cbz	r3, 800ced6 <_dtoa_r+0xc6>
 800ced0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ced2:	4b86      	ldr	r3, [pc, #536]	@ (800d0ec <_dtoa_r+0x2dc>)
 800ced4:	6013      	str	r3, [r2, #0]
 800ced6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800d100 <_dtoa_r+0x2f0>
 800ceda:	f000 bd40 	b.w	800d95e <_dtoa_r+0xb4e>
 800cede:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800cee2:	aa14      	add	r2, sp, #80	@ 0x50
 800cee4:	a915      	add	r1, sp, #84	@ 0x54
 800cee6:	4648      	mov	r0, r9
 800cee8:	f002 f818 	bl	800ef1c <__d2b>
 800ceec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800cef0:	9002      	str	r0, [sp, #8]
 800cef2:	2e00      	cmp	r6, #0
 800cef4:	d078      	beq.n	800cfe8 <_dtoa_r+0x1d8>
 800cef6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cef8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800cefc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cf00:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cf04:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800cf08:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800cf0c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800cf10:	4619      	mov	r1, r3
 800cf12:	2200      	movs	r2, #0
 800cf14:	4b76      	ldr	r3, [pc, #472]	@ (800d0f0 <_dtoa_r+0x2e0>)
 800cf16:	f7f3 f9bf 	bl	8000298 <__aeabi_dsub>
 800cf1a:	a36b      	add	r3, pc, #428	@ (adr r3, 800d0c8 <_dtoa_r+0x2b8>)
 800cf1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf20:	f7f3 fb72 	bl	8000608 <__aeabi_dmul>
 800cf24:	a36a      	add	r3, pc, #424	@ (adr r3, 800d0d0 <_dtoa_r+0x2c0>)
 800cf26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf2a:	f7f3 f9b7 	bl	800029c <__adddf3>
 800cf2e:	4604      	mov	r4, r0
 800cf30:	4630      	mov	r0, r6
 800cf32:	460d      	mov	r5, r1
 800cf34:	f7f3 fafe 	bl	8000534 <__aeabi_i2d>
 800cf38:	a367      	add	r3, pc, #412	@ (adr r3, 800d0d8 <_dtoa_r+0x2c8>)
 800cf3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf3e:	f7f3 fb63 	bl	8000608 <__aeabi_dmul>
 800cf42:	4602      	mov	r2, r0
 800cf44:	460b      	mov	r3, r1
 800cf46:	4620      	mov	r0, r4
 800cf48:	4629      	mov	r1, r5
 800cf4a:	f7f3 f9a7 	bl	800029c <__adddf3>
 800cf4e:	4604      	mov	r4, r0
 800cf50:	460d      	mov	r5, r1
 800cf52:	f7f3 fe09 	bl	8000b68 <__aeabi_d2iz>
 800cf56:	2200      	movs	r2, #0
 800cf58:	4607      	mov	r7, r0
 800cf5a:	2300      	movs	r3, #0
 800cf5c:	4620      	mov	r0, r4
 800cf5e:	4629      	mov	r1, r5
 800cf60:	f7f3 fdc4 	bl	8000aec <__aeabi_dcmplt>
 800cf64:	b140      	cbz	r0, 800cf78 <_dtoa_r+0x168>
 800cf66:	4638      	mov	r0, r7
 800cf68:	f7f3 fae4 	bl	8000534 <__aeabi_i2d>
 800cf6c:	4622      	mov	r2, r4
 800cf6e:	462b      	mov	r3, r5
 800cf70:	f7f3 fdb2 	bl	8000ad8 <__aeabi_dcmpeq>
 800cf74:	b900      	cbnz	r0, 800cf78 <_dtoa_r+0x168>
 800cf76:	3f01      	subs	r7, #1
 800cf78:	2f16      	cmp	r7, #22
 800cf7a:	d852      	bhi.n	800d022 <_dtoa_r+0x212>
 800cf7c:	4b5d      	ldr	r3, [pc, #372]	@ (800d0f4 <_dtoa_r+0x2e4>)
 800cf7e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cf82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cf8a:	f7f3 fdaf 	bl	8000aec <__aeabi_dcmplt>
 800cf8e:	2800      	cmp	r0, #0
 800cf90:	d049      	beq.n	800d026 <_dtoa_r+0x216>
 800cf92:	3f01      	subs	r7, #1
 800cf94:	2300      	movs	r3, #0
 800cf96:	9310      	str	r3, [sp, #64]	@ 0x40
 800cf98:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cf9a:	1b9b      	subs	r3, r3, r6
 800cf9c:	1e5a      	subs	r2, r3, #1
 800cf9e:	bf45      	ittet	mi
 800cfa0:	f1c3 0301 	rsbmi	r3, r3, #1
 800cfa4:	9300      	strmi	r3, [sp, #0]
 800cfa6:	2300      	movpl	r3, #0
 800cfa8:	2300      	movmi	r3, #0
 800cfaa:	9206      	str	r2, [sp, #24]
 800cfac:	bf54      	ite	pl
 800cfae:	9300      	strpl	r3, [sp, #0]
 800cfb0:	9306      	strmi	r3, [sp, #24]
 800cfb2:	2f00      	cmp	r7, #0
 800cfb4:	db39      	blt.n	800d02a <_dtoa_r+0x21a>
 800cfb6:	9b06      	ldr	r3, [sp, #24]
 800cfb8:	970d      	str	r7, [sp, #52]	@ 0x34
 800cfba:	443b      	add	r3, r7
 800cfbc:	9306      	str	r3, [sp, #24]
 800cfbe:	2300      	movs	r3, #0
 800cfc0:	9308      	str	r3, [sp, #32]
 800cfc2:	9b07      	ldr	r3, [sp, #28]
 800cfc4:	2b09      	cmp	r3, #9
 800cfc6:	d863      	bhi.n	800d090 <_dtoa_r+0x280>
 800cfc8:	2b05      	cmp	r3, #5
 800cfca:	bfc4      	itt	gt
 800cfcc:	3b04      	subgt	r3, #4
 800cfce:	9307      	strgt	r3, [sp, #28]
 800cfd0:	9b07      	ldr	r3, [sp, #28]
 800cfd2:	f1a3 0302 	sub.w	r3, r3, #2
 800cfd6:	bfcc      	ite	gt
 800cfd8:	2400      	movgt	r4, #0
 800cfda:	2401      	movle	r4, #1
 800cfdc:	2b03      	cmp	r3, #3
 800cfde:	d863      	bhi.n	800d0a8 <_dtoa_r+0x298>
 800cfe0:	e8df f003 	tbb	[pc, r3]
 800cfe4:	2b375452 	.word	0x2b375452
 800cfe8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800cfec:	441e      	add	r6, r3
 800cfee:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800cff2:	2b20      	cmp	r3, #32
 800cff4:	bfc1      	itttt	gt
 800cff6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800cffa:	409f      	lslgt	r7, r3
 800cffc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d000:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d004:	bfd6      	itet	le
 800d006:	f1c3 0320 	rsble	r3, r3, #32
 800d00a:	ea47 0003 	orrgt.w	r0, r7, r3
 800d00e:	fa04 f003 	lslle.w	r0, r4, r3
 800d012:	f7f3 fa7f 	bl	8000514 <__aeabi_ui2d>
 800d016:	2201      	movs	r2, #1
 800d018:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d01c:	3e01      	subs	r6, #1
 800d01e:	9212      	str	r2, [sp, #72]	@ 0x48
 800d020:	e776      	b.n	800cf10 <_dtoa_r+0x100>
 800d022:	2301      	movs	r3, #1
 800d024:	e7b7      	b.n	800cf96 <_dtoa_r+0x186>
 800d026:	9010      	str	r0, [sp, #64]	@ 0x40
 800d028:	e7b6      	b.n	800cf98 <_dtoa_r+0x188>
 800d02a:	9b00      	ldr	r3, [sp, #0]
 800d02c:	1bdb      	subs	r3, r3, r7
 800d02e:	9300      	str	r3, [sp, #0]
 800d030:	427b      	negs	r3, r7
 800d032:	9308      	str	r3, [sp, #32]
 800d034:	2300      	movs	r3, #0
 800d036:	930d      	str	r3, [sp, #52]	@ 0x34
 800d038:	e7c3      	b.n	800cfc2 <_dtoa_r+0x1b2>
 800d03a:	2301      	movs	r3, #1
 800d03c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d03e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d040:	eb07 0b03 	add.w	fp, r7, r3
 800d044:	f10b 0301 	add.w	r3, fp, #1
 800d048:	2b01      	cmp	r3, #1
 800d04a:	9303      	str	r3, [sp, #12]
 800d04c:	bfb8      	it	lt
 800d04e:	2301      	movlt	r3, #1
 800d050:	e006      	b.n	800d060 <_dtoa_r+0x250>
 800d052:	2301      	movs	r3, #1
 800d054:	9309      	str	r3, [sp, #36]	@ 0x24
 800d056:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d058:	2b00      	cmp	r3, #0
 800d05a:	dd28      	ble.n	800d0ae <_dtoa_r+0x29e>
 800d05c:	469b      	mov	fp, r3
 800d05e:	9303      	str	r3, [sp, #12]
 800d060:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d064:	2100      	movs	r1, #0
 800d066:	2204      	movs	r2, #4
 800d068:	f102 0514 	add.w	r5, r2, #20
 800d06c:	429d      	cmp	r5, r3
 800d06e:	d926      	bls.n	800d0be <_dtoa_r+0x2ae>
 800d070:	6041      	str	r1, [r0, #4]
 800d072:	4648      	mov	r0, r9
 800d074:	f001 fb76 	bl	800e764 <_Balloc>
 800d078:	4682      	mov	sl, r0
 800d07a:	2800      	cmp	r0, #0
 800d07c:	d142      	bne.n	800d104 <_dtoa_r+0x2f4>
 800d07e:	4b1e      	ldr	r3, [pc, #120]	@ (800d0f8 <_dtoa_r+0x2e8>)
 800d080:	4602      	mov	r2, r0
 800d082:	f240 11af 	movw	r1, #431	@ 0x1af
 800d086:	e6da      	b.n	800ce3e <_dtoa_r+0x2e>
 800d088:	2300      	movs	r3, #0
 800d08a:	e7e3      	b.n	800d054 <_dtoa_r+0x244>
 800d08c:	2300      	movs	r3, #0
 800d08e:	e7d5      	b.n	800d03c <_dtoa_r+0x22c>
 800d090:	2401      	movs	r4, #1
 800d092:	2300      	movs	r3, #0
 800d094:	9307      	str	r3, [sp, #28]
 800d096:	9409      	str	r4, [sp, #36]	@ 0x24
 800d098:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800d09c:	2200      	movs	r2, #0
 800d09e:	f8cd b00c 	str.w	fp, [sp, #12]
 800d0a2:	2312      	movs	r3, #18
 800d0a4:	920c      	str	r2, [sp, #48]	@ 0x30
 800d0a6:	e7db      	b.n	800d060 <_dtoa_r+0x250>
 800d0a8:	2301      	movs	r3, #1
 800d0aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800d0ac:	e7f4      	b.n	800d098 <_dtoa_r+0x288>
 800d0ae:	f04f 0b01 	mov.w	fp, #1
 800d0b2:	f8cd b00c 	str.w	fp, [sp, #12]
 800d0b6:	465b      	mov	r3, fp
 800d0b8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800d0bc:	e7d0      	b.n	800d060 <_dtoa_r+0x250>
 800d0be:	3101      	adds	r1, #1
 800d0c0:	0052      	lsls	r2, r2, #1
 800d0c2:	e7d1      	b.n	800d068 <_dtoa_r+0x258>
 800d0c4:	f3af 8000 	nop.w
 800d0c8:	636f4361 	.word	0x636f4361
 800d0cc:	3fd287a7 	.word	0x3fd287a7
 800d0d0:	8b60c8b3 	.word	0x8b60c8b3
 800d0d4:	3fc68a28 	.word	0x3fc68a28
 800d0d8:	509f79fb 	.word	0x509f79fb
 800d0dc:	3fd34413 	.word	0x3fd34413
 800d0e0:	0800ff80 	.word	0x0800ff80
 800d0e4:	0800ff97 	.word	0x0800ff97
 800d0e8:	7ff00000 	.word	0x7ff00000
 800d0ec:	0800ff41 	.word	0x0800ff41
 800d0f0:	3ff80000 	.word	0x3ff80000
 800d0f4:	08010290 	.word	0x08010290
 800d0f8:	0800ffef 	.word	0x0800ffef
 800d0fc:	0800ff7c 	.word	0x0800ff7c
 800d100:	0800ff40 	.word	0x0800ff40
 800d104:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d108:	6018      	str	r0, [r3, #0]
 800d10a:	9b03      	ldr	r3, [sp, #12]
 800d10c:	2b0e      	cmp	r3, #14
 800d10e:	f200 80a1 	bhi.w	800d254 <_dtoa_r+0x444>
 800d112:	2c00      	cmp	r4, #0
 800d114:	f000 809e 	beq.w	800d254 <_dtoa_r+0x444>
 800d118:	2f00      	cmp	r7, #0
 800d11a:	dd33      	ble.n	800d184 <_dtoa_r+0x374>
 800d11c:	4b9c      	ldr	r3, [pc, #624]	@ (800d390 <_dtoa_r+0x580>)
 800d11e:	f007 020f 	and.w	r2, r7, #15
 800d122:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d126:	ed93 7b00 	vldr	d7, [r3]
 800d12a:	05f8      	lsls	r0, r7, #23
 800d12c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800d130:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d134:	d516      	bpl.n	800d164 <_dtoa_r+0x354>
 800d136:	4b97      	ldr	r3, [pc, #604]	@ (800d394 <_dtoa_r+0x584>)
 800d138:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d13c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d140:	f7f3 fb8c 	bl	800085c <__aeabi_ddiv>
 800d144:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d148:	f004 040f 	and.w	r4, r4, #15
 800d14c:	2603      	movs	r6, #3
 800d14e:	4d91      	ldr	r5, [pc, #580]	@ (800d394 <_dtoa_r+0x584>)
 800d150:	b954      	cbnz	r4, 800d168 <_dtoa_r+0x358>
 800d152:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d156:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d15a:	f7f3 fb7f 	bl	800085c <__aeabi_ddiv>
 800d15e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d162:	e028      	b.n	800d1b6 <_dtoa_r+0x3a6>
 800d164:	2602      	movs	r6, #2
 800d166:	e7f2      	b.n	800d14e <_dtoa_r+0x33e>
 800d168:	07e1      	lsls	r1, r4, #31
 800d16a:	d508      	bpl.n	800d17e <_dtoa_r+0x36e>
 800d16c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d170:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d174:	f7f3 fa48 	bl	8000608 <__aeabi_dmul>
 800d178:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d17c:	3601      	adds	r6, #1
 800d17e:	1064      	asrs	r4, r4, #1
 800d180:	3508      	adds	r5, #8
 800d182:	e7e5      	b.n	800d150 <_dtoa_r+0x340>
 800d184:	f000 80af 	beq.w	800d2e6 <_dtoa_r+0x4d6>
 800d188:	427c      	negs	r4, r7
 800d18a:	4b81      	ldr	r3, [pc, #516]	@ (800d390 <_dtoa_r+0x580>)
 800d18c:	4d81      	ldr	r5, [pc, #516]	@ (800d394 <_dtoa_r+0x584>)
 800d18e:	f004 020f 	and.w	r2, r4, #15
 800d192:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d19a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d19e:	f7f3 fa33 	bl	8000608 <__aeabi_dmul>
 800d1a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d1a6:	1124      	asrs	r4, r4, #4
 800d1a8:	2300      	movs	r3, #0
 800d1aa:	2602      	movs	r6, #2
 800d1ac:	2c00      	cmp	r4, #0
 800d1ae:	f040 808f 	bne.w	800d2d0 <_dtoa_r+0x4c0>
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d1d3      	bne.n	800d15e <_dtoa_r+0x34e>
 800d1b6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d1b8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	f000 8094 	beq.w	800d2ea <_dtoa_r+0x4da>
 800d1c2:	4b75      	ldr	r3, [pc, #468]	@ (800d398 <_dtoa_r+0x588>)
 800d1c4:	2200      	movs	r2, #0
 800d1c6:	4620      	mov	r0, r4
 800d1c8:	4629      	mov	r1, r5
 800d1ca:	f7f3 fc8f 	bl	8000aec <__aeabi_dcmplt>
 800d1ce:	2800      	cmp	r0, #0
 800d1d0:	f000 808b 	beq.w	800d2ea <_dtoa_r+0x4da>
 800d1d4:	9b03      	ldr	r3, [sp, #12]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	f000 8087 	beq.w	800d2ea <_dtoa_r+0x4da>
 800d1dc:	f1bb 0f00 	cmp.w	fp, #0
 800d1e0:	dd34      	ble.n	800d24c <_dtoa_r+0x43c>
 800d1e2:	4620      	mov	r0, r4
 800d1e4:	4b6d      	ldr	r3, [pc, #436]	@ (800d39c <_dtoa_r+0x58c>)
 800d1e6:	2200      	movs	r2, #0
 800d1e8:	4629      	mov	r1, r5
 800d1ea:	f7f3 fa0d 	bl	8000608 <__aeabi_dmul>
 800d1ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d1f2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d1f6:	3601      	adds	r6, #1
 800d1f8:	465c      	mov	r4, fp
 800d1fa:	4630      	mov	r0, r6
 800d1fc:	f7f3 f99a 	bl	8000534 <__aeabi_i2d>
 800d200:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d204:	f7f3 fa00 	bl	8000608 <__aeabi_dmul>
 800d208:	4b65      	ldr	r3, [pc, #404]	@ (800d3a0 <_dtoa_r+0x590>)
 800d20a:	2200      	movs	r2, #0
 800d20c:	f7f3 f846 	bl	800029c <__adddf3>
 800d210:	4605      	mov	r5, r0
 800d212:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d216:	2c00      	cmp	r4, #0
 800d218:	d16a      	bne.n	800d2f0 <_dtoa_r+0x4e0>
 800d21a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d21e:	4b61      	ldr	r3, [pc, #388]	@ (800d3a4 <_dtoa_r+0x594>)
 800d220:	2200      	movs	r2, #0
 800d222:	f7f3 f839 	bl	8000298 <__aeabi_dsub>
 800d226:	4602      	mov	r2, r0
 800d228:	460b      	mov	r3, r1
 800d22a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d22e:	462a      	mov	r2, r5
 800d230:	4633      	mov	r3, r6
 800d232:	f7f3 fc79 	bl	8000b28 <__aeabi_dcmpgt>
 800d236:	2800      	cmp	r0, #0
 800d238:	f040 8298 	bne.w	800d76c <_dtoa_r+0x95c>
 800d23c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d240:	462a      	mov	r2, r5
 800d242:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d246:	f7f3 fc51 	bl	8000aec <__aeabi_dcmplt>
 800d24a:	bb38      	cbnz	r0, 800d29c <_dtoa_r+0x48c>
 800d24c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d250:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d254:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d256:	2b00      	cmp	r3, #0
 800d258:	f2c0 8157 	blt.w	800d50a <_dtoa_r+0x6fa>
 800d25c:	2f0e      	cmp	r7, #14
 800d25e:	f300 8154 	bgt.w	800d50a <_dtoa_r+0x6fa>
 800d262:	4b4b      	ldr	r3, [pc, #300]	@ (800d390 <_dtoa_r+0x580>)
 800d264:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d268:	ed93 7b00 	vldr	d7, [r3]
 800d26c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d26e:	2b00      	cmp	r3, #0
 800d270:	ed8d 7b00 	vstr	d7, [sp]
 800d274:	f280 80e5 	bge.w	800d442 <_dtoa_r+0x632>
 800d278:	9b03      	ldr	r3, [sp, #12]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	f300 80e1 	bgt.w	800d442 <_dtoa_r+0x632>
 800d280:	d10c      	bne.n	800d29c <_dtoa_r+0x48c>
 800d282:	4b48      	ldr	r3, [pc, #288]	@ (800d3a4 <_dtoa_r+0x594>)
 800d284:	2200      	movs	r2, #0
 800d286:	ec51 0b17 	vmov	r0, r1, d7
 800d28a:	f7f3 f9bd 	bl	8000608 <__aeabi_dmul>
 800d28e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d292:	f7f3 fc3f 	bl	8000b14 <__aeabi_dcmpge>
 800d296:	2800      	cmp	r0, #0
 800d298:	f000 8266 	beq.w	800d768 <_dtoa_r+0x958>
 800d29c:	2400      	movs	r4, #0
 800d29e:	4625      	mov	r5, r4
 800d2a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d2a2:	4656      	mov	r6, sl
 800d2a4:	ea6f 0803 	mvn.w	r8, r3
 800d2a8:	2700      	movs	r7, #0
 800d2aa:	4621      	mov	r1, r4
 800d2ac:	4648      	mov	r0, r9
 800d2ae:	f001 fa99 	bl	800e7e4 <_Bfree>
 800d2b2:	2d00      	cmp	r5, #0
 800d2b4:	f000 80bd 	beq.w	800d432 <_dtoa_r+0x622>
 800d2b8:	b12f      	cbz	r7, 800d2c6 <_dtoa_r+0x4b6>
 800d2ba:	42af      	cmp	r7, r5
 800d2bc:	d003      	beq.n	800d2c6 <_dtoa_r+0x4b6>
 800d2be:	4639      	mov	r1, r7
 800d2c0:	4648      	mov	r0, r9
 800d2c2:	f001 fa8f 	bl	800e7e4 <_Bfree>
 800d2c6:	4629      	mov	r1, r5
 800d2c8:	4648      	mov	r0, r9
 800d2ca:	f001 fa8b 	bl	800e7e4 <_Bfree>
 800d2ce:	e0b0      	b.n	800d432 <_dtoa_r+0x622>
 800d2d0:	07e2      	lsls	r2, r4, #31
 800d2d2:	d505      	bpl.n	800d2e0 <_dtoa_r+0x4d0>
 800d2d4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d2d8:	f7f3 f996 	bl	8000608 <__aeabi_dmul>
 800d2dc:	3601      	adds	r6, #1
 800d2de:	2301      	movs	r3, #1
 800d2e0:	1064      	asrs	r4, r4, #1
 800d2e2:	3508      	adds	r5, #8
 800d2e4:	e762      	b.n	800d1ac <_dtoa_r+0x39c>
 800d2e6:	2602      	movs	r6, #2
 800d2e8:	e765      	b.n	800d1b6 <_dtoa_r+0x3a6>
 800d2ea:	9c03      	ldr	r4, [sp, #12]
 800d2ec:	46b8      	mov	r8, r7
 800d2ee:	e784      	b.n	800d1fa <_dtoa_r+0x3ea>
 800d2f0:	4b27      	ldr	r3, [pc, #156]	@ (800d390 <_dtoa_r+0x580>)
 800d2f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d2f4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d2f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d2fc:	4454      	add	r4, sl
 800d2fe:	2900      	cmp	r1, #0
 800d300:	d054      	beq.n	800d3ac <_dtoa_r+0x59c>
 800d302:	4929      	ldr	r1, [pc, #164]	@ (800d3a8 <_dtoa_r+0x598>)
 800d304:	2000      	movs	r0, #0
 800d306:	f7f3 faa9 	bl	800085c <__aeabi_ddiv>
 800d30a:	4633      	mov	r3, r6
 800d30c:	462a      	mov	r2, r5
 800d30e:	f7f2 ffc3 	bl	8000298 <__aeabi_dsub>
 800d312:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d316:	4656      	mov	r6, sl
 800d318:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d31c:	f7f3 fc24 	bl	8000b68 <__aeabi_d2iz>
 800d320:	4605      	mov	r5, r0
 800d322:	f7f3 f907 	bl	8000534 <__aeabi_i2d>
 800d326:	4602      	mov	r2, r0
 800d328:	460b      	mov	r3, r1
 800d32a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d32e:	f7f2 ffb3 	bl	8000298 <__aeabi_dsub>
 800d332:	3530      	adds	r5, #48	@ 0x30
 800d334:	4602      	mov	r2, r0
 800d336:	460b      	mov	r3, r1
 800d338:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d33c:	f806 5b01 	strb.w	r5, [r6], #1
 800d340:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d344:	f7f3 fbd2 	bl	8000aec <__aeabi_dcmplt>
 800d348:	2800      	cmp	r0, #0
 800d34a:	d172      	bne.n	800d432 <_dtoa_r+0x622>
 800d34c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d350:	4911      	ldr	r1, [pc, #68]	@ (800d398 <_dtoa_r+0x588>)
 800d352:	2000      	movs	r0, #0
 800d354:	f7f2 ffa0 	bl	8000298 <__aeabi_dsub>
 800d358:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d35c:	f7f3 fbc6 	bl	8000aec <__aeabi_dcmplt>
 800d360:	2800      	cmp	r0, #0
 800d362:	f040 80b4 	bne.w	800d4ce <_dtoa_r+0x6be>
 800d366:	42a6      	cmp	r6, r4
 800d368:	f43f af70 	beq.w	800d24c <_dtoa_r+0x43c>
 800d36c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d370:	4b0a      	ldr	r3, [pc, #40]	@ (800d39c <_dtoa_r+0x58c>)
 800d372:	2200      	movs	r2, #0
 800d374:	f7f3 f948 	bl	8000608 <__aeabi_dmul>
 800d378:	4b08      	ldr	r3, [pc, #32]	@ (800d39c <_dtoa_r+0x58c>)
 800d37a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d37e:	2200      	movs	r2, #0
 800d380:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d384:	f7f3 f940 	bl	8000608 <__aeabi_dmul>
 800d388:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d38c:	e7c4      	b.n	800d318 <_dtoa_r+0x508>
 800d38e:	bf00      	nop
 800d390:	08010290 	.word	0x08010290
 800d394:	08010268 	.word	0x08010268
 800d398:	3ff00000 	.word	0x3ff00000
 800d39c:	40240000 	.word	0x40240000
 800d3a0:	401c0000 	.word	0x401c0000
 800d3a4:	40140000 	.word	0x40140000
 800d3a8:	3fe00000 	.word	0x3fe00000
 800d3ac:	4631      	mov	r1, r6
 800d3ae:	4628      	mov	r0, r5
 800d3b0:	f7f3 f92a 	bl	8000608 <__aeabi_dmul>
 800d3b4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d3b8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d3ba:	4656      	mov	r6, sl
 800d3bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d3c0:	f7f3 fbd2 	bl	8000b68 <__aeabi_d2iz>
 800d3c4:	4605      	mov	r5, r0
 800d3c6:	f7f3 f8b5 	bl	8000534 <__aeabi_i2d>
 800d3ca:	4602      	mov	r2, r0
 800d3cc:	460b      	mov	r3, r1
 800d3ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d3d2:	f7f2 ff61 	bl	8000298 <__aeabi_dsub>
 800d3d6:	3530      	adds	r5, #48	@ 0x30
 800d3d8:	f806 5b01 	strb.w	r5, [r6], #1
 800d3dc:	4602      	mov	r2, r0
 800d3de:	460b      	mov	r3, r1
 800d3e0:	42a6      	cmp	r6, r4
 800d3e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d3e6:	f04f 0200 	mov.w	r2, #0
 800d3ea:	d124      	bne.n	800d436 <_dtoa_r+0x626>
 800d3ec:	4baf      	ldr	r3, [pc, #700]	@ (800d6ac <_dtoa_r+0x89c>)
 800d3ee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d3f2:	f7f2 ff53 	bl	800029c <__adddf3>
 800d3f6:	4602      	mov	r2, r0
 800d3f8:	460b      	mov	r3, r1
 800d3fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d3fe:	f7f3 fb93 	bl	8000b28 <__aeabi_dcmpgt>
 800d402:	2800      	cmp	r0, #0
 800d404:	d163      	bne.n	800d4ce <_dtoa_r+0x6be>
 800d406:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d40a:	49a8      	ldr	r1, [pc, #672]	@ (800d6ac <_dtoa_r+0x89c>)
 800d40c:	2000      	movs	r0, #0
 800d40e:	f7f2 ff43 	bl	8000298 <__aeabi_dsub>
 800d412:	4602      	mov	r2, r0
 800d414:	460b      	mov	r3, r1
 800d416:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d41a:	f7f3 fb67 	bl	8000aec <__aeabi_dcmplt>
 800d41e:	2800      	cmp	r0, #0
 800d420:	f43f af14 	beq.w	800d24c <_dtoa_r+0x43c>
 800d424:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d426:	1e73      	subs	r3, r6, #1
 800d428:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d42a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d42e:	2b30      	cmp	r3, #48	@ 0x30
 800d430:	d0f8      	beq.n	800d424 <_dtoa_r+0x614>
 800d432:	4647      	mov	r7, r8
 800d434:	e03b      	b.n	800d4ae <_dtoa_r+0x69e>
 800d436:	4b9e      	ldr	r3, [pc, #632]	@ (800d6b0 <_dtoa_r+0x8a0>)
 800d438:	f7f3 f8e6 	bl	8000608 <__aeabi_dmul>
 800d43c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d440:	e7bc      	b.n	800d3bc <_dtoa_r+0x5ac>
 800d442:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d446:	4656      	mov	r6, sl
 800d448:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d44c:	4620      	mov	r0, r4
 800d44e:	4629      	mov	r1, r5
 800d450:	f7f3 fa04 	bl	800085c <__aeabi_ddiv>
 800d454:	f7f3 fb88 	bl	8000b68 <__aeabi_d2iz>
 800d458:	4680      	mov	r8, r0
 800d45a:	f7f3 f86b 	bl	8000534 <__aeabi_i2d>
 800d45e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d462:	f7f3 f8d1 	bl	8000608 <__aeabi_dmul>
 800d466:	4602      	mov	r2, r0
 800d468:	460b      	mov	r3, r1
 800d46a:	4620      	mov	r0, r4
 800d46c:	4629      	mov	r1, r5
 800d46e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d472:	f7f2 ff11 	bl	8000298 <__aeabi_dsub>
 800d476:	f806 4b01 	strb.w	r4, [r6], #1
 800d47a:	9d03      	ldr	r5, [sp, #12]
 800d47c:	eba6 040a 	sub.w	r4, r6, sl
 800d480:	42a5      	cmp	r5, r4
 800d482:	4602      	mov	r2, r0
 800d484:	460b      	mov	r3, r1
 800d486:	d133      	bne.n	800d4f0 <_dtoa_r+0x6e0>
 800d488:	f7f2 ff08 	bl	800029c <__adddf3>
 800d48c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d490:	4604      	mov	r4, r0
 800d492:	460d      	mov	r5, r1
 800d494:	f7f3 fb48 	bl	8000b28 <__aeabi_dcmpgt>
 800d498:	b9c0      	cbnz	r0, 800d4cc <_dtoa_r+0x6bc>
 800d49a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d49e:	4620      	mov	r0, r4
 800d4a0:	4629      	mov	r1, r5
 800d4a2:	f7f3 fb19 	bl	8000ad8 <__aeabi_dcmpeq>
 800d4a6:	b110      	cbz	r0, 800d4ae <_dtoa_r+0x69e>
 800d4a8:	f018 0f01 	tst.w	r8, #1
 800d4ac:	d10e      	bne.n	800d4cc <_dtoa_r+0x6bc>
 800d4ae:	9902      	ldr	r1, [sp, #8]
 800d4b0:	4648      	mov	r0, r9
 800d4b2:	f001 f997 	bl	800e7e4 <_Bfree>
 800d4b6:	2300      	movs	r3, #0
 800d4b8:	7033      	strb	r3, [r6, #0]
 800d4ba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d4bc:	3701      	adds	r7, #1
 800d4be:	601f      	str	r7, [r3, #0]
 800d4c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	f000 824b 	beq.w	800d95e <_dtoa_r+0xb4e>
 800d4c8:	601e      	str	r6, [r3, #0]
 800d4ca:	e248      	b.n	800d95e <_dtoa_r+0xb4e>
 800d4cc:	46b8      	mov	r8, r7
 800d4ce:	4633      	mov	r3, r6
 800d4d0:	461e      	mov	r6, r3
 800d4d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d4d6:	2a39      	cmp	r2, #57	@ 0x39
 800d4d8:	d106      	bne.n	800d4e8 <_dtoa_r+0x6d8>
 800d4da:	459a      	cmp	sl, r3
 800d4dc:	d1f8      	bne.n	800d4d0 <_dtoa_r+0x6c0>
 800d4de:	2230      	movs	r2, #48	@ 0x30
 800d4e0:	f108 0801 	add.w	r8, r8, #1
 800d4e4:	f88a 2000 	strb.w	r2, [sl]
 800d4e8:	781a      	ldrb	r2, [r3, #0]
 800d4ea:	3201      	adds	r2, #1
 800d4ec:	701a      	strb	r2, [r3, #0]
 800d4ee:	e7a0      	b.n	800d432 <_dtoa_r+0x622>
 800d4f0:	4b6f      	ldr	r3, [pc, #444]	@ (800d6b0 <_dtoa_r+0x8a0>)
 800d4f2:	2200      	movs	r2, #0
 800d4f4:	f7f3 f888 	bl	8000608 <__aeabi_dmul>
 800d4f8:	2200      	movs	r2, #0
 800d4fa:	2300      	movs	r3, #0
 800d4fc:	4604      	mov	r4, r0
 800d4fe:	460d      	mov	r5, r1
 800d500:	f7f3 faea 	bl	8000ad8 <__aeabi_dcmpeq>
 800d504:	2800      	cmp	r0, #0
 800d506:	d09f      	beq.n	800d448 <_dtoa_r+0x638>
 800d508:	e7d1      	b.n	800d4ae <_dtoa_r+0x69e>
 800d50a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d50c:	2a00      	cmp	r2, #0
 800d50e:	f000 80ea 	beq.w	800d6e6 <_dtoa_r+0x8d6>
 800d512:	9a07      	ldr	r2, [sp, #28]
 800d514:	2a01      	cmp	r2, #1
 800d516:	f300 80cd 	bgt.w	800d6b4 <_dtoa_r+0x8a4>
 800d51a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d51c:	2a00      	cmp	r2, #0
 800d51e:	f000 80c1 	beq.w	800d6a4 <_dtoa_r+0x894>
 800d522:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d526:	9c08      	ldr	r4, [sp, #32]
 800d528:	9e00      	ldr	r6, [sp, #0]
 800d52a:	9a00      	ldr	r2, [sp, #0]
 800d52c:	441a      	add	r2, r3
 800d52e:	9200      	str	r2, [sp, #0]
 800d530:	9a06      	ldr	r2, [sp, #24]
 800d532:	2101      	movs	r1, #1
 800d534:	441a      	add	r2, r3
 800d536:	4648      	mov	r0, r9
 800d538:	9206      	str	r2, [sp, #24]
 800d53a:	f001 fa51 	bl	800e9e0 <__i2b>
 800d53e:	4605      	mov	r5, r0
 800d540:	b166      	cbz	r6, 800d55c <_dtoa_r+0x74c>
 800d542:	9b06      	ldr	r3, [sp, #24]
 800d544:	2b00      	cmp	r3, #0
 800d546:	dd09      	ble.n	800d55c <_dtoa_r+0x74c>
 800d548:	42b3      	cmp	r3, r6
 800d54a:	9a00      	ldr	r2, [sp, #0]
 800d54c:	bfa8      	it	ge
 800d54e:	4633      	movge	r3, r6
 800d550:	1ad2      	subs	r2, r2, r3
 800d552:	9200      	str	r2, [sp, #0]
 800d554:	9a06      	ldr	r2, [sp, #24]
 800d556:	1af6      	subs	r6, r6, r3
 800d558:	1ad3      	subs	r3, r2, r3
 800d55a:	9306      	str	r3, [sp, #24]
 800d55c:	9b08      	ldr	r3, [sp, #32]
 800d55e:	b30b      	cbz	r3, 800d5a4 <_dtoa_r+0x794>
 800d560:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d562:	2b00      	cmp	r3, #0
 800d564:	f000 80c6 	beq.w	800d6f4 <_dtoa_r+0x8e4>
 800d568:	2c00      	cmp	r4, #0
 800d56a:	f000 80c0 	beq.w	800d6ee <_dtoa_r+0x8de>
 800d56e:	4629      	mov	r1, r5
 800d570:	4622      	mov	r2, r4
 800d572:	4648      	mov	r0, r9
 800d574:	f001 faec 	bl	800eb50 <__pow5mult>
 800d578:	9a02      	ldr	r2, [sp, #8]
 800d57a:	4601      	mov	r1, r0
 800d57c:	4605      	mov	r5, r0
 800d57e:	4648      	mov	r0, r9
 800d580:	f001 fa44 	bl	800ea0c <__multiply>
 800d584:	9902      	ldr	r1, [sp, #8]
 800d586:	4680      	mov	r8, r0
 800d588:	4648      	mov	r0, r9
 800d58a:	f001 f92b 	bl	800e7e4 <_Bfree>
 800d58e:	9b08      	ldr	r3, [sp, #32]
 800d590:	1b1b      	subs	r3, r3, r4
 800d592:	9308      	str	r3, [sp, #32]
 800d594:	f000 80b1 	beq.w	800d6fa <_dtoa_r+0x8ea>
 800d598:	9a08      	ldr	r2, [sp, #32]
 800d59a:	4641      	mov	r1, r8
 800d59c:	4648      	mov	r0, r9
 800d59e:	f001 fad7 	bl	800eb50 <__pow5mult>
 800d5a2:	9002      	str	r0, [sp, #8]
 800d5a4:	2101      	movs	r1, #1
 800d5a6:	4648      	mov	r0, r9
 800d5a8:	f001 fa1a 	bl	800e9e0 <__i2b>
 800d5ac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d5ae:	4604      	mov	r4, r0
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	f000 81d8 	beq.w	800d966 <_dtoa_r+0xb56>
 800d5b6:	461a      	mov	r2, r3
 800d5b8:	4601      	mov	r1, r0
 800d5ba:	4648      	mov	r0, r9
 800d5bc:	f001 fac8 	bl	800eb50 <__pow5mult>
 800d5c0:	9b07      	ldr	r3, [sp, #28]
 800d5c2:	2b01      	cmp	r3, #1
 800d5c4:	4604      	mov	r4, r0
 800d5c6:	f300 809f 	bgt.w	800d708 <_dtoa_r+0x8f8>
 800d5ca:	9b04      	ldr	r3, [sp, #16]
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	f040 8097 	bne.w	800d700 <_dtoa_r+0x8f0>
 800d5d2:	9b05      	ldr	r3, [sp, #20]
 800d5d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	f040 8093 	bne.w	800d704 <_dtoa_r+0x8f4>
 800d5de:	9b05      	ldr	r3, [sp, #20]
 800d5e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d5e4:	0d1b      	lsrs	r3, r3, #20
 800d5e6:	051b      	lsls	r3, r3, #20
 800d5e8:	b133      	cbz	r3, 800d5f8 <_dtoa_r+0x7e8>
 800d5ea:	9b00      	ldr	r3, [sp, #0]
 800d5ec:	3301      	adds	r3, #1
 800d5ee:	9300      	str	r3, [sp, #0]
 800d5f0:	9b06      	ldr	r3, [sp, #24]
 800d5f2:	3301      	adds	r3, #1
 800d5f4:	9306      	str	r3, [sp, #24]
 800d5f6:	2301      	movs	r3, #1
 800d5f8:	9308      	str	r3, [sp, #32]
 800d5fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	f000 81b8 	beq.w	800d972 <_dtoa_r+0xb62>
 800d602:	6923      	ldr	r3, [r4, #16]
 800d604:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d608:	6918      	ldr	r0, [r3, #16]
 800d60a:	f001 f99d 	bl	800e948 <__hi0bits>
 800d60e:	f1c0 0020 	rsb	r0, r0, #32
 800d612:	9b06      	ldr	r3, [sp, #24]
 800d614:	4418      	add	r0, r3
 800d616:	f010 001f 	ands.w	r0, r0, #31
 800d61a:	f000 8082 	beq.w	800d722 <_dtoa_r+0x912>
 800d61e:	f1c0 0320 	rsb	r3, r0, #32
 800d622:	2b04      	cmp	r3, #4
 800d624:	dd73      	ble.n	800d70e <_dtoa_r+0x8fe>
 800d626:	9b00      	ldr	r3, [sp, #0]
 800d628:	f1c0 001c 	rsb	r0, r0, #28
 800d62c:	4403      	add	r3, r0
 800d62e:	9300      	str	r3, [sp, #0]
 800d630:	9b06      	ldr	r3, [sp, #24]
 800d632:	4403      	add	r3, r0
 800d634:	4406      	add	r6, r0
 800d636:	9306      	str	r3, [sp, #24]
 800d638:	9b00      	ldr	r3, [sp, #0]
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	dd05      	ble.n	800d64a <_dtoa_r+0x83a>
 800d63e:	9902      	ldr	r1, [sp, #8]
 800d640:	461a      	mov	r2, r3
 800d642:	4648      	mov	r0, r9
 800d644:	f001 fade 	bl	800ec04 <__lshift>
 800d648:	9002      	str	r0, [sp, #8]
 800d64a:	9b06      	ldr	r3, [sp, #24]
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	dd05      	ble.n	800d65c <_dtoa_r+0x84c>
 800d650:	4621      	mov	r1, r4
 800d652:	461a      	mov	r2, r3
 800d654:	4648      	mov	r0, r9
 800d656:	f001 fad5 	bl	800ec04 <__lshift>
 800d65a:	4604      	mov	r4, r0
 800d65c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d061      	beq.n	800d726 <_dtoa_r+0x916>
 800d662:	9802      	ldr	r0, [sp, #8]
 800d664:	4621      	mov	r1, r4
 800d666:	f001 fb39 	bl	800ecdc <__mcmp>
 800d66a:	2800      	cmp	r0, #0
 800d66c:	da5b      	bge.n	800d726 <_dtoa_r+0x916>
 800d66e:	2300      	movs	r3, #0
 800d670:	9902      	ldr	r1, [sp, #8]
 800d672:	220a      	movs	r2, #10
 800d674:	4648      	mov	r0, r9
 800d676:	f001 f8d7 	bl	800e828 <__multadd>
 800d67a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d67c:	9002      	str	r0, [sp, #8]
 800d67e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d682:	2b00      	cmp	r3, #0
 800d684:	f000 8177 	beq.w	800d976 <_dtoa_r+0xb66>
 800d688:	4629      	mov	r1, r5
 800d68a:	2300      	movs	r3, #0
 800d68c:	220a      	movs	r2, #10
 800d68e:	4648      	mov	r0, r9
 800d690:	f001 f8ca 	bl	800e828 <__multadd>
 800d694:	f1bb 0f00 	cmp.w	fp, #0
 800d698:	4605      	mov	r5, r0
 800d69a:	dc6f      	bgt.n	800d77c <_dtoa_r+0x96c>
 800d69c:	9b07      	ldr	r3, [sp, #28]
 800d69e:	2b02      	cmp	r3, #2
 800d6a0:	dc49      	bgt.n	800d736 <_dtoa_r+0x926>
 800d6a2:	e06b      	b.n	800d77c <_dtoa_r+0x96c>
 800d6a4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d6a6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d6aa:	e73c      	b.n	800d526 <_dtoa_r+0x716>
 800d6ac:	3fe00000 	.word	0x3fe00000
 800d6b0:	40240000 	.word	0x40240000
 800d6b4:	9b03      	ldr	r3, [sp, #12]
 800d6b6:	1e5c      	subs	r4, r3, #1
 800d6b8:	9b08      	ldr	r3, [sp, #32]
 800d6ba:	42a3      	cmp	r3, r4
 800d6bc:	db09      	blt.n	800d6d2 <_dtoa_r+0x8c2>
 800d6be:	1b1c      	subs	r4, r3, r4
 800d6c0:	9b03      	ldr	r3, [sp, #12]
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	f6bf af30 	bge.w	800d528 <_dtoa_r+0x718>
 800d6c8:	9b00      	ldr	r3, [sp, #0]
 800d6ca:	9a03      	ldr	r2, [sp, #12]
 800d6cc:	1a9e      	subs	r6, r3, r2
 800d6ce:	2300      	movs	r3, #0
 800d6d0:	e72b      	b.n	800d52a <_dtoa_r+0x71a>
 800d6d2:	9b08      	ldr	r3, [sp, #32]
 800d6d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d6d6:	9408      	str	r4, [sp, #32]
 800d6d8:	1ae3      	subs	r3, r4, r3
 800d6da:	441a      	add	r2, r3
 800d6dc:	9e00      	ldr	r6, [sp, #0]
 800d6de:	9b03      	ldr	r3, [sp, #12]
 800d6e0:	920d      	str	r2, [sp, #52]	@ 0x34
 800d6e2:	2400      	movs	r4, #0
 800d6e4:	e721      	b.n	800d52a <_dtoa_r+0x71a>
 800d6e6:	9c08      	ldr	r4, [sp, #32]
 800d6e8:	9e00      	ldr	r6, [sp, #0]
 800d6ea:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d6ec:	e728      	b.n	800d540 <_dtoa_r+0x730>
 800d6ee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d6f2:	e751      	b.n	800d598 <_dtoa_r+0x788>
 800d6f4:	9a08      	ldr	r2, [sp, #32]
 800d6f6:	9902      	ldr	r1, [sp, #8]
 800d6f8:	e750      	b.n	800d59c <_dtoa_r+0x78c>
 800d6fa:	f8cd 8008 	str.w	r8, [sp, #8]
 800d6fe:	e751      	b.n	800d5a4 <_dtoa_r+0x794>
 800d700:	2300      	movs	r3, #0
 800d702:	e779      	b.n	800d5f8 <_dtoa_r+0x7e8>
 800d704:	9b04      	ldr	r3, [sp, #16]
 800d706:	e777      	b.n	800d5f8 <_dtoa_r+0x7e8>
 800d708:	2300      	movs	r3, #0
 800d70a:	9308      	str	r3, [sp, #32]
 800d70c:	e779      	b.n	800d602 <_dtoa_r+0x7f2>
 800d70e:	d093      	beq.n	800d638 <_dtoa_r+0x828>
 800d710:	9a00      	ldr	r2, [sp, #0]
 800d712:	331c      	adds	r3, #28
 800d714:	441a      	add	r2, r3
 800d716:	9200      	str	r2, [sp, #0]
 800d718:	9a06      	ldr	r2, [sp, #24]
 800d71a:	441a      	add	r2, r3
 800d71c:	441e      	add	r6, r3
 800d71e:	9206      	str	r2, [sp, #24]
 800d720:	e78a      	b.n	800d638 <_dtoa_r+0x828>
 800d722:	4603      	mov	r3, r0
 800d724:	e7f4      	b.n	800d710 <_dtoa_r+0x900>
 800d726:	9b03      	ldr	r3, [sp, #12]
 800d728:	2b00      	cmp	r3, #0
 800d72a:	46b8      	mov	r8, r7
 800d72c:	dc20      	bgt.n	800d770 <_dtoa_r+0x960>
 800d72e:	469b      	mov	fp, r3
 800d730:	9b07      	ldr	r3, [sp, #28]
 800d732:	2b02      	cmp	r3, #2
 800d734:	dd1e      	ble.n	800d774 <_dtoa_r+0x964>
 800d736:	f1bb 0f00 	cmp.w	fp, #0
 800d73a:	f47f adb1 	bne.w	800d2a0 <_dtoa_r+0x490>
 800d73e:	4621      	mov	r1, r4
 800d740:	465b      	mov	r3, fp
 800d742:	2205      	movs	r2, #5
 800d744:	4648      	mov	r0, r9
 800d746:	f001 f86f 	bl	800e828 <__multadd>
 800d74a:	4601      	mov	r1, r0
 800d74c:	4604      	mov	r4, r0
 800d74e:	9802      	ldr	r0, [sp, #8]
 800d750:	f001 fac4 	bl	800ecdc <__mcmp>
 800d754:	2800      	cmp	r0, #0
 800d756:	f77f ada3 	ble.w	800d2a0 <_dtoa_r+0x490>
 800d75a:	4656      	mov	r6, sl
 800d75c:	2331      	movs	r3, #49	@ 0x31
 800d75e:	f806 3b01 	strb.w	r3, [r6], #1
 800d762:	f108 0801 	add.w	r8, r8, #1
 800d766:	e59f      	b.n	800d2a8 <_dtoa_r+0x498>
 800d768:	9c03      	ldr	r4, [sp, #12]
 800d76a:	46b8      	mov	r8, r7
 800d76c:	4625      	mov	r5, r4
 800d76e:	e7f4      	b.n	800d75a <_dtoa_r+0x94a>
 800d770:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d774:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d776:	2b00      	cmp	r3, #0
 800d778:	f000 8101 	beq.w	800d97e <_dtoa_r+0xb6e>
 800d77c:	2e00      	cmp	r6, #0
 800d77e:	dd05      	ble.n	800d78c <_dtoa_r+0x97c>
 800d780:	4629      	mov	r1, r5
 800d782:	4632      	mov	r2, r6
 800d784:	4648      	mov	r0, r9
 800d786:	f001 fa3d 	bl	800ec04 <__lshift>
 800d78a:	4605      	mov	r5, r0
 800d78c:	9b08      	ldr	r3, [sp, #32]
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d05c      	beq.n	800d84c <_dtoa_r+0xa3c>
 800d792:	6869      	ldr	r1, [r5, #4]
 800d794:	4648      	mov	r0, r9
 800d796:	f000 ffe5 	bl	800e764 <_Balloc>
 800d79a:	4606      	mov	r6, r0
 800d79c:	b928      	cbnz	r0, 800d7aa <_dtoa_r+0x99a>
 800d79e:	4b82      	ldr	r3, [pc, #520]	@ (800d9a8 <_dtoa_r+0xb98>)
 800d7a0:	4602      	mov	r2, r0
 800d7a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d7a6:	f7ff bb4a 	b.w	800ce3e <_dtoa_r+0x2e>
 800d7aa:	692a      	ldr	r2, [r5, #16]
 800d7ac:	3202      	adds	r2, #2
 800d7ae:	0092      	lsls	r2, r2, #2
 800d7b0:	f105 010c 	add.w	r1, r5, #12
 800d7b4:	300c      	adds	r0, #12
 800d7b6:	f7ff fa83 	bl	800ccc0 <memcpy>
 800d7ba:	2201      	movs	r2, #1
 800d7bc:	4631      	mov	r1, r6
 800d7be:	4648      	mov	r0, r9
 800d7c0:	f001 fa20 	bl	800ec04 <__lshift>
 800d7c4:	f10a 0301 	add.w	r3, sl, #1
 800d7c8:	9300      	str	r3, [sp, #0]
 800d7ca:	eb0a 030b 	add.w	r3, sl, fp
 800d7ce:	9308      	str	r3, [sp, #32]
 800d7d0:	9b04      	ldr	r3, [sp, #16]
 800d7d2:	f003 0301 	and.w	r3, r3, #1
 800d7d6:	462f      	mov	r7, r5
 800d7d8:	9306      	str	r3, [sp, #24]
 800d7da:	4605      	mov	r5, r0
 800d7dc:	9b00      	ldr	r3, [sp, #0]
 800d7de:	9802      	ldr	r0, [sp, #8]
 800d7e0:	4621      	mov	r1, r4
 800d7e2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800d7e6:	f7ff fa89 	bl	800ccfc <quorem>
 800d7ea:	4603      	mov	r3, r0
 800d7ec:	3330      	adds	r3, #48	@ 0x30
 800d7ee:	9003      	str	r0, [sp, #12]
 800d7f0:	4639      	mov	r1, r7
 800d7f2:	9802      	ldr	r0, [sp, #8]
 800d7f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7f6:	f001 fa71 	bl	800ecdc <__mcmp>
 800d7fa:	462a      	mov	r2, r5
 800d7fc:	9004      	str	r0, [sp, #16]
 800d7fe:	4621      	mov	r1, r4
 800d800:	4648      	mov	r0, r9
 800d802:	f001 fa87 	bl	800ed14 <__mdiff>
 800d806:	68c2      	ldr	r2, [r0, #12]
 800d808:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d80a:	4606      	mov	r6, r0
 800d80c:	bb02      	cbnz	r2, 800d850 <_dtoa_r+0xa40>
 800d80e:	4601      	mov	r1, r0
 800d810:	9802      	ldr	r0, [sp, #8]
 800d812:	f001 fa63 	bl	800ecdc <__mcmp>
 800d816:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d818:	4602      	mov	r2, r0
 800d81a:	4631      	mov	r1, r6
 800d81c:	4648      	mov	r0, r9
 800d81e:	920c      	str	r2, [sp, #48]	@ 0x30
 800d820:	9309      	str	r3, [sp, #36]	@ 0x24
 800d822:	f000 ffdf 	bl	800e7e4 <_Bfree>
 800d826:	9b07      	ldr	r3, [sp, #28]
 800d828:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d82a:	9e00      	ldr	r6, [sp, #0]
 800d82c:	ea42 0103 	orr.w	r1, r2, r3
 800d830:	9b06      	ldr	r3, [sp, #24]
 800d832:	4319      	orrs	r1, r3
 800d834:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d836:	d10d      	bne.n	800d854 <_dtoa_r+0xa44>
 800d838:	2b39      	cmp	r3, #57	@ 0x39
 800d83a:	d027      	beq.n	800d88c <_dtoa_r+0xa7c>
 800d83c:	9a04      	ldr	r2, [sp, #16]
 800d83e:	2a00      	cmp	r2, #0
 800d840:	dd01      	ble.n	800d846 <_dtoa_r+0xa36>
 800d842:	9b03      	ldr	r3, [sp, #12]
 800d844:	3331      	adds	r3, #49	@ 0x31
 800d846:	f88b 3000 	strb.w	r3, [fp]
 800d84a:	e52e      	b.n	800d2aa <_dtoa_r+0x49a>
 800d84c:	4628      	mov	r0, r5
 800d84e:	e7b9      	b.n	800d7c4 <_dtoa_r+0x9b4>
 800d850:	2201      	movs	r2, #1
 800d852:	e7e2      	b.n	800d81a <_dtoa_r+0xa0a>
 800d854:	9904      	ldr	r1, [sp, #16]
 800d856:	2900      	cmp	r1, #0
 800d858:	db04      	blt.n	800d864 <_dtoa_r+0xa54>
 800d85a:	9807      	ldr	r0, [sp, #28]
 800d85c:	4301      	orrs	r1, r0
 800d85e:	9806      	ldr	r0, [sp, #24]
 800d860:	4301      	orrs	r1, r0
 800d862:	d120      	bne.n	800d8a6 <_dtoa_r+0xa96>
 800d864:	2a00      	cmp	r2, #0
 800d866:	ddee      	ble.n	800d846 <_dtoa_r+0xa36>
 800d868:	9902      	ldr	r1, [sp, #8]
 800d86a:	9300      	str	r3, [sp, #0]
 800d86c:	2201      	movs	r2, #1
 800d86e:	4648      	mov	r0, r9
 800d870:	f001 f9c8 	bl	800ec04 <__lshift>
 800d874:	4621      	mov	r1, r4
 800d876:	9002      	str	r0, [sp, #8]
 800d878:	f001 fa30 	bl	800ecdc <__mcmp>
 800d87c:	2800      	cmp	r0, #0
 800d87e:	9b00      	ldr	r3, [sp, #0]
 800d880:	dc02      	bgt.n	800d888 <_dtoa_r+0xa78>
 800d882:	d1e0      	bne.n	800d846 <_dtoa_r+0xa36>
 800d884:	07da      	lsls	r2, r3, #31
 800d886:	d5de      	bpl.n	800d846 <_dtoa_r+0xa36>
 800d888:	2b39      	cmp	r3, #57	@ 0x39
 800d88a:	d1da      	bne.n	800d842 <_dtoa_r+0xa32>
 800d88c:	2339      	movs	r3, #57	@ 0x39
 800d88e:	f88b 3000 	strb.w	r3, [fp]
 800d892:	4633      	mov	r3, r6
 800d894:	461e      	mov	r6, r3
 800d896:	3b01      	subs	r3, #1
 800d898:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d89c:	2a39      	cmp	r2, #57	@ 0x39
 800d89e:	d04e      	beq.n	800d93e <_dtoa_r+0xb2e>
 800d8a0:	3201      	adds	r2, #1
 800d8a2:	701a      	strb	r2, [r3, #0]
 800d8a4:	e501      	b.n	800d2aa <_dtoa_r+0x49a>
 800d8a6:	2a00      	cmp	r2, #0
 800d8a8:	dd03      	ble.n	800d8b2 <_dtoa_r+0xaa2>
 800d8aa:	2b39      	cmp	r3, #57	@ 0x39
 800d8ac:	d0ee      	beq.n	800d88c <_dtoa_r+0xa7c>
 800d8ae:	3301      	adds	r3, #1
 800d8b0:	e7c9      	b.n	800d846 <_dtoa_r+0xa36>
 800d8b2:	9a00      	ldr	r2, [sp, #0]
 800d8b4:	9908      	ldr	r1, [sp, #32]
 800d8b6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d8ba:	428a      	cmp	r2, r1
 800d8bc:	d028      	beq.n	800d910 <_dtoa_r+0xb00>
 800d8be:	9902      	ldr	r1, [sp, #8]
 800d8c0:	2300      	movs	r3, #0
 800d8c2:	220a      	movs	r2, #10
 800d8c4:	4648      	mov	r0, r9
 800d8c6:	f000 ffaf 	bl	800e828 <__multadd>
 800d8ca:	42af      	cmp	r7, r5
 800d8cc:	9002      	str	r0, [sp, #8]
 800d8ce:	f04f 0300 	mov.w	r3, #0
 800d8d2:	f04f 020a 	mov.w	r2, #10
 800d8d6:	4639      	mov	r1, r7
 800d8d8:	4648      	mov	r0, r9
 800d8da:	d107      	bne.n	800d8ec <_dtoa_r+0xadc>
 800d8dc:	f000 ffa4 	bl	800e828 <__multadd>
 800d8e0:	4607      	mov	r7, r0
 800d8e2:	4605      	mov	r5, r0
 800d8e4:	9b00      	ldr	r3, [sp, #0]
 800d8e6:	3301      	adds	r3, #1
 800d8e8:	9300      	str	r3, [sp, #0]
 800d8ea:	e777      	b.n	800d7dc <_dtoa_r+0x9cc>
 800d8ec:	f000 ff9c 	bl	800e828 <__multadd>
 800d8f0:	4629      	mov	r1, r5
 800d8f2:	4607      	mov	r7, r0
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	220a      	movs	r2, #10
 800d8f8:	4648      	mov	r0, r9
 800d8fa:	f000 ff95 	bl	800e828 <__multadd>
 800d8fe:	4605      	mov	r5, r0
 800d900:	e7f0      	b.n	800d8e4 <_dtoa_r+0xad4>
 800d902:	f1bb 0f00 	cmp.w	fp, #0
 800d906:	bfcc      	ite	gt
 800d908:	465e      	movgt	r6, fp
 800d90a:	2601      	movle	r6, #1
 800d90c:	4456      	add	r6, sl
 800d90e:	2700      	movs	r7, #0
 800d910:	9902      	ldr	r1, [sp, #8]
 800d912:	9300      	str	r3, [sp, #0]
 800d914:	2201      	movs	r2, #1
 800d916:	4648      	mov	r0, r9
 800d918:	f001 f974 	bl	800ec04 <__lshift>
 800d91c:	4621      	mov	r1, r4
 800d91e:	9002      	str	r0, [sp, #8]
 800d920:	f001 f9dc 	bl	800ecdc <__mcmp>
 800d924:	2800      	cmp	r0, #0
 800d926:	dcb4      	bgt.n	800d892 <_dtoa_r+0xa82>
 800d928:	d102      	bne.n	800d930 <_dtoa_r+0xb20>
 800d92a:	9b00      	ldr	r3, [sp, #0]
 800d92c:	07db      	lsls	r3, r3, #31
 800d92e:	d4b0      	bmi.n	800d892 <_dtoa_r+0xa82>
 800d930:	4633      	mov	r3, r6
 800d932:	461e      	mov	r6, r3
 800d934:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d938:	2a30      	cmp	r2, #48	@ 0x30
 800d93a:	d0fa      	beq.n	800d932 <_dtoa_r+0xb22>
 800d93c:	e4b5      	b.n	800d2aa <_dtoa_r+0x49a>
 800d93e:	459a      	cmp	sl, r3
 800d940:	d1a8      	bne.n	800d894 <_dtoa_r+0xa84>
 800d942:	2331      	movs	r3, #49	@ 0x31
 800d944:	f108 0801 	add.w	r8, r8, #1
 800d948:	f88a 3000 	strb.w	r3, [sl]
 800d94c:	e4ad      	b.n	800d2aa <_dtoa_r+0x49a>
 800d94e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d950:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d9ac <_dtoa_r+0xb9c>
 800d954:	b11b      	cbz	r3, 800d95e <_dtoa_r+0xb4e>
 800d956:	f10a 0308 	add.w	r3, sl, #8
 800d95a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d95c:	6013      	str	r3, [r2, #0]
 800d95e:	4650      	mov	r0, sl
 800d960:	b017      	add	sp, #92	@ 0x5c
 800d962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d966:	9b07      	ldr	r3, [sp, #28]
 800d968:	2b01      	cmp	r3, #1
 800d96a:	f77f ae2e 	ble.w	800d5ca <_dtoa_r+0x7ba>
 800d96e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d970:	9308      	str	r3, [sp, #32]
 800d972:	2001      	movs	r0, #1
 800d974:	e64d      	b.n	800d612 <_dtoa_r+0x802>
 800d976:	f1bb 0f00 	cmp.w	fp, #0
 800d97a:	f77f aed9 	ble.w	800d730 <_dtoa_r+0x920>
 800d97e:	4656      	mov	r6, sl
 800d980:	9802      	ldr	r0, [sp, #8]
 800d982:	4621      	mov	r1, r4
 800d984:	f7ff f9ba 	bl	800ccfc <quorem>
 800d988:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d98c:	f806 3b01 	strb.w	r3, [r6], #1
 800d990:	eba6 020a 	sub.w	r2, r6, sl
 800d994:	4593      	cmp	fp, r2
 800d996:	ddb4      	ble.n	800d902 <_dtoa_r+0xaf2>
 800d998:	9902      	ldr	r1, [sp, #8]
 800d99a:	2300      	movs	r3, #0
 800d99c:	220a      	movs	r2, #10
 800d99e:	4648      	mov	r0, r9
 800d9a0:	f000 ff42 	bl	800e828 <__multadd>
 800d9a4:	9002      	str	r0, [sp, #8]
 800d9a6:	e7eb      	b.n	800d980 <_dtoa_r+0xb70>
 800d9a8:	0800ffef 	.word	0x0800ffef
 800d9ac:	0800ff73 	.word	0x0800ff73

0800d9b0 <_free_r>:
 800d9b0:	b538      	push	{r3, r4, r5, lr}
 800d9b2:	4605      	mov	r5, r0
 800d9b4:	2900      	cmp	r1, #0
 800d9b6:	d041      	beq.n	800da3c <_free_r+0x8c>
 800d9b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d9bc:	1f0c      	subs	r4, r1, #4
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	bfb8      	it	lt
 800d9c2:	18e4      	addlt	r4, r4, r3
 800d9c4:	f7fe f93c 	bl	800bc40 <__malloc_lock>
 800d9c8:	4a1d      	ldr	r2, [pc, #116]	@ (800da40 <_free_r+0x90>)
 800d9ca:	6813      	ldr	r3, [r2, #0]
 800d9cc:	b933      	cbnz	r3, 800d9dc <_free_r+0x2c>
 800d9ce:	6063      	str	r3, [r4, #4]
 800d9d0:	6014      	str	r4, [r2, #0]
 800d9d2:	4628      	mov	r0, r5
 800d9d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d9d8:	f7fe b938 	b.w	800bc4c <__malloc_unlock>
 800d9dc:	42a3      	cmp	r3, r4
 800d9de:	d908      	bls.n	800d9f2 <_free_r+0x42>
 800d9e0:	6820      	ldr	r0, [r4, #0]
 800d9e2:	1821      	adds	r1, r4, r0
 800d9e4:	428b      	cmp	r3, r1
 800d9e6:	bf01      	itttt	eq
 800d9e8:	6819      	ldreq	r1, [r3, #0]
 800d9ea:	685b      	ldreq	r3, [r3, #4]
 800d9ec:	1809      	addeq	r1, r1, r0
 800d9ee:	6021      	streq	r1, [r4, #0]
 800d9f0:	e7ed      	b.n	800d9ce <_free_r+0x1e>
 800d9f2:	461a      	mov	r2, r3
 800d9f4:	685b      	ldr	r3, [r3, #4]
 800d9f6:	b10b      	cbz	r3, 800d9fc <_free_r+0x4c>
 800d9f8:	42a3      	cmp	r3, r4
 800d9fa:	d9fa      	bls.n	800d9f2 <_free_r+0x42>
 800d9fc:	6811      	ldr	r1, [r2, #0]
 800d9fe:	1850      	adds	r0, r2, r1
 800da00:	42a0      	cmp	r0, r4
 800da02:	d10b      	bne.n	800da1c <_free_r+0x6c>
 800da04:	6820      	ldr	r0, [r4, #0]
 800da06:	4401      	add	r1, r0
 800da08:	1850      	adds	r0, r2, r1
 800da0a:	4283      	cmp	r3, r0
 800da0c:	6011      	str	r1, [r2, #0]
 800da0e:	d1e0      	bne.n	800d9d2 <_free_r+0x22>
 800da10:	6818      	ldr	r0, [r3, #0]
 800da12:	685b      	ldr	r3, [r3, #4]
 800da14:	6053      	str	r3, [r2, #4]
 800da16:	4408      	add	r0, r1
 800da18:	6010      	str	r0, [r2, #0]
 800da1a:	e7da      	b.n	800d9d2 <_free_r+0x22>
 800da1c:	d902      	bls.n	800da24 <_free_r+0x74>
 800da1e:	230c      	movs	r3, #12
 800da20:	602b      	str	r3, [r5, #0]
 800da22:	e7d6      	b.n	800d9d2 <_free_r+0x22>
 800da24:	6820      	ldr	r0, [r4, #0]
 800da26:	1821      	adds	r1, r4, r0
 800da28:	428b      	cmp	r3, r1
 800da2a:	bf04      	itt	eq
 800da2c:	6819      	ldreq	r1, [r3, #0]
 800da2e:	685b      	ldreq	r3, [r3, #4]
 800da30:	6063      	str	r3, [r4, #4]
 800da32:	bf04      	itt	eq
 800da34:	1809      	addeq	r1, r1, r0
 800da36:	6021      	streq	r1, [r4, #0]
 800da38:	6054      	str	r4, [r2, #4]
 800da3a:	e7ca      	b.n	800d9d2 <_free_r+0x22>
 800da3c:	bd38      	pop	{r3, r4, r5, pc}
 800da3e:	bf00      	nop
 800da40:	2000113c 	.word	0x2000113c

0800da44 <rshift>:
 800da44:	6903      	ldr	r3, [r0, #16]
 800da46:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800da4a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800da4e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800da52:	f100 0414 	add.w	r4, r0, #20
 800da56:	dd45      	ble.n	800dae4 <rshift+0xa0>
 800da58:	f011 011f 	ands.w	r1, r1, #31
 800da5c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800da60:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800da64:	d10c      	bne.n	800da80 <rshift+0x3c>
 800da66:	f100 0710 	add.w	r7, r0, #16
 800da6a:	4629      	mov	r1, r5
 800da6c:	42b1      	cmp	r1, r6
 800da6e:	d334      	bcc.n	800dada <rshift+0x96>
 800da70:	1a9b      	subs	r3, r3, r2
 800da72:	009b      	lsls	r3, r3, #2
 800da74:	1eea      	subs	r2, r5, #3
 800da76:	4296      	cmp	r6, r2
 800da78:	bf38      	it	cc
 800da7a:	2300      	movcc	r3, #0
 800da7c:	4423      	add	r3, r4
 800da7e:	e015      	b.n	800daac <rshift+0x68>
 800da80:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800da84:	f1c1 0820 	rsb	r8, r1, #32
 800da88:	40cf      	lsrs	r7, r1
 800da8a:	f105 0e04 	add.w	lr, r5, #4
 800da8e:	46a1      	mov	r9, r4
 800da90:	4576      	cmp	r6, lr
 800da92:	46f4      	mov	ip, lr
 800da94:	d815      	bhi.n	800dac2 <rshift+0x7e>
 800da96:	1a9a      	subs	r2, r3, r2
 800da98:	0092      	lsls	r2, r2, #2
 800da9a:	3a04      	subs	r2, #4
 800da9c:	3501      	adds	r5, #1
 800da9e:	42ae      	cmp	r6, r5
 800daa0:	bf38      	it	cc
 800daa2:	2200      	movcc	r2, #0
 800daa4:	18a3      	adds	r3, r4, r2
 800daa6:	50a7      	str	r7, [r4, r2]
 800daa8:	b107      	cbz	r7, 800daac <rshift+0x68>
 800daaa:	3304      	adds	r3, #4
 800daac:	1b1a      	subs	r2, r3, r4
 800daae:	42a3      	cmp	r3, r4
 800dab0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dab4:	bf08      	it	eq
 800dab6:	2300      	moveq	r3, #0
 800dab8:	6102      	str	r2, [r0, #16]
 800daba:	bf08      	it	eq
 800dabc:	6143      	streq	r3, [r0, #20]
 800dabe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dac2:	f8dc c000 	ldr.w	ip, [ip]
 800dac6:	fa0c fc08 	lsl.w	ip, ip, r8
 800daca:	ea4c 0707 	orr.w	r7, ip, r7
 800dace:	f849 7b04 	str.w	r7, [r9], #4
 800dad2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dad6:	40cf      	lsrs	r7, r1
 800dad8:	e7da      	b.n	800da90 <rshift+0x4c>
 800dada:	f851 cb04 	ldr.w	ip, [r1], #4
 800dade:	f847 cf04 	str.w	ip, [r7, #4]!
 800dae2:	e7c3      	b.n	800da6c <rshift+0x28>
 800dae4:	4623      	mov	r3, r4
 800dae6:	e7e1      	b.n	800daac <rshift+0x68>

0800dae8 <__hexdig_fun>:
 800dae8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800daec:	2b09      	cmp	r3, #9
 800daee:	d802      	bhi.n	800daf6 <__hexdig_fun+0xe>
 800daf0:	3820      	subs	r0, #32
 800daf2:	b2c0      	uxtb	r0, r0
 800daf4:	4770      	bx	lr
 800daf6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800dafa:	2b05      	cmp	r3, #5
 800dafc:	d801      	bhi.n	800db02 <__hexdig_fun+0x1a>
 800dafe:	3847      	subs	r0, #71	@ 0x47
 800db00:	e7f7      	b.n	800daf2 <__hexdig_fun+0xa>
 800db02:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800db06:	2b05      	cmp	r3, #5
 800db08:	d801      	bhi.n	800db0e <__hexdig_fun+0x26>
 800db0a:	3827      	subs	r0, #39	@ 0x27
 800db0c:	e7f1      	b.n	800daf2 <__hexdig_fun+0xa>
 800db0e:	2000      	movs	r0, #0
 800db10:	4770      	bx	lr
	...

0800db14 <__gethex>:
 800db14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db18:	b085      	sub	sp, #20
 800db1a:	468a      	mov	sl, r1
 800db1c:	9302      	str	r3, [sp, #8]
 800db1e:	680b      	ldr	r3, [r1, #0]
 800db20:	9001      	str	r0, [sp, #4]
 800db22:	4690      	mov	r8, r2
 800db24:	1c9c      	adds	r4, r3, #2
 800db26:	46a1      	mov	r9, r4
 800db28:	f814 0b01 	ldrb.w	r0, [r4], #1
 800db2c:	2830      	cmp	r0, #48	@ 0x30
 800db2e:	d0fa      	beq.n	800db26 <__gethex+0x12>
 800db30:	eba9 0303 	sub.w	r3, r9, r3
 800db34:	f1a3 0b02 	sub.w	fp, r3, #2
 800db38:	f7ff ffd6 	bl	800dae8 <__hexdig_fun>
 800db3c:	4605      	mov	r5, r0
 800db3e:	2800      	cmp	r0, #0
 800db40:	d168      	bne.n	800dc14 <__gethex+0x100>
 800db42:	49a0      	ldr	r1, [pc, #640]	@ (800ddc4 <__gethex+0x2b0>)
 800db44:	2201      	movs	r2, #1
 800db46:	4648      	mov	r0, r9
 800db48:	f7ff f866 	bl	800cc18 <strncmp>
 800db4c:	4607      	mov	r7, r0
 800db4e:	2800      	cmp	r0, #0
 800db50:	d167      	bne.n	800dc22 <__gethex+0x10e>
 800db52:	f899 0001 	ldrb.w	r0, [r9, #1]
 800db56:	4626      	mov	r6, r4
 800db58:	f7ff ffc6 	bl	800dae8 <__hexdig_fun>
 800db5c:	2800      	cmp	r0, #0
 800db5e:	d062      	beq.n	800dc26 <__gethex+0x112>
 800db60:	4623      	mov	r3, r4
 800db62:	7818      	ldrb	r0, [r3, #0]
 800db64:	2830      	cmp	r0, #48	@ 0x30
 800db66:	4699      	mov	r9, r3
 800db68:	f103 0301 	add.w	r3, r3, #1
 800db6c:	d0f9      	beq.n	800db62 <__gethex+0x4e>
 800db6e:	f7ff ffbb 	bl	800dae8 <__hexdig_fun>
 800db72:	fab0 f580 	clz	r5, r0
 800db76:	096d      	lsrs	r5, r5, #5
 800db78:	f04f 0b01 	mov.w	fp, #1
 800db7c:	464a      	mov	r2, r9
 800db7e:	4616      	mov	r6, r2
 800db80:	3201      	adds	r2, #1
 800db82:	7830      	ldrb	r0, [r6, #0]
 800db84:	f7ff ffb0 	bl	800dae8 <__hexdig_fun>
 800db88:	2800      	cmp	r0, #0
 800db8a:	d1f8      	bne.n	800db7e <__gethex+0x6a>
 800db8c:	498d      	ldr	r1, [pc, #564]	@ (800ddc4 <__gethex+0x2b0>)
 800db8e:	2201      	movs	r2, #1
 800db90:	4630      	mov	r0, r6
 800db92:	f7ff f841 	bl	800cc18 <strncmp>
 800db96:	2800      	cmp	r0, #0
 800db98:	d13f      	bne.n	800dc1a <__gethex+0x106>
 800db9a:	b944      	cbnz	r4, 800dbae <__gethex+0x9a>
 800db9c:	1c74      	adds	r4, r6, #1
 800db9e:	4622      	mov	r2, r4
 800dba0:	4616      	mov	r6, r2
 800dba2:	3201      	adds	r2, #1
 800dba4:	7830      	ldrb	r0, [r6, #0]
 800dba6:	f7ff ff9f 	bl	800dae8 <__hexdig_fun>
 800dbaa:	2800      	cmp	r0, #0
 800dbac:	d1f8      	bne.n	800dba0 <__gethex+0x8c>
 800dbae:	1ba4      	subs	r4, r4, r6
 800dbb0:	00a7      	lsls	r7, r4, #2
 800dbb2:	7833      	ldrb	r3, [r6, #0]
 800dbb4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800dbb8:	2b50      	cmp	r3, #80	@ 0x50
 800dbba:	d13e      	bne.n	800dc3a <__gethex+0x126>
 800dbbc:	7873      	ldrb	r3, [r6, #1]
 800dbbe:	2b2b      	cmp	r3, #43	@ 0x2b
 800dbc0:	d033      	beq.n	800dc2a <__gethex+0x116>
 800dbc2:	2b2d      	cmp	r3, #45	@ 0x2d
 800dbc4:	d034      	beq.n	800dc30 <__gethex+0x11c>
 800dbc6:	1c71      	adds	r1, r6, #1
 800dbc8:	2400      	movs	r4, #0
 800dbca:	7808      	ldrb	r0, [r1, #0]
 800dbcc:	f7ff ff8c 	bl	800dae8 <__hexdig_fun>
 800dbd0:	1e43      	subs	r3, r0, #1
 800dbd2:	b2db      	uxtb	r3, r3
 800dbd4:	2b18      	cmp	r3, #24
 800dbd6:	d830      	bhi.n	800dc3a <__gethex+0x126>
 800dbd8:	f1a0 0210 	sub.w	r2, r0, #16
 800dbdc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dbe0:	f7ff ff82 	bl	800dae8 <__hexdig_fun>
 800dbe4:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800dbe8:	fa5f fc8c 	uxtb.w	ip, ip
 800dbec:	f1bc 0f18 	cmp.w	ip, #24
 800dbf0:	f04f 030a 	mov.w	r3, #10
 800dbf4:	d91e      	bls.n	800dc34 <__gethex+0x120>
 800dbf6:	b104      	cbz	r4, 800dbfa <__gethex+0xe6>
 800dbf8:	4252      	negs	r2, r2
 800dbfa:	4417      	add	r7, r2
 800dbfc:	f8ca 1000 	str.w	r1, [sl]
 800dc00:	b1ed      	cbz	r5, 800dc3e <__gethex+0x12a>
 800dc02:	f1bb 0f00 	cmp.w	fp, #0
 800dc06:	bf0c      	ite	eq
 800dc08:	2506      	moveq	r5, #6
 800dc0a:	2500      	movne	r5, #0
 800dc0c:	4628      	mov	r0, r5
 800dc0e:	b005      	add	sp, #20
 800dc10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc14:	2500      	movs	r5, #0
 800dc16:	462c      	mov	r4, r5
 800dc18:	e7b0      	b.n	800db7c <__gethex+0x68>
 800dc1a:	2c00      	cmp	r4, #0
 800dc1c:	d1c7      	bne.n	800dbae <__gethex+0x9a>
 800dc1e:	4627      	mov	r7, r4
 800dc20:	e7c7      	b.n	800dbb2 <__gethex+0x9e>
 800dc22:	464e      	mov	r6, r9
 800dc24:	462f      	mov	r7, r5
 800dc26:	2501      	movs	r5, #1
 800dc28:	e7c3      	b.n	800dbb2 <__gethex+0x9e>
 800dc2a:	2400      	movs	r4, #0
 800dc2c:	1cb1      	adds	r1, r6, #2
 800dc2e:	e7cc      	b.n	800dbca <__gethex+0xb6>
 800dc30:	2401      	movs	r4, #1
 800dc32:	e7fb      	b.n	800dc2c <__gethex+0x118>
 800dc34:	fb03 0002 	mla	r0, r3, r2, r0
 800dc38:	e7ce      	b.n	800dbd8 <__gethex+0xc4>
 800dc3a:	4631      	mov	r1, r6
 800dc3c:	e7de      	b.n	800dbfc <__gethex+0xe8>
 800dc3e:	eba6 0309 	sub.w	r3, r6, r9
 800dc42:	3b01      	subs	r3, #1
 800dc44:	4629      	mov	r1, r5
 800dc46:	2b07      	cmp	r3, #7
 800dc48:	dc0a      	bgt.n	800dc60 <__gethex+0x14c>
 800dc4a:	9801      	ldr	r0, [sp, #4]
 800dc4c:	f000 fd8a 	bl	800e764 <_Balloc>
 800dc50:	4604      	mov	r4, r0
 800dc52:	b940      	cbnz	r0, 800dc66 <__gethex+0x152>
 800dc54:	4b5c      	ldr	r3, [pc, #368]	@ (800ddc8 <__gethex+0x2b4>)
 800dc56:	4602      	mov	r2, r0
 800dc58:	21e4      	movs	r1, #228	@ 0xe4
 800dc5a:	485c      	ldr	r0, [pc, #368]	@ (800ddcc <__gethex+0x2b8>)
 800dc5c:	f001 fc24 	bl	800f4a8 <__assert_func>
 800dc60:	3101      	adds	r1, #1
 800dc62:	105b      	asrs	r3, r3, #1
 800dc64:	e7ef      	b.n	800dc46 <__gethex+0x132>
 800dc66:	f100 0a14 	add.w	sl, r0, #20
 800dc6a:	2300      	movs	r3, #0
 800dc6c:	4655      	mov	r5, sl
 800dc6e:	469b      	mov	fp, r3
 800dc70:	45b1      	cmp	r9, r6
 800dc72:	d337      	bcc.n	800dce4 <__gethex+0x1d0>
 800dc74:	f845 bb04 	str.w	fp, [r5], #4
 800dc78:	eba5 050a 	sub.w	r5, r5, sl
 800dc7c:	10ad      	asrs	r5, r5, #2
 800dc7e:	6125      	str	r5, [r4, #16]
 800dc80:	4658      	mov	r0, fp
 800dc82:	f000 fe61 	bl	800e948 <__hi0bits>
 800dc86:	016d      	lsls	r5, r5, #5
 800dc88:	f8d8 6000 	ldr.w	r6, [r8]
 800dc8c:	1a2d      	subs	r5, r5, r0
 800dc8e:	42b5      	cmp	r5, r6
 800dc90:	dd54      	ble.n	800dd3c <__gethex+0x228>
 800dc92:	1bad      	subs	r5, r5, r6
 800dc94:	4629      	mov	r1, r5
 800dc96:	4620      	mov	r0, r4
 800dc98:	f001 f9ed 	bl	800f076 <__any_on>
 800dc9c:	4681      	mov	r9, r0
 800dc9e:	b178      	cbz	r0, 800dcc0 <__gethex+0x1ac>
 800dca0:	1e6b      	subs	r3, r5, #1
 800dca2:	1159      	asrs	r1, r3, #5
 800dca4:	f003 021f 	and.w	r2, r3, #31
 800dca8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800dcac:	f04f 0901 	mov.w	r9, #1
 800dcb0:	fa09 f202 	lsl.w	r2, r9, r2
 800dcb4:	420a      	tst	r2, r1
 800dcb6:	d003      	beq.n	800dcc0 <__gethex+0x1ac>
 800dcb8:	454b      	cmp	r3, r9
 800dcba:	dc36      	bgt.n	800dd2a <__gethex+0x216>
 800dcbc:	f04f 0902 	mov.w	r9, #2
 800dcc0:	4629      	mov	r1, r5
 800dcc2:	4620      	mov	r0, r4
 800dcc4:	f7ff febe 	bl	800da44 <rshift>
 800dcc8:	442f      	add	r7, r5
 800dcca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dcce:	42bb      	cmp	r3, r7
 800dcd0:	da42      	bge.n	800dd58 <__gethex+0x244>
 800dcd2:	9801      	ldr	r0, [sp, #4]
 800dcd4:	4621      	mov	r1, r4
 800dcd6:	f000 fd85 	bl	800e7e4 <_Bfree>
 800dcda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dcdc:	2300      	movs	r3, #0
 800dcde:	6013      	str	r3, [r2, #0]
 800dce0:	25a3      	movs	r5, #163	@ 0xa3
 800dce2:	e793      	b.n	800dc0c <__gethex+0xf8>
 800dce4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800dce8:	2a2e      	cmp	r2, #46	@ 0x2e
 800dcea:	d012      	beq.n	800dd12 <__gethex+0x1fe>
 800dcec:	2b20      	cmp	r3, #32
 800dcee:	d104      	bne.n	800dcfa <__gethex+0x1e6>
 800dcf0:	f845 bb04 	str.w	fp, [r5], #4
 800dcf4:	f04f 0b00 	mov.w	fp, #0
 800dcf8:	465b      	mov	r3, fp
 800dcfa:	7830      	ldrb	r0, [r6, #0]
 800dcfc:	9303      	str	r3, [sp, #12]
 800dcfe:	f7ff fef3 	bl	800dae8 <__hexdig_fun>
 800dd02:	9b03      	ldr	r3, [sp, #12]
 800dd04:	f000 000f 	and.w	r0, r0, #15
 800dd08:	4098      	lsls	r0, r3
 800dd0a:	ea4b 0b00 	orr.w	fp, fp, r0
 800dd0e:	3304      	adds	r3, #4
 800dd10:	e7ae      	b.n	800dc70 <__gethex+0x15c>
 800dd12:	45b1      	cmp	r9, r6
 800dd14:	d8ea      	bhi.n	800dcec <__gethex+0x1d8>
 800dd16:	492b      	ldr	r1, [pc, #172]	@ (800ddc4 <__gethex+0x2b0>)
 800dd18:	9303      	str	r3, [sp, #12]
 800dd1a:	2201      	movs	r2, #1
 800dd1c:	4630      	mov	r0, r6
 800dd1e:	f7fe ff7b 	bl	800cc18 <strncmp>
 800dd22:	9b03      	ldr	r3, [sp, #12]
 800dd24:	2800      	cmp	r0, #0
 800dd26:	d1e1      	bne.n	800dcec <__gethex+0x1d8>
 800dd28:	e7a2      	b.n	800dc70 <__gethex+0x15c>
 800dd2a:	1ea9      	subs	r1, r5, #2
 800dd2c:	4620      	mov	r0, r4
 800dd2e:	f001 f9a2 	bl	800f076 <__any_on>
 800dd32:	2800      	cmp	r0, #0
 800dd34:	d0c2      	beq.n	800dcbc <__gethex+0x1a8>
 800dd36:	f04f 0903 	mov.w	r9, #3
 800dd3a:	e7c1      	b.n	800dcc0 <__gethex+0x1ac>
 800dd3c:	da09      	bge.n	800dd52 <__gethex+0x23e>
 800dd3e:	1b75      	subs	r5, r6, r5
 800dd40:	4621      	mov	r1, r4
 800dd42:	9801      	ldr	r0, [sp, #4]
 800dd44:	462a      	mov	r2, r5
 800dd46:	f000 ff5d 	bl	800ec04 <__lshift>
 800dd4a:	1b7f      	subs	r7, r7, r5
 800dd4c:	4604      	mov	r4, r0
 800dd4e:	f100 0a14 	add.w	sl, r0, #20
 800dd52:	f04f 0900 	mov.w	r9, #0
 800dd56:	e7b8      	b.n	800dcca <__gethex+0x1b6>
 800dd58:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800dd5c:	42bd      	cmp	r5, r7
 800dd5e:	dd6f      	ble.n	800de40 <__gethex+0x32c>
 800dd60:	1bed      	subs	r5, r5, r7
 800dd62:	42ae      	cmp	r6, r5
 800dd64:	dc34      	bgt.n	800ddd0 <__gethex+0x2bc>
 800dd66:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dd6a:	2b02      	cmp	r3, #2
 800dd6c:	d022      	beq.n	800ddb4 <__gethex+0x2a0>
 800dd6e:	2b03      	cmp	r3, #3
 800dd70:	d024      	beq.n	800ddbc <__gethex+0x2a8>
 800dd72:	2b01      	cmp	r3, #1
 800dd74:	d115      	bne.n	800dda2 <__gethex+0x28e>
 800dd76:	42ae      	cmp	r6, r5
 800dd78:	d113      	bne.n	800dda2 <__gethex+0x28e>
 800dd7a:	2e01      	cmp	r6, #1
 800dd7c:	d10b      	bne.n	800dd96 <__gethex+0x282>
 800dd7e:	9a02      	ldr	r2, [sp, #8]
 800dd80:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800dd84:	6013      	str	r3, [r2, #0]
 800dd86:	2301      	movs	r3, #1
 800dd88:	6123      	str	r3, [r4, #16]
 800dd8a:	f8ca 3000 	str.w	r3, [sl]
 800dd8e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dd90:	2562      	movs	r5, #98	@ 0x62
 800dd92:	601c      	str	r4, [r3, #0]
 800dd94:	e73a      	b.n	800dc0c <__gethex+0xf8>
 800dd96:	1e71      	subs	r1, r6, #1
 800dd98:	4620      	mov	r0, r4
 800dd9a:	f001 f96c 	bl	800f076 <__any_on>
 800dd9e:	2800      	cmp	r0, #0
 800dda0:	d1ed      	bne.n	800dd7e <__gethex+0x26a>
 800dda2:	9801      	ldr	r0, [sp, #4]
 800dda4:	4621      	mov	r1, r4
 800dda6:	f000 fd1d 	bl	800e7e4 <_Bfree>
 800ddaa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ddac:	2300      	movs	r3, #0
 800ddae:	6013      	str	r3, [r2, #0]
 800ddb0:	2550      	movs	r5, #80	@ 0x50
 800ddb2:	e72b      	b.n	800dc0c <__gethex+0xf8>
 800ddb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d1f3      	bne.n	800dda2 <__gethex+0x28e>
 800ddba:	e7e0      	b.n	800dd7e <__gethex+0x26a>
 800ddbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d1dd      	bne.n	800dd7e <__gethex+0x26a>
 800ddc2:	e7ee      	b.n	800dda2 <__gethex+0x28e>
 800ddc4:	0800ff69 	.word	0x0800ff69
 800ddc8:	0800ffef 	.word	0x0800ffef
 800ddcc:	08010000 	.word	0x08010000
 800ddd0:	1e6f      	subs	r7, r5, #1
 800ddd2:	f1b9 0f00 	cmp.w	r9, #0
 800ddd6:	d130      	bne.n	800de3a <__gethex+0x326>
 800ddd8:	b127      	cbz	r7, 800dde4 <__gethex+0x2d0>
 800ddda:	4639      	mov	r1, r7
 800dddc:	4620      	mov	r0, r4
 800ddde:	f001 f94a 	bl	800f076 <__any_on>
 800dde2:	4681      	mov	r9, r0
 800dde4:	117a      	asrs	r2, r7, #5
 800dde6:	2301      	movs	r3, #1
 800dde8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ddec:	f007 071f 	and.w	r7, r7, #31
 800ddf0:	40bb      	lsls	r3, r7
 800ddf2:	4213      	tst	r3, r2
 800ddf4:	4629      	mov	r1, r5
 800ddf6:	4620      	mov	r0, r4
 800ddf8:	bf18      	it	ne
 800ddfa:	f049 0902 	orrne.w	r9, r9, #2
 800ddfe:	f7ff fe21 	bl	800da44 <rshift>
 800de02:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800de06:	1b76      	subs	r6, r6, r5
 800de08:	2502      	movs	r5, #2
 800de0a:	f1b9 0f00 	cmp.w	r9, #0
 800de0e:	d047      	beq.n	800dea0 <__gethex+0x38c>
 800de10:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800de14:	2b02      	cmp	r3, #2
 800de16:	d015      	beq.n	800de44 <__gethex+0x330>
 800de18:	2b03      	cmp	r3, #3
 800de1a:	d017      	beq.n	800de4c <__gethex+0x338>
 800de1c:	2b01      	cmp	r3, #1
 800de1e:	d109      	bne.n	800de34 <__gethex+0x320>
 800de20:	f019 0f02 	tst.w	r9, #2
 800de24:	d006      	beq.n	800de34 <__gethex+0x320>
 800de26:	f8da 3000 	ldr.w	r3, [sl]
 800de2a:	ea49 0903 	orr.w	r9, r9, r3
 800de2e:	f019 0f01 	tst.w	r9, #1
 800de32:	d10e      	bne.n	800de52 <__gethex+0x33e>
 800de34:	f045 0510 	orr.w	r5, r5, #16
 800de38:	e032      	b.n	800dea0 <__gethex+0x38c>
 800de3a:	f04f 0901 	mov.w	r9, #1
 800de3e:	e7d1      	b.n	800dde4 <__gethex+0x2d0>
 800de40:	2501      	movs	r5, #1
 800de42:	e7e2      	b.n	800de0a <__gethex+0x2f6>
 800de44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de46:	f1c3 0301 	rsb	r3, r3, #1
 800de4a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800de4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d0f0      	beq.n	800de34 <__gethex+0x320>
 800de52:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800de56:	f104 0314 	add.w	r3, r4, #20
 800de5a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800de5e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800de62:	f04f 0c00 	mov.w	ip, #0
 800de66:	4618      	mov	r0, r3
 800de68:	f853 2b04 	ldr.w	r2, [r3], #4
 800de6c:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800de70:	d01b      	beq.n	800deaa <__gethex+0x396>
 800de72:	3201      	adds	r2, #1
 800de74:	6002      	str	r2, [r0, #0]
 800de76:	2d02      	cmp	r5, #2
 800de78:	f104 0314 	add.w	r3, r4, #20
 800de7c:	d13c      	bne.n	800def8 <__gethex+0x3e4>
 800de7e:	f8d8 2000 	ldr.w	r2, [r8]
 800de82:	3a01      	subs	r2, #1
 800de84:	42b2      	cmp	r2, r6
 800de86:	d109      	bne.n	800de9c <__gethex+0x388>
 800de88:	1171      	asrs	r1, r6, #5
 800de8a:	2201      	movs	r2, #1
 800de8c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800de90:	f006 061f 	and.w	r6, r6, #31
 800de94:	fa02 f606 	lsl.w	r6, r2, r6
 800de98:	421e      	tst	r6, r3
 800de9a:	d13a      	bne.n	800df12 <__gethex+0x3fe>
 800de9c:	f045 0520 	orr.w	r5, r5, #32
 800dea0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dea2:	601c      	str	r4, [r3, #0]
 800dea4:	9b02      	ldr	r3, [sp, #8]
 800dea6:	601f      	str	r7, [r3, #0]
 800dea8:	e6b0      	b.n	800dc0c <__gethex+0xf8>
 800deaa:	4299      	cmp	r1, r3
 800deac:	f843 cc04 	str.w	ip, [r3, #-4]
 800deb0:	d8d9      	bhi.n	800de66 <__gethex+0x352>
 800deb2:	68a3      	ldr	r3, [r4, #8]
 800deb4:	459b      	cmp	fp, r3
 800deb6:	db17      	blt.n	800dee8 <__gethex+0x3d4>
 800deb8:	6861      	ldr	r1, [r4, #4]
 800deba:	9801      	ldr	r0, [sp, #4]
 800debc:	3101      	adds	r1, #1
 800debe:	f000 fc51 	bl	800e764 <_Balloc>
 800dec2:	4681      	mov	r9, r0
 800dec4:	b918      	cbnz	r0, 800dece <__gethex+0x3ba>
 800dec6:	4b1a      	ldr	r3, [pc, #104]	@ (800df30 <__gethex+0x41c>)
 800dec8:	4602      	mov	r2, r0
 800deca:	2184      	movs	r1, #132	@ 0x84
 800decc:	e6c5      	b.n	800dc5a <__gethex+0x146>
 800dece:	6922      	ldr	r2, [r4, #16]
 800ded0:	3202      	adds	r2, #2
 800ded2:	f104 010c 	add.w	r1, r4, #12
 800ded6:	0092      	lsls	r2, r2, #2
 800ded8:	300c      	adds	r0, #12
 800deda:	f7fe fef1 	bl	800ccc0 <memcpy>
 800dede:	4621      	mov	r1, r4
 800dee0:	9801      	ldr	r0, [sp, #4]
 800dee2:	f000 fc7f 	bl	800e7e4 <_Bfree>
 800dee6:	464c      	mov	r4, r9
 800dee8:	6923      	ldr	r3, [r4, #16]
 800deea:	1c5a      	adds	r2, r3, #1
 800deec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800def0:	6122      	str	r2, [r4, #16]
 800def2:	2201      	movs	r2, #1
 800def4:	615a      	str	r2, [r3, #20]
 800def6:	e7be      	b.n	800de76 <__gethex+0x362>
 800def8:	6922      	ldr	r2, [r4, #16]
 800defa:	455a      	cmp	r2, fp
 800defc:	dd0b      	ble.n	800df16 <__gethex+0x402>
 800defe:	2101      	movs	r1, #1
 800df00:	4620      	mov	r0, r4
 800df02:	f7ff fd9f 	bl	800da44 <rshift>
 800df06:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800df0a:	3701      	adds	r7, #1
 800df0c:	42bb      	cmp	r3, r7
 800df0e:	f6ff aee0 	blt.w	800dcd2 <__gethex+0x1be>
 800df12:	2501      	movs	r5, #1
 800df14:	e7c2      	b.n	800de9c <__gethex+0x388>
 800df16:	f016 061f 	ands.w	r6, r6, #31
 800df1a:	d0fa      	beq.n	800df12 <__gethex+0x3fe>
 800df1c:	4453      	add	r3, sl
 800df1e:	f1c6 0620 	rsb	r6, r6, #32
 800df22:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800df26:	f000 fd0f 	bl	800e948 <__hi0bits>
 800df2a:	42b0      	cmp	r0, r6
 800df2c:	dbe7      	blt.n	800defe <__gethex+0x3ea>
 800df2e:	e7f0      	b.n	800df12 <__gethex+0x3fe>
 800df30:	0800ffef 	.word	0x0800ffef

0800df34 <L_shift>:
 800df34:	f1c2 0208 	rsb	r2, r2, #8
 800df38:	0092      	lsls	r2, r2, #2
 800df3a:	b570      	push	{r4, r5, r6, lr}
 800df3c:	f1c2 0620 	rsb	r6, r2, #32
 800df40:	6843      	ldr	r3, [r0, #4]
 800df42:	6804      	ldr	r4, [r0, #0]
 800df44:	fa03 f506 	lsl.w	r5, r3, r6
 800df48:	432c      	orrs	r4, r5
 800df4a:	40d3      	lsrs	r3, r2
 800df4c:	6004      	str	r4, [r0, #0]
 800df4e:	f840 3f04 	str.w	r3, [r0, #4]!
 800df52:	4288      	cmp	r0, r1
 800df54:	d3f4      	bcc.n	800df40 <L_shift+0xc>
 800df56:	bd70      	pop	{r4, r5, r6, pc}

0800df58 <__match>:
 800df58:	b530      	push	{r4, r5, lr}
 800df5a:	6803      	ldr	r3, [r0, #0]
 800df5c:	3301      	adds	r3, #1
 800df5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800df62:	b914      	cbnz	r4, 800df6a <__match+0x12>
 800df64:	6003      	str	r3, [r0, #0]
 800df66:	2001      	movs	r0, #1
 800df68:	bd30      	pop	{r4, r5, pc}
 800df6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800df6e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800df72:	2d19      	cmp	r5, #25
 800df74:	bf98      	it	ls
 800df76:	3220      	addls	r2, #32
 800df78:	42a2      	cmp	r2, r4
 800df7a:	d0f0      	beq.n	800df5e <__match+0x6>
 800df7c:	2000      	movs	r0, #0
 800df7e:	e7f3      	b.n	800df68 <__match+0x10>

0800df80 <__hexnan>:
 800df80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df84:	680b      	ldr	r3, [r1, #0]
 800df86:	6801      	ldr	r1, [r0, #0]
 800df88:	115e      	asrs	r6, r3, #5
 800df8a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800df8e:	f013 031f 	ands.w	r3, r3, #31
 800df92:	b087      	sub	sp, #28
 800df94:	bf18      	it	ne
 800df96:	3604      	addne	r6, #4
 800df98:	2500      	movs	r5, #0
 800df9a:	1f37      	subs	r7, r6, #4
 800df9c:	4682      	mov	sl, r0
 800df9e:	4690      	mov	r8, r2
 800dfa0:	9301      	str	r3, [sp, #4]
 800dfa2:	f846 5c04 	str.w	r5, [r6, #-4]
 800dfa6:	46b9      	mov	r9, r7
 800dfa8:	463c      	mov	r4, r7
 800dfaa:	9502      	str	r5, [sp, #8]
 800dfac:	46ab      	mov	fp, r5
 800dfae:	784a      	ldrb	r2, [r1, #1]
 800dfb0:	1c4b      	adds	r3, r1, #1
 800dfb2:	9303      	str	r3, [sp, #12]
 800dfb4:	b342      	cbz	r2, 800e008 <__hexnan+0x88>
 800dfb6:	4610      	mov	r0, r2
 800dfb8:	9105      	str	r1, [sp, #20]
 800dfba:	9204      	str	r2, [sp, #16]
 800dfbc:	f7ff fd94 	bl	800dae8 <__hexdig_fun>
 800dfc0:	2800      	cmp	r0, #0
 800dfc2:	d151      	bne.n	800e068 <__hexnan+0xe8>
 800dfc4:	9a04      	ldr	r2, [sp, #16]
 800dfc6:	9905      	ldr	r1, [sp, #20]
 800dfc8:	2a20      	cmp	r2, #32
 800dfca:	d818      	bhi.n	800dffe <__hexnan+0x7e>
 800dfcc:	9b02      	ldr	r3, [sp, #8]
 800dfce:	459b      	cmp	fp, r3
 800dfd0:	dd13      	ble.n	800dffa <__hexnan+0x7a>
 800dfd2:	454c      	cmp	r4, r9
 800dfd4:	d206      	bcs.n	800dfe4 <__hexnan+0x64>
 800dfd6:	2d07      	cmp	r5, #7
 800dfd8:	dc04      	bgt.n	800dfe4 <__hexnan+0x64>
 800dfda:	462a      	mov	r2, r5
 800dfdc:	4649      	mov	r1, r9
 800dfde:	4620      	mov	r0, r4
 800dfe0:	f7ff ffa8 	bl	800df34 <L_shift>
 800dfe4:	4544      	cmp	r4, r8
 800dfe6:	d952      	bls.n	800e08e <__hexnan+0x10e>
 800dfe8:	2300      	movs	r3, #0
 800dfea:	f1a4 0904 	sub.w	r9, r4, #4
 800dfee:	f844 3c04 	str.w	r3, [r4, #-4]
 800dff2:	f8cd b008 	str.w	fp, [sp, #8]
 800dff6:	464c      	mov	r4, r9
 800dff8:	461d      	mov	r5, r3
 800dffa:	9903      	ldr	r1, [sp, #12]
 800dffc:	e7d7      	b.n	800dfae <__hexnan+0x2e>
 800dffe:	2a29      	cmp	r2, #41	@ 0x29
 800e000:	d157      	bne.n	800e0b2 <__hexnan+0x132>
 800e002:	3102      	adds	r1, #2
 800e004:	f8ca 1000 	str.w	r1, [sl]
 800e008:	f1bb 0f00 	cmp.w	fp, #0
 800e00c:	d051      	beq.n	800e0b2 <__hexnan+0x132>
 800e00e:	454c      	cmp	r4, r9
 800e010:	d206      	bcs.n	800e020 <__hexnan+0xa0>
 800e012:	2d07      	cmp	r5, #7
 800e014:	dc04      	bgt.n	800e020 <__hexnan+0xa0>
 800e016:	462a      	mov	r2, r5
 800e018:	4649      	mov	r1, r9
 800e01a:	4620      	mov	r0, r4
 800e01c:	f7ff ff8a 	bl	800df34 <L_shift>
 800e020:	4544      	cmp	r4, r8
 800e022:	d936      	bls.n	800e092 <__hexnan+0x112>
 800e024:	f1a8 0204 	sub.w	r2, r8, #4
 800e028:	4623      	mov	r3, r4
 800e02a:	f853 1b04 	ldr.w	r1, [r3], #4
 800e02e:	f842 1f04 	str.w	r1, [r2, #4]!
 800e032:	429f      	cmp	r7, r3
 800e034:	d2f9      	bcs.n	800e02a <__hexnan+0xaa>
 800e036:	1b3b      	subs	r3, r7, r4
 800e038:	f023 0303 	bic.w	r3, r3, #3
 800e03c:	3304      	adds	r3, #4
 800e03e:	3401      	adds	r4, #1
 800e040:	3e03      	subs	r6, #3
 800e042:	42b4      	cmp	r4, r6
 800e044:	bf88      	it	hi
 800e046:	2304      	movhi	r3, #4
 800e048:	4443      	add	r3, r8
 800e04a:	2200      	movs	r2, #0
 800e04c:	f843 2b04 	str.w	r2, [r3], #4
 800e050:	429f      	cmp	r7, r3
 800e052:	d2fb      	bcs.n	800e04c <__hexnan+0xcc>
 800e054:	683b      	ldr	r3, [r7, #0]
 800e056:	b91b      	cbnz	r3, 800e060 <__hexnan+0xe0>
 800e058:	4547      	cmp	r7, r8
 800e05a:	d128      	bne.n	800e0ae <__hexnan+0x12e>
 800e05c:	2301      	movs	r3, #1
 800e05e:	603b      	str	r3, [r7, #0]
 800e060:	2005      	movs	r0, #5
 800e062:	b007      	add	sp, #28
 800e064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e068:	3501      	adds	r5, #1
 800e06a:	2d08      	cmp	r5, #8
 800e06c:	f10b 0b01 	add.w	fp, fp, #1
 800e070:	dd06      	ble.n	800e080 <__hexnan+0x100>
 800e072:	4544      	cmp	r4, r8
 800e074:	d9c1      	bls.n	800dffa <__hexnan+0x7a>
 800e076:	2300      	movs	r3, #0
 800e078:	f844 3c04 	str.w	r3, [r4, #-4]
 800e07c:	2501      	movs	r5, #1
 800e07e:	3c04      	subs	r4, #4
 800e080:	6822      	ldr	r2, [r4, #0]
 800e082:	f000 000f 	and.w	r0, r0, #15
 800e086:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e08a:	6020      	str	r0, [r4, #0]
 800e08c:	e7b5      	b.n	800dffa <__hexnan+0x7a>
 800e08e:	2508      	movs	r5, #8
 800e090:	e7b3      	b.n	800dffa <__hexnan+0x7a>
 800e092:	9b01      	ldr	r3, [sp, #4]
 800e094:	2b00      	cmp	r3, #0
 800e096:	d0dd      	beq.n	800e054 <__hexnan+0xd4>
 800e098:	f1c3 0320 	rsb	r3, r3, #32
 800e09c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e0a0:	40da      	lsrs	r2, r3
 800e0a2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e0a6:	4013      	ands	r3, r2
 800e0a8:	f846 3c04 	str.w	r3, [r6, #-4]
 800e0ac:	e7d2      	b.n	800e054 <__hexnan+0xd4>
 800e0ae:	3f04      	subs	r7, #4
 800e0b0:	e7d0      	b.n	800e054 <__hexnan+0xd4>
 800e0b2:	2004      	movs	r0, #4
 800e0b4:	e7d5      	b.n	800e062 <__hexnan+0xe2>

0800e0b6 <__ssputs_r>:
 800e0b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e0ba:	688e      	ldr	r6, [r1, #8]
 800e0bc:	461f      	mov	r7, r3
 800e0be:	42be      	cmp	r6, r7
 800e0c0:	680b      	ldr	r3, [r1, #0]
 800e0c2:	4682      	mov	sl, r0
 800e0c4:	460c      	mov	r4, r1
 800e0c6:	4690      	mov	r8, r2
 800e0c8:	d82d      	bhi.n	800e126 <__ssputs_r+0x70>
 800e0ca:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e0ce:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e0d2:	d026      	beq.n	800e122 <__ssputs_r+0x6c>
 800e0d4:	6965      	ldr	r5, [r4, #20]
 800e0d6:	6909      	ldr	r1, [r1, #16]
 800e0d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e0dc:	eba3 0901 	sub.w	r9, r3, r1
 800e0e0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e0e4:	1c7b      	adds	r3, r7, #1
 800e0e6:	444b      	add	r3, r9
 800e0e8:	106d      	asrs	r5, r5, #1
 800e0ea:	429d      	cmp	r5, r3
 800e0ec:	bf38      	it	cc
 800e0ee:	461d      	movcc	r5, r3
 800e0f0:	0553      	lsls	r3, r2, #21
 800e0f2:	d527      	bpl.n	800e144 <__ssputs_r+0x8e>
 800e0f4:	4629      	mov	r1, r5
 800e0f6:	f7fd f989 	bl	800b40c <_malloc_r>
 800e0fa:	4606      	mov	r6, r0
 800e0fc:	b360      	cbz	r0, 800e158 <__ssputs_r+0xa2>
 800e0fe:	6921      	ldr	r1, [r4, #16]
 800e100:	464a      	mov	r2, r9
 800e102:	f7fe fddd 	bl	800ccc0 <memcpy>
 800e106:	89a3      	ldrh	r3, [r4, #12]
 800e108:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e10c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e110:	81a3      	strh	r3, [r4, #12]
 800e112:	6126      	str	r6, [r4, #16]
 800e114:	6165      	str	r5, [r4, #20]
 800e116:	444e      	add	r6, r9
 800e118:	eba5 0509 	sub.w	r5, r5, r9
 800e11c:	6026      	str	r6, [r4, #0]
 800e11e:	60a5      	str	r5, [r4, #8]
 800e120:	463e      	mov	r6, r7
 800e122:	42be      	cmp	r6, r7
 800e124:	d900      	bls.n	800e128 <__ssputs_r+0x72>
 800e126:	463e      	mov	r6, r7
 800e128:	6820      	ldr	r0, [r4, #0]
 800e12a:	4632      	mov	r2, r6
 800e12c:	4641      	mov	r1, r8
 800e12e:	f001 f938 	bl	800f3a2 <memmove>
 800e132:	68a3      	ldr	r3, [r4, #8]
 800e134:	1b9b      	subs	r3, r3, r6
 800e136:	60a3      	str	r3, [r4, #8]
 800e138:	6823      	ldr	r3, [r4, #0]
 800e13a:	4433      	add	r3, r6
 800e13c:	6023      	str	r3, [r4, #0]
 800e13e:	2000      	movs	r0, #0
 800e140:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e144:	462a      	mov	r2, r5
 800e146:	f000 fffa 	bl	800f13e <_realloc_r>
 800e14a:	4606      	mov	r6, r0
 800e14c:	2800      	cmp	r0, #0
 800e14e:	d1e0      	bne.n	800e112 <__ssputs_r+0x5c>
 800e150:	6921      	ldr	r1, [r4, #16]
 800e152:	4650      	mov	r0, sl
 800e154:	f7ff fc2c 	bl	800d9b0 <_free_r>
 800e158:	230c      	movs	r3, #12
 800e15a:	f8ca 3000 	str.w	r3, [sl]
 800e15e:	89a3      	ldrh	r3, [r4, #12]
 800e160:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e164:	81a3      	strh	r3, [r4, #12]
 800e166:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e16a:	e7e9      	b.n	800e140 <__ssputs_r+0x8a>

0800e16c <_svfiprintf_r>:
 800e16c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e170:	4698      	mov	r8, r3
 800e172:	898b      	ldrh	r3, [r1, #12]
 800e174:	061b      	lsls	r3, r3, #24
 800e176:	b09d      	sub	sp, #116	@ 0x74
 800e178:	4607      	mov	r7, r0
 800e17a:	460d      	mov	r5, r1
 800e17c:	4614      	mov	r4, r2
 800e17e:	d510      	bpl.n	800e1a2 <_svfiprintf_r+0x36>
 800e180:	690b      	ldr	r3, [r1, #16]
 800e182:	b973      	cbnz	r3, 800e1a2 <_svfiprintf_r+0x36>
 800e184:	2140      	movs	r1, #64	@ 0x40
 800e186:	f7fd f941 	bl	800b40c <_malloc_r>
 800e18a:	6028      	str	r0, [r5, #0]
 800e18c:	6128      	str	r0, [r5, #16]
 800e18e:	b930      	cbnz	r0, 800e19e <_svfiprintf_r+0x32>
 800e190:	230c      	movs	r3, #12
 800e192:	603b      	str	r3, [r7, #0]
 800e194:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e198:	b01d      	add	sp, #116	@ 0x74
 800e19a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e19e:	2340      	movs	r3, #64	@ 0x40
 800e1a0:	616b      	str	r3, [r5, #20]
 800e1a2:	2300      	movs	r3, #0
 800e1a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1a6:	2320      	movs	r3, #32
 800e1a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e1ac:	f8cd 800c 	str.w	r8, [sp, #12]
 800e1b0:	2330      	movs	r3, #48	@ 0x30
 800e1b2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e350 <_svfiprintf_r+0x1e4>
 800e1b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e1ba:	f04f 0901 	mov.w	r9, #1
 800e1be:	4623      	mov	r3, r4
 800e1c0:	469a      	mov	sl, r3
 800e1c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e1c6:	b10a      	cbz	r2, 800e1cc <_svfiprintf_r+0x60>
 800e1c8:	2a25      	cmp	r2, #37	@ 0x25
 800e1ca:	d1f9      	bne.n	800e1c0 <_svfiprintf_r+0x54>
 800e1cc:	ebba 0b04 	subs.w	fp, sl, r4
 800e1d0:	d00b      	beq.n	800e1ea <_svfiprintf_r+0x7e>
 800e1d2:	465b      	mov	r3, fp
 800e1d4:	4622      	mov	r2, r4
 800e1d6:	4629      	mov	r1, r5
 800e1d8:	4638      	mov	r0, r7
 800e1da:	f7ff ff6c 	bl	800e0b6 <__ssputs_r>
 800e1de:	3001      	adds	r0, #1
 800e1e0:	f000 80a7 	beq.w	800e332 <_svfiprintf_r+0x1c6>
 800e1e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e1e6:	445a      	add	r2, fp
 800e1e8:	9209      	str	r2, [sp, #36]	@ 0x24
 800e1ea:	f89a 3000 	ldrb.w	r3, [sl]
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	f000 809f 	beq.w	800e332 <_svfiprintf_r+0x1c6>
 800e1f4:	2300      	movs	r3, #0
 800e1f6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e1fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e1fe:	f10a 0a01 	add.w	sl, sl, #1
 800e202:	9304      	str	r3, [sp, #16]
 800e204:	9307      	str	r3, [sp, #28]
 800e206:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e20a:	931a      	str	r3, [sp, #104]	@ 0x68
 800e20c:	4654      	mov	r4, sl
 800e20e:	2205      	movs	r2, #5
 800e210:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e214:	484e      	ldr	r0, [pc, #312]	@ (800e350 <_svfiprintf_r+0x1e4>)
 800e216:	f7f1 ffe3 	bl	80001e0 <memchr>
 800e21a:	9a04      	ldr	r2, [sp, #16]
 800e21c:	b9d8      	cbnz	r0, 800e256 <_svfiprintf_r+0xea>
 800e21e:	06d0      	lsls	r0, r2, #27
 800e220:	bf44      	itt	mi
 800e222:	2320      	movmi	r3, #32
 800e224:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e228:	0711      	lsls	r1, r2, #28
 800e22a:	bf44      	itt	mi
 800e22c:	232b      	movmi	r3, #43	@ 0x2b
 800e22e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e232:	f89a 3000 	ldrb.w	r3, [sl]
 800e236:	2b2a      	cmp	r3, #42	@ 0x2a
 800e238:	d015      	beq.n	800e266 <_svfiprintf_r+0xfa>
 800e23a:	9a07      	ldr	r2, [sp, #28]
 800e23c:	4654      	mov	r4, sl
 800e23e:	2000      	movs	r0, #0
 800e240:	f04f 0c0a 	mov.w	ip, #10
 800e244:	4621      	mov	r1, r4
 800e246:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e24a:	3b30      	subs	r3, #48	@ 0x30
 800e24c:	2b09      	cmp	r3, #9
 800e24e:	d94b      	bls.n	800e2e8 <_svfiprintf_r+0x17c>
 800e250:	b1b0      	cbz	r0, 800e280 <_svfiprintf_r+0x114>
 800e252:	9207      	str	r2, [sp, #28]
 800e254:	e014      	b.n	800e280 <_svfiprintf_r+0x114>
 800e256:	eba0 0308 	sub.w	r3, r0, r8
 800e25a:	fa09 f303 	lsl.w	r3, r9, r3
 800e25e:	4313      	orrs	r3, r2
 800e260:	9304      	str	r3, [sp, #16]
 800e262:	46a2      	mov	sl, r4
 800e264:	e7d2      	b.n	800e20c <_svfiprintf_r+0xa0>
 800e266:	9b03      	ldr	r3, [sp, #12]
 800e268:	1d19      	adds	r1, r3, #4
 800e26a:	681b      	ldr	r3, [r3, #0]
 800e26c:	9103      	str	r1, [sp, #12]
 800e26e:	2b00      	cmp	r3, #0
 800e270:	bfbb      	ittet	lt
 800e272:	425b      	neglt	r3, r3
 800e274:	f042 0202 	orrlt.w	r2, r2, #2
 800e278:	9307      	strge	r3, [sp, #28]
 800e27a:	9307      	strlt	r3, [sp, #28]
 800e27c:	bfb8      	it	lt
 800e27e:	9204      	strlt	r2, [sp, #16]
 800e280:	7823      	ldrb	r3, [r4, #0]
 800e282:	2b2e      	cmp	r3, #46	@ 0x2e
 800e284:	d10a      	bne.n	800e29c <_svfiprintf_r+0x130>
 800e286:	7863      	ldrb	r3, [r4, #1]
 800e288:	2b2a      	cmp	r3, #42	@ 0x2a
 800e28a:	d132      	bne.n	800e2f2 <_svfiprintf_r+0x186>
 800e28c:	9b03      	ldr	r3, [sp, #12]
 800e28e:	1d1a      	adds	r2, r3, #4
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	9203      	str	r2, [sp, #12]
 800e294:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e298:	3402      	adds	r4, #2
 800e29a:	9305      	str	r3, [sp, #20]
 800e29c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e360 <_svfiprintf_r+0x1f4>
 800e2a0:	7821      	ldrb	r1, [r4, #0]
 800e2a2:	2203      	movs	r2, #3
 800e2a4:	4650      	mov	r0, sl
 800e2a6:	f7f1 ff9b 	bl	80001e0 <memchr>
 800e2aa:	b138      	cbz	r0, 800e2bc <_svfiprintf_r+0x150>
 800e2ac:	9b04      	ldr	r3, [sp, #16]
 800e2ae:	eba0 000a 	sub.w	r0, r0, sl
 800e2b2:	2240      	movs	r2, #64	@ 0x40
 800e2b4:	4082      	lsls	r2, r0
 800e2b6:	4313      	orrs	r3, r2
 800e2b8:	3401      	adds	r4, #1
 800e2ba:	9304      	str	r3, [sp, #16]
 800e2bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2c0:	4824      	ldr	r0, [pc, #144]	@ (800e354 <_svfiprintf_r+0x1e8>)
 800e2c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e2c6:	2206      	movs	r2, #6
 800e2c8:	f7f1 ff8a 	bl	80001e0 <memchr>
 800e2cc:	2800      	cmp	r0, #0
 800e2ce:	d036      	beq.n	800e33e <_svfiprintf_r+0x1d2>
 800e2d0:	4b21      	ldr	r3, [pc, #132]	@ (800e358 <_svfiprintf_r+0x1ec>)
 800e2d2:	bb1b      	cbnz	r3, 800e31c <_svfiprintf_r+0x1b0>
 800e2d4:	9b03      	ldr	r3, [sp, #12]
 800e2d6:	3307      	adds	r3, #7
 800e2d8:	f023 0307 	bic.w	r3, r3, #7
 800e2dc:	3308      	adds	r3, #8
 800e2de:	9303      	str	r3, [sp, #12]
 800e2e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2e2:	4433      	add	r3, r6
 800e2e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e2e6:	e76a      	b.n	800e1be <_svfiprintf_r+0x52>
 800e2e8:	fb0c 3202 	mla	r2, ip, r2, r3
 800e2ec:	460c      	mov	r4, r1
 800e2ee:	2001      	movs	r0, #1
 800e2f0:	e7a8      	b.n	800e244 <_svfiprintf_r+0xd8>
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	3401      	adds	r4, #1
 800e2f6:	9305      	str	r3, [sp, #20]
 800e2f8:	4619      	mov	r1, r3
 800e2fa:	f04f 0c0a 	mov.w	ip, #10
 800e2fe:	4620      	mov	r0, r4
 800e300:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e304:	3a30      	subs	r2, #48	@ 0x30
 800e306:	2a09      	cmp	r2, #9
 800e308:	d903      	bls.n	800e312 <_svfiprintf_r+0x1a6>
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	d0c6      	beq.n	800e29c <_svfiprintf_r+0x130>
 800e30e:	9105      	str	r1, [sp, #20]
 800e310:	e7c4      	b.n	800e29c <_svfiprintf_r+0x130>
 800e312:	fb0c 2101 	mla	r1, ip, r1, r2
 800e316:	4604      	mov	r4, r0
 800e318:	2301      	movs	r3, #1
 800e31a:	e7f0      	b.n	800e2fe <_svfiprintf_r+0x192>
 800e31c:	ab03      	add	r3, sp, #12
 800e31e:	9300      	str	r3, [sp, #0]
 800e320:	462a      	mov	r2, r5
 800e322:	4b0e      	ldr	r3, [pc, #56]	@ (800e35c <_svfiprintf_r+0x1f0>)
 800e324:	a904      	add	r1, sp, #16
 800e326:	4638      	mov	r0, r7
 800e328:	f7fc fe14 	bl	800af54 <_printf_float>
 800e32c:	1c42      	adds	r2, r0, #1
 800e32e:	4606      	mov	r6, r0
 800e330:	d1d6      	bne.n	800e2e0 <_svfiprintf_r+0x174>
 800e332:	89ab      	ldrh	r3, [r5, #12]
 800e334:	065b      	lsls	r3, r3, #25
 800e336:	f53f af2d 	bmi.w	800e194 <_svfiprintf_r+0x28>
 800e33a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e33c:	e72c      	b.n	800e198 <_svfiprintf_r+0x2c>
 800e33e:	ab03      	add	r3, sp, #12
 800e340:	9300      	str	r3, [sp, #0]
 800e342:	462a      	mov	r2, r5
 800e344:	4b05      	ldr	r3, [pc, #20]	@ (800e35c <_svfiprintf_r+0x1f0>)
 800e346:	a904      	add	r1, sp, #16
 800e348:	4638      	mov	r0, r7
 800e34a:	f7fd f94d 	bl	800b5e8 <_printf_i>
 800e34e:	e7ed      	b.n	800e32c <_svfiprintf_r+0x1c0>
 800e350:	08010060 	.word	0x08010060
 800e354:	0801006a 	.word	0x0801006a
 800e358:	0800af55 	.word	0x0800af55
 800e35c:	0800e0b7 	.word	0x0800e0b7
 800e360:	08010066 	.word	0x08010066

0800e364 <__sfputc_r>:
 800e364:	6893      	ldr	r3, [r2, #8]
 800e366:	3b01      	subs	r3, #1
 800e368:	2b00      	cmp	r3, #0
 800e36a:	b410      	push	{r4}
 800e36c:	6093      	str	r3, [r2, #8]
 800e36e:	da08      	bge.n	800e382 <__sfputc_r+0x1e>
 800e370:	6994      	ldr	r4, [r2, #24]
 800e372:	42a3      	cmp	r3, r4
 800e374:	db01      	blt.n	800e37a <__sfputc_r+0x16>
 800e376:	290a      	cmp	r1, #10
 800e378:	d103      	bne.n	800e382 <__sfputc_r+0x1e>
 800e37a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e37e:	f000 bf0c 	b.w	800f19a <__swbuf_r>
 800e382:	6813      	ldr	r3, [r2, #0]
 800e384:	1c58      	adds	r0, r3, #1
 800e386:	6010      	str	r0, [r2, #0]
 800e388:	7019      	strb	r1, [r3, #0]
 800e38a:	4608      	mov	r0, r1
 800e38c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e390:	4770      	bx	lr

0800e392 <__sfputs_r>:
 800e392:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e394:	4606      	mov	r6, r0
 800e396:	460f      	mov	r7, r1
 800e398:	4614      	mov	r4, r2
 800e39a:	18d5      	adds	r5, r2, r3
 800e39c:	42ac      	cmp	r4, r5
 800e39e:	d101      	bne.n	800e3a4 <__sfputs_r+0x12>
 800e3a0:	2000      	movs	r0, #0
 800e3a2:	e007      	b.n	800e3b4 <__sfputs_r+0x22>
 800e3a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3a8:	463a      	mov	r2, r7
 800e3aa:	4630      	mov	r0, r6
 800e3ac:	f7ff ffda 	bl	800e364 <__sfputc_r>
 800e3b0:	1c43      	adds	r3, r0, #1
 800e3b2:	d1f3      	bne.n	800e39c <__sfputs_r+0xa>
 800e3b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e3b8 <_vfiprintf_r>:
 800e3b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3bc:	460d      	mov	r5, r1
 800e3be:	b09d      	sub	sp, #116	@ 0x74
 800e3c0:	4614      	mov	r4, r2
 800e3c2:	4698      	mov	r8, r3
 800e3c4:	4606      	mov	r6, r0
 800e3c6:	b118      	cbz	r0, 800e3d0 <_vfiprintf_r+0x18>
 800e3c8:	6a03      	ldr	r3, [r0, #32]
 800e3ca:	b90b      	cbnz	r3, 800e3d0 <_vfiprintf_r+0x18>
 800e3cc:	f7fd fcf2 	bl	800bdb4 <__sinit>
 800e3d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e3d2:	07d9      	lsls	r1, r3, #31
 800e3d4:	d405      	bmi.n	800e3e2 <_vfiprintf_r+0x2a>
 800e3d6:	89ab      	ldrh	r3, [r5, #12]
 800e3d8:	059a      	lsls	r2, r3, #22
 800e3da:	d402      	bmi.n	800e3e2 <_vfiprintf_r+0x2a>
 800e3dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e3de:	f7fe fc68 	bl	800ccb2 <__retarget_lock_acquire_recursive>
 800e3e2:	89ab      	ldrh	r3, [r5, #12]
 800e3e4:	071b      	lsls	r3, r3, #28
 800e3e6:	d501      	bpl.n	800e3ec <_vfiprintf_r+0x34>
 800e3e8:	692b      	ldr	r3, [r5, #16]
 800e3ea:	b99b      	cbnz	r3, 800e414 <_vfiprintf_r+0x5c>
 800e3ec:	4629      	mov	r1, r5
 800e3ee:	4630      	mov	r0, r6
 800e3f0:	f000 ff12 	bl	800f218 <__swsetup_r>
 800e3f4:	b170      	cbz	r0, 800e414 <_vfiprintf_r+0x5c>
 800e3f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e3f8:	07dc      	lsls	r4, r3, #31
 800e3fa:	d504      	bpl.n	800e406 <_vfiprintf_r+0x4e>
 800e3fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e400:	b01d      	add	sp, #116	@ 0x74
 800e402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e406:	89ab      	ldrh	r3, [r5, #12]
 800e408:	0598      	lsls	r0, r3, #22
 800e40a:	d4f7      	bmi.n	800e3fc <_vfiprintf_r+0x44>
 800e40c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e40e:	f7fe fc51 	bl	800ccb4 <__retarget_lock_release_recursive>
 800e412:	e7f3      	b.n	800e3fc <_vfiprintf_r+0x44>
 800e414:	2300      	movs	r3, #0
 800e416:	9309      	str	r3, [sp, #36]	@ 0x24
 800e418:	2320      	movs	r3, #32
 800e41a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e41e:	f8cd 800c 	str.w	r8, [sp, #12]
 800e422:	2330      	movs	r3, #48	@ 0x30
 800e424:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e5d4 <_vfiprintf_r+0x21c>
 800e428:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e42c:	f04f 0901 	mov.w	r9, #1
 800e430:	4623      	mov	r3, r4
 800e432:	469a      	mov	sl, r3
 800e434:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e438:	b10a      	cbz	r2, 800e43e <_vfiprintf_r+0x86>
 800e43a:	2a25      	cmp	r2, #37	@ 0x25
 800e43c:	d1f9      	bne.n	800e432 <_vfiprintf_r+0x7a>
 800e43e:	ebba 0b04 	subs.w	fp, sl, r4
 800e442:	d00b      	beq.n	800e45c <_vfiprintf_r+0xa4>
 800e444:	465b      	mov	r3, fp
 800e446:	4622      	mov	r2, r4
 800e448:	4629      	mov	r1, r5
 800e44a:	4630      	mov	r0, r6
 800e44c:	f7ff ffa1 	bl	800e392 <__sfputs_r>
 800e450:	3001      	adds	r0, #1
 800e452:	f000 80a7 	beq.w	800e5a4 <_vfiprintf_r+0x1ec>
 800e456:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e458:	445a      	add	r2, fp
 800e45a:	9209      	str	r2, [sp, #36]	@ 0x24
 800e45c:	f89a 3000 	ldrb.w	r3, [sl]
 800e460:	2b00      	cmp	r3, #0
 800e462:	f000 809f 	beq.w	800e5a4 <_vfiprintf_r+0x1ec>
 800e466:	2300      	movs	r3, #0
 800e468:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e46c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e470:	f10a 0a01 	add.w	sl, sl, #1
 800e474:	9304      	str	r3, [sp, #16]
 800e476:	9307      	str	r3, [sp, #28]
 800e478:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e47c:	931a      	str	r3, [sp, #104]	@ 0x68
 800e47e:	4654      	mov	r4, sl
 800e480:	2205      	movs	r2, #5
 800e482:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e486:	4853      	ldr	r0, [pc, #332]	@ (800e5d4 <_vfiprintf_r+0x21c>)
 800e488:	f7f1 feaa 	bl	80001e0 <memchr>
 800e48c:	9a04      	ldr	r2, [sp, #16]
 800e48e:	b9d8      	cbnz	r0, 800e4c8 <_vfiprintf_r+0x110>
 800e490:	06d1      	lsls	r1, r2, #27
 800e492:	bf44      	itt	mi
 800e494:	2320      	movmi	r3, #32
 800e496:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e49a:	0713      	lsls	r3, r2, #28
 800e49c:	bf44      	itt	mi
 800e49e:	232b      	movmi	r3, #43	@ 0x2b
 800e4a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e4a4:	f89a 3000 	ldrb.w	r3, [sl]
 800e4a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800e4aa:	d015      	beq.n	800e4d8 <_vfiprintf_r+0x120>
 800e4ac:	9a07      	ldr	r2, [sp, #28]
 800e4ae:	4654      	mov	r4, sl
 800e4b0:	2000      	movs	r0, #0
 800e4b2:	f04f 0c0a 	mov.w	ip, #10
 800e4b6:	4621      	mov	r1, r4
 800e4b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e4bc:	3b30      	subs	r3, #48	@ 0x30
 800e4be:	2b09      	cmp	r3, #9
 800e4c0:	d94b      	bls.n	800e55a <_vfiprintf_r+0x1a2>
 800e4c2:	b1b0      	cbz	r0, 800e4f2 <_vfiprintf_r+0x13a>
 800e4c4:	9207      	str	r2, [sp, #28]
 800e4c6:	e014      	b.n	800e4f2 <_vfiprintf_r+0x13a>
 800e4c8:	eba0 0308 	sub.w	r3, r0, r8
 800e4cc:	fa09 f303 	lsl.w	r3, r9, r3
 800e4d0:	4313      	orrs	r3, r2
 800e4d2:	9304      	str	r3, [sp, #16]
 800e4d4:	46a2      	mov	sl, r4
 800e4d6:	e7d2      	b.n	800e47e <_vfiprintf_r+0xc6>
 800e4d8:	9b03      	ldr	r3, [sp, #12]
 800e4da:	1d19      	adds	r1, r3, #4
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	9103      	str	r1, [sp, #12]
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	bfbb      	ittet	lt
 800e4e4:	425b      	neglt	r3, r3
 800e4e6:	f042 0202 	orrlt.w	r2, r2, #2
 800e4ea:	9307      	strge	r3, [sp, #28]
 800e4ec:	9307      	strlt	r3, [sp, #28]
 800e4ee:	bfb8      	it	lt
 800e4f0:	9204      	strlt	r2, [sp, #16]
 800e4f2:	7823      	ldrb	r3, [r4, #0]
 800e4f4:	2b2e      	cmp	r3, #46	@ 0x2e
 800e4f6:	d10a      	bne.n	800e50e <_vfiprintf_r+0x156>
 800e4f8:	7863      	ldrb	r3, [r4, #1]
 800e4fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800e4fc:	d132      	bne.n	800e564 <_vfiprintf_r+0x1ac>
 800e4fe:	9b03      	ldr	r3, [sp, #12]
 800e500:	1d1a      	adds	r2, r3, #4
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	9203      	str	r2, [sp, #12]
 800e506:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e50a:	3402      	adds	r4, #2
 800e50c:	9305      	str	r3, [sp, #20]
 800e50e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e5e4 <_vfiprintf_r+0x22c>
 800e512:	7821      	ldrb	r1, [r4, #0]
 800e514:	2203      	movs	r2, #3
 800e516:	4650      	mov	r0, sl
 800e518:	f7f1 fe62 	bl	80001e0 <memchr>
 800e51c:	b138      	cbz	r0, 800e52e <_vfiprintf_r+0x176>
 800e51e:	9b04      	ldr	r3, [sp, #16]
 800e520:	eba0 000a 	sub.w	r0, r0, sl
 800e524:	2240      	movs	r2, #64	@ 0x40
 800e526:	4082      	lsls	r2, r0
 800e528:	4313      	orrs	r3, r2
 800e52a:	3401      	adds	r4, #1
 800e52c:	9304      	str	r3, [sp, #16]
 800e52e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e532:	4829      	ldr	r0, [pc, #164]	@ (800e5d8 <_vfiprintf_r+0x220>)
 800e534:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e538:	2206      	movs	r2, #6
 800e53a:	f7f1 fe51 	bl	80001e0 <memchr>
 800e53e:	2800      	cmp	r0, #0
 800e540:	d03f      	beq.n	800e5c2 <_vfiprintf_r+0x20a>
 800e542:	4b26      	ldr	r3, [pc, #152]	@ (800e5dc <_vfiprintf_r+0x224>)
 800e544:	bb1b      	cbnz	r3, 800e58e <_vfiprintf_r+0x1d6>
 800e546:	9b03      	ldr	r3, [sp, #12]
 800e548:	3307      	adds	r3, #7
 800e54a:	f023 0307 	bic.w	r3, r3, #7
 800e54e:	3308      	adds	r3, #8
 800e550:	9303      	str	r3, [sp, #12]
 800e552:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e554:	443b      	add	r3, r7
 800e556:	9309      	str	r3, [sp, #36]	@ 0x24
 800e558:	e76a      	b.n	800e430 <_vfiprintf_r+0x78>
 800e55a:	fb0c 3202 	mla	r2, ip, r2, r3
 800e55e:	460c      	mov	r4, r1
 800e560:	2001      	movs	r0, #1
 800e562:	e7a8      	b.n	800e4b6 <_vfiprintf_r+0xfe>
 800e564:	2300      	movs	r3, #0
 800e566:	3401      	adds	r4, #1
 800e568:	9305      	str	r3, [sp, #20]
 800e56a:	4619      	mov	r1, r3
 800e56c:	f04f 0c0a 	mov.w	ip, #10
 800e570:	4620      	mov	r0, r4
 800e572:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e576:	3a30      	subs	r2, #48	@ 0x30
 800e578:	2a09      	cmp	r2, #9
 800e57a:	d903      	bls.n	800e584 <_vfiprintf_r+0x1cc>
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d0c6      	beq.n	800e50e <_vfiprintf_r+0x156>
 800e580:	9105      	str	r1, [sp, #20]
 800e582:	e7c4      	b.n	800e50e <_vfiprintf_r+0x156>
 800e584:	fb0c 2101 	mla	r1, ip, r1, r2
 800e588:	4604      	mov	r4, r0
 800e58a:	2301      	movs	r3, #1
 800e58c:	e7f0      	b.n	800e570 <_vfiprintf_r+0x1b8>
 800e58e:	ab03      	add	r3, sp, #12
 800e590:	9300      	str	r3, [sp, #0]
 800e592:	462a      	mov	r2, r5
 800e594:	4b12      	ldr	r3, [pc, #72]	@ (800e5e0 <_vfiprintf_r+0x228>)
 800e596:	a904      	add	r1, sp, #16
 800e598:	4630      	mov	r0, r6
 800e59a:	f7fc fcdb 	bl	800af54 <_printf_float>
 800e59e:	4607      	mov	r7, r0
 800e5a0:	1c78      	adds	r0, r7, #1
 800e5a2:	d1d6      	bne.n	800e552 <_vfiprintf_r+0x19a>
 800e5a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e5a6:	07d9      	lsls	r1, r3, #31
 800e5a8:	d405      	bmi.n	800e5b6 <_vfiprintf_r+0x1fe>
 800e5aa:	89ab      	ldrh	r3, [r5, #12]
 800e5ac:	059a      	lsls	r2, r3, #22
 800e5ae:	d402      	bmi.n	800e5b6 <_vfiprintf_r+0x1fe>
 800e5b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e5b2:	f7fe fb7f 	bl	800ccb4 <__retarget_lock_release_recursive>
 800e5b6:	89ab      	ldrh	r3, [r5, #12]
 800e5b8:	065b      	lsls	r3, r3, #25
 800e5ba:	f53f af1f 	bmi.w	800e3fc <_vfiprintf_r+0x44>
 800e5be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e5c0:	e71e      	b.n	800e400 <_vfiprintf_r+0x48>
 800e5c2:	ab03      	add	r3, sp, #12
 800e5c4:	9300      	str	r3, [sp, #0]
 800e5c6:	462a      	mov	r2, r5
 800e5c8:	4b05      	ldr	r3, [pc, #20]	@ (800e5e0 <_vfiprintf_r+0x228>)
 800e5ca:	a904      	add	r1, sp, #16
 800e5cc:	4630      	mov	r0, r6
 800e5ce:	f7fd f80b 	bl	800b5e8 <_printf_i>
 800e5d2:	e7e4      	b.n	800e59e <_vfiprintf_r+0x1e6>
 800e5d4:	08010060 	.word	0x08010060
 800e5d8:	0801006a 	.word	0x0801006a
 800e5dc:	0800af55 	.word	0x0800af55
 800e5e0:	0800e393 	.word	0x0800e393
 800e5e4:	08010066 	.word	0x08010066

0800e5e8 <__ascii_mbtowc>:
 800e5e8:	b082      	sub	sp, #8
 800e5ea:	b901      	cbnz	r1, 800e5ee <__ascii_mbtowc+0x6>
 800e5ec:	a901      	add	r1, sp, #4
 800e5ee:	b142      	cbz	r2, 800e602 <__ascii_mbtowc+0x1a>
 800e5f0:	b14b      	cbz	r3, 800e606 <__ascii_mbtowc+0x1e>
 800e5f2:	7813      	ldrb	r3, [r2, #0]
 800e5f4:	600b      	str	r3, [r1, #0]
 800e5f6:	7812      	ldrb	r2, [r2, #0]
 800e5f8:	1e10      	subs	r0, r2, #0
 800e5fa:	bf18      	it	ne
 800e5fc:	2001      	movne	r0, #1
 800e5fe:	b002      	add	sp, #8
 800e600:	4770      	bx	lr
 800e602:	4610      	mov	r0, r2
 800e604:	e7fb      	b.n	800e5fe <__ascii_mbtowc+0x16>
 800e606:	f06f 0001 	mvn.w	r0, #1
 800e60a:	e7f8      	b.n	800e5fe <__ascii_mbtowc+0x16>

0800e60c <__sflush_r>:
 800e60c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e614:	0716      	lsls	r6, r2, #28
 800e616:	4605      	mov	r5, r0
 800e618:	460c      	mov	r4, r1
 800e61a:	d454      	bmi.n	800e6c6 <__sflush_r+0xba>
 800e61c:	684b      	ldr	r3, [r1, #4]
 800e61e:	2b00      	cmp	r3, #0
 800e620:	dc02      	bgt.n	800e628 <__sflush_r+0x1c>
 800e622:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e624:	2b00      	cmp	r3, #0
 800e626:	dd48      	ble.n	800e6ba <__sflush_r+0xae>
 800e628:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e62a:	2e00      	cmp	r6, #0
 800e62c:	d045      	beq.n	800e6ba <__sflush_r+0xae>
 800e62e:	2300      	movs	r3, #0
 800e630:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e634:	682f      	ldr	r7, [r5, #0]
 800e636:	6a21      	ldr	r1, [r4, #32]
 800e638:	602b      	str	r3, [r5, #0]
 800e63a:	d030      	beq.n	800e69e <__sflush_r+0x92>
 800e63c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e63e:	89a3      	ldrh	r3, [r4, #12]
 800e640:	0759      	lsls	r1, r3, #29
 800e642:	d505      	bpl.n	800e650 <__sflush_r+0x44>
 800e644:	6863      	ldr	r3, [r4, #4]
 800e646:	1ad2      	subs	r2, r2, r3
 800e648:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e64a:	b10b      	cbz	r3, 800e650 <__sflush_r+0x44>
 800e64c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e64e:	1ad2      	subs	r2, r2, r3
 800e650:	2300      	movs	r3, #0
 800e652:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e654:	6a21      	ldr	r1, [r4, #32]
 800e656:	4628      	mov	r0, r5
 800e658:	47b0      	blx	r6
 800e65a:	1c43      	adds	r3, r0, #1
 800e65c:	89a3      	ldrh	r3, [r4, #12]
 800e65e:	d106      	bne.n	800e66e <__sflush_r+0x62>
 800e660:	6829      	ldr	r1, [r5, #0]
 800e662:	291d      	cmp	r1, #29
 800e664:	d82b      	bhi.n	800e6be <__sflush_r+0xb2>
 800e666:	4a2a      	ldr	r2, [pc, #168]	@ (800e710 <__sflush_r+0x104>)
 800e668:	40ca      	lsrs	r2, r1
 800e66a:	07d6      	lsls	r6, r2, #31
 800e66c:	d527      	bpl.n	800e6be <__sflush_r+0xb2>
 800e66e:	2200      	movs	r2, #0
 800e670:	6062      	str	r2, [r4, #4]
 800e672:	04d9      	lsls	r1, r3, #19
 800e674:	6922      	ldr	r2, [r4, #16]
 800e676:	6022      	str	r2, [r4, #0]
 800e678:	d504      	bpl.n	800e684 <__sflush_r+0x78>
 800e67a:	1c42      	adds	r2, r0, #1
 800e67c:	d101      	bne.n	800e682 <__sflush_r+0x76>
 800e67e:	682b      	ldr	r3, [r5, #0]
 800e680:	b903      	cbnz	r3, 800e684 <__sflush_r+0x78>
 800e682:	6560      	str	r0, [r4, #84]	@ 0x54
 800e684:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e686:	602f      	str	r7, [r5, #0]
 800e688:	b1b9      	cbz	r1, 800e6ba <__sflush_r+0xae>
 800e68a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e68e:	4299      	cmp	r1, r3
 800e690:	d002      	beq.n	800e698 <__sflush_r+0x8c>
 800e692:	4628      	mov	r0, r5
 800e694:	f7ff f98c 	bl	800d9b0 <_free_r>
 800e698:	2300      	movs	r3, #0
 800e69a:	6363      	str	r3, [r4, #52]	@ 0x34
 800e69c:	e00d      	b.n	800e6ba <__sflush_r+0xae>
 800e69e:	2301      	movs	r3, #1
 800e6a0:	4628      	mov	r0, r5
 800e6a2:	47b0      	blx	r6
 800e6a4:	4602      	mov	r2, r0
 800e6a6:	1c50      	adds	r0, r2, #1
 800e6a8:	d1c9      	bne.n	800e63e <__sflush_r+0x32>
 800e6aa:	682b      	ldr	r3, [r5, #0]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d0c6      	beq.n	800e63e <__sflush_r+0x32>
 800e6b0:	2b1d      	cmp	r3, #29
 800e6b2:	d001      	beq.n	800e6b8 <__sflush_r+0xac>
 800e6b4:	2b16      	cmp	r3, #22
 800e6b6:	d11e      	bne.n	800e6f6 <__sflush_r+0xea>
 800e6b8:	602f      	str	r7, [r5, #0]
 800e6ba:	2000      	movs	r0, #0
 800e6bc:	e022      	b.n	800e704 <__sflush_r+0xf8>
 800e6be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e6c2:	b21b      	sxth	r3, r3
 800e6c4:	e01b      	b.n	800e6fe <__sflush_r+0xf2>
 800e6c6:	690f      	ldr	r7, [r1, #16]
 800e6c8:	2f00      	cmp	r7, #0
 800e6ca:	d0f6      	beq.n	800e6ba <__sflush_r+0xae>
 800e6cc:	0793      	lsls	r3, r2, #30
 800e6ce:	680e      	ldr	r6, [r1, #0]
 800e6d0:	bf08      	it	eq
 800e6d2:	694b      	ldreq	r3, [r1, #20]
 800e6d4:	600f      	str	r7, [r1, #0]
 800e6d6:	bf18      	it	ne
 800e6d8:	2300      	movne	r3, #0
 800e6da:	eba6 0807 	sub.w	r8, r6, r7
 800e6de:	608b      	str	r3, [r1, #8]
 800e6e0:	f1b8 0f00 	cmp.w	r8, #0
 800e6e4:	dde9      	ble.n	800e6ba <__sflush_r+0xae>
 800e6e6:	6a21      	ldr	r1, [r4, #32]
 800e6e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e6ea:	4643      	mov	r3, r8
 800e6ec:	463a      	mov	r2, r7
 800e6ee:	4628      	mov	r0, r5
 800e6f0:	47b0      	blx	r6
 800e6f2:	2800      	cmp	r0, #0
 800e6f4:	dc08      	bgt.n	800e708 <__sflush_r+0xfc>
 800e6f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e6fe:	81a3      	strh	r3, [r4, #12]
 800e700:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e708:	4407      	add	r7, r0
 800e70a:	eba8 0800 	sub.w	r8, r8, r0
 800e70e:	e7e7      	b.n	800e6e0 <__sflush_r+0xd4>
 800e710:	20400001 	.word	0x20400001

0800e714 <_fflush_r>:
 800e714:	b538      	push	{r3, r4, r5, lr}
 800e716:	690b      	ldr	r3, [r1, #16]
 800e718:	4605      	mov	r5, r0
 800e71a:	460c      	mov	r4, r1
 800e71c:	b913      	cbnz	r3, 800e724 <_fflush_r+0x10>
 800e71e:	2500      	movs	r5, #0
 800e720:	4628      	mov	r0, r5
 800e722:	bd38      	pop	{r3, r4, r5, pc}
 800e724:	b118      	cbz	r0, 800e72e <_fflush_r+0x1a>
 800e726:	6a03      	ldr	r3, [r0, #32]
 800e728:	b90b      	cbnz	r3, 800e72e <_fflush_r+0x1a>
 800e72a:	f7fd fb43 	bl	800bdb4 <__sinit>
 800e72e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e732:	2b00      	cmp	r3, #0
 800e734:	d0f3      	beq.n	800e71e <_fflush_r+0xa>
 800e736:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e738:	07d0      	lsls	r0, r2, #31
 800e73a:	d404      	bmi.n	800e746 <_fflush_r+0x32>
 800e73c:	0599      	lsls	r1, r3, #22
 800e73e:	d402      	bmi.n	800e746 <_fflush_r+0x32>
 800e740:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e742:	f7fe fab6 	bl	800ccb2 <__retarget_lock_acquire_recursive>
 800e746:	4628      	mov	r0, r5
 800e748:	4621      	mov	r1, r4
 800e74a:	f7ff ff5f 	bl	800e60c <__sflush_r>
 800e74e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e750:	07da      	lsls	r2, r3, #31
 800e752:	4605      	mov	r5, r0
 800e754:	d4e4      	bmi.n	800e720 <_fflush_r+0xc>
 800e756:	89a3      	ldrh	r3, [r4, #12]
 800e758:	059b      	lsls	r3, r3, #22
 800e75a:	d4e1      	bmi.n	800e720 <_fflush_r+0xc>
 800e75c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e75e:	f7fe faa9 	bl	800ccb4 <__retarget_lock_release_recursive>
 800e762:	e7dd      	b.n	800e720 <_fflush_r+0xc>

0800e764 <_Balloc>:
 800e764:	b570      	push	{r4, r5, r6, lr}
 800e766:	69c6      	ldr	r6, [r0, #28]
 800e768:	4604      	mov	r4, r0
 800e76a:	460d      	mov	r5, r1
 800e76c:	b976      	cbnz	r6, 800e78c <_Balloc+0x28>
 800e76e:	2010      	movs	r0, #16
 800e770:	f7fc fe1a 	bl	800b3a8 <malloc>
 800e774:	4602      	mov	r2, r0
 800e776:	61e0      	str	r0, [r4, #28]
 800e778:	b920      	cbnz	r0, 800e784 <_Balloc+0x20>
 800e77a:	4b18      	ldr	r3, [pc, #96]	@ (800e7dc <_Balloc+0x78>)
 800e77c:	4818      	ldr	r0, [pc, #96]	@ (800e7e0 <_Balloc+0x7c>)
 800e77e:	216b      	movs	r1, #107	@ 0x6b
 800e780:	f000 fe92 	bl	800f4a8 <__assert_func>
 800e784:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e788:	6006      	str	r6, [r0, #0]
 800e78a:	60c6      	str	r6, [r0, #12]
 800e78c:	69e6      	ldr	r6, [r4, #28]
 800e78e:	68f3      	ldr	r3, [r6, #12]
 800e790:	b183      	cbz	r3, 800e7b4 <_Balloc+0x50>
 800e792:	69e3      	ldr	r3, [r4, #28]
 800e794:	68db      	ldr	r3, [r3, #12]
 800e796:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e79a:	b9b8      	cbnz	r0, 800e7cc <_Balloc+0x68>
 800e79c:	2101      	movs	r1, #1
 800e79e:	fa01 f605 	lsl.w	r6, r1, r5
 800e7a2:	1d72      	adds	r2, r6, #5
 800e7a4:	0092      	lsls	r2, r2, #2
 800e7a6:	4620      	mov	r0, r4
 800e7a8:	f7fc fb0e 	bl	800adc8 <_calloc_r>
 800e7ac:	b160      	cbz	r0, 800e7c8 <_Balloc+0x64>
 800e7ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e7b2:	e00e      	b.n	800e7d2 <_Balloc+0x6e>
 800e7b4:	2221      	movs	r2, #33	@ 0x21
 800e7b6:	2104      	movs	r1, #4
 800e7b8:	4620      	mov	r0, r4
 800e7ba:	f7fc fb05 	bl	800adc8 <_calloc_r>
 800e7be:	69e3      	ldr	r3, [r4, #28]
 800e7c0:	60f0      	str	r0, [r6, #12]
 800e7c2:	68db      	ldr	r3, [r3, #12]
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d1e4      	bne.n	800e792 <_Balloc+0x2e>
 800e7c8:	2000      	movs	r0, #0
 800e7ca:	bd70      	pop	{r4, r5, r6, pc}
 800e7cc:	6802      	ldr	r2, [r0, #0]
 800e7ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e7d8:	e7f7      	b.n	800e7ca <_Balloc+0x66>
 800e7da:	bf00      	nop
 800e7dc:	0800ff80 	.word	0x0800ff80
 800e7e0:	08010071 	.word	0x08010071

0800e7e4 <_Bfree>:
 800e7e4:	b570      	push	{r4, r5, r6, lr}
 800e7e6:	69c6      	ldr	r6, [r0, #28]
 800e7e8:	4605      	mov	r5, r0
 800e7ea:	460c      	mov	r4, r1
 800e7ec:	b976      	cbnz	r6, 800e80c <_Bfree+0x28>
 800e7ee:	2010      	movs	r0, #16
 800e7f0:	f7fc fdda 	bl	800b3a8 <malloc>
 800e7f4:	4602      	mov	r2, r0
 800e7f6:	61e8      	str	r0, [r5, #28]
 800e7f8:	b920      	cbnz	r0, 800e804 <_Bfree+0x20>
 800e7fa:	4b09      	ldr	r3, [pc, #36]	@ (800e820 <_Bfree+0x3c>)
 800e7fc:	4809      	ldr	r0, [pc, #36]	@ (800e824 <_Bfree+0x40>)
 800e7fe:	218f      	movs	r1, #143	@ 0x8f
 800e800:	f000 fe52 	bl	800f4a8 <__assert_func>
 800e804:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e808:	6006      	str	r6, [r0, #0]
 800e80a:	60c6      	str	r6, [r0, #12]
 800e80c:	b13c      	cbz	r4, 800e81e <_Bfree+0x3a>
 800e80e:	69eb      	ldr	r3, [r5, #28]
 800e810:	6862      	ldr	r2, [r4, #4]
 800e812:	68db      	ldr	r3, [r3, #12]
 800e814:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e818:	6021      	str	r1, [r4, #0]
 800e81a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e81e:	bd70      	pop	{r4, r5, r6, pc}
 800e820:	0800ff80 	.word	0x0800ff80
 800e824:	08010071 	.word	0x08010071

0800e828 <__multadd>:
 800e828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e82c:	690d      	ldr	r5, [r1, #16]
 800e82e:	4607      	mov	r7, r0
 800e830:	460c      	mov	r4, r1
 800e832:	461e      	mov	r6, r3
 800e834:	f101 0c14 	add.w	ip, r1, #20
 800e838:	2000      	movs	r0, #0
 800e83a:	f8dc 3000 	ldr.w	r3, [ip]
 800e83e:	b299      	uxth	r1, r3
 800e840:	fb02 6101 	mla	r1, r2, r1, r6
 800e844:	0c1e      	lsrs	r6, r3, #16
 800e846:	0c0b      	lsrs	r3, r1, #16
 800e848:	fb02 3306 	mla	r3, r2, r6, r3
 800e84c:	b289      	uxth	r1, r1
 800e84e:	3001      	adds	r0, #1
 800e850:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e854:	4285      	cmp	r5, r0
 800e856:	f84c 1b04 	str.w	r1, [ip], #4
 800e85a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e85e:	dcec      	bgt.n	800e83a <__multadd+0x12>
 800e860:	b30e      	cbz	r6, 800e8a6 <__multadd+0x7e>
 800e862:	68a3      	ldr	r3, [r4, #8]
 800e864:	42ab      	cmp	r3, r5
 800e866:	dc19      	bgt.n	800e89c <__multadd+0x74>
 800e868:	6861      	ldr	r1, [r4, #4]
 800e86a:	4638      	mov	r0, r7
 800e86c:	3101      	adds	r1, #1
 800e86e:	f7ff ff79 	bl	800e764 <_Balloc>
 800e872:	4680      	mov	r8, r0
 800e874:	b928      	cbnz	r0, 800e882 <__multadd+0x5a>
 800e876:	4602      	mov	r2, r0
 800e878:	4b0c      	ldr	r3, [pc, #48]	@ (800e8ac <__multadd+0x84>)
 800e87a:	480d      	ldr	r0, [pc, #52]	@ (800e8b0 <__multadd+0x88>)
 800e87c:	21ba      	movs	r1, #186	@ 0xba
 800e87e:	f000 fe13 	bl	800f4a8 <__assert_func>
 800e882:	6922      	ldr	r2, [r4, #16]
 800e884:	3202      	adds	r2, #2
 800e886:	f104 010c 	add.w	r1, r4, #12
 800e88a:	0092      	lsls	r2, r2, #2
 800e88c:	300c      	adds	r0, #12
 800e88e:	f7fe fa17 	bl	800ccc0 <memcpy>
 800e892:	4621      	mov	r1, r4
 800e894:	4638      	mov	r0, r7
 800e896:	f7ff ffa5 	bl	800e7e4 <_Bfree>
 800e89a:	4644      	mov	r4, r8
 800e89c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e8a0:	3501      	adds	r5, #1
 800e8a2:	615e      	str	r6, [r3, #20]
 800e8a4:	6125      	str	r5, [r4, #16]
 800e8a6:	4620      	mov	r0, r4
 800e8a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8ac:	0800ffef 	.word	0x0800ffef
 800e8b0:	08010071 	.word	0x08010071

0800e8b4 <__s2b>:
 800e8b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e8b8:	460c      	mov	r4, r1
 800e8ba:	4615      	mov	r5, r2
 800e8bc:	461f      	mov	r7, r3
 800e8be:	2209      	movs	r2, #9
 800e8c0:	3308      	adds	r3, #8
 800e8c2:	4606      	mov	r6, r0
 800e8c4:	fb93 f3f2 	sdiv	r3, r3, r2
 800e8c8:	2100      	movs	r1, #0
 800e8ca:	2201      	movs	r2, #1
 800e8cc:	429a      	cmp	r2, r3
 800e8ce:	db09      	blt.n	800e8e4 <__s2b+0x30>
 800e8d0:	4630      	mov	r0, r6
 800e8d2:	f7ff ff47 	bl	800e764 <_Balloc>
 800e8d6:	b940      	cbnz	r0, 800e8ea <__s2b+0x36>
 800e8d8:	4602      	mov	r2, r0
 800e8da:	4b19      	ldr	r3, [pc, #100]	@ (800e940 <__s2b+0x8c>)
 800e8dc:	4819      	ldr	r0, [pc, #100]	@ (800e944 <__s2b+0x90>)
 800e8de:	21d3      	movs	r1, #211	@ 0xd3
 800e8e0:	f000 fde2 	bl	800f4a8 <__assert_func>
 800e8e4:	0052      	lsls	r2, r2, #1
 800e8e6:	3101      	adds	r1, #1
 800e8e8:	e7f0      	b.n	800e8cc <__s2b+0x18>
 800e8ea:	9b08      	ldr	r3, [sp, #32]
 800e8ec:	6143      	str	r3, [r0, #20]
 800e8ee:	2d09      	cmp	r5, #9
 800e8f0:	f04f 0301 	mov.w	r3, #1
 800e8f4:	6103      	str	r3, [r0, #16]
 800e8f6:	dd16      	ble.n	800e926 <__s2b+0x72>
 800e8f8:	f104 0909 	add.w	r9, r4, #9
 800e8fc:	46c8      	mov	r8, r9
 800e8fe:	442c      	add	r4, r5
 800e900:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e904:	4601      	mov	r1, r0
 800e906:	3b30      	subs	r3, #48	@ 0x30
 800e908:	220a      	movs	r2, #10
 800e90a:	4630      	mov	r0, r6
 800e90c:	f7ff ff8c 	bl	800e828 <__multadd>
 800e910:	45a0      	cmp	r8, r4
 800e912:	d1f5      	bne.n	800e900 <__s2b+0x4c>
 800e914:	f1a5 0408 	sub.w	r4, r5, #8
 800e918:	444c      	add	r4, r9
 800e91a:	1b2d      	subs	r5, r5, r4
 800e91c:	1963      	adds	r3, r4, r5
 800e91e:	42bb      	cmp	r3, r7
 800e920:	db04      	blt.n	800e92c <__s2b+0x78>
 800e922:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e926:	340a      	adds	r4, #10
 800e928:	2509      	movs	r5, #9
 800e92a:	e7f6      	b.n	800e91a <__s2b+0x66>
 800e92c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e930:	4601      	mov	r1, r0
 800e932:	3b30      	subs	r3, #48	@ 0x30
 800e934:	220a      	movs	r2, #10
 800e936:	4630      	mov	r0, r6
 800e938:	f7ff ff76 	bl	800e828 <__multadd>
 800e93c:	e7ee      	b.n	800e91c <__s2b+0x68>
 800e93e:	bf00      	nop
 800e940:	0800ffef 	.word	0x0800ffef
 800e944:	08010071 	.word	0x08010071

0800e948 <__hi0bits>:
 800e948:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e94c:	4603      	mov	r3, r0
 800e94e:	bf36      	itet	cc
 800e950:	0403      	lslcc	r3, r0, #16
 800e952:	2000      	movcs	r0, #0
 800e954:	2010      	movcc	r0, #16
 800e956:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e95a:	bf3c      	itt	cc
 800e95c:	021b      	lslcc	r3, r3, #8
 800e95e:	3008      	addcc	r0, #8
 800e960:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e964:	bf3c      	itt	cc
 800e966:	011b      	lslcc	r3, r3, #4
 800e968:	3004      	addcc	r0, #4
 800e96a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e96e:	bf3c      	itt	cc
 800e970:	009b      	lslcc	r3, r3, #2
 800e972:	3002      	addcc	r0, #2
 800e974:	2b00      	cmp	r3, #0
 800e976:	db05      	blt.n	800e984 <__hi0bits+0x3c>
 800e978:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e97c:	f100 0001 	add.w	r0, r0, #1
 800e980:	bf08      	it	eq
 800e982:	2020      	moveq	r0, #32
 800e984:	4770      	bx	lr

0800e986 <__lo0bits>:
 800e986:	6803      	ldr	r3, [r0, #0]
 800e988:	4602      	mov	r2, r0
 800e98a:	f013 0007 	ands.w	r0, r3, #7
 800e98e:	d00b      	beq.n	800e9a8 <__lo0bits+0x22>
 800e990:	07d9      	lsls	r1, r3, #31
 800e992:	d421      	bmi.n	800e9d8 <__lo0bits+0x52>
 800e994:	0798      	lsls	r0, r3, #30
 800e996:	bf49      	itett	mi
 800e998:	085b      	lsrmi	r3, r3, #1
 800e99a:	089b      	lsrpl	r3, r3, #2
 800e99c:	2001      	movmi	r0, #1
 800e99e:	6013      	strmi	r3, [r2, #0]
 800e9a0:	bf5c      	itt	pl
 800e9a2:	6013      	strpl	r3, [r2, #0]
 800e9a4:	2002      	movpl	r0, #2
 800e9a6:	4770      	bx	lr
 800e9a8:	b299      	uxth	r1, r3
 800e9aa:	b909      	cbnz	r1, 800e9b0 <__lo0bits+0x2a>
 800e9ac:	0c1b      	lsrs	r3, r3, #16
 800e9ae:	2010      	movs	r0, #16
 800e9b0:	b2d9      	uxtb	r1, r3
 800e9b2:	b909      	cbnz	r1, 800e9b8 <__lo0bits+0x32>
 800e9b4:	3008      	adds	r0, #8
 800e9b6:	0a1b      	lsrs	r3, r3, #8
 800e9b8:	0719      	lsls	r1, r3, #28
 800e9ba:	bf04      	itt	eq
 800e9bc:	091b      	lsreq	r3, r3, #4
 800e9be:	3004      	addeq	r0, #4
 800e9c0:	0799      	lsls	r1, r3, #30
 800e9c2:	bf04      	itt	eq
 800e9c4:	089b      	lsreq	r3, r3, #2
 800e9c6:	3002      	addeq	r0, #2
 800e9c8:	07d9      	lsls	r1, r3, #31
 800e9ca:	d403      	bmi.n	800e9d4 <__lo0bits+0x4e>
 800e9cc:	085b      	lsrs	r3, r3, #1
 800e9ce:	f100 0001 	add.w	r0, r0, #1
 800e9d2:	d003      	beq.n	800e9dc <__lo0bits+0x56>
 800e9d4:	6013      	str	r3, [r2, #0]
 800e9d6:	4770      	bx	lr
 800e9d8:	2000      	movs	r0, #0
 800e9da:	4770      	bx	lr
 800e9dc:	2020      	movs	r0, #32
 800e9de:	4770      	bx	lr

0800e9e0 <__i2b>:
 800e9e0:	b510      	push	{r4, lr}
 800e9e2:	460c      	mov	r4, r1
 800e9e4:	2101      	movs	r1, #1
 800e9e6:	f7ff febd 	bl	800e764 <_Balloc>
 800e9ea:	4602      	mov	r2, r0
 800e9ec:	b928      	cbnz	r0, 800e9fa <__i2b+0x1a>
 800e9ee:	4b05      	ldr	r3, [pc, #20]	@ (800ea04 <__i2b+0x24>)
 800e9f0:	4805      	ldr	r0, [pc, #20]	@ (800ea08 <__i2b+0x28>)
 800e9f2:	f240 1145 	movw	r1, #325	@ 0x145
 800e9f6:	f000 fd57 	bl	800f4a8 <__assert_func>
 800e9fa:	2301      	movs	r3, #1
 800e9fc:	6144      	str	r4, [r0, #20]
 800e9fe:	6103      	str	r3, [r0, #16]
 800ea00:	bd10      	pop	{r4, pc}
 800ea02:	bf00      	nop
 800ea04:	0800ffef 	.word	0x0800ffef
 800ea08:	08010071 	.word	0x08010071

0800ea0c <__multiply>:
 800ea0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea10:	4617      	mov	r7, r2
 800ea12:	690a      	ldr	r2, [r1, #16]
 800ea14:	693b      	ldr	r3, [r7, #16]
 800ea16:	429a      	cmp	r2, r3
 800ea18:	bfa8      	it	ge
 800ea1a:	463b      	movge	r3, r7
 800ea1c:	4689      	mov	r9, r1
 800ea1e:	bfa4      	itt	ge
 800ea20:	460f      	movge	r7, r1
 800ea22:	4699      	movge	r9, r3
 800ea24:	693d      	ldr	r5, [r7, #16]
 800ea26:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ea2a:	68bb      	ldr	r3, [r7, #8]
 800ea2c:	6879      	ldr	r1, [r7, #4]
 800ea2e:	eb05 060a 	add.w	r6, r5, sl
 800ea32:	42b3      	cmp	r3, r6
 800ea34:	b085      	sub	sp, #20
 800ea36:	bfb8      	it	lt
 800ea38:	3101      	addlt	r1, #1
 800ea3a:	f7ff fe93 	bl	800e764 <_Balloc>
 800ea3e:	b930      	cbnz	r0, 800ea4e <__multiply+0x42>
 800ea40:	4602      	mov	r2, r0
 800ea42:	4b41      	ldr	r3, [pc, #260]	@ (800eb48 <__multiply+0x13c>)
 800ea44:	4841      	ldr	r0, [pc, #260]	@ (800eb4c <__multiply+0x140>)
 800ea46:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ea4a:	f000 fd2d 	bl	800f4a8 <__assert_func>
 800ea4e:	f100 0414 	add.w	r4, r0, #20
 800ea52:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ea56:	4623      	mov	r3, r4
 800ea58:	2200      	movs	r2, #0
 800ea5a:	4573      	cmp	r3, lr
 800ea5c:	d320      	bcc.n	800eaa0 <__multiply+0x94>
 800ea5e:	f107 0814 	add.w	r8, r7, #20
 800ea62:	f109 0114 	add.w	r1, r9, #20
 800ea66:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ea6a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ea6e:	9302      	str	r3, [sp, #8]
 800ea70:	1beb      	subs	r3, r5, r7
 800ea72:	3b15      	subs	r3, #21
 800ea74:	f023 0303 	bic.w	r3, r3, #3
 800ea78:	3304      	adds	r3, #4
 800ea7a:	3715      	adds	r7, #21
 800ea7c:	42bd      	cmp	r5, r7
 800ea7e:	bf38      	it	cc
 800ea80:	2304      	movcc	r3, #4
 800ea82:	9301      	str	r3, [sp, #4]
 800ea84:	9b02      	ldr	r3, [sp, #8]
 800ea86:	9103      	str	r1, [sp, #12]
 800ea88:	428b      	cmp	r3, r1
 800ea8a:	d80c      	bhi.n	800eaa6 <__multiply+0x9a>
 800ea8c:	2e00      	cmp	r6, #0
 800ea8e:	dd03      	ble.n	800ea98 <__multiply+0x8c>
 800ea90:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d055      	beq.n	800eb44 <__multiply+0x138>
 800ea98:	6106      	str	r6, [r0, #16]
 800ea9a:	b005      	add	sp, #20
 800ea9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaa0:	f843 2b04 	str.w	r2, [r3], #4
 800eaa4:	e7d9      	b.n	800ea5a <__multiply+0x4e>
 800eaa6:	f8b1 a000 	ldrh.w	sl, [r1]
 800eaaa:	f1ba 0f00 	cmp.w	sl, #0
 800eaae:	d01f      	beq.n	800eaf0 <__multiply+0xe4>
 800eab0:	46c4      	mov	ip, r8
 800eab2:	46a1      	mov	r9, r4
 800eab4:	2700      	movs	r7, #0
 800eab6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800eaba:	f8d9 3000 	ldr.w	r3, [r9]
 800eabe:	fa1f fb82 	uxth.w	fp, r2
 800eac2:	b29b      	uxth	r3, r3
 800eac4:	fb0a 330b 	mla	r3, sl, fp, r3
 800eac8:	443b      	add	r3, r7
 800eaca:	f8d9 7000 	ldr.w	r7, [r9]
 800eace:	0c12      	lsrs	r2, r2, #16
 800ead0:	0c3f      	lsrs	r7, r7, #16
 800ead2:	fb0a 7202 	mla	r2, sl, r2, r7
 800ead6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800eada:	b29b      	uxth	r3, r3
 800eadc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eae0:	4565      	cmp	r5, ip
 800eae2:	f849 3b04 	str.w	r3, [r9], #4
 800eae6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800eaea:	d8e4      	bhi.n	800eab6 <__multiply+0xaa>
 800eaec:	9b01      	ldr	r3, [sp, #4]
 800eaee:	50e7      	str	r7, [r4, r3]
 800eaf0:	9b03      	ldr	r3, [sp, #12]
 800eaf2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800eaf6:	3104      	adds	r1, #4
 800eaf8:	f1b9 0f00 	cmp.w	r9, #0
 800eafc:	d020      	beq.n	800eb40 <__multiply+0x134>
 800eafe:	6823      	ldr	r3, [r4, #0]
 800eb00:	4647      	mov	r7, r8
 800eb02:	46a4      	mov	ip, r4
 800eb04:	f04f 0a00 	mov.w	sl, #0
 800eb08:	f8b7 b000 	ldrh.w	fp, [r7]
 800eb0c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800eb10:	fb09 220b 	mla	r2, r9, fp, r2
 800eb14:	4452      	add	r2, sl
 800eb16:	b29b      	uxth	r3, r3
 800eb18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eb1c:	f84c 3b04 	str.w	r3, [ip], #4
 800eb20:	f857 3b04 	ldr.w	r3, [r7], #4
 800eb24:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eb28:	f8bc 3000 	ldrh.w	r3, [ip]
 800eb2c:	fb09 330a 	mla	r3, r9, sl, r3
 800eb30:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800eb34:	42bd      	cmp	r5, r7
 800eb36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eb3a:	d8e5      	bhi.n	800eb08 <__multiply+0xfc>
 800eb3c:	9a01      	ldr	r2, [sp, #4]
 800eb3e:	50a3      	str	r3, [r4, r2]
 800eb40:	3404      	adds	r4, #4
 800eb42:	e79f      	b.n	800ea84 <__multiply+0x78>
 800eb44:	3e01      	subs	r6, #1
 800eb46:	e7a1      	b.n	800ea8c <__multiply+0x80>
 800eb48:	0800ffef 	.word	0x0800ffef
 800eb4c:	08010071 	.word	0x08010071

0800eb50 <__pow5mult>:
 800eb50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb54:	4615      	mov	r5, r2
 800eb56:	f012 0203 	ands.w	r2, r2, #3
 800eb5a:	4607      	mov	r7, r0
 800eb5c:	460e      	mov	r6, r1
 800eb5e:	d007      	beq.n	800eb70 <__pow5mult+0x20>
 800eb60:	4c25      	ldr	r4, [pc, #148]	@ (800ebf8 <__pow5mult+0xa8>)
 800eb62:	3a01      	subs	r2, #1
 800eb64:	2300      	movs	r3, #0
 800eb66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800eb6a:	f7ff fe5d 	bl	800e828 <__multadd>
 800eb6e:	4606      	mov	r6, r0
 800eb70:	10ad      	asrs	r5, r5, #2
 800eb72:	d03d      	beq.n	800ebf0 <__pow5mult+0xa0>
 800eb74:	69fc      	ldr	r4, [r7, #28]
 800eb76:	b97c      	cbnz	r4, 800eb98 <__pow5mult+0x48>
 800eb78:	2010      	movs	r0, #16
 800eb7a:	f7fc fc15 	bl	800b3a8 <malloc>
 800eb7e:	4602      	mov	r2, r0
 800eb80:	61f8      	str	r0, [r7, #28]
 800eb82:	b928      	cbnz	r0, 800eb90 <__pow5mult+0x40>
 800eb84:	4b1d      	ldr	r3, [pc, #116]	@ (800ebfc <__pow5mult+0xac>)
 800eb86:	481e      	ldr	r0, [pc, #120]	@ (800ec00 <__pow5mult+0xb0>)
 800eb88:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800eb8c:	f000 fc8c 	bl	800f4a8 <__assert_func>
 800eb90:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800eb94:	6004      	str	r4, [r0, #0]
 800eb96:	60c4      	str	r4, [r0, #12]
 800eb98:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800eb9c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800eba0:	b94c      	cbnz	r4, 800ebb6 <__pow5mult+0x66>
 800eba2:	f240 2171 	movw	r1, #625	@ 0x271
 800eba6:	4638      	mov	r0, r7
 800eba8:	f7ff ff1a 	bl	800e9e0 <__i2b>
 800ebac:	2300      	movs	r3, #0
 800ebae:	f8c8 0008 	str.w	r0, [r8, #8]
 800ebb2:	4604      	mov	r4, r0
 800ebb4:	6003      	str	r3, [r0, #0]
 800ebb6:	f04f 0900 	mov.w	r9, #0
 800ebba:	07eb      	lsls	r3, r5, #31
 800ebbc:	d50a      	bpl.n	800ebd4 <__pow5mult+0x84>
 800ebbe:	4631      	mov	r1, r6
 800ebc0:	4622      	mov	r2, r4
 800ebc2:	4638      	mov	r0, r7
 800ebc4:	f7ff ff22 	bl	800ea0c <__multiply>
 800ebc8:	4631      	mov	r1, r6
 800ebca:	4680      	mov	r8, r0
 800ebcc:	4638      	mov	r0, r7
 800ebce:	f7ff fe09 	bl	800e7e4 <_Bfree>
 800ebd2:	4646      	mov	r6, r8
 800ebd4:	106d      	asrs	r5, r5, #1
 800ebd6:	d00b      	beq.n	800ebf0 <__pow5mult+0xa0>
 800ebd8:	6820      	ldr	r0, [r4, #0]
 800ebda:	b938      	cbnz	r0, 800ebec <__pow5mult+0x9c>
 800ebdc:	4622      	mov	r2, r4
 800ebde:	4621      	mov	r1, r4
 800ebe0:	4638      	mov	r0, r7
 800ebe2:	f7ff ff13 	bl	800ea0c <__multiply>
 800ebe6:	6020      	str	r0, [r4, #0]
 800ebe8:	f8c0 9000 	str.w	r9, [r0]
 800ebec:	4604      	mov	r4, r0
 800ebee:	e7e4      	b.n	800ebba <__pow5mult+0x6a>
 800ebf0:	4630      	mov	r0, r6
 800ebf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ebf6:	bf00      	nop
 800ebf8:	0801025c 	.word	0x0801025c
 800ebfc:	0800ff80 	.word	0x0800ff80
 800ec00:	08010071 	.word	0x08010071

0800ec04 <__lshift>:
 800ec04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec08:	460c      	mov	r4, r1
 800ec0a:	6849      	ldr	r1, [r1, #4]
 800ec0c:	6923      	ldr	r3, [r4, #16]
 800ec0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ec12:	68a3      	ldr	r3, [r4, #8]
 800ec14:	4607      	mov	r7, r0
 800ec16:	4691      	mov	r9, r2
 800ec18:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ec1c:	f108 0601 	add.w	r6, r8, #1
 800ec20:	42b3      	cmp	r3, r6
 800ec22:	db0b      	blt.n	800ec3c <__lshift+0x38>
 800ec24:	4638      	mov	r0, r7
 800ec26:	f7ff fd9d 	bl	800e764 <_Balloc>
 800ec2a:	4605      	mov	r5, r0
 800ec2c:	b948      	cbnz	r0, 800ec42 <__lshift+0x3e>
 800ec2e:	4602      	mov	r2, r0
 800ec30:	4b28      	ldr	r3, [pc, #160]	@ (800ecd4 <__lshift+0xd0>)
 800ec32:	4829      	ldr	r0, [pc, #164]	@ (800ecd8 <__lshift+0xd4>)
 800ec34:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ec38:	f000 fc36 	bl	800f4a8 <__assert_func>
 800ec3c:	3101      	adds	r1, #1
 800ec3e:	005b      	lsls	r3, r3, #1
 800ec40:	e7ee      	b.n	800ec20 <__lshift+0x1c>
 800ec42:	2300      	movs	r3, #0
 800ec44:	f100 0114 	add.w	r1, r0, #20
 800ec48:	f100 0210 	add.w	r2, r0, #16
 800ec4c:	4618      	mov	r0, r3
 800ec4e:	4553      	cmp	r3, sl
 800ec50:	db33      	blt.n	800ecba <__lshift+0xb6>
 800ec52:	6920      	ldr	r0, [r4, #16]
 800ec54:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ec58:	f104 0314 	add.w	r3, r4, #20
 800ec5c:	f019 091f 	ands.w	r9, r9, #31
 800ec60:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ec64:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ec68:	d02b      	beq.n	800ecc2 <__lshift+0xbe>
 800ec6a:	f1c9 0e20 	rsb	lr, r9, #32
 800ec6e:	468a      	mov	sl, r1
 800ec70:	2200      	movs	r2, #0
 800ec72:	6818      	ldr	r0, [r3, #0]
 800ec74:	fa00 f009 	lsl.w	r0, r0, r9
 800ec78:	4310      	orrs	r0, r2
 800ec7a:	f84a 0b04 	str.w	r0, [sl], #4
 800ec7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec82:	459c      	cmp	ip, r3
 800ec84:	fa22 f20e 	lsr.w	r2, r2, lr
 800ec88:	d8f3      	bhi.n	800ec72 <__lshift+0x6e>
 800ec8a:	ebac 0304 	sub.w	r3, ip, r4
 800ec8e:	3b15      	subs	r3, #21
 800ec90:	f023 0303 	bic.w	r3, r3, #3
 800ec94:	3304      	adds	r3, #4
 800ec96:	f104 0015 	add.w	r0, r4, #21
 800ec9a:	4560      	cmp	r0, ip
 800ec9c:	bf88      	it	hi
 800ec9e:	2304      	movhi	r3, #4
 800eca0:	50ca      	str	r2, [r1, r3]
 800eca2:	b10a      	cbz	r2, 800eca8 <__lshift+0xa4>
 800eca4:	f108 0602 	add.w	r6, r8, #2
 800eca8:	3e01      	subs	r6, #1
 800ecaa:	4638      	mov	r0, r7
 800ecac:	612e      	str	r6, [r5, #16]
 800ecae:	4621      	mov	r1, r4
 800ecb0:	f7ff fd98 	bl	800e7e4 <_Bfree>
 800ecb4:	4628      	mov	r0, r5
 800ecb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecba:	f842 0f04 	str.w	r0, [r2, #4]!
 800ecbe:	3301      	adds	r3, #1
 800ecc0:	e7c5      	b.n	800ec4e <__lshift+0x4a>
 800ecc2:	3904      	subs	r1, #4
 800ecc4:	f853 2b04 	ldr.w	r2, [r3], #4
 800ecc8:	f841 2f04 	str.w	r2, [r1, #4]!
 800eccc:	459c      	cmp	ip, r3
 800ecce:	d8f9      	bhi.n	800ecc4 <__lshift+0xc0>
 800ecd0:	e7ea      	b.n	800eca8 <__lshift+0xa4>
 800ecd2:	bf00      	nop
 800ecd4:	0800ffef 	.word	0x0800ffef
 800ecd8:	08010071 	.word	0x08010071

0800ecdc <__mcmp>:
 800ecdc:	690a      	ldr	r2, [r1, #16]
 800ecde:	4603      	mov	r3, r0
 800ece0:	6900      	ldr	r0, [r0, #16]
 800ece2:	1a80      	subs	r0, r0, r2
 800ece4:	b530      	push	{r4, r5, lr}
 800ece6:	d10e      	bne.n	800ed06 <__mcmp+0x2a>
 800ece8:	3314      	adds	r3, #20
 800ecea:	3114      	adds	r1, #20
 800ecec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ecf0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ecf4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ecf8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ecfc:	4295      	cmp	r5, r2
 800ecfe:	d003      	beq.n	800ed08 <__mcmp+0x2c>
 800ed00:	d205      	bcs.n	800ed0e <__mcmp+0x32>
 800ed02:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ed06:	bd30      	pop	{r4, r5, pc}
 800ed08:	42a3      	cmp	r3, r4
 800ed0a:	d3f3      	bcc.n	800ecf4 <__mcmp+0x18>
 800ed0c:	e7fb      	b.n	800ed06 <__mcmp+0x2a>
 800ed0e:	2001      	movs	r0, #1
 800ed10:	e7f9      	b.n	800ed06 <__mcmp+0x2a>
	...

0800ed14 <__mdiff>:
 800ed14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed18:	4689      	mov	r9, r1
 800ed1a:	4606      	mov	r6, r0
 800ed1c:	4611      	mov	r1, r2
 800ed1e:	4648      	mov	r0, r9
 800ed20:	4614      	mov	r4, r2
 800ed22:	f7ff ffdb 	bl	800ecdc <__mcmp>
 800ed26:	1e05      	subs	r5, r0, #0
 800ed28:	d112      	bne.n	800ed50 <__mdiff+0x3c>
 800ed2a:	4629      	mov	r1, r5
 800ed2c:	4630      	mov	r0, r6
 800ed2e:	f7ff fd19 	bl	800e764 <_Balloc>
 800ed32:	4602      	mov	r2, r0
 800ed34:	b928      	cbnz	r0, 800ed42 <__mdiff+0x2e>
 800ed36:	4b3f      	ldr	r3, [pc, #252]	@ (800ee34 <__mdiff+0x120>)
 800ed38:	f240 2137 	movw	r1, #567	@ 0x237
 800ed3c:	483e      	ldr	r0, [pc, #248]	@ (800ee38 <__mdiff+0x124>)
 800ed3e:	f000 fbb3 	bl	800f4a8 <__assert_func>
 800ed42:	2301      	movs	r3, #1
 800ed44:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ed48:	4610      	mov	r0, r2
 800ed4a:	b003      	add	sp, #12
 800ed4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed50:	bfbc      	itt	lt
 800ed52:	464b      	movlt	r3, r9
 800ed54:	46a1      	movlt	r9, r4
 800ed56:	4630      	mov	r0, r6
 800ed58:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ed5c:	bfba      	itte	lt
 800ed5e:	461c      	movlt	r4, r3
 800ed60:	2501      	movlt	r5, #1
 800ed62:	2500      	movge	r5, #0
 800ed64:	f7ff fcfe 	bl	800e764 <_Balloc>
 800ed68:	4602      	mov	r2, r0
 800ed6a:	b918      	cbnz	r0, 800ed74 <__mdiff+0x60>
 800ed6c:	4b31      	ldr	r3, [pc, #196]	@ (800ee34 <__mdiff+0x120>)
 800ed6e:	f240 2145 	movw	r1, #581	@ 0x245
 800ed72:	e7e3      	b.n	800ed3c <__mdiff+0x28>
 800ed74:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ed78:	6926      	ldr	r6, [r4, #16]
 800ed7a:	60c5      	str	r5, [r0, #12]
 800ed7c:	f109 0310 	add.w	r3, r9, #16
 800ed80:	f109 0514 	add.w	r5, r9, #20
 800ed84:	f104 0e14 	add.w	lr, r4, #20
 800ed88:	f100 0b14 	add.w	fp, r0, #20
 800ed8c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ed90:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ed94:	9301      	str	r3, [sp, #4]
 800ed96:	46d9      	mov	r9, fp
 800ed98:	f04f 0c00 	mov.w	ip, #0
 800ed9c:	9b01      	ldr	r3, [sp, #4]
 800ed9e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800eda2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800eda6:	9301      	str	r3, [sp, #4]
 800eda8:	fa1f f38a 	uxth.w	r3, sl
 800edac:	4619      	mov	r1, r3
 800edae:	b283      	uxth	r3, r0
 800edb0:	1acb      	subs	r3, r1, r3
 800edb2:	0c00      	lsrs	r0, r0, #16
 800edb4:	4463      	add	r3, ip
 800edb6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800edba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800edbe:	b29b      	uxth	r3, r3
 800edc0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800edc4:	4576      	cmp	r6, lr
 800edc6:	f849 3b04 	str.w	r3, [r9], #4
 800edca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800edce:	d8e5      	bhi.n	800ed9c <__mdiff+0x88>
 800edd0:	1b33      	subs	r3, r6, r4
 800edd2:	3b15      	subs	r3, #21
 800edd4:	f023 0303 	bic.w	r3, r3, #3
 800edd8:	3415      	adds	r4, #21
 800edda:	3304      	adds	r3, #4
 800eddc:	42a6      	cmp	r6, r4
 800edde:	bf38      	it	cc
 800ede0:	2304      	movcc	r3, #4
 800ede2:	441d      	add	r5, r3
 800ede4:	445b      	add	r3, fp
 800ede6:	461e      	mov	r6, r3
 800ede8:	462c      	mov	r4, r5
 800edea:	4544      	cmp	r4, r8
 800edec:	d30e      	bcc.n	800ee0c <__mdiff+0xf8>
 800edee:	f108 0103 	add.w	r1, r8, #3
 800edf2:	1b49      	subs	r1, r1, r5
 800edf4:	f021 0103 	bic.w	r1, r1, #3
 800edf8:	3d03      	subs	r5, #3
 800edfa:	45a8      	cmp	r8, r5
 800edfc:	bf38      	it	cc
 800edfe:	2100      	movcc	r1, #0
 800ee00:	440b      	add	r3, r1
 800ee02:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ee06:	b191      	cbz	r1, 800ee2e <__mdiff+0x11a>
 800ee08:	6117      	str	r7, [r2, #16]
 800ee0a:	e79d      	b.n	800ed48 <__mdiff+0x34>
 800ee0c:	f854 1b04 	ldr.w	r1, [r4], #4
 800ee10:	46e6      	mov	lr, ip
 800ee12:	0c08      	lsrs	r0, r1, #16
 800ee14:	fa1c fc81 	uxtah	ip, ip, r1
 800ee18:	4471      	add	r1, lr
 800ee1a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ee1e:	b289      	uxth	r1, r1
 800ee20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ee24:	f846 1b04 	str.w	r1, [r6], #4
 800ee28:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ee2c:	e7dd      	b.n	800edea <__mdiff+0xd6>
 800ee2e:	3f01      	subs	r7, #1
 800ee30:	e7e7      	b.n	800ee02 <__mdiff+0xee>
 800ee32:	bf00      	nop
 800ee34:	0800ffef 	.word	0x0800ffef
 800ee38:	08010071 	.word	0x08010071

0800ee3c <__ulp>:
 800ee3c:	b082      	sub	sp, #8
 800ee3e:	ed8d 0b00 	vstr	d0, [sp]
 800ee42:	9a01      	ldr	r2, [sp, #4]
 800ee44:	4b0f      	ldr	r3, [pc, #60]	@ (800ee84 <__ulp+0x48>)
 800ee46:	4013      	ands	r3, r2
 800ee48:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	dc08      	bgt.n	800ee62 <__ulp+0x26>
 800ee50:	425b      	negs	r3, r3
 800ee52:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ee56:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ee5a:	da04      	bge.n	800ee66 <__ulp+0x2a>
 800ee5c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ee60:	4113      	asrs	r3, r2
 800ee62:	2200      	movs	r2, #0
 800ee64:	e008      	b.n	800ee78 <__ulp+0x3c>
 800ee66:	f1a2 0314 	sub.w	r3, r2, #20
 800ee6a:	2b1e      	cmp	r3, #30
 800ee6c:	bfda      	itte	le
 800ee6e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ee72:	40da      	lsrle	r2, r3
 800ee74:	2201      	movgt	r2, #1
 800ee76:	2300      	movs	r3, #0
 800ee78:	4619      	mov	r1, r3
 800ee7a:	4610      	mov	r0, r2
 800ee7c:	ec41 0b10 	vmov	d0, r0, r1
 800ee80:	b002      	add	sp, #8
 800ee82:	4770      	bx	lr
 800ee84:	7ff00000 	.word	0x7ff00000

0800ee88 <__b2d>:
 800ee88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee8c:	6906      	ldr	r6, [r0, #16]
 800ee8e:	f100 0814 	add.w	r8, r0, #20
 800ee92:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ee96:	1f37      	subs	r7, r6, #4
 800ee98:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ee9c:	4610      	mov	r0, r2
 800ee9e:	f7ff fd53 	bl	800e948 <__hi0bits>
 800eea2:	f1c0 0320 	rsb	r3, r0, #32
 800eea6:	280a      	cmp	r0, #10
 800eea8:	600b      	str	r3, [r1, #0]
 800eeaa:	491b      	ldr	r1, [pc, #108]	@ (800ef18 <__b2d+0x90>)
 800eeac:	dc15      	bgt.n	800eeda <__b2d+0x52>
 800eeae:	f1c0 0c0b 	rsb	ip, r0, #11
 800eeb2:	fa22 f30c 	lsr.w	r3, r2, ip
 800eeb6:	45b8      	cmp	r8, r7
 800eeb8:	ea43 0501 	orr.w	r5, r3, r1
 800eebc:	bf34      	ite	cc
 800eebe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800eec2:	2300      	movcs	r3, #0
 800eec4:	3015      	adds	r0, #21
 800eec6:	fa02 f000 	lsl.w	r0, r2, r0
 800eeca:	fa23 f30c 	lsr.w	r3, r3, ip
 800eece:	4303      	orrs	r3, r0
 800eed0:	461c      	mov	r4, r3
 800eed2:	ec45 4b10 	vmov	d0, r4, r5
 800eed6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eeda:	45b8      	cmp	r8, r7
 800eedc:	bf3a      	itte	cc
 800eede:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800eee2:	f1a6 0708 	subcc.w	r7, r6, #8
 800eee6:	2300      	movcs	r3, #0
 800eee8:	380b      	subs	r0, #11
 800eeea:	d012      	beq.n	800ef12 <__b2d+0x8a>
 800eeec:	f1c0 0120 	rsb	r1, r0, #32
 800eef0:	fa23 f401 	lsr.w	r4, r3, r1
 800eef4:	4082      	lsls	r2, r0
 800eef6:	4322      	orrs	r2, r4
 800eef8:	4547      	cmp	r7, r8
 800eefa:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800eefe:	bf8c      	ite	hi
 800ef00:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ef04:	2200      	movls	r2, #0
 800ef06:	4083      	lsls	r3, r0
 800ef08:	40ca      	lsrs	r2, r1
 800ef0a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ef0e:	4313      	orrs	r3, r2
 800ef10:	e7de      	b.n	800eed0 <__b2d+0x48>
 800ef12:	ea42 0501 	orr.w	r5, r2, r1
 800ef16:	e7db      	b.n	800eed0 <__b2d+0x48>
 800ef18:	3ff00000 	.word	0x3ff00000

0800ef1c <__d2b>:
 800ef1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ef20:	460f      	mov	r7, r1
 800ef22:	2101      	movs	r1, #1
 800ef24:	ec59 8b10 	vmov	r8, r9, d0
 800ef28:	4616      	mov	r6, r2
 800ef2a:	f7ff fc1b 	bl	800e764 <_Balloc>
 800ef2e:	4604      	mov	r4, r0
 800ef30:	b930      	cbnz	r0, 800ef40 <__d2b+0x24>
 800ef32:	4602      	mov	r2, r0
 800ef34:	4b23      	ldr	r3, [pc, #140]	@ (800efc4 <__d2b+0xa8>)
 800ef36:	4824      	ldr	r0, [pc, #144]	@ (800efc8 <__d2b+0xac>)
 800ef38:	f240 310f 	movw	r1, #783	@ 0x30f
 800ef3c:	f000 fab4 	bl	800f4a8 <__assert_func>
 800ef40:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ef44:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ef48:	b10d      	cbz	r5, 800ef4e <__d2b+0x32>
 800ef4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ef4e:	9301      	str	r3, [sp, #4]
 800ef50:	f1b8 0300 	subs.w	r3, r8, #0
 800ef54:	d023      	beq.n	800ef9e <__d2b+0x82>
 800ef56:	4668      	mov	r0, sp
 800ef58:	9300      	str	r3, [sp, #0]
 800ef5a:	f7ff fd14 	bl	800e986 <__lo0bits>
 800ef5e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ef62:	b1d0      	cbz	r0, 800ef9a <__d2b+0x7e>
 800ef64:	f1c0 0320 	rsb	r3, r0, #32
 800ef68:	fa02 f303 	lsl.w	r3, r2, r3
 800ef6c:	430b      	orrs	r3, r1
 800ef6e:	40c2      	lsrs	r2, r0
 800ef70:	6163      	str	r3, [r4, #20]
 800ef72:	9201      	str	r2, [sp, #4]
 800ef74:	9b01      	ldr	r3, [sp, #4]
 800ef76:	61a3      	str	r3, [r4, #24]
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	bf0c      	ite	eq
 800ef7c:	2201      	moveq	r2, #1
 800ef7e:	2202      	movne	r2, #2
 800ef80:	6122      	str	r2, [r4, #16]
 800ef82:	b1a5      	cbz	r5, 800efae <__d2b+0x92>
 800ef84:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ef88:	4405      	add	r5, r0
 800ef8a:	603d      	str	r5, [r7, #0]
 800ef8c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ef90:	6030      	str	r0, [r6, #0]
 800ef92:	4620      	mov	r0, r4
 800ef94:	b003      	add	sp, #12
 800ef96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ef9a:	6161      	str	r1, [r4, #20]
 800ef9c:	e7ea      	b.n	800ef74 <__d2b+0x58>
 800ef9e:	a801      	add	r0, sp, #4
 800efa0:	f7ff fcf1 	bl	800e986 <__lo0bits>
 800efa4:	9b01      	ldr	r3, [sp, #4]
 800efa6:	6163      	str	r3, [r4, #20]
 800efa8:	3020      	adds	r0, #32
 800efaa:	2201      	movs	r2, #1
 800efac:	e7e8      	b.n	800ef80 <__d2b+0x64>
 800efae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800efb2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800efb6:	6038      	str	r0, [r7, #0]
 800efb8:	6918      	ldr	r0, [r3, #16]
 800efba:	f7ff fcc5 	bl	800e948 <__hi0bits>
 800efbe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800efc2:	e7e5      	b.n	800ef90 <__d2b+0x74>
 800efc4:	0800ffef 	.word	0x0800ffef
 800efc8:	08010071 	.word	0x08010071

0800efcc <__ratio>:
 800efcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efd0:	b085      	sub	sp, #20
 800efd2:	e9cd 1000 	strd	r1, r0, [sp]
 800efd6:	a902      	add	r1, sp, #8
 800efd8:	f7ff ff56 	bl	800ee88 <__b2d>
 800efdc:	9800      	ldr	r0, [sp, #0]
 800efde:	a903      	add	r1, sp, #12
 800efe0:	ec55 4b10 	vmov	r4, r5, d0
 800efe4:	f7ff ff50 	bl	800ee88 <__b2d>
 800efe8:	9b01      	ldr	r3, [sp, #4]
 800efea:	6919      	ldr	r1, [r3, #16]
 800efec:	9b00      	ldr	r3, [sp, #0]
 800efee:	691b      	ldr	r3, [r3, #16]
 800eff0:	1ac9      	subs	r1, r1, r3
 800eff2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800eff6:	1a9b      	subs	r3, r3, r2
 800eff8:	ec5b ab10 	vmov	sl, fp, d0
 800effc:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800f000:	2b00      	cmp	r3, #0
 800f002:	bfce      	itee	gt
 800f004:	462a      	movgt	r2, r5
 800f006:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f00a:	465a      	movle	r2, fp
 800f00c:	462f      	mov	r7, r5
 800f00e:	46d9      	mov	r9, fp
 800f010:	bfcc      	ite	gt
 800f012:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f016:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800f01a:	464b      	mov	r3, r9
 800f01c:	4652      	mov	r2, sl
 800f01e:	4620      	mov	r0, r4
 800f020:	4639      	mov	r1, r7
 800f022:	f7f1 fc1b 	bl	800085c <__aeabi_ddiv>
 800f026:	ec41 0b10 	vmov	d0, r0, r1
 800f02a:	b005      	add	sp, #20
 800f02c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f030 <__copybits>:
 800f030:	3901      	subs	r1, #1
 800f032:	b570      	push	{r4, r5, r6, lr}
 800f034:	1149      	asrs	r1, r1, #5
 800f036:	6914      	ldr	r4, [r2, #16]
 800f038:	3101      	adds	r1, #1
 800f03a:	f102 0314 	add.w	r3, r2, #20
 800f03e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f042:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f046:	1f05      	subs	r5, r0, #4
 800f048:	42a3      	cmp	r3, r4
 800f04a:	d30c      	bcc.n	800f066 <__copybits+0x36>
 800f04c:	1aa3      	subs	r3, r4, r2
 800f04e:	3b11      	subs	r3, #17
 800f050:	f023 0303 	bic.w	r3, r3, #3
 800f054:	3211      	adds	r2, #17
 800f056:	42a2      	cmp	r2, r4
 800f058:	bf88      	it	hi
 800f05a:	2300      	movhi	r3, #0
 800f05c:	4418      	add	r0, r3
 800f05e:	2300      	movs	r3, #0
 800f060:	4288      	cmp	r0, r1
 800f062:	d305      	bcc.n	800f070 <__copybits+0x40>
 800f064:	bd70      	pop	{r4, r5, r6, pc}
 800f066:	f853 6b04 	ldr.w	r6, [r3], #4
 800f06a:	f845 6f04 	str.w	r6, [r5, #4]!
 800f06e:	e7eb      	b.n	800f048 <__copybits+0x18>
 800f070:	f840 3b04 	str.w	r3, [r0], #4
 800f074:	e7f4      	b.n	800f060 <__copybits+0x30>

0800f076 <__any_on>:
 800f076:	f100 0214 	add.w	r2, r0, #20
 800f07a:	6900      	ldr	r0, [r0, #16]
 800f07c:	114b      	asrs	r3, r1, #5
 800f07e:	4298      	cmp	r0, r3
 800f080:	b510      	push	{r4, lr}
 800f082:	db11      	blt.n	800f0a8 <__any_on+0x32>
 800f084:	dd0a      	ble.n	800f09c <__any_on+0x26>
 800f086:	f011 011f 	ands.w	r1, r1, #31
 800f08a:	d007      	beq.n	800f09c <__any_on+0x26>
 800f08c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f090:	fa24 f001 	lsr.w	r0, r4, r1
 800f094:	fa00 f101 	lsl.w	r1, r0, r1
 800f098:	428c      	cmp	r4, r1
 800f09a:	d10b      	bne.n	800f0b4 <__any_on+0x3e>
 800f09c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f0a0:	4293      	cmp	r3, r2
 800f0a2:	d803      	bhi.n	800f0ac <__any_on+0x36>
 800f0a4:	2000      	movs	r0, #0
 800f0a6:	bd10      	pop	{r4, pc}
 800f0a8:	4603      	mov	r3, r0
 800f0aa:	e7f7      	b.n	800f09c <__any_on+0x26>
 800f0ac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f0b0:	2900      	cmp	r1, #0
 800f0b2:	d0f5      	beq.n	800f0a0 <__any_on+0x2a>
 800f0b4:	2001      	movs	r0, #1
 800f0b6:	e7f6      	b.n	800f0a6 <__any_on+0x30>

0800f0b8 <__sread>:
 800f0b8:	b510      	push	{r4, lr}
 800f0ba:	460c      	mov	r4, r1
 800f0bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0c0:	f000 f9ac 	bl	800f41c <_read_r>
 800f0c4:	2800      	cmp	r0, #0
 800f0c6:	bfab      	itete	ge
 800f0c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f0ca:	89a3      	ldrhlt	r3, [r4, #12]
 800f0cc:	181b      	addge	r3, r3, r0
 800f0ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f0d2:	bfac      	ite	ge
 800f0d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f0d6:	81a3      	strhlt	r3, [r4, #12]
 800f0d8:	bd10      	pop	{r4, pc}

0800f0da <__swrite>:
 800f0da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f0de:	461f      	mov	r7, r3
 800f0e0:	898b      	ldrh	r3, [r1, #12]
 800f0e2:	05db      	lsls	r3, r3, #23
 800f0e4:	4605      	mov	r5, r0
 800f0e6:	460c      	mov	r4, r1
 800f0e8:	4616      	mov	r6, r2
 800f0ea:	d505      	bpl.n	800f0f8 <__swrite+0x1e>
 800f0ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0f0:	2302      	movs	r3, #2
 800f0f2:	2200      	movs	r2, #0
 800f0f4:	f000 f980 	bl	800f3f8 <_lseek_r>
 800f0f8:	89a3      	ldrh	r3, [r4, #12]
 800f0fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f0fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f102:	81a3      	strh	r3, [r4, #12]
 800f104:	4632      	mov	r2, r6
 800f106:	463b      	mov	r3, r7
 800f108:	4628      	mov	r0, r5
 800f10a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f10e:	f000 b997 	b.w	800f440 <_write_r>

0800f112 <__sseek>:
 800f112:	b510      	push	{r4, lr}
 800f114:	460c      	mov	r4, r1
 800f116:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f11a:	f000 f96d 	bl	800f3f8 <_lseek_r>
 800f11e:	1c43      	adds	r3, r0, #1
 800f120:	89a3      	ldrh	r3, [r4, #12]
 800f122:	bf15      	itete	ne
 800f124:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f126:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f12a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f12e:	81a3      	strheq	r3, [r4, #12]
 800f130:	bf18      	it	ne
 800f132:	81a3      	strhne	r3, [r4, #12]
 800f134:	bd10      	pop	{r4, pc}

0800f136 <__sclose>:
 800f136:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f13a:	f000 b993 	b.w	800f464 <_close_r>

0800f13e <_realloc_r>:
 800f13e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f142:	4607      	mov	r7, r0
 800f144:	4614      	mov	r4, r2
 800f146:	460d      	mov	r5, r1
 800f148:	b921      	cbnz	r1, 800f154 <_realloc_r+0x16>
 800f14a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f14e:	4611      	mov	r1, r2
 800f150:	f7fc b95c 	b.w	800b40c <_malloc_r>
 800f154:	b92a      	cbnz	r2, 800f162 <_realloc_r+0x24>
 800f156:	f7fe fc2b 	bl	800d9b0 <_free_r>
 800f15a:	4625      	mov	r5, r4
 800f15c:	4628      	mov	r0, r5
 800f15e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f162:	f000 f9bf 	bl	800f4e4 <_malloc_usable_size_r>
 800f166:	4284      	cmp	r4, r0
 800f168:	4606      	mov	r6, r0
 800f16a:	d802      	bhi.n	800f172 <_realloc_r+0x34>
 800f16c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f170:	d8f4      	bhi.n	800f15c <_realloc_r+0x1e>
 800f172:	4621      	mov	r1, r4
 800f174:	4638      	mov	r0, r7
 800f176:	f7fc f949 	bl	800b40c <_malloc_r>
 800f17a:	4680      	mov	r8, r0
 800f17c:	b908      	cbnz	r0, 800f182 <_realloc_r+0x44>
 800f17e:	4645      	mov	r5, r8
 800f180:	e7ec      	b.n	800f15c <_realloc_r+0x1e>
 800f182:	42b4      	cmp	r4, r6
 800f184:	4622      	mov	r2, r4
 800f186:	4629      	mov	r1, r5
 800f188:	bf28      	it	cs
 800f18a:	4632      	movcs	r2, r6
 800f18c:	f7fd fd98 	bl	800ccc0 <memcpy>
 800f190:	4629      	mov	r1, r5
 800f192:	4638      	mov	r0, r7
 800f194:	f7fe fc0c 	bl	800d9b0 <_free_r>
 800f198:	e7f1      	b.n	800f17e <_realloc_r+0x40>

0800f19a <__swbuf_r>:
 800f19a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f19c:	460e      	mov	r6, r1
 800f19e:	4614      	mov	r4, r2
 800f1a0:	4605      	mov	r5, r0
 800f1a2:	b118      	cbz	r0, 800f1ac <__swbuf_r+0x12>
 800f1a4:	6a03      	ldr	r3, [r0, #32]
 800f1a6:	b90b      	cbnz	r3, 800f1ac <__swbuf_r+0x12>
 800f1a8:	f7fc fe04 	bl	800bdb4 <__sinit>
 800f1ac:	69a3      	ldr	r3, [r4, #24]
 800f1ae:	60a3      	str	r3, [r4, #8]
 800f1b0:	89a3      	ldrh	r3, [r4, #12]
 800f1b2:	071a      	lsls	r2, r3, #28
 800f1b4:	d501      	bpl.n	800f1ba <__swbuf_r+0x20>
 800f1b6:	6923      	ldr	r3, [r4, #16]
 800f1b8:	b943      	cbnz	r3, 800f1cc <__swbuf_r+0x32>
 800f1ba:	4621      	mov	r1, r4
 800f1bc:	4628      	mov	r0, r5
 800f1be:	f000 f82b 	bl	800f218 <__swsetup_r>
 800f1c2:	b118      	cbz	r0, 800f1cc <__swbuf_r+0x32>
 800f1c4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800f1c8:	4638      	mov	r0, r7
 800f1ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f1cc:	6823      	ldr	r3, [r4, #0]
 800f1ce:	6922      	ldr	r2, [r4, #16]
 800f1d0:	1a98      	subs	r0, r3, r2
 800f1d2:	6963      	ldr	r3, [r4, #20]
 800f1d4:	b2f6      	uxtb	r6, r6
 800f1d6:	4283      	cmp	r3, r0
 800f1d8:	4637      	mov	r7, r6
 800f1da:	dc05      	bgt.n	800f1e8 <__swbuf_r+0x4e>
 800f1dc:	4621      	mov	r1, r4
 800f1de:	4628      	mov	r0, r5
 800f1e0:	f7ff fa98 	bl	800e714 <_fflush_r>
 800f1e4:	2800      	cmp	r0, #0
 800f1e6:	d1ed      	bne.n	800f1c4 <__swbuf_r+0x2a>
 800f1e8:	68a3      	ldr	r3, [r4, #8]
 800f1ea:	3b01      	subs	r3, #1
 800f1ec:	60a3      	str	r3, [r4, #8]
 800f1ee:	6823      	ldr	r3, [r4, #0]
 800f1f0:	1c5a      	adds	r2, r3, #1
 800f1f2:	6022      	str	r2, [r4, #0]
 800f1f4:	701e      	strb	r6, [r3, #0]
 800f1f6:	6962      	ldr	r2, [r4, #20]
 800f1f8:	1c43      	adds	r3, r0, #1
 800f1fa:	429a      	cmp	r2, r3
 800f1fc:	d004      	beq.n	800f208 <__swbuf_r+0x6e>
 800f1fe:	89a3      	ldrh	r3, [r4, #12]
 800f200:	07db      	lsls	r3, r3, #31
 800f202:	d5e1      	bpl.n	800f1c8 <__swbuf_r+0x2e>
 800f204:	2e0a      	cmp	r6, #10
 800f206:	d1df      	bne.n	800f1c8 <__swbuf_r+0x2e>
 800f208:	4621      	mov	r1, r4
 800f20a:	4628      	mov	r0, r5
 800f20c:	f7ff fa82 	bl	800e714 <_fflush_r>
 800f210:	2800      	cmp	r0, #0
 800f212:	d0d9      	beq.n	800f1c8 <__swbuf_r+0x2e>
 800f214:	e7d6      	b.n	800f1c4 <__swbuf_r+0x2a>
	...

0800f218 <__swsetup_r>:
 800f218:	b538      	push	{r3, r4, r5, lr}
 800f21a:	4b29      	ldr	r3, [pc, #164]	@ (800f2c0 <__swsetup_r+0xa8>)
 800f21c:	4605      	mov	r5, r0
 800f21e:	6818      	ldr	r0, [r3, #0]
 800f220:	460c      	mov	r4, r1
 800f222:	b118      	cbz	r0, 800f22c <__swsetup_r+0x14>
 800f224:	6a03      	ldr	r3, [r0, #32]
 800f226:	b90b      	cbnz	r3, 800f22c <__swsetup_r+0x14>
 800f228:	f7fc fdc4 	bl	800bdb4 <__sinit>
 800f22c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f230:	0719      	lsls	r1, r3, #28
 800f232:	d422      	bmi.n	800f27a <__swsetup_r+0x62>
 800f234:	06da      	lsls	r2, r3, #27
 800f236:	d407      	bmi.n	800f248 <__swsetup_r+0x30>
 800f238:	2209      	movs	r2, #9
 800f23a:	602a      	str	r2, [r5, #0]
 800f23c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f240:	81a3      	strh	r3, [r4, #12]
 800f242:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f246:	e033      	b.n	800f2b0 <__swsetup_r+0x98>
 800f248:	0758      	lsls	r0, r3, #29
 800f24a:	d512      	bpl.n	800f272 <__swsetup_r+0x5a>
 800f24c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f24e:	b141      	cbz	r1, 800f262 <__swsetup_r+0x4a>
 800f250:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f254:	4299      	cmp	r1, r3
 800f256:	d002      	beq.n	800f25e <__swsetup_r+0x46>
 800f258:	4628      	mov	r0, r5
 800f25a:	f7fe fba9 	bl	800d9b0 <_free_r>
 800f25e:	2300      	movs	r3, #0
 800f260:	6363      	str	r3, [r4, #52]	@ 0x34
 800f262:	89a3      	ldrh	r3, [r4, #12]
 800f264:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f268:	81a3      	strh	r3, [r4, #12]
 800f26a:	2300      	movs	r3, #0
 800f26c:	6063      	str	r3, [r4, #4]
 800f26e:	6923      	ldr	r3, [r4, #16]
 800f270:	6023      	str	r3, [r4, #0]
 800f272:	89a3      	ldrh	r3, [r4, #12]
 800f274:	f043 0308 	orr.w	r3, r3, #8
 800f278:	81a3      	strh	r3, [r4, #12]
 800f27a:	6923      	ldr	r3, [r4, #16]
 800f27c:	b94b      	cbnz	r3, 800f292 <__swsetup_r+0x7a>
 800f27e:	89a3      	ldrh	r3, [r4, #12]
 800f280:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f284:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f288:	d003      	beq.n	800f292 <__swsetup_r+0x7a>
 800f28a:	4621      	mov	r1, r4
 800f28c:	4628      	mov	r0, r5
 800f28e:	f000 f84c 	bl	800f32a <__smakebuf_r>
 800f292:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f296:	f013 0201 	ands.w	r2, r3, #1
 800f29a:	d00a      	beq.n	800f2b2 <__swsetup_r+0x9a>
 800f29c:	2200      	movs	r2, #0
 800f29e:	60a2      	str	r2, [r4, #8]
 800f2a0:	6962      	ldr	r2, [r4, #20]
 800f2a2:	4252      	negs	r2, r2
 800f2a4:	61a2      	str	r2, [r4, #24]
 800f2a6:	6922      	ldr	r2, [r4, #16]
 800f2a8:	b942      	cbnz	r2, 800f2bc <__swsetup_r+0xa4>
 800f2aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f2ae:	d1c5      	bne.n	800f23c <__swsetup_r+0x24>
 800f2b0:	bd38      	pop	{r3, r4, r5, pc}
 800f2b2:	0799      	lsls	r1, r3, #30
 800f2b4:	bf58      	it	pl
 800f2b6:	6962      	ldrpl	r2, [r4, #20]
 800f2b8:	60a2      	str	r2, [r4, #8]
 800f2ba:	e7f4      	b.n	800f2a6 <__swsetup_r+0x8e>
 800f2bc:	2000      	movs	r0, #0
 800f2be:	e7f7      	b.n	800f2b0 <__swsetup_r+0x98>
 800f2c0:	200001a0 	.word	0x200001a0

0800f2c4 <__ascii_wctomb>:
 800f2c4:	4603      	mov	r3, r0
 800f2c6:	4608      	mov	r0, r1
 800f2c8:	b141      	cbz	r1, 800f2dc <__ascii_wctomb+0x18>
 800f2ca:	2aff      	cmp	r2, #255	@ 0xff
 800f2cc:	d904      	bls.n	800f2d8 <__ascii_wctomb+0x14>
 800f2ce:	228a      	movs	r2, #138	@ 0x8a
 800f2d0:	601a      	str	r2, [r3, #0]
 800f2d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f2d6:	4770      	bx	lr
 800f2d8:	700a      	strb	r2, [r1, #0]
 800f2da:	2001      	movs	r0, #1
 800f2dc:	4770      	bx	lr

0800f2de <__swhatbuf_r>:
 800f2de:	b570      	push	{r4, r5, r6, lr}
 800f2e0:	460c      	mov	r4, r1
 800f2e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2e6:	2900      	cmp	r1, #0
 800f2e8:	b096      	sub	sp, #88	@ 0x58
 800f2ea:	4615      	mov	r5, r2
 800f2ec:	461e      	mov	r6, r3
 800f2ee:	da0d      	bge.n	800f30c <__swhatbuf_r+0x2e>
 800f2f0:	89a3      	ldrh	r3, [r4, #12]
 800f2f2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f2f6:	f04f 0100 	mov.w	r1, #0
 800f2fa:	bf14      	ite	ne
 800f2fc:	2340      	movne	r3, #64	@ 0x40
 800f2fe:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f302:	2000      	movs	r0, #0
 800f304:	6031      	str	r1, [r6, #0]
 800f306:	602b      	str	r3, [r5, #0]
 800f308:	b016      	add	sp, #88	@ 0x58
 800f30a:	bd70      	pop	{r4, r5, r6, pc}
 800f30c:	466a      	mov	r2, sp
 800f30e:	f000 f8b9 	bl	800f484 <_fstat_r>
 800f312:	2800      	cmp	r0, #0
 800f314:	dbec      	blt.n	800f2f0 <__swhatbuf_r+0x12>
 800f316:	9901      	ldr	r1, [sp, #4]
 800f318:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f31c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f320:	4259      	negs	r1, r3
 800f322:	4159      	adcs	r1, r3
 800f324:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f328:	e7eb      	b.n	800f302 <__swhatbuf_r+0x24>

0800f32a <__smakebuf_r>:
 800f32a:	898b      	ldrh	r3, [r1, #12]
 800f32c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f32e:	079d      	lsls	r5, r3, #30
 800f330:	4606      	mov	r6, r0
 800f332:	460c      	mov	r4, r1
 800f334:	d507      	bpl.n	800f346 <__smakebuf_r+0x1c>
 800f336:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f33a:	6023      	str	r3, [r4, #0]
 800f33c:	6123      	str	r3, [r4, #16]
 800f33e:	2301      	movs	r3, #1
 800f340:	6163      	str	r3, [r4, #20]
 800f342:	b003      	add	sp, #12
 800f344:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f346:	ab01      	add	r3, sp, #4
 800f348:	466a      	mov	r2, sp
 800f34a:	f7ff ffc8 	bl	800f2de <__swhatbuf_r>
 800f34e:	9f00      	ldr	r7, [sp, #0]
 800f350:	4605      	mov	r5, r0
 800f352:	4639      	mov	r1, r7
 800f354:	4630      	mov	r0, r6
 800f356:	f7fc f859 	bl	800b40c <_malloc_r>
 800f35a:	b948      	cbnz	r0, 800f370 <__smakebuf_r+0x46>
 800f35c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f360:	059a      	lsls	r2, r3, #22
 800f362:	d4ee      	bmi.n	800f342 <__smakebuf_r+0x18>
 800f364:	f023 0303 	bic.w	r3, r3, #3
 800f368:	f043 0302 	orr.w	r3, r3, #2
 800f36c:	81a3      	strh	r3, [r4, #12]
 800f36e:	e7e2      	b.n	800f336 <__smakebuf_r+0xc>
 800f370:	89a3      	ldrh	r3, [r4, #12]
 800f372:	6020      	str	r0, [r4, #0]
 800f374:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f378:	81a3      	strh	r3, [r4, #12]
 800f37a:	9b01      	ldr	r3, [sp, #4]
 800f37c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f380:	b15b      	cbz	r3, 800f39a <__smakebuf_r+0x70>
 800f382:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f386:	4630      	mov	r0, r6
 800f388:	f000 f826 	bl	800f3d8 <_isatty_r>
 800f38c:	b128      	cbz	r0, 800f39a <__smakebuf_r+0x70>
 800f38e:	89a3      	ldrh	r3, [r4, #12]
 800f390:	f023 0303 	bic.w	r3, r3, #3
 800f394:	f043 0301 	orr.w	r3, r3, #1
 800f398:	81a3      	strh	r3, [r4, #12]
 800f39a:	89a3      	ldrh	r3, [r4, #12]
 800f39c:	431d      	orrs	r5, r3
 800f39e:	81a5      	strh	r5, [r4, #12]
 800f3a0:	e7cf      	b.n	800f342 <__smakebuf_r+0x18>

0800f3a2 <memmove>:
 800f3a2:	4288      	cmp	r0, r1
 800f3a4:	b510      	push	{r4, lr}
 800f3a6:	eb01 0402 	add.w	r4, r1, r2
 800f3aa:	d902      	bls.n	800f3b2 <memmove+0x10>
 800f3ac:	4284      	cmp	r4, r0
 800f3ae:	4623      	mov	r3, r4
 800f3b0:	d807      	bhi.n	800f3c2 <memmove+0x20>
 800f3b2:	1e43      	subs	r3, r0, #1
 800f3b4:	42a1      	cmp	r1, r4
 800f3b6:	d008      	beq.n	800f3ca <memmove+0x28>
 800f3b8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f3bc:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f3c0:	e7f8      	b.n	800f3b4 <memmove+0x12>
 800f3c2:	4402      	add	r2, r0
 800f3c4:	4601      	mov	r1, r0
 800f3c6:	428a      	cmp	r2, r1
 800f3c8:	d100      	bne.n	800f3cc <memmove+0x2a>
 800f3ca:	bd10      	pop	{r4, pc}
 800f3cc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f3d0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f3d4:	e7f7      	b.n	800f3c6 <memmove+0x24>
	...

0800f3d8 <_isatty_r>:
 800f3d8:	b538      	push	{r3, r4, r5, lr}
 800f3da:	4d06      	ldr	r5, [pc, #24]	@ (800f3f4 <_isatty_r+0x1c>)
 800f3dc:	2300      	movs	r3, #0
 800f3de:	4604      	mov	r4, r0
 800f3e0:	4608      	mov	r0, r1
 800f3e2:	602b      	str	r3, [r5, #0]
 800f3e4:	f7f5 fc8a 	bl	8004cfc <_isatty>
 800f3e8:	1c43      	adds	r3, r0, #1
 800f3ea:	d102      	bne.n	800f3f2 <_isatty_r+0x1a>
 800f3ec:	682b      	ldr	r3, [r5, #0]
 800f3ee:	b103      	cbz	r3, 800f3f2 <_isatty_r+0x1a>
 800f3f0:	6023      	str	r3, [r4, #0]
 800f3f2:	bd38      	pop	{r3, r4, r5, pc}
 800f3f4:	20001280 	.word	0x20001280

0800f3f8 <_lseek_r>:
 800f3f8:	b538      	push	{r3, r4, r5, lr}
 800f3fa:	4d07      	ldr	r5, [pc, #28]	@ (800f418 <_lseek_r+0x20>)
 800f3fc:	4604      	mov	r4, r0
 800f3fe:	4608      	mov	r0, r1
 800f400:	4611      	mov	r1, r2
 800f402:	2200      	movs	r2, #0
 800f404:	602a      	str	r2, [r5, #0]
 800f406:	461a      	mov	r2, r3
 800f408:	f7f5 fc83 	bl	8004d12 <_lseek>
 800f40c:	1c43      	adds	r3, r0, #1
 800f40e:	d102      	bne.n	800f416 <_lseek_r+0x1e>
 800f410:	682b      	ldr	r3, [r5, #0]
 800f412:	b103      	cbz	r3, 800f416 <_lseek_r+0x1e>
 800f414:	6023      	str	r3, [r4, #0]
 800f416:	bd38      	pop	{r3, r4, r5, pc}
 800f418:	20001280 	.word	0x20001280

0800f41c <_read_r>:
 800f41c:	b538      	push	{r3, r4, r5, lr}
 800f41e:	4d07      	ldr	r5, [pc, #28]	@ (800f43c <_read_r+0x20>)
 800f420:	4604      	mov	r4, r0
 800f422:	4608      	mov	r0, r1
 800f424:	4611      	mov	r1, r2
 800f426:	2200      	movs	r2, #0
 800f428:	602a      	str	r2, [r5, #0]
 800f42a:	461a      	mov	r2, r3
 800f42c:	f7f5 fc11 	bl	8004c52 <_read>
 800f430:	1c43      	adds	r3, r0, #1
 800f432:	d102      	bne.n	800f43a <_read_r+0x1e>
 800f434:	682b      	ldr	r3, [r5, #0]
 800f436:	b103      	cbz	r3, 800f43a <_read_r+0x1e>
 800f438:	6023      	str	r3, [r4, #0]
 800f43a:	bd38      	pop	{r3, r4, r5, pc}
 800f43c:	20001280 	.word	0x20001280

0800f440 <_write_r>:
 800f440:	b538      	push	{r3, r4, r5, lr}
 800f442:	4d07      	ldr	r5, [pc, #28]	@ (800f460 <_write_r+0x20>)
 800f444:	4604      	mov	r4, r0
 800f446:	4608      	mov	r0, r1
 800f448:	4611      	mov	r1, r2
 800f44a:	2200      	movs	r2, #0
 800f44c:	602a      	str	r2, [r5, #0]
 800f44e:	461a      	mov	r2, r3
 800f450:	f7f5 fc1c 	bl	8004c8c <_write>
 800f454:	1c43      	adds	r3, r0, #1
 800f456:	d102      	bne.n	800f45e <_write_r+0x1e>
 800f458:	682b      	ldr	r3, [r5, #0]
 800f45a:	b103      	cbz	r3, 800f45e <_write_r+0x1e>
 800f45c:	6023      	str	r3, [r4, #0]
 800f45e:	bd38      	pop	{r3, r4, r5, pc}
 800f460:	20001280 	.word	0x20001280

0800f464 <_close_r>:
 800f464:	b538      	push	{r3, r4, r5, lr}
 800f466:	4d06      	ldr	r5, [pc, #24]	@ (800f480 <_close_r+0x1c>)
 800f468:	2300      	movs	r3, #0
 800f46a:	4604      	mov	r4, r0
 800f46c:	4608      	mov	r0, r1
 800f46e:	602b      	str	r3, [r5, #0]
 800f470:	f7f5 fc28 	bl	8004cc4 <_close>
 800f474:	1c43      	adds	r3, r0, #1
 800f476:	d102      	bne.n	800f47e <_close_r+0x1a>
 800f478:	682b      	ldr	r3, [r5, #0]
 800f47a:	b103      	cbz	r3, 800f47e <_close_r+0x1a>
 800f47c:	6023      	str	r3, [r4, #0]
 800f47e:	bd38      	pop	{r3, r4, r5, pc}
 800f480:	20001280 	.word	0x20001280

0800f484 <_fstat_r>:
 800f484:	b538      	push	{r3, r4, r5, lr}
 800f486:	4d07      	ldr	r5, [pc, #28]	@ (800f4a4 <_fstat_r+0x20>)
 800f488:	2300      	movs	r3, #0
 800f48a:	4604      	mov	r4, r0
 800f48c:	4608      	mov	r0, r1
 800f48e:	4611      	mov	r1, r2
 800f490:	602b      	str	r3, [r5, #0]
 800f492:	f7f5 fc23 	bl	8004cdc <_fstat>
 800f496:	1c43      	adds	r3, r0, #1
 800f498:	d102      	bne.n	800f4a0 <_fstat_r+0x1c>
 800f49a:	682b      	ldr	r3, [r5, #0]
 800f49c:	b103      	cbz	r3, 800f4a0 <_fstat_r+0x1c>
 800f49e:	6023      	str	r3, [r4, #0]
 800f4a0:	bd38      	pop	{r3, r4, r5, pc}
 800f4a2:	bf00      	nop
 800f4a4:	20001280 	.word	0x20001280

0800f4a8 <__assert_func>:
 800f4a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f4aa:	4614      	mov	r4, r2
 800f4ac:	461a      	mov	r2, r3
 800f4ae:	4b09      	ldr	r3, [pc, #36]	@ (800f4d4 <__assert_func+0x2c>)
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	4605      	mov	r5, r0
 800f4b4:	68d8      	ldr	r0, [r3, #12]
 800f4b6:	b14c      	cbz	r4, 800f4cc <__assert_func+0x24>
 800f4b8:	4b07      	ldr	r3, [pc, #28]	@ (800f4d8 <__assert_func+0x30>)
 800f4ba:	9100      	str	r1, [sp, #0]
 800f4bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f4c0:	4906      	ldr	r1, [pc, #24]	@ (800f4dc <__assert_func+0x34>)
 800f4c2:	462b      	mov	r3, r5
 800f4c4:	f000 f816 	bl	800f4f4 <fiprintf>
 800f4c8:	f000 f826 	bl	800f518 <abort>
 800f4cc:	4b04      	ldr	r3, [pc, #16]	@ (800f4e0 <__assert_func+0x38>)
 800f4ce:	461c      	mov	r4, r3
 800f4d0:	e7f3      	b.n	800f4ba <__assert_func+0x12>
 800f4d2:	bf00      	nop
 800f4d4:	200001a0 	.word	0x200001a0
 800f4d8:	080100ca 	.word	0x080100ca
 800f4dc:	080100d7 	.word	0x080100d7
 800f4e0:	08010105 	.word	0x08010105

0800f4e4 <_malloc_usable_size_r>:
 800f4e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f4e8:	1f18      	subs	r0, r3, #4
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	bfbc      	itt	lt
 800f4ee:	580b      	ldrlt	r3, [r1, r0]
 800f4f0:	18c0      	addlt	r0, r0, r3
 800f4f2:	4770      	bx	lr

0800f4f4 <fiprintf>:
 800f4f4:	b40e      	push	{r1, r2, r3}
 800f4f6:	b503      	push	{r0, r1, lr}
 800f4f8:	4601      	mov	r1, r0
 800f4fa:	ab03      	add	r3, sp, #12
 800f4fc:	4805      	ldr	r0, [pc, #20]	@ (800f514 <fiprintf+0x20>)
 800f4fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800f502:	6800      	ldr	r0, [r0, #0]
 800f504:	9301      	str	r3, [sp, #4]
 800f506:	f7fe ff57 	bl	800e3b8 <_vfiprintf_r>
 800f50a:	b002      	add	sp, #8
 800f50c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f510:	b003      	add	sp, #12
 800f512:	4770      	bx	lr
 800f514:	200001a0 	.word	0x200001a0

0800f518 <abort>:
 800f518:	b508      	push	{r3, lr}
 800f51a:	2006      	movs	r0, #6
 800f51c:	f000 f82c 	bl	800f578 <raise>
 800f520:	2001      	movs	r0, #1
 800f522:	f7f5 fb8b 	bl	8004c3c <_exit>

0800f526 <_raise_r>:
 800f526:	291f      	cmp	r1, #31
 800f528:	b538      	push	{r3, r4, r5, lr}
 800f52a:	4605      	mov	r5, r0
 800f52c:	460c      	mov	r4, r1
 800f52e:	d904      	bls.n	800f53a <_raise_r+0x14>
 800f530:	2316      	movs	r3, #22
 800f532:	6003      	str	r3, [r0, #0]
 800f534:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f538:	bd38      	pop	{r3, r4, r5, pc}
 800f53a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f53c:	b112      	cbz	r2, 800f544 <_raise_r+0x1e>
 800f53e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f542:	b94b      	cbnz	r3, 800f558 <_raise_r+0x32>
 800f544:	4628      	mov	r0, r5
 800f546:	f000 f831 	bl	800f5ac <_getpid_r>
 800f54a:	4622      	mov	r2, r4
 800f54c:	4601      	mov	r1, r0
 800f54e:	4628      	mov	r0, r5
 800f550:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f554:	f000 b818 	b.w	800f588 <_kill_r>
 800f558:	2b01      	cmp	r3, #1
 800f55a:	d00a      	beq.n	800f572 <_raise_r+0x4c>
 800f55c:	1c59      	adds	r1, r3, #1
 800f55e:	d103      	bne.n	800f568 <_raise_r+0x42>
 800f560:	2316      	movs	r3, #22
 800f562:	6003      	str	r3, [r0, #0]
 800f564:	2001      	movs	r0, #1
 800f566:	e7e7      	b.n	800f538 <_raise_r+0x12>
 800f568:	2100      	movs	r1, #0
 800f56a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f56e:	4620      	mov	r0, r4
 800f570:	4798      	blx	r3
 800f572:	2000      	movs	r0, #0
 800f574:	e7e0      	b.n	800f538 <_raise_r+0x12>
	...

0800f578 <raise>:
 800f578:	4b02      	ldr	r3, [pc, #8]	@ (800f584 <raise+0xc>)
 800f57a:	4601      	mov	r1, r0
 800f57c:	6818      	ldr	r0, [r3, #0]
 800f57e:	f7ff bfd2 	b.w	800f526 <_raise_r>
 800f582:	bf00      	nop
 800f584:	200001a0 	.word	0x200001a0

0800f588 <_kill_r>:
 800f588:	b538      	push	{r3, r4, r5, lr}
 800f58a:	4d07      	ldr	r5, [pc, #28]	@ (800f5a8 <_kill_r+0x20>)
 800f58c:	2300      	movs	r3, #0
 800f58e:	4604      	mov	r4, r0
 800f590:	4608      	mov	r0, r1
 800f592:	4611      	mov	r1, r2
 800f594:	602b      	str	r3, [r5, #0]
 800f596:	f7f5 fb41 	bl	8004c1c <_kill>
 800f59a:	1c43      	adds	r3, r0, #1
 800f59c:	d102      	bne.n	800f5a4 <_kill_r+0x1c>
 800f59e:	682b      	ldr	r3, [r5, #0]
 800f5a0:	b103      	cbz	r3, 800f5a4 <_kill_r+0x1c>
 800f5a2:	6023      	str	r3, [r4, #0]
 800f5a4:	bd38      	pop	{r3, r4, r5, pc}
 800f5a6:	bf00      	nop
 800f5a8:	20001280 	.word	0x20001280

0800f5ac <_getpid_r>:
 800f5ac:	f7f5 bb2e 	b.w	8004c0c <_getpid>

0800f5b0 <expf>:
 800f5b0:	b508      	push	{r3, lr}
 800f5b2:	ed2d 8b02 	vpush	{d8}
 800f5b6:	eef0 8a40 	vmov.f32	s17, s0
 800f5ba:	f000 f839 	bl	800f630 <__ieee754_expf>
 800f5be:	eeb0 8a40 	vmov.f32	s16, s0
 800f5c2:	eeb0 0a68 	vmov.f32	s0, s17
 800f5c6:	f000 f829 	bl	800f61c <finitef>
 800f5ca:	b160      	cbz	r0, 800f5e6 <expf+0x36>
 800f5cc:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 800f60c <expf+0x5c>
 800f5d0:	eef4 8ae7 	vcmpe.f32	s17, s15
 800f5d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5d8:	dd0a      	ble.n	800f5f0 <expf+0x40>
 800f5da:	f7fd fb3f 	bl	800cc5c <__errno>
 800f5de:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 800f610 <expf+0x60>
 800f5e2:	2322      	movs	r3, #34	@ 0x22
 800f5e4:	6003      	str	r3, [r0, #0]
 800f5e6:	eeb0 0a48 	vmov.f32	s0, s16
 800f5ea:	ecbd 8b02 	vpop	{d8}
 800f5ee:	bd08      	pop	{r3, pc}
 800f5f0:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800f614 <expf+0x64>
 800f5f4:	eef4 8ae7 	vcmpe.f32	s17, s15
 800f5f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5fc:	d5f3      	bpl.n	800f5e6 <expf+0x36>
 800f5fe:	f7fd fb2d 	bl	800cc5c <__errno>
 800f602:	2322      	movs	r3, #34	@ 0x22
 800f604:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 800f618 <expf+0x68>
 800f608:	6003      	str	r3, [r0, #0]
 800f60a:	e7ec      	b.n	800f5e6 <expf+0x36>
 800f60c:	42b17217 	.word	0x42b17217
 800f610:	7f800000 	.word	0x7f800000
 800f614:	c2cff1b5 	.word	0xc2cff1b5
 800f618:	00000000 	.word	0x00000000

0800f61c <finitef>:
 800f61c:	ee10 3a10 	vmov	r3, s0
 800f620:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800f624:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800f628:	bfac      	ite	ge
 800f62a:	2000      	movge	r0, #0
 800f62c:	2001      	movlt	r0, #1
 800f62e:	4770      	bx	lr

0800f630 <__ieee754_expf>:
 800f630:	ee10 2a10 	vmov	r2, s0
 800f634:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 800f638:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f63c:	d902      	bls.n	800f644 <__ieee754_expf+0x14>
 800f63e:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f642:	4770      	bx	lr
 800f644:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 800f648:	d106      	bne.n	800f658 <__ieee754_expf+0x28>
 800f64a:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 800f784 <__ieee754_expf+0x154>
 800f64e:	2900      	cmp	r1, #0
 800f650:	bf18      	it	ne
 800f652:	eeb0 0a67 	vmovne.f32	s0, s15
 800f656:	4770      	bx	lr
 800f658:	484b      	ldr	r0, [pc, #300]	@ (800f788 <__ieee754_expf+0x158>)
 800f65a:	4282      	cmp	r2, r0
 800f65c:	dd02      	ble.n	800f664 <__ieee754_expf+0x34>
 800f65e:	2000      	movs	r0, #0
 800f660:	f000 b8d4 	b.w	800f80c <__math_oflowf>
 800f664:	2a00      	cmp	r2, #0
 800f666:	da05      	bge.n	800f674 <__ieee754_expf+0x44>
 800f668:	4a48      	ldr	r2, [pc, #288]	@ (800f78c <__ieee754_expf+0x15c>)
 800f66a:	4293      	cmp	r3, r2
 800f66c:	d902      	bls.n	800f674 <__ieee754_expf+0x44>
 800f66e:	2000      	movs	r0, #0
 800f670:	f000 b8c6 	b.w	800f800 <__math_uflowf>
 800f674:	4a46      	ldr	r2, [pc, #280]	@ (800f790 <__ieee754_expf+0x160>)
 800f676:	4293      	cmp	r3, r2
 800f678:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800f67c:	d952      	bls.n	800f724 <__ieee754_expf+0xf4>
 800f67e:	4a45      	ldr	r2, [pc, #276]	@ (800f794 <__ieee754_expf+0x164>)
 800f680:	4293      	cmp	r3, r2
 800f682:	ea4f 0281 	mov.w	r2, r1, lsl #2
 800f686:	d834      	bhi.n	800f6f2 <__ieee754_expf+0xc2>
 800f688:	4b43      	ldr	r3, [pc, #268]	@ (800f798 <__ieee754_expf+0x168>)
 800f68a:	4413      	add	r3, r2
 800f68c:	ed93 7a00 	vldr	s14, [r3]
 800f690:	4b42      	ldr	r3, [pc, #264]	@ (800f79c <__ieee754_expf+0x16c>)
 800f692:	4413      	add	r3, r2
 800f694:	ee30 7a47 	vsub.f32	s14, s0, s14
 800f698:	f081 0201 	eor.w	r2, r1, #1
 800f69c:	edd3 7a00 	vldr	s15, [r3]
 800f6a0:	1a52      	subs	r2, r2, r1
 800f6a2:	ee37 0a67 	vsub.f32	s0, s14, s15
 800f6a6:	ee20 6a00 	vmul.f32	s12, s0, s0
 800f6aa:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 800f7a0 <__ieee754_expf+0x170>
 800f6ae:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800f7a4 <__ieee754_expf+0x174>
 800f6b2:	eee6 6a05 	vfma.f32	s13, s12, s10
 800f6b6:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 800f7a8 <__ieee754_expf+0x178>
 800f6ba:	eea6 5a86 	vfma.f32	s10, s13, s12
 800f6be:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800f7ac <__ieee754_expf+0x17c>
 800f6c2:	eee5 6a06 	vfma.f32	s13, s10, s12
 800f6c6:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 800f7b0 <__ieee754_expf+0x180>
 800f6ca:	eea6 5a86 	vfma.f32	s10, s13, s12
 800f6ce:	eef0 6a40 	vmov.f32	s13, s0
 800f6d2:	eee5 6a46 	vfms.f32	s13, s10, s12
 800f6d6:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800f6da:	ee20 5a26 	vmul.f32	s10, s0, s13
 800f6de:	bb92      	cbnz	r2, 800f746 <__ieee754_expf+0x116>
 800f6e0:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800f6e4:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800f6e8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800f6ec:	ee35 0ac0 	vsub.f32	s0, s11, s0
 800f6f0:	4770      	bx	lr
 800f6f2:	4b30      	ldr	r3, [pc, #192]	@ (800f7b4 <__ieee754_expf+0x184>)
 800f6f4:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800f7b8 <__ieee754_expf+0x188>
 800f6f8:	eddf 6a30 	vldr	s13, [pc, #192]	@ 800f7bc <__ieee754_expf+0x18c>
 800f6fc:	4413      	add	r3, r2
 800f6fe:	edd3 7a00 	vldr	s15, [r3]
 800f702:	eee0 7a07 	vfma.f32	s15, s0, s14
 800f706:	eeb0 7a40 	vmov.f32	s14, s0
 800f70a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f70e:	ee17 2a90 	vmov	r2, s15
 800f712:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f716:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800f71a:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800f7c0 <__ieee754_expf+0x190>
 800f71e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f722:	e7be      	b.n	800f6a2 <__ieee754_expf+0x72>
 800f724:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 800f728:	d20b      	bcs.n	800f742 <__ieee754_expf+0x112>
 800f72a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800f7c4 <__ieee754_expf+0x194>
 800f72e:	ee70 6a26 	vadd.f32	s13, s0, s13
 800f732:	eef4 6ae5 	vcmpe.f32	s13, s11
 800f736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f73a:	dd02      	ble.n	800f742 <__ieee754_expf+0x112>
 800f73c:	ee30 0a25 	vadd.f32	s0, s0, s11
 800f740:	4770      	bx	lr
 800f742:	2200      	movs	r2, #0
 800f744:	e7af      	b.n	800f6a6 <__ieee754_expf+0x76>
 800f746:	ee36 6a66 	vsub.f32	s12, s12, s13
 800f74a:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 800f74e:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800f752:	bfb8      	it	lt
 800f754:	3264      	addlt	r2, #100	@ 0x64
 800f756:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f75a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f75e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800f762:	ee17 3a90 	vmov	r3, s15
 800f766:	bfab      	itete	ge
 800f768:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800f76c:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800f770:	ee00 3a10 	vmovge	s0, r3
 800f774:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 800f7c8 <__ieee754_expf+0x198>
 800f778:	bfbc      	itt	lt
 800f77a:	ee00 3a10 	vmovlt	s0, r3
 800f77e:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800f782:	4770      	bx	lr
 800f784:	00000000 	.word	0x00000000
 800f788:	42b17217 	.word	0x42b17217
 800f78c:	42cff1b5 	.word	0x42cff1b5
 800f790:	3eb17218 	.word	0x3eb17218
 800f794:	3f851591 	.word	0x3f851591
 800f798:	08010360 	.word	0x08010360
 800f79c:	08010358 	.word	0x08010358
 800f7a0:	3331bb4c 	.word	0x3331bb4c
 800f7a4:	b5ddea0e 	.word	0xb5ddea0e
 800f7a8:	388ab355 	.word	0x388ab355
 800f7ac:	bb360b61 	.word	0xbb360b61
 800f7b0:	3e2aaaab 	.word	0x3e2aaaab
 800f7b4:	08010368 	.word	0x08010368
 800f7b8:	3fb8aa3b 	.word	0x3fb8aa3b
 800f7bc:	3f317180 	.word	0x3f317180
 800f7c0:	3717f7d1 	.word	0x3717f7d1
 800f7c4:	7149f2ca 	.word	0x7149f2ca
 800f7c8:	0d800000 	.word	0x0d800000

0800f7cc <with_errnof>:
 800f7cc:	b510      	push	{r4, lr}
 800f7ce:	ed2d 8b02 	vpush	{d8}
 800f7d2:	eeb0 8a40 	vmov.f32	s16, s0
 800f7d6:	4604      	mov	r4, r0
 800f7d8:	f7fd fa40 	bl	800cc5c <__errno>
 800f7dc:	eeb0 0a48 	vmov.f32	s0, s16
 800f7e0:	ecbd 8b02 	vpop	{d8}
 800f7e4:	6004      	str	r4, [r0, #0]
 800f7e6:	bd10      	pop	{r4, pc}

0800f7e8 <xflowf>:
 800f7e8:	b130      	cbz	r0, 800f7f8 <xflowf+0x10>
 800f7ea:	eef1 7a40 	vneg.f32	s15, s0
 800f7ee:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f7f2:	2022      	movs	r0, #34	@ 0x22
 800f7f4:	f7ff bfea 	b.w	800f7cc <with_errnof>
 800f7f8:	eef0 7a40 	vmov.f32	s15, s0
 800f7fc:	e7f7      	b.n	800f7ee <xflowf+0x6>
	...

0800f800 <__math_uflowf>:
 800f800:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f808 <__math_uflowf+0x8>
 800f804:	f7ff bff0 	b.w	800f7e8 <xflowf>
 800f808:	10000000 	.word	0x10000000

0800f80c <__math_oflowf>:
 800f80c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f814 <__math_oflowf+0x8>
 800f810:	f7ff bfea 	b.w	800f7e8 <xflowf>
 800f814:	70000000 	.word	0x70000000

0800f818 <_init>:
 800f818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f81a:	bf00      	nop
 800f81c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f81e:	bc08      	pop	{r3}
 800f820:	469e      	mov	lr, r3
 800f822:	4770      	bx	lr

0800f824 <_fini>:
 800f824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f826:	bf00      	nop
 800f828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f82a:	bc08      	pop	{r3}
 800f82c:	469e      	mov	lr, r3
 800f82e:	4770      	bx	lr
