

================================================================
== Vivado HLS Report for 'ether_protocol_assembler'
================================================================
* Date:           Thu Jul 25 02:39:00 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        ether_protocol_assembler
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     1.317|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|     1010|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       30|    -|
|Register             |        -|      -|      581|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      581|     1040|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |and_ln69_fu_265_p2              |    and   |      0|  0|    2|           1|           1|
    |arp_ready_V                     |    and   |      0|  0|    2|           1|           1|
    |eth_out_last_V                  |    and   |      0|  0|    2|           1|           1|
    |eth_out_valid_V                 |    and   |      0|  0|    2|           1|           1|
    |ip_ready_V                      |    and   |      0|  0|    2|           1|           1|
    |ret_V_5_fu_243_p2               |    and   |      0|  0|    2|           1|           1|
    |or_ln73_fu_277_p2               |    or    |      0|  0|    2|           1|           1|
    |ret_V_2_fu_289_p2               |    or    |      0|  0|    2|           1|           1|
    |ret_V_fu_253_p2                 |    or    |      0|  0|    2|           1|           1|
    |eth_ip_in_data_V_eth_fu_313_p3  |  select  |      0|  0|  428|           1|         512|
    |eth_ip_in_keep_V_eth_fu_321_p3  |  select  |      0|  0|   63|           1|          64|
    |eth_ip_in_last_V_eth_fu_337_p3  |  select  |      0|  0|    2|           1|           1|
    |eth_ip_in_valid_V_et_fu_329_p3  |  select  |      0|  0|    2|           1|           1|
    |eth_out_data_V                  |  select  |      0|  0|  428|           1|         512|
    |eth_out_keep_V                  |  select  |      0|  0|   63|           1|          64|
    |lhs_V_2_fu_369_p2               |    xor   |      0|  0|    2|           1|           2|
    |xor_ln73_fu_271_p2              |    xor   |      0|  0|    2|           1|           2|
    |xor_ln80_fu_295_p2              |    xor   |      0|  0|    2|           1|           2|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |Total                           |          |      0|  0| 1010|          18|        1169|
    +--------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_lhs_V_3_phi_fu_177_p8  |  21|          4|    1|          4|
    |arbiter_V                         |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  30|          6|    2|          6|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+-----+----+-----+-----------+
    |         Name        |  FF | LUT| Bits| Const Bits|
    +---------------------+-----+----+-----+-----------+
    |ap_CS_fsm            |    1|   0|    1|          0|
    |arbiter_V            |    1|   0|    1|          0|
    |eth_out_reg_data_V   |  512|   0|  512|          0|
    |eth_out_reg_keep_V   |   64|   0|   64|          0|
    |eth_out_reg_last_V   |    1|   0|    1|          0|
    |eth_out_reg_valid_V  |    1|   0|    1|          0|
    |output_sw_reg_V      |    1|   0|    1|          0|
    +---------------------+-----+----+-----+-----------+
    |Total                |  581|   0|  581|          0|
    +---------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+--------------------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   |       Source Object      |    C Type    |
+--------------------+-----+-----+--------------+--------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_none | ether_protocol_assembler | return value |
|ap_rst              |  in |    1| ap_ctrl_none | ether_protocol_assembler | return value |
|eth_arp_in_data_V   |  in |  512|    ap_none   |     eth_arp_in_data_V    |    scalar    |
|eth_arp_in_keep_V   |  in |   64|    ap_none   |     eth_arp_in_keep_V    |    scalar    |
|eth_arp_in_valid_V  |  in |    1|    ap_none   |    eth_arp_in_valid_V    |    scalar    |
|eth_arp_in_last_V   |  in |    1|    ap_none   |     eth_arp_in_last_V    |    scalar    |
|arp_ready_V         | out |    1|    ap_none   |        arp_ready_V       |    pointer   |
|eth_ip_in_data_V    |  in |  512|    ap_none   |     eth_ip_in_data_V     |    scalar    |
|eth_ip_in_keep_V    |  in |   64|    ap_none   |     eth_ip_in_keep_V     |    scalar    |
|eth_ip_in_valid_V   |  in |    1|    ap_none   |     eth_ip_in_valid_V    |    scalar    |
|eth_ip_in_last_V    |  in |    1|    ap_none   |     eth_ip_in_last_V     |    scalar    |
|ip_ready_V          | out |    1|    ap_none   |        ip_ready_V        |    pointer   |
|eth_out_data_V      | out |  512|    ap_none   |      eth_out_data_V      |    pointer   |
|eth_out_keep_V      | out |   64|    ap_none   |      eth_out_keep_V      |    pointer   |
|eth_out_valid_V     | out |    1|    ap_none   |      eth_out_valid_V     |    pointer   |
|eth_out_last_V      | out |    1|    ap_none   |      eth_out_last_V      |    pointer   |
|eth_out_ready_V     |  in |    1|    ap_none   |      eth_out_ready_V     |    scalar    |
+--------------------+-----+-----+--------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.31>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512 %eth_arp_in_data_V), !map !56"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %eth_arp_in_keep_V), !map !62"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %eth_arp_in_valid_V), !map !66"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %eth_arp_in_last_V), !map !70"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %arp_ready_V), !map !74"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512 %eth_ip_in_data_V), !map !78"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %eth_ip_in_keep_V), !map !82"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %eth_ip_in_valid_V), !map !86"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %eth_ip_in_last_V), !map !90"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %ip_ready_V), !map !94"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %eth_out_data_V), !map !98"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %eth_out_keep_V), !map !102"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %eth_out_valid_V), !map !106"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %eth_out_last_V), !map !110"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %eth_out_ready_V), !map !114"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([25 x i8]* @ether_protocol_assem) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%eth_out_ready_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %eth_out_ready_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:47]   --->   Operation 18 'read' 'eth_out_ready_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%eth_ip_in_last_V_rea = call i1 @_ssdm_op_Read.ap_none.i1(i1 %eth_ip_in_last_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:47]   --->   Operation 19 'read' 'eth_ip_in_last_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%eth_ip_in_valid_V_re = call i1 @_ssdm_op_Read.ap_none.i1(i1 %eth_ip_in_valid_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:47]   --->   Operation 20 'read' 'eth_ip_in_valid_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%eth_ip_in_keep_V_rea = call i64 @_ssdm_op_Read.ap_none.i64(i64 %eth_ip_in_keep_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:47]   --->   Operation 21 'read' 'eth_ip_in_keep_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%eth_ip_in_data_V_rea = call i512 @_ssdm_op_Read.ap_none.i512(i512 %eth_ip_in_data_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:47]   --->   Operation 22 'read' 'eth_ip_in_data_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%eth_arp_in_last_V_re = call i1 @_ssdm_op_Read.ap_none.i1(i1 %eth_arp_in_last_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:47]   --->   Operation 23 'read' 'eth_arp_in_last_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%eth_arp_in_valid_V_r = call i1 @_ssdm_op_Read.ap_none.i1(i1 %eth_arp_in_valid_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:47]   --->   Operation 24 'read' 'eth_arp_in_valid_V_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%eth_arp_in_keep_V_re = call i64 @_ssdm_op_Read.ap_none.i64(i64 %eth_arp_in_keep_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:47]   --->   Operation 25 'read' 'eth_arp_in_keep_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%eth_arp_in_data_V_re = call i512 @_ssdm_op_Read.ap_none.i512(i512 %eth_arp_in_data_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:47]   --->   Operation 26 'read' 'eth_arp_in_data_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:53]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512 %eth_arp_in_data_V, i64 %eth_arp_in_keep_V, i1 %eth_arp_in_valid_V, i1 %eth_arp_in_last_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:54]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512 %eth_ip_in_data_V, i64 %eth_ip_in_keep_V, i1 %eth_ip_in_valid_V, i1 %eth_ip_in_last_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:55]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %eth_out_data_V, i64* %eth_out_keep_V, i1* %eth_out_valid_V, i1* %eth_out_last_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:56]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %arp_ready_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:57]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %ip_ready_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:58]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %eth_out_ready_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:59]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%eth_out_reg_data_V_l = load i512* @eth_out_reg_data_V, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:66]   --->   Operation 34 'load' 'eth_out_reg_data_V_l' <Predicate = (eth_out_ready_V_read)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.57ns)   --->   "%select_ln66 = select i1 %eth_out_ready_V_read, i512 %eth_out_reg_data_V_l, i512 0" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:66]   --->   Operation 35 'select' 'select_ln66' <Predicate = true> <Delay = 0.57> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i512P(i512* %eth_out_data_V, i512 %select_ln66)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:66]   --->   Operation 36 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%eth_out_reg_keep_V_l = load i64* @eth_out_reg_keep_V, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:66]   --->   Operation 37 'load' 'eth_out_reg_keep_V_l' <Predicate = (eth_out_ready_V_read)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.41ns)   --->   "%select_ln66_1 = select i1 %eth_out_ready_V_read, i64 %eth_out_reg_keep_V_l, i64 0" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:66]   --->   Operation 38 'select' 'select_ln66_1' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i64P(i64* %eth_out_keep_V, i64 %select_ln66_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:66]   --->   Operation 39 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%lhs_V = load i1* @eth_out_reg_valid_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:66]   --->   Operation 40 'load' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.12ns)   --->   "%and_ln66 = and i1 %lhs_V, %eth_out_ready_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:66]   --->   Operation 41 'and' 'and_ln66' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %eth_out_valid_V, i1 %and_ln66)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:66]   --->   Operation 42 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rhs_V = load i1* @eth_out_reg_last_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:66]   --->   Operation 43 'load' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.12ns)   --->   "%and_ln66_1 = and i1 %rhs_V, %eth_out_ready_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:66]   --->   Operation 44 'and' 'and_ln66_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %eth_out_last_V, i1 %and_ln66_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:66]   --->   Operation 45 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%ret_V_5 = and i1 %lhs_V, %rhs_V" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:68]   --->   Operation 46 'and' 'ret_V_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%rhs_V_1 = load i1* @arbiter_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:68]   --->   Operation 47 'load' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V = or i1 %rhs_V_1, %ret_V_5" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:68]   --->   Operation 48 'or' 'ret_V' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%output_sw_V = load i1* @output_sw_reg_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:69]   --->   Operation 49 'load' 'output_sw_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.61ns)   --->   "br i1 %ret_V, label %0, label %3" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:68]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.61>
ST_1 : Operation 51 [1/1] (0.12ns)   --->   "%and_ln69 = and i1 %output_sw_V, %eth_arp_in_valid_V_r" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:69]   --->   Operation 51 'and' 'and_ln69' <Predicate = (ret_V)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %and_ln69, label %1, label %._crit_edge256" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:69]   --->   Operation 52 'br' <Predicate = (ret_V)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln73)   --->   "%xor_ln73 = xor i1 %eth_ip_in_valid_V_re, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:73]   --->   Operation 53 'xor' 'xor_ln73' <Predicate = (ret_V & !and_ln69)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln73 = or i1 %output_sw_V, %xor_ln73" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:73]   --->   Operation 54 'or' 'or_ln73' <Predicate = (ret_V & !and_ln69)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %or_ln73, label %._crit_edge258, label %2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:73]   --->   Operation 55 'br' <Predicate = (ret_V & !and_ln69)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.60ns)   --->   "store i1 false, i1* @arbiter_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:75]   --->   Operation 56 'store' <Predicate = (ret_V & !and_ln69 & !or_ln73)> <Delay = 0.60>
ST_1 : Operation 57 [1/1] (0.60ns)   --->   "store i1 true, i1* @output_sw_reg_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:76]   --->   Operation 57 'store' <Predicate = (ret_V & !and_ln69 & !or_ln73)> <Delay = 0.60>
ST_1 : Operation 58 [1/1] (0.61ns)   --->   "br label %3" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:77]   --->   Operation 58 'br' <Predicate = (ret_V & !and_ln69 & !or_ln73)> <Delay = 0.61>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node xor_ln80)   --->   "%ret_V_2 = or i1 %eth_arp_in_valid_V_r, %eth_ip_in_valid_V_re" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:77]   --->   Operation 59 'or' 'ret_V_2' <Predicate = (ret_V & !and_ln69 & or_ln73)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln80 = xor i1 %ret_V_2, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:80]   --->   Operation 60 'xor' 'xor_ln80' <Predicate = (ret_V & !and_ln69 & or_ln73)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.60ns)   --->   "store i1 %xor_ln80, i1* @arbiter_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:79]   --->   Operation 61 'store' <Predicate = (ret_V & !and_ln69 & or_ln73)> <Delay = 0.60>
ST_1 : Operation 62 [1/1] (0.61ns)   --->   "br label %3"   --->   Operation 62 'br' <Predicate = (ret_V & !and_ln69 & or_ln73)> <Delay = 0.61>
ST_1 : Operation 63 [1/1] (0.60ns)   --->   "store i1 false, i1* @arbiter_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:71]   --->   Operation 63 'store' <Predicate = (ret_V & and_ln69)> <Delay = 0.60>
ST_1 : Operation 64 [1/1] (0.60ns)   --->   "store i1 false, i1* @output_sw_reg_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:72]   --->   Operation 64 'store' <Predicate = (ret_V & and_ln69)> <Delay = 0.60>
ST_1 : Operation 65 [1/1] (0.61ns)   --->   "br label %3" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:73]   --->   Operation 65 'br' <Predicate = (ret_V & and_ln69)> <Delay = 0.61>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%lhs_V_3 = phi i1 [ false, %1 ], [ true, %2 ], [ %output_sw_V, %._crit_edge258 ], [ %output_sw_V, %codeRepl ]"   --->   Operation 66 'phi' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %eth_out_ready_V_read, label %4, label %._crit_edge260" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:88]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.57ns)   --->   "%eth_ip_in_data_V_eth = select i1 %lhs_V_3, i512 %eth_ip_in_data_V_rea, i512 %eth_arp_in_data_V_re" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:69]   --->   Operation 68 'select' 'eth_ip_in_data_V_eth' <Predicate = (eth_out_ready_V_read)> <Delay = 0.57> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.41ns)   --->   "%eth_ip_in_keep_V_eth = select i1 %lhs_V_3, i64 %eth_ip_in_keep_V_rea, i64 %eth_arp_in_keep_V_re" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:69]   --->   Operation 69 'select' 'eth_ip_in_keep_V_eth' <Predicate = (eth_out_ready_V_read)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.27ns)   --->   "%eth_ip_in_valid_V_et = select i1 %lhs_V_3, i1 %eth_ip_in_valid_V_re, i1 %eth_arp_in_valid_V_r" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:69]   --->   Operation 70 'select' 'eth_ip_in_valid_V_et' <Predicate = (eth_out_ready_V_read)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.27ns)   --->   "%eth_ip_in_last_V_eth = select i1 %lhs_V_3, i1 %eth_ip_in_last_V_rea, i1 %eth_arp_in_last_V_re" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:69]   --->   Operation 71 'select' 'eth_ip_in_last_V_eth' <Predicate = (eth_out_ready_V_read)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "store i512 %eth_ip_in_data_V_eth, i512* @eth_out_reg_data_V, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:92]   --->   Operation 72 'store' <Predicate = (eth_out_ready_V_read)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "store i64 %eth_ip_in_keep_V_eth, i64* @eth_out_reg_keep_V, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:90]   --->   Operation 73 'store' <Predicate = (eth_out_ready_V_read)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "store i1 %eth_ip_in_valid_V_et, i1* @eth_out_reg_valid_V, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:92]   --->   Operation 74 'store' <Predicate = (eth_out_ready_V_read)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "store i1 %eth_ip_in_last_V_eth, i1* @eth_out_reg_last_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:92]   --->   Operation 75 'store' <Predicate = (eth_out_ready_V_read)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "br label %._crit_edge260" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:94]   --->   Operation 76 'br' <Predicate = (eth_out_ready_V_read)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%lhs_V_2 = xor i1 %lhs_V_3, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:95]   --->   Operation 77 'xor' 'lhs_V_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_3 = and i1 %eth_out_ready_V_read, %lhs_V_2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:95]   --->   Operation 78 'and' 'ret_V_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %arp_ready_V, i1 %ret_V_3)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:95]   --->   Operation 79 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.12ns)   --->   "%ret_V_4 = and i1 %lhs_V_3, %eth_out_ready_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:96]   --->   Operation 80 'and' 'ret_V_4' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %ip_ready_V, i1 %ret_V_4)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:96]   --->   Operation 81 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/ether_protocol_assembler/ether_protocol_assembler.cpp:97]   --->   Operation 82 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ eth_arp_in_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eth_arp_in_keep_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eth_arp_in_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eth_arp_in_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arp_ready_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eth_ip_in_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eth_ip_in_keep_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eth_ip_in_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eth_ip_in_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ip_ready_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eth_out_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eth_out_keep_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eth_out_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eth_out_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eth_out_ready_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eth_out_reg_data_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ eth_out_reg_keep_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ eth_out_reg_valid_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ eth_out_reg_last_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ arbiter_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ output_sw_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
spectopmodule_ln0    (spectopmodule) [ 00]
eth_out_ready_V_read (read         ) [ 01]
eth_ip_in_last_V_rea (read         ) [ 00]
eth_ip_in_valid_V_re (read         ) [ 00]
eth_ip_in_keep_V_rea (read         ) [ 00]
eth_ip_in_data_V_rea (read         ) [ 00]
eth_arp_in_last_V_re (read         ) [ 00]
eth_arp_in_valid_V_r (read         ) [ 00]
eth_arp_in_keep_V_re (read         ) [ 00]
eth_arp_in_data_V_re (read         ) [ 00]
specinterface_ln53   (specinterface) [ 00]
specinterface_ln54   (specinterface) [ 00]
specinterface_ln55   (specinterface) [ 00]
specinterface_ln56   (specinterface) [ 00]
specinterface_ln57   (specinterface) [ 00]
specinterface_ln58   (specinterface) [ 00]
specinterface_ln59   (specinterface) [ 00]
eth_out_reg_data_V_l (load         ) [ 00]
select_ln66          (select       ) [ 00]
write_ln35           (write        ) [ 00]
eth_out_reg_keep_V_l (load         ) [ 00]
select_ln66_1        (select       ) [ 00]
write_ln35           (write        ) [ 00]
lhs_V                (load         ) [ 00]
and_ln66             (and          ) [ 00]
write_ln35           (write        ) [ 00]
rhs_V                (load         ) [ 00]
and_ln66_1           (and          ) [ 00]
write_ln35           (write        ) [ 00]
ret_V_5              (and          ) [ 00]
rhs_V_1              (load         ) [ 00]
ret_V                (or           ) [ 01]
output_sw_V          (load         ) [ 00]
br_ln68              (br           ) [ 00]
and_ln69             (and          ) [ 01]
br_ln69              (br           ) [ 00]
xor_ln73             (xor          ) [ 00]
or_ln73              (or           ) [ 01]
br_ln73              (br           ) [ 00]
store_ln75           (store        ) [ 00]
store_ln76           (store        ) [ 00]
br_ln77              (br           ) [ 00]
ret_V_2              (or           ) [ 00]
xor_ln80             (xor          ) [ 00]
store_ln79           (store        ) [ 00]
br_ln0               (br           ) [ 00]
store_ln71           (store        ) [ 00]
store_ln72           (store        ) [ 00]
br_ln73              (br           ) [ 00]
lhs_V_3              (phi          ) [ 00]
br_ln88              (br           ) [ 00]
eth_ip_in_data_V_eth (select       ) [ 00]
eth_ip_in_keep_V_eth (select       ) [ 00]
eth_ip_in_valid_V_et (select       ) [ 00]
eth_ip_in_last_V_eth (select       ) [ 00]
store_ln35           (store        ) [ 00]
store_ln35           (store        ) [ 00]
store_ln35           (store        ) [ 00]
store_ln35           (store        ) [ 00]
br_ln94              (br           ) [ 00]
lhs_V_2              (xor          ) [ 00]
ret_V_3              (and          ) [ 00]
write_ln95           (write        ) [ 00]
ret_V_4              (and          ) [ 00]
write_ln96           (write        ) [ 00]
ret_ln97             (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="eth_arp_in_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_arp_in_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="eth_arp_in_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_arp_in_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="eth_arp_in_valid_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_arp_in_valid_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="eth_arp_in_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_arp_in_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arp_ready_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arp_ready_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="eth_ip_in_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_ip_in_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="eth_ip_in_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_ip_in_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="eth_ip_in_valid_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_ip_in_valid_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="eth_ip_in_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_ip_in_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ip_ready_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_ready_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="eth_out_data_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_out_data_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="eth_out_keep_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_out_keep_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="eth_out_valid_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_out_valid_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="eth_out_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_out_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="eth_out_ready_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_out_ready_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="eth_out_reg_data_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_out_reg_data_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="eth_out_reg_keep_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_out_reg_keep_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="eth_out_reg_valid_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_out_reg_valid_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="eth_out_reg_last_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_out_reg_last_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="arbiter_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arbiter_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_sw_reg_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_sw_reg_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ether_protocol_assem"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i512"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i512P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i64P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="eth_out_ready_V_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eth_out_ready_V_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="eth_ip_in_last_V_rea_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eth_ip_in_last_V_rea/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="eth_ip_in_valid_V_re_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eth_ip_in_valid_V_re/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="eth_ip_in_keep_V_rea_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eth_ip_in_keep_V_rea/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="eth_ip_in_data_V_rea_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="512" slack="0"/>
<pin id="104" dir="0" index="1" bw="512" slack="0"/>
<pin id="105" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eth_ip_in_data_V_rea/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="eth_arp_in_last_V_re_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eth_arp_in_last_V_re/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="eth_arp_in_valid_V_r_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eth_arp_in_valid_V_r/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="eth_arp_in_keep_V_re_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eth_arp_in_keep_V_re/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="eth_arp_in_data_V_re_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="512" slack="0"/>
<pin id="128" dir="0" index="1" bw="512" slack="0"/>
<pin id="129" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eth_arp_in_data_V_re/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln35_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="512" slack="0"/>
<pin id="135" dir="0" index="2" bw="512" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln35_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="0"/>
<pin id="142" dir="0" index="2" bw="64" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln35_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln35_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln95_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln95/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="write_ln96_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="lhs_V_3_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="176" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="lhs_V_3 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="lhs_V_3_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="4" bw="1" slack="0"/>
<pin id="183" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="6" bw="1" slack="0"/>
<pin id="185" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs_V_3/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 store_ln71/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="eth_out_reg_data_V_l_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="512" slack="0"/>
<pin id="197" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eth_out_reg_data_V_l/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="select_ln66_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="512" slack="0"/>
<pin id="202" dir="0" index="2" bw="512" slack="0"/>
<pin id="203" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="eth_out_reg_keep_V_l_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eth_out_reg_keep_V_l/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="select_ln66_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="0" index="2" bw="64" slack="0"/>
<pin id="216" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_1/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="lhs_V_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="and_ln66_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="rhs_V_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="and_ln66_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_1/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="ret_V_5_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_5/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="rhs_V_1_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="ret_V_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="output_sw_V_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_sw_V/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="and_ln69_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln69/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="xor_ln73_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln73/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="or_ln73_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln76_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="ret_V_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="xor_ln80_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln80/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln79_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln72_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="eth_ip_in_data_V_eth_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="512" slack="0"/>
<pin id="316" dir="0" index="2" bw="512" slack="0"/>
<pin id="317" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eth_ip_in_data_V_eth/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="eth_ip_in_keep_V_eth_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="64" slack="0"/>
<pin id="324" dir="0" index="2" bw="64" slack="0"/>
<pin id="325" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eth_ip_in_keep_V_eth/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="eth_ip_in_valid_V_et_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eth_ip_in_valid_V_et/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="eth_ip_in_last_V_eth_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eth_ip_in_last_V_eth/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln35_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="512" slack="0"/>
<pin id="347" dir="0" index="1" bw="512" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln35_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="0" index="1" bw="64" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln35_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln35_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="lhs_V_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="lhs_V_2/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="ret_V_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="ret_V_4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="48" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="48" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="48" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="52" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="66" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="70" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="72" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="72" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="72" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="72" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="187"><net_src comp="76" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="74" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="193"><net_src comp="76" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="78" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="64" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="207"><net_src comp="199" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="78" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="68" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="220"><net_src comp="212" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="78" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="225" pin="2"/><net_sink comp="146" pin=2"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="78" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="236" pin="2"/><net_sink comp="153" pin=2"/></net>

<net id="247"><net_src comp="221" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="232" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="243" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="177" pin=6"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="114" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="90" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="74" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="259" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="271" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="74" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="40" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="114" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="90" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="74" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="38" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="76" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="40" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="177" pin="8"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="102" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="126" pin="2"/><net_sink comp="313" pin=2"/></net>

<net id="326"><net_src comp="177" pin="8"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="96" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="120" pin="2"/><net_sink comp="321" pin=2"/></net>

<net id="334"><net_src comp="177" pin="8"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="90" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="114" pin="2"/><net_sink comp="329" pin=2"/></net>

<net id="342"><net_src comp="177" pin="8"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="84" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="108" pin="2"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="313" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="30" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="321" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="32" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="329" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="34" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="337" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="36" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="177" pin="8"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="74" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="78" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="369" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="381"><net_src comp="375" pin="2"/><net_sink comp="160" pin=2"/></net>

<net id="386"><net_src comp="177" pin="8"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="78" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="382" pin="2"/><net_sink comp="167" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arp_ready_V | {1 }
	Port: ip_ready_V | {1 }
	Port: eth_out_data_V | {1 }
	Port: eth_out_keep_V | {1 }
	Port: eth_out_valid_V | {1 }
	Port: eth_out_last_V | {1 }
	Port: eth_out_reg_data_V | {1 }
	Port: eth_out_reg_keep_V | {1 }
	Port: eth_out_reg_valid_V | {1 }
	Port: eth_out_reg_last_V | {1 }
	Port: arbiter_V | {1 }
	Port: output_sw_reg_V | {1 }
 - Input state : 
	Port: ether_protocol_assembler : eth_arp_in_data_V | {1 }
	Port: ether_protocol_assembler : eth_arp_in_keep_V | {1 }
	Port: ether_protocol_assembler : eth_arp_in_valid_V | {1 }
	Port: ether_protocol_assembler : eth_arp_in_last_V | {1 }
	Port: ether_protocol_assembler : eth_ip_in_data_V | {1 }
	Port: ether_protocol_assembler : eth_ip_in_keep_V | {1 }
	Port: ether_protocol_assembler : eth_ip_in_valid_V | {1 }
	Port: ether_protocol_assembler : eth_ip_in_last_V | {1 }
	Port: ether_protocol_assembler : eth_out_ready_V | {1 }
	Port: ether_protocol_assembler : eth_out_reg_data_V | {1 }
	Port: ether_protocol_assembler : eth_out_reg_keep_V | {1 }
	Port: ether_protocol_assembler : eth_out_reg_valid_V | {1 }
	Port: ether_protocol_assembler : eth_out_reg_last_V | {1 }
	Port: ether_protocol_assembler : arbiter_V | {1 }
	Port: ether_protocol_assembler : output_sw_reg_V | {1 }
  - Chain level:
	State 1
		select_ln66 : 1
		write_ln35 : 2
		select_ln66_1 : 1
		write_ln35 : 2
		and_ln66 : 1
		write_ln35 : 1
		and_ln66_1 : 1
		write_ln35 : 1
		ret_V_5 : 1
		ret_V : 1
		br_ln68 : 1
		and_ln69 : 1
		br_ln69 : 1
		lhs_V_3 : 2
		eth_ip_in_data_V_eth : 3
		eth_ip_in_keep_V_eth : 3
		eth_ip_in_valid_V_et : 3
		eth_ip_in_last_V_eth : 3
		store_ln35 : 4
		store_ln35 : 4
		store_ln35 : 4
		store_ln35 : 4
		lhs_V_2 : 3
		ret_V_3 : 3
		write_ln95 : 3
		ret_V_4 : 3
		write_ln96 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |        select_ln66_fu_199        |    0    |   428   |
|          |       select_ln66_1_fu_212       |    0    |    63   |
|  select  |    eth_ip_in_data_V_eth_fu_313   |    0    |   428   |
|          |    eth_ip_in_keep_V_eth_fu_321   |    0    |    63   |
|          |    eth_ip_in_valid_V_et_fu_329   |    0    |    2    |
|          |    eth_ip_in_last_V_eth_fu_337   |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |          and_ln66_fu_225         |    0    |    2    |
|          |         and_ln66_1_fu_236        |    0    |    2    |
|    and   |          ret_V_5_fu_243          |    0    |    2    |
|          |          and_ln69_fu_265         |    0    |    2    |
|          |          ret_V_3_fu_375          |    0    |    2    |
|          |          ret_V_4_fu_382          |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |           ret_V_fu_253           |    0    |    2    |
|    or    |          or_ln73_fu_277          |    0    |    2    |
|          |          ret_V_2_fu_289          |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |          xor_ln73_fu_271         |    0    |    2    |
|    xor   |          xor_ln80_fu_295         |    0    |    2    |
|          |          lhs_V_2_fu_369          |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |  eth_out_ready_V_read_read_fu_78 |    0    |    0    |
|          |  eth_ip_in_last_V_rea_read_fu_84 |    0    |    0    |
|          |  eth_ip_in_valid_V_re_read_fu_90 |    0    |    0    |
|          |  eth_ip_in_keep_V_rea_read_fu_96 |    0    |    0    |
|   read   | eth_ip_in_data_V_rea_read_fu_102 |    0    |    0    |
|          | eth_arp_in_last_V_re_read_fu_108 |    0    |    0    |
|          | eth_arp_in_valid_V_r_read_fu_114 |    0    |    0    |
|          | eth_arp_in_keep_V_re_read_fu_120 |    0    |    0    |
|          | eth_arp_in_data_V_re_read_fu_126 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |      write_ln35_write_fu_132     |    0    |    0    |
|          |      write_ln35_write_fu_139     |    0    |    0    |
|   write  |      write_ln35_write_fu_146     |    0    |    0    |
|          |      write_ln35_write_fu_153     |    0    |    0    |
|          |      write_ln95_write_fu_160     |    0    |    0    |
|          |      write_ln96_write_fu_167     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   1010  |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|lhs_V_3_reg_174|    1   |
+---------------+--------+
|     Total     |    1   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1010  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    1   |    -   |
+-----------+--------+--------+
|   Total   |    1   |  1010  |
+-----------+--------+--------+
