<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="T3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CPU_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CPU_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1465326245" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1465326245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465330662" xil_pn:in_ck="1557791165745934889" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1465330662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="mrStd.vhd"/>
      <outfile xil_pn:name="mrStd_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1465328260" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-548104287265798230" xil_pn:start_ts="1465328260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465328260" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6106032456857919688" xil_pn:start_ts="1465328260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465328260" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5867877996477936956" xil_pn:start_ts="1465328260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465330663" xil_pn:in_ck="1557791165745934889" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1465330663">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="mrStd.vhd"/>
      <outfile xil_pn:name="mrStd_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1465330664" xil_pn:in_ck="1557791165745934889" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6087794880319898291" xil_pn:start_ts="1465330663">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465328445" xil_pn:in_ck="-5152244742113957556" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3013922110817404336" xil_pn:start_ts="1465328445">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="CPU_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
