;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ENA */
ENA__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
ENA__0__MASK EQU 0x04
ENA__0__PC EQU CYREG_PRT1_PC2
ENA__0__PORT EQU 1
ENA__0__SHIFT EQU 2
ENA__AG EQU CYREG_PRT1_AG
ENA__AMUX EQU CYREG_PRT1_AMUX
ENA__BIE EQU CYREG_PRT1_BIE
ENA__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ENA__BYP EQU CYREG_PRT1_BYP
ENA__CTL EQU CYREG_PRT1_CTL
ENA__DM0 EQU CYREG_PRT1_DM0
ENA__DM1 EQU CYREG_PRT1_DM1
ENA__DM2 EQU CYREG_PRT1_DM2
ENA__DR EQU CYREG_PRT1_DR
ENA__INP_DIS EQU CYREG_PRT1_INP_DIS
ENA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
ENA__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ENA__LCD_EN EQU CYREG_PRT1_LCD_EN
ENA__MASK EQU 0x04
ENA__PORT EQU 1
ENA__PRT EQU CYREG_PRT1_PRT
ENA__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ENA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ENA__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ENA__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ENA__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ENA__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ENA__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ENA__PS EQU CYREG_PRT1_PS
ENA__SHIFT EQU 2
ENA__SLW EQU CYREG_PRT1_SLW

/* ENB */
ENB__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
ENB__0__MASK EQU 0x80
ENB__0__PC EQU CYREG_PRT1_PC7
ENB__0__PORT EQU 1
ENB__0__SHIFT EQU 7
ENB__AG EQU CYREG_PRT1_AG
ENB__AMUX EQU CYREG_PRT1_AMUX
ENB__BIE EQU CYREG_PRT1_BIE
ENB__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ENB__BYP EQU CYREG_PRT1_BYP
ENB__CTL EQU CYREG_PRT1_CTL
ENB__DM0 EQU CYREG_PRT1_DM0
ENB__DM1 EQU CYREG_PRT1_DM1
ENB__DM2 EQU CYREG_PRT1_DM2
ENB__DR EQU CYREG_PRT1_DR
ENB__INP_DIS EQU CYREG_PRT1_INP_DIS
ENB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
ENB__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ENB__LCD_EN EQU CYREG_PRT1_LCD_EN
ENB__MASK EQU 0x80
ENB__PORT EQU 1
ENB__PRT EQU CYREG_PRT1_PRT
ENB__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ENB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ENB__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ENB__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ENB__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ENB__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ENB__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ENB__PS EQU CYREG_PRT1_PS
ENB__SHIFT EQU 7
ENB__SLW EQU CYREG_PRT1_SLW

/* IN1 */
IN1__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
IN1__0__MASK EQU 0x08
IN1__0__PC EQU CYREG_PRT1_PC3
IN1__0__PORT EQU 1
IN1__0__SHIFT EQU 3
IN1__AG EQU CYREG_PRT1_AG
IN1__AMUX EQU CYREG_PRT1_AMUX
IN1__BIE EQU CYREG_PRT1_BIE
IN1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IN1__BYP EQU CYREG_PRT1_BYP
IN1__CTL EQU CYREG_PRT1_CTL
IN1__DM0 EQU CYREG_PRT1_DM0
IN1__DM1 EQU CYREG_PRT1_DM1
IN1__DM2 EQU CYREG_PRT1_DM2
IN1__DR EQU CYREG_PRT1_DR
IN1__INP_DIS EQU CYREG_PRT1_INP_DIS
IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IN1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IN1__LCD_EN EQU CYREG_PRT1_LCD_EN
IN1__MASK EQU 0x08
IN1__PORT EQU 1
IN1__PRT EQU CYREG_PRT1_PRT
IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IN1__PS EQU CYREG_PRT1_PS
IN1__SHIFT EQU 3
IN1__SLW EQU CYREG_PRT1_SLW

/* IN2 */
IN2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
IN2__0__MASK EQU 0x10
IN2__0__PC EQU CYREG_PRT1_PC4
IN2__0__PORT EQU 1
IN2__0__SHIFT EQU 4
IN2__AG EQU CYREG_PRT1_AG
IN2__AMUX EQU CYREG_PRT1_AMUX
IN2__BIE EQU CYREG_PRT1_BIE
IN2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IN2__BYP EQU CYREG_PRT1_BYP
IN2__CTL EQU CYREG_PRT1_CTL
IN2__DM0 EQU CYREG_PRT1_DM0
IN2__DM1 EQU CYREG_PRT1_DM1
IN2__DM2 EQU CYREG_PRT1_DM2
IN2__DR EQU CYREG_PRT1_DR
IN2__INP_DIS EQU CYREG_PRT1_INP_DIS
IN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IN2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IN2__LCD_EN EQU CYREG_PRT1_LCD_EN
IN2__MASK EQU 0x10
IN2__PORT EQU 1
IN2__PRT EQU CYREG_PRT1_PRT
IN2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IN2__PS EQU CYREG_PRT1_PS
IN2__SHIFT EQU 4
IN2__SLW EQU CYREG_PRT1_SLW

/* IN3 */
IN3__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
IN3__0__MASK EQU 0x20
IN3__0__PC EQU CYREG_PRT1_PC5
IN3__0__PORT EQU 1
IN3__0__SHIFT EQU 5
IN3__AG EQU CYREG_PRT1_AG
IN3__AMUX EQU CYREG_PRT1_AMUX
IN3__BIE EQU CYREG_PRT1_BIE
IN3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IN3__BYP EQU CYREG_PRT1_BYP
IN3__CTL EQU CYREG_PRT1_CTL
IN3__DM0 EQU CYREG_PRT1_DM0
IN3__DM1 EQU CYREG_PRT1_DM1
IN3__DM2 EQU CYREG_PRT1_DM2
IN3__DR EQU CYREG_PRT1_DR
IN3__INP_DIS EQU CYREG_PRT1_INP_DIS
IN3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IN3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IN3__LCD_EN EQU CYREG_PRT1_LCD_EN
IN3__MASK EQU 0x20
IN3__PORT EQU 1
IN3__PRT EQU CYREG_PRT1_PRT
IN3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IN3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IN3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IN3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IN3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IN3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IN3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IN3__PS EQU CYREG_PRT1_PS
IN3__SHIFT EQU 5
IN3__SLW EQU CYREG_PRT1_SLW

/* IN4 */
IN4__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
IN4__0__MASK EQU 0x40
IN4__0__PC EQU CYREG_PRT1_PC6
IN4__0__PORT EQU 1
IN4__0__SHIFT EQU 6
IN4__AG EQU CYREG_PRT1_AG
IN4__AMUX EQU CYREG_PRT1_AMUX
IN4__BIE EQU CYREG_PRT1_BIE
IN4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IN4__BYP EQU CYREG_PRT1_BYP
IN4__CTL EQU CYREG_PRT1_CTL
IN4__DM0 EQU CYREG_PRT1_DM0
IN4__DM1 EQU CYREG_PRT1_DM1
IN4__DM2 EQU CYREG_PRT1_DM2
IN4__DR EQU CYREG_PRT1_DR
IN4__INP_DIS EQU CYREG_PRT1_INP_DIS
IN4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IN4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IN4__LCD_EN EQU CYREG_PRT1_LCD_EN
IN4__MASK EQU 0x40
IN4__PORT EQU 1
IN4__PRT EQU CYREG_PRT1_PRT
IN4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IN4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IN4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IN4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IN4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IN4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IN4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IN4__PS EQU CYREG_PRT1_PS
IN4__SHIFT EQU 6
IN4__SLW EQU CYREG_PRT1_SLW

/* LCD */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* SW1 */
SW1__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
SW1__0__MASK EQU 0x20
SW1__0__PC EQU CYREG_PRT3_PC5
SW1__0__PORT EQU 3
SW1__0__SHIFT EQU 5
SW1__AG EQU CYREG_PRT3_AG
SW1__AMUX EQU CYREG_PRT3_AMUX
SW1__BIE EQU CYREG_PRT3_BIE
SW1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SW1__BYP EQU CYREG_PRT3_BYP
SW1__CTL EQU CYREG_PRT3_CTL
SW1__DM0 EQU CYREG_PRT3_DM0
SW1__DM1 EQU CYREG_PRT3_DM1
SW1__DM2 EQU CYREG_PRT3_DM2
SW1__DR EQU CYREG_PRT3_DR
SW1__INP_DIS EQU CYREG_PRT3_INP_DIS
SW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SW1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SW1__LCD_EN EQU CYREG_PRT3_LCD_EN
SW1__MASK EQU 0x20
SW1__PORT EQU 3
SW1__PRT EQU CYREG_PRT3_PRT
SW1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SW1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SW1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SW1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SW1__PS EQU CYREG_PRT3_PS
SW1__SHIFT EQU 5
SW1__SLW EQU CYREG_PRT3_SLW

/* LED1 */
LED1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
LED1__0__MASK EQU 0x01
LED1__0__PC EQU CYREG_PRT3_PC0
LED1__0__PORT EQU 3
LED1__0__SHIFT EQU 0
LED1__AG EQU CYREG_PRT3_AG
LED1__AMUX EQU CYREG_PRT3_AMUX
LED1__BIE EQU CYREG_PRT3_BIE
LED1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LED1__BYP EQU CYREG_PRT3_BYP
LED1__CTL EQU CYREG_PRT3_CTL
LED1__DM0 EQU CYREG_PRT3_DM0
LED1__DM1 EQU CYREG_PRT3_DM1
LED1__DM2 EQU CYREG_PRT3_DM2
LED1__DR EQU CYREG_PRT3_DR
LED1__INP_DIS EQU CYREG_PRT3_INP_DIS
LED1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LED1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LED1__LCD_EN EQU CYREG_PRT3_LCD_EN
LED1__MASK EQU 0x01
LED1__PORT EQU 3
LED1__PRT EQU CYREG_PRT3_PRT
LED1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LED1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LED1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LED1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LED1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LED1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LED1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LED1__PS EQU CYREG_PRT3_PS
LED1__SHIFT EQU 0
LED1__SLW EQU CYREG_PRT3_SLW

/* LED2 */
LED2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
LED2__0__MASK EQU 0x02
LED2__0__PC EQU CYREG_PRT3_PC1
LED2__0__PORT EQU 3
LED2__0__SHIFT EQU 1
LED2__AG EQU CYREG_PRT3_AG
LED2__AMUX EQU CYREG_PRT3_AMUX
LED2__BIE EQU CYREG_PRT3_BIE
LED2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LED2__BYP EQU CYREG_PRT3_BYP
LED2__CTL EQU CYREG_PRT3_CTL
LED2__DM0 EQU CYREG_PRT3_DM0
LED2__DM1 EQU CYREG_PRT3_DM1
LED2__DM2 EQU CYREG_PRT3_DM2
LED2__DR EQU CYREG_PRT3_DR
LED2__INP_DIS EQU CYREG_PRT3_INP_DIS
LED2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LED2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LED2__LCD_EN EQU CYREG_PRT3_LCD_EN
LED2__MASK EQU 0x02
LED2__PORT EQU 3
LED2__PRT EQU CYREG_PRT3_PRT
LED2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LED2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LED2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LED2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LED2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LED2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LED2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LED2__PS EQU CYREG_PRT3_PS
LED2__SHIFT EQU 1
LED2__SLW EQU CYREG_PRT3_SLW

/* LED3 */
LED3__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
LED3__0__MASK EQU 0x04
LED3__0__PC EQU CYREG_PRT3_PC2
LED3__0__PORT EQU 3
LED3__0__SHIFT EQU 2
LED3__AG EQU CYREG_PRT3_AG
LED3__AMUX EQU CYREG_PRT3_AMUX
LED3__BIE EQU CYREG_PRT3_BIE
LED3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LED3__BYP EQU CYREG_PRT3_BYP
LED3__CTL EQU CYREG_PRT3_CTL
LED3__DM0 EQU CYREG_PRT3_DM0
LED3__DM1 EQU CYREG_PRT3_DM1
LED3__DM2 EQU CYREG_PRT3_DM2
LED3__DR EQU CYREG_PRT3_DR
LED3__INP_DIS EQU CYREG_PRT3_INP_DIS
LED3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LED3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LED3__LCD_EN EQU CYREG_PRT3_LCD_EN
LED3__MASK EQU 0x04
LED3__PORT EQU 3
LED3__PRT EQU CYREG_PRT3_PRT
LED3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LED3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LED3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LED3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LED3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LED3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LED3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LED3__PS EQU CYREG_PRT3_PS
LED3__SHIFT EQU 2
LED3__SLW EQU CYREG_PRT3_SLW

/* LED4 */
LED4__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
LED4__0__MASK EQU 0x08
LED4__0__PC EQU CYREG_PRT3_PC3
LED4__0__PORT EQU 3
LED4__0__SHIFT EQU 3
LED4__AG EQU CYREG_PRT3_AG
LED4__AMUX EQU CYREG_PRT3_AMUX
LED4__BIE EQU CYREG_PRT3_BIE
LED4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LED4__BYP EQU CYREG_PRT3_BYP
LED4__CTL EQU CYREG_PRT3_CTL
LED4__DM0 EQU CYREG_PRT3_DM0
LED4__DM1 EQU CYREG_PRT3_DM1
LED4__DM2 EQU CYREG_PRT3_DM2
LED4__DR EQU CYREG_PRT3_DR
LED4__INP_DIS EQU CYREG_PRT3_INP_DIS
LED4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LED4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LED4__LCD_EN EQU CYREG_PRT3_LCD_EN
LED4__MASK EQU 0x08
LED4__PORT EQU 3
LED4__PRT EQU CYREG_PRT3_PRT
LED4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LED4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LED4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LED4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LED4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LED4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LED4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LED4__PS EQU CYREG_PRT3_PS
LED4__SHIFT EQU 3
LED4__SLW EQU CYREG_PRT3_SLW

/* LED5 */
LED5__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
LED5__0__MASK EQU 0x10
LED5__0__PC EQU CYREG_PRT3_PC4
LED5__0__PORT EQU 3
LED5__0__SHIFT EQU 4
LED5__AG EQU CYREG_PRT3_AG
LED5__AMUX EQU CYREG_PRT3_AMUX
LED5__BIE EQU CYREG_PRT3_BIE
LED5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LED5__BYP EQU CYREG_PRT3_BYP
LED5__CTL EQU CYREG_PRT3_CTL
LED5__DM0 EQU CYREG_PRT3_DM0
LED5__DM1 EQU CYREG_PRT3_DM1
LED5__DM2 EQU CYREG_PRT3_DM2
LED5__DR EQU CYREG_PRT3_DR
LED5__INP_DIS EQU CYREG_PRT3_INP_DIS
LED5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LED5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LED5__LCD_EN EQU CYREG_PRT3_LCD_EN
LED5__MASK EQU 0x10
LED5__PORT EQU 3
LED5__PRT EQU CYREG_PRT3_PRT
LED5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LED5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LED5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LED5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LED5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LED5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LED5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LED5__PS EQU CYREG_PRT3_PS
LED5__SHIFT EQU 4
LED5__SLW EQU CYREG_PRT3_SLW

/* BleRx */
BleRx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
BleRx__0__MASK EQU 0x80
BleRx__0__PC EQU CYREG_PRT12_PC7
BleRx__0__PORT EQU 12
BleRx__0__SHIFT EQU 7
BleRx__AG EQU CYREG_PRT12_AG
BleRx__BIE EQU CYREG_PRT12_BIE
BleRx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
BleRx__BYP EQU CYREG_PRT12_BYP
BleRx__DM0 EQU CYREG_PRT12_DM0
BleRx__DM1 EQU CYREG_PRT12_DM1
BleRx__DM2 EQU CYREG_PRT12_DM2
BleRx__DR EQU CYREG_PRT12_DR
BleRx__INP_DIS EQU CYREG_PRT12_INP_DIS
BleRx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
BleRx__MASK EQU 0x80
BleRx__PORT EQU 12
BleRx__PRT EQU CYREG_PRT12_PRT
BleRx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
BleRx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
BleRx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
BleRx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
BleRx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
BleRx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
BleRx__PS EQU CYREG_PRT12_PS
BleRx__SHIFT EQU 7
BleRx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
BleRx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
BleRx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
BleRx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
BleRx__SLW EQU CYREG_PRT12_SLW

/* BleTx */
BleTx__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
BleTx__0__MASK EQU 0x40
BleTx__0__PC EQU CYREG_PRT12_PC6
BleTx__0__PORT EQU 12
BleTx__0__SHIFT EQU 6
BleTx__AG EQU CYREG_PRT12_AG
BleTx__BIE EQU CYREG_PRT12_BIE
BleTx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
BleTx__BYP EQU CYREG_PRT12_BYP
BleTx__DM0 EQU CYREG_PRT12_DM0
BleTx__DM1 EQU CYREG_PRT12_DM1
BleTx__DM2 EQU CYREG_PRT12_DM2
BleTx__DR EQU CYREG_PRT12_DR
BleTx__INP_DIS EQU CYREG_PRT12_INP_DIS
BleTx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
BleTx__MASK EQU 0x40
BleTx__PORT EQU 12
BleTx__PRT EQU CYREG_PRT12_PRT
BleTx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
BleTx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
BleTx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
BleTx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
BleTx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
BleTx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
BleTx__PS EQU CYREG_PRT12_PS
BleTx__SHIFT EQU 6
BleTx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
BleTx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
BleTx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
BleTx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
BleTx__SLW EQU CYREG_PRT12_SLW

/* BleKey */
BleKey__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
BleKey__0__MASK EQU 0x10
BleKey__0__PC EQU CYREG_PRT12_PC4
BleKey__0__PORT EQU 12
BleKey__0__SHIFT EQU 4
BleKey__AG EQU CYREG_PRT12_AG
BleKey__BIE EQU CYREG_PRT12_BIE
BleKey__BIT_MASK EQU CYREG_PRT12_BIT_MASK
BleKey__BYP EQU CYREG_PRT12_BYP
BleKey__DM0 EQU CYREG_PRT12_DM0
BleKey__DM1 EQU CYREG_PRT12_DM1
BleKey__DM2 EQU CYREG_PRT12_DM2
BleKey__DR EQU CYREG_PRT12_DR
BleKey__INP_DIS EQU CYREG_PRT12_INP_DIS
BleKey__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
BleKey__MASK EQU 0x10
BleKey__PORT EQU 12
BleKey__PRT EQU CYREG_PRT12_PRT
BleKey__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
BleKey__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
BleKey__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
BleKey__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
BleKey__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
BleKey__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
BleKey__PS EQU CYREG_PRT12_PS
BleKey__SHIFT EQU 4
BleKey__SIO_CFG EQU CYREG_PRT12_SIO_CFG
BleKey__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
BleKey__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
BleKey__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
BleKey__SLW EQU CYREG_PRT12_SLW

/* BleUart */
BleUart_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
BleUart_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
BleUart_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
BleUart_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
BleUart_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
BleUart_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
BleUart_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
BleUart_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
BleUart_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
BleUart_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
BleUart_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
BleUart_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
BleUart_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
BleUart_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
BleUart_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
BleUart_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
BleUart_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
BleUart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
BleUart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
BleUart_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
BleUart_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
BleUart_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
BleUart_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
BleUart_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
BleUart_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
BleUart_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
BleUart_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
BleUart_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
BleUart_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
BleUart_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
BleUart_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
BleUart_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
BleUart_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
BleUart_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
BleUart_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
BleUart_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
BleUart_BUART_sRX_RxSts__3__MASK EQU 0x08
BleUart_BUART_sRX_RxSts__3__POS EQU 3
BleUart_BUART_sRX_RxSts__4__MASK EQU 0x10
BleUart_BUART_sRX_RxSts__4__POS EQU 4
BleUart_BUART_sRX_RxSts__5__MASK EQU 0x20
BleUart_BUART_sRX_RxSts__5__POS EQU 5
BleUart_BUART_sRX_RxSts__MASK EQU 0x38
BleUart_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
BleUart_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
BleUart_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
BleUart_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
BleUart_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB08_A0
BleUart_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB08_A1
BleUart_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
BleUart_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB08_D0
BleUart_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB08_D1
BleUart_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
BleUart_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
BleUart_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB08_F0
BleUart_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB08_F1
BleUart_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
BleUart_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
BleUart_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
BleUart_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
BleUart_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
BleUart_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
BleUart_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
BleUart_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
BleUart_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
BleUart_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
BleUart_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
BleUart_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
BleUart_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
BleUart_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
BleUart_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
BleUart_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
BleUart_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
BleUart_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
BleUart_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
BleUart_BUART_sTX_TxSts__0__MASK EQU 0x01
BleUart_BUART_sTX_TxSts__0__POS EQU 0
BleUart_BUART_sTX_TxSts__1__MASK EQU 0x02
BleUart_BUART_sTX_TxSts__1__POS EQU 1
BleUart_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
BleUart_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
BleUart_BUART_sTX_TxSts__2__MASK EQU 0x04
BleUart_BUART_sTX_TxSts__2__POS EQU 2
BleUart_BUART_sTX_TxSts__3__MASK EQU 0x08
BleUart_BUART_sTX_TxSts__3__POS EQU 3
BleUart_BUART_sTX_TxSts__MASK EQU 0x0F
BleUart_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
BleUart_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
BleUart_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
BleUart_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
BleUart_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
BleUart_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
BleUart_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
BleUart_IntClock__INDEX EQU 0x00
BleUart_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
BleUart_IntClock__PM_ACT_MSK EQU 0x01
BleUart_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
BleUart_IntClock__PM_STBY_MSK EQU 0x01

/* BleVDAC */
BleVDAC_viDAC8__CR0 EQU CYREG_DAC3_CR0
BleVDAC_viDAC8__CR1 EQU CYREG_DAC3_CR1
BleVDAC_viDAC8__D EQU CYREG_DAC3_D
BleVDAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
BleVDAC_viDAC8__PM_ACT_MSK EQU 0x08
BleVDAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
BleVDAC_viDAC8__PM_STBY_MSK EQU 0x08
BleVDAC_viDAC8__STROBE EQU CYREG_DAC3_STROBE
BleVDAC_viDAC8__SW0 EQU CYREG_DAC3_SW0
BleVDAC_viDAC8__SW2 EQU CYREG_DAC3_SW2
BleVDAC_viDAC8__SW3 EQU CYREG_DAC3_SW3
BleVDAC_viDAC8__SW4 EQU CYREG_DAC3_SW4
BleVDAC_viDAC8__TR EQU CYREG_DAC3_TR
BleVDAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
BleVDAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
BleVDAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
BleVDAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
BleVDAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
BleVDAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
BleVDAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
BleVDAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
BleVDAC_viDAC8__TST EQU CYREG_DAC3_TST

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* BleRxISR */
BleRxISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
BleRxISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
BleRxISR__INTC_MASK EQU 0x01
BleRxISR__INTC_NUMBER EQU 0
BleRxISR__INTC_PRIOR_NUM EQU 7
BleRxISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
BleRxISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
BleRxISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* BleState */
BleState__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
BleState__0__MASK EQU 0x20
BleState__0__PC EQU CYREG_PRT12_PC5
BleState__0__PORT EQU 12
BleState__0__SHIFT EQU 5
BleState__AG EQU CYREG_PRT12_AG
BleState__BIE EQU CYREG_PRT12_BIE
BleState__BIT_MASK EQU CYREG_PRT12_BIT_MASK
BleState__BYP EQU CYREG_PRT12_BYP
BleState__DM0 EQU CYREG_PRT12_DM0
BleState__DM1 EQU CYREG_PRT12_DM1
BleState__DM2 EQU CYREG_PRT12_DM2
BleState__DR EQU CYREG_PRT12_DR
BleState__INP_DIS EQU CYREG_PRT12_INP_DIS
BleState__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
BleState__MASK EQU 0x20
BleState__PORT EQU 12
BleState__PRT EQU CYREG_PRT12_PRT
BleState__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
BleState__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
BleState__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
BleState__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
BleState__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
BleState__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
BleState__PS EQU CYREG_PRT12_PS
BleState__SHIFT EQU 5
BleState__SIO_CFG EQU CYREG_PRT12_SIO_CFG
BleState__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
BleState__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
BleState__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
BleState__SLW EQU CYREG_PRT12_SLW

/* BleBuffer */
BleBuffer_ABuf__CR EQU CYREG_OPAMP3_CR
BleBuffer_ABuf__MX EQU CYREG_OPAMP3_MX
BleBuffer_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
BleBuffer_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
BleBuffer_ABuf__PM_ACT_MSK EQU 0x08
BleBuffer_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
BleBuffer_ABuf__PM_STBY_MSK EQU 0x08
BleBuffer_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
BleBuffer_ABuf__SW EQU CYREG_OPAMP3_SW
BleBuffer_ABuf__TR0 EQU CYREG_OPAMP3_TR0
BleBuffer_ABuf__TR1 EQU CYREG_OPAMP3_TR1

/* RijRichting */
RijRichting_Sync_ctrl_reg__0__MASK EQU 0x01
RijRichting_Sync_ctrl_reg__0__POS EQU 0
RijRichting_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
RijRichting_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
RijRichting_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
RijRichting_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
RijRichting_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
RijRichting_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
RijRichting_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
RijRichting_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
RijRichting_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
RijRichting_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
RijRichting_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
RijRichting_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
RijRichting_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
RijRichting_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
RijRichting_Sync_ctrl_reg__MASK EQU 0x01
RijRichting_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
RijRichting_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
RijRichting_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

/* MotorControl */
MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
MotorControl_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
MotorControl_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
MotorControl_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MotorControl_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
MotorControl_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
MotorControl_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
MotorControl_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
MotorControl_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
MotorControl_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MotorControl_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MotorControl_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
MotorControl_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
MotorControl_PWMUDB_genblk8_stsreg__0__POS EQU 0
MotorControl_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
MotorControl_PWMUDB_genblk8_stsreg__1__POS EQU 1
MotorControl_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MotorControl_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
MotorControl_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
MotorControl_PWMUDB_genblk8_stsreg__2__POS EQU 2
MotorControl_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
MotorControl_PWMUDB_genblk8_stsreg__3__POS EQU 3
MotorControl_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
MotorControl_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB10_MSK
MotorControl_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MotorControl_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MotorControl_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MotorControl_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
MotorControl_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
MotorControl_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB10_ST
MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
MotorControl_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
MotorControl_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
MotorControl_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
MotorControl_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
MotorControl_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
MotorControl_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
MotorControl_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MotorControl_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
MotorControl_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
MotorControl_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
MotorControl_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MotorControl_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU3_INTTYPE7
Dedicated_Output__MASK EQU 0x80
Dedicated_Output__PC EQU CYREG_PRT3_PC7
Dedicated_Output__PORT EQU 3
Dedicated_Output__SHIFT EQU 7
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
