


	Folders Attached Contain the Files Descripted Below!

	


	==>	Comparator Folder Contains These Files

	simulate.ml 	-----> OCaml Translated Version of Veriformal Design (Comparator Design)
	simulateall_1.cpp -----> Simulater to Feed Inputs and Calculate Output	
	comparator.v    -----> Verilog File 


	

	==>	Design Equivalnce Containts


	simulate3to8.ml 	-----> OCaml Translated Version of Veriformal Design ( Full Adder Using 3 to 8 Decoder)	
	simulatehalfadd.ml 	-----> OCaml Translated Version of Veriformal Design ( Full Adder Using Half Adder)
	simulateall.cpp 	-----> Simulater to Feed Inputs and Calculate Output	





	==>	VeriFormal
	


	All the Veriformal Libraries Including FYP ( which contains our coding ) 