/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [11:0] _03_;
  reg [4:0] _04_;
  reg [2:0] _05_;
  wire [16:0] _06_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [17:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [12:0] celloutsig_0_20z;
  wire [15:0] celloutsig_0_21z;
  reg [10:0] celloutsig_0_22z;
  wire [19:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire celloutsig_0_41z;
  wire [24:0] celloutsig_0_42z;
  wire [3:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [4:0] celloutsig_0_4z;
  wire [18:0] celloutsig_0_50z;
  wire [5:0] celloutsig_0_56z;
  wire [20:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire [7:0] celloutsig_0_69z;
  wire [14:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_74z;
  wire [15:0] celloutsig_0_75z;
  wire [11:0] celloutsig_0_76z;
  wire [12:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  reg [5:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [19:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_0z[2] & _00_);
  assign celloutsig_0_67z = ~(celloutsig_0_21z[0] & celloutsig_0_6z[0]);
  assign celloutsig_0_9z = ~(celloutsig_0_8z[5] & 1'h1);
  assign celloutsig_1_11z = ~(celloutsig_1_9z & celloutsig_1_10z);
  assign celloutsig_0_10z = ~(celloutsig_0_0z[3] & celloutsig_0_6z[14]);
  assign celloutsig_0_81z = ~((celloutsig_0_75z[11] | celloutsig_0_23z[18]) & celloutsig_0_34z);
  assign celloutsig_1_10z = ~((celloutsig_1_5z[7] | celloutsig_1_7z) & celloutsig_1_8z[9]);
  assign celloutsig_0_46z = celloutsig_0_27z[0] | celloutsig_0_4z[0];
  assign celloutsig_0_14z = ~(celloutsig_0_7z[6] ^ _01_);
  assign celloutsig_0_24z = ~(celloutsig_0_0z[0] ^ _02_);
  assign celloutsig_0_0z = in_data[35:31] + in_data[34:30];
  assign celloutsig_0_74z = { celloutsig_0_32z[5:3], celloutsig_0_16z, celloutsig_0_69z } + { celloutsig_0_23z[14:4], celloutsig_0_2z };
  assign celloutsig_0_8z = in_data[47:40] + { celloutsig_0_4z[3:2], 1'h1, celloutsig_0_0z };
  assign celloutsig_0_26z = celloutsig_0_17z + { celloutsig_0_20z[8:6], celloutsig_0_24z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _04_ <= 5'h00;
    else _04_ <= in_data[162:158];
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _05_ <= 3'h0;
    else _05_ <= celloutsig_1_1z[3:1];
  reg [16:0] _23_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _23_ <= 17'h00000;
    else _23_ <= { in_data[32:21], celloutsig_0_0z };
  assign { _06_[16:11], _00_, _01_, _06_[8], celloutsig_0_4z[0], _06_[6:2], _02_, _06_[0] } = _23_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 12'h000;
    else _03_ <= celloutsig_0_23z[11:0];
  assign celloutsig_1_15z = celloutsig_1_5z[4:0] & celloutsig_1_2z[6:2];
  assign celloutsig_0_21z = { celloutsig_0_6z[14:12], celloutsig_0_20z[12:10], celloutsig_0_13z[5], celloutsig_0_20z[8:0] } & celloutsig_0_13z[17:2];
  assign celloutsig_0_18z = { _06_[13:11], _00_, _01_, _06_[8], celloutsig_0_4z[0], _06_[6:5] } === in_data[30:22];
  assign celloutsig_0_34z = ! { celloutsig_0_13z[17:11], celloutsig_0_29z, celloutsig_0_24z, celloutsig_0_9z };
  assign celloutsig_0_41z = ! { celloutsig_0_6z[12:6], celloutsig_0_9z, _03_, celloutsig_0_0z };
  assign celloutsig_1_7z = ! in_data[169:164];
  assign celloutsig_1_19z = ! { celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_10z };
  assign celloutsig_0_11z = ! { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_2z = ! { celloutsig_0_0z[2:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = { _04_[3:2], _04_ } % { 1'h1, celloutsig_1_3z };
  assign celloutsig_0_23z = { celloutsig_0_20z[11:10], celloutsig_0_13z[5], celloutsig_0_20z[8:0], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_9z } % { 1'h1, in_data[21:17], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_19z };
  assign celloutsig_0_36z = celloutsig_0_12z % { 1'h1, celloutsig_0_32z[3:1] };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } % { 1'h1, in_data[189:174] };
  assign celloutsig_1_14z = celloutsig_1_5z[6:2] % { 1'h1, celloutsig_1_1z };
  assign celloutsig_0_42z = { celloutsig_0_22z[9:2], celloutsig_0_34z, celloutsig_0_0z, celloutsig_0_22z } * { _06_[14:11], _00_, _01_, _06_[8], celloutsig_0_4z[0], _06_[6:2], _03_ };
  assign celloutsig_0_75z = { celloutsig_0_4z[1], celloutsig_0_33z, celloutsig_0_67z, celloutsig_0_69z } * { celloutsig_0_74z[11:1], celloutsig_0_34z, celloutsig_0_45z };
  assign celloutsig_1_16z = { celloutsig_1_14z[4:3], celloutsig_1_10z } * celloutsig_1_4z[6:4];
  assign celloutsig_0_27z = celloutsig_0_0z[3:0] * { celloutsig_0_0z[3:2], celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_28z = celloutsig_0_6z[13:10] * celloutsig_0_26z;
  assign celloutsig_0_32z = celloutsig_0_5z ? celloutsig_0_6z[8:0] : { celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_45z = celloutsig_0_15z[2] ? celloutsig_0_6z[3:0] : { in_data[74], celloutsig_0_25z };
  assign celloutsig_0_69z = celloutsig_0_58z[2] ? celloutsig_0_32z[7:0] : { celloutsig_0_42z[24:21], celloutsig_0_26z };
  assign celloutsig_0_13z = celloutsig_0_12z[1] ? { celloutsig_0_0z[4], _06_[16:11], _00_, _01_, _06_[8], celloutsig_0_4z[0], _06_[6:2], _02_, _06_[0] } : { _06_[14:11], _00_, _01_, _06_[8], celloutsig_0_4z[0], _06_[6:5], 1'h1, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_17z = celloutsig_0_13z[14] ? { celloutsig_0_4z[2:0], 1'h1 } : { celloutsig_0_13z[3:2], celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_1_2z = { _04_[2:0], celloutsig_1_1z } | in_data[138:132];
  assign celloutsig_0_19z = _06_[16:12] | { celloutsig_0_7z[0], celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_29z = & { celloutsig_0_11z, celloutsig_0_4z[1], celloutsig_0_2z };
  assign celloutsig_1_9z = _05_[2] & celloutsig_1_3z[3];
  assign celloutsig_0_16z = celloutsig_0_8z[5] & in_data[59];
  assign celloutsig_0_33z = { celloutsig_0_28z[1], celloutsig_0_0z } >>> { celloutsig_0_8z[7:3], celloutsig_0_11z };
  assign celloutsig_0_37z = _03_[5:3] >>> celloutsig_0_36z[3:1];
  assign celloutsig_0_56z = { in_data[45:44], celloutsig_0_24z, celloutsig_0_25z } >>> { celloutsig_0_13z[5], celloutsig_0_20z[8:4] };
  assign celloutsig_0_58z = { celloutsig_0_42z[17:8], celloutsig_0_32z, celloutsig_0_24z, celloutsig_0_46z } >>> { celloutsig_0_32z[8:4], celloutsig_0_21z };
  assign celloutsig_0_6z = in_data[23:9] >>> in_data[84:70];
  assign celloutsig_0_80z = { celloutsig_0_56z[4:1], celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_2z } >>> { celloutsig_0_76z, celloutsig_0_41z };
  assign celloutsig_1_1z = _04_[3:0] >>> _04_[4:1];
  assign celloutsig_1_13z = { celloutsig_1_4z[3], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_11z } >>> in_data[130:124];
  assign celloutsig_0_12z = { celloutsig_0_4z[0], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_2z } >>> celloutsig_0_7z[5:2];
  assign celloutsig_0_50z = { celloutsig_0_13z[3:2], celloutsig_0_36z, celloutsig_0_32z, celloutsig_0_37z, celloutsig_0_2z } - { celloutsig_0_21z[7:6], celloutsig_0_27z, celloutsig_0_37z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_13z[4:0], celloutsig_1_10z } ~^ celloutsig_1_2z[6:1];
  assign celloutsig_0_15z = _06_[4:2] ~^ { celloutsig_0_13z[15:14], celloutsig_0_9z };
  assign celloutsig_0_76z = celloutsig_0_42z[22:11] ^ { celloutsig_0_50z[11:6], celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_1_8z = { celloutsig_1_5z[16:2], _04_ } ^ { in_data[181:167], celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_25z = celloutsig_0_0z[4:2] ^ { in_data[71:70], celloutsig_0_18z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_3z = 6'h00;
    else if (clkin_data[192]) celloutsig_1_3z = { celloutsig_1_2z[6:5], celloutsig_1_1z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_22z = 11'h000;
    else if (clkin_data[160]) celloutsig_0_22z = { celloutsig_0_4z[2:0], celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_0_4z[4:1] = celloutsig_0_0z[3:0] ~^ { _06_[11], _00_, _01_, _06_[8] };
  assign { celloutsig_0_7z[12:10], celloutsig_0_7z[5], celloutsig_0_7z[8:6], celloutsig_0_7z[4:0] } = { celloutsig_0_4z[2:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } | { _06_[15:13], celloutsig_0_5z, _06_[11], _00_, _01_, celloutsig_0_4z };
  assign { celloutsig_0_20z[4:0], celloutsig_0_20z[12:10], celloutsig_0_20z[8:5] } = { celloutsig_0_19z, celloutsig_0_13z[8:6], celloutsig_0_13z[4:1] } & { celloutsig_0_4z, celloutsig_0_7z[12:10], celloutsig_0_7z[8:5] };
  assign { _06_[10:9], _06_[7], _06_[1] } = { _00_, _01_, celloutsig_0_4z[0], _02_ };
  assign celloutsig_0_20z[9] = celloutsig_0_13z[5];
  assign celloutsig_0_7z[9] = 1'h1;
  assign { out_data[133:128], out_data[96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
