Running: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/110L/Desktop/110/o_gate/o_gate_isim_beh.exe -prj C:/Users/110L/Desktop/110/o_gate/o_gate_beh.prj work.o_gate work.glbl 
ISim O.40d (signature 0xc4ca3437)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/110L/Desktop/110/o_gate/o_gate.v\" into library work
Analyzing Verilog file \"C:/Xilinx/13.1/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Compiling module o_gate
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 2 Verilog Units
Built simulation executable C:/Users/110L/Desktop/110/o_gate/o_gate_isim_beh.exe
Fuse Memory Usage: 15136 KB
Fuse CPU Usage: 218 ms
