<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス InitInterrupt</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceX86ISA.html">X86ISA</a>::<a class="el" href="classX86ISA_1_1InitInterrupt.html">InitInterrupt</a>
  </div>
</div>
<div class="contents">
<h1>クラス InitInterrupt</h1><!-- doxytag: class="X86ISA::InitInterrupt" --><!-- doxytag: inherits="X86ISA::X86Interrupt" -->
<p><code>#include &lt;<a class="el" href="arch_2x86_2faults_8hh_source.html">faults.hh</a>&gt;</code></p>
<div class="dynheader">
InitInterruptに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classX86ISA_1_1InitInterrupt.gif" usemap="#InitInterrupt_map" alt=""/>
  <map id="InitInterrupt_map" name="InitInterrupt_map">
<area href="classX86ISA_1_1X86Interrupt.html" alt="X86Interrupt" shape="rect" coords="0,168,91,192"/>
<area href="classX86ISA_1_1X86FaultBase.html" alt="X86FaultBase" shape="rect" coords="0,112,91,136"/>
<area href="classFaultBase.html" alt="FaultBase" shape="rect" coords="0,56,91,80"/>
<area href="classRefCounted.html" alt="RefCounted" shape="rect" coords="0,0,91,24"/>
</map>
 </div>
</div>

<p><a href="classX86ISA_1_1InitInterrupt-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1InitInterrupt.html#ae97d554dd37e49f62d2483933d5fd437">InitInterrupt</a> (uint8_t _vector)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1InitInterrupt.html#a2bd783b42262278d41157d428e1f8d6f">invoke</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> inst=<a class="el" href="classStaticInst.html#aa793d9793af735f09096369fb17567b6">StaticInst::nullStaticInstPtr</a>)</td></tr>
</table>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="ae97d554dd37e49f62d2483933d5fd437"></a><!-- doxytag: member="X86ISA::InitInterrupt::InitInterrupt" ref="ae97d554dd37e49f62d2483933d5fd437" args="(uint8_t _vector)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classX86ISA_1_1InitInterrupt.html">InitInterrupt</a> </td>
          <td>(</td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>_vector</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00399"></a>00399                                        :
<a name="l00400"></a>00400             <a class="code" href="classX86ISA_1_1X86Interrupt.html#a60250d1ba111921df6feeef7f1b5e27f">X86Interrupt</a>(<span class="stringliteral">&quot;INIT Interrupt&quot;</span>, <span class="stringliteral">&quot;#INIT&quot;</span>, _vector)
<a name="l00401"></a>00401         {}

</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="a2bd783b42262278d41157d428e1f8d6f"></a><!-- doxytag: member="X86ISA::InitInterrupt::invoke" ref="a2bd783b42262278d41157d428e1f8d6f" args="(ThreadContext *tc, StaticInstPtr inst=StaticInst::nullStaticInstPtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void invoke </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em> = <code><a class="el" href="classStaticInst.html#aa793d9793af735f09096369fb17567b6">StaticInst::nullStaticInstPtr</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classX86ISA_1_1X86FaultBase.html#a2bd783b42262278d41157d428e1f8d6f">X86FaultBase</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00174"></a>00174     {
<a name="l00175"></a>00175         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Faults, <span class="stringliteral">&quot;Init interrupt.\n&quot;</span>);
<a name="l00176"></a>00176         <span class="comment">// The otherwise unmodified integer registers should be set to 0.</span>
<a name="l00177"></a>00177         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#aa7f971ede8ba06dbd8a605007eda1c6f">index</a> = 0; <a class="code" href="namespaceX86ISA.html#aa7f971ede8ba06dbd8a605007eda1c6f">index</a> &lt; <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791baae068f35aef4de2a5673ad98a5dbcb49">NUM_INTREGS</a>; <a class="code" href="namespaceX86ISA.html#aa7f971ede8ba06dbd8a605007eda1c6f">index</a>++) {
<a name="l00178"></a>00178             tc-&gt;<a class="code" href="classThreadContext.html#a995ac11ab79af59e135d473df10c72da">setIntReg</a>(<a class="code" href="namespaceX86ISA.html#aa7f971ede8ba06dbd8a605007eda1c6f">index</a>, 0);
<a name="l00179"></a>00179         }
<a name="l00180"></a>00180 
<a name="l00181"></a>00181         CR0 cr0 = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ada26b29c24bab13bc6d77060ba44fb33">MISCREG_CR0</a>);
<a name="l00182"></a>00182         CR0 newCR0 = 1 &lt;&lt; 4;
<a name="l00183"></a>00183         newCR0.cd = cr0.cd;
<a name="l00184"></a>00184         newCR0.nw = cr0.nw;
<a name="l00185"></a>00185         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ada26b29c24bab13bc6d77060ba44fb33">MISCREG_CR0</a>, newCR0);
<a name="l00186"></a>00186         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67aed4bea15f26a11939c4db2e18405c375">MISCREG_CR2</a>, 0);
<a name="l00187"></a>00187         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a99d06669b1c1a63a84a60330ab29d01d">MISCREG_CR3</a>, 0);
<a name="l00188"></a>00188         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a2e36ea3a504f795d0672d9448bfb9edc">MISCREG_CR4</a>, 0);
<a name="l00189"></a>00189 
<a name="l00190"></a>00190         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a65884426f637d3beaa386e8cacb215c3">MISCREG_RFLAGS</a>, 0x0000000000000002ULL);
<a name="l00191"></a>00191 
<a name="l00192"></a>00192         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ac2bc7bba381e618f344c3047d968f5a7">MISCREG_EFER</a>, 0);
<a name="l00193"></a>00193 
<a name="l00194"></a>00194         SegAttr dataAttr = 0;
<a name="l00195"></a>00195         dataAttr.dpl = 0;
<a name="l00196"></a>00196         dataAttr.unusable = 0;
<a name="l00197"></a>00197         dataAttr.defaultSize = 0;
<a name="l00198"></a>00198         dataAttr.longMode = 0;
<a name="l00199"></a>00199         dataAttr.avl = 0;
<a name="l00200"></a>00200         dataAttr.granularity = 0;
<a name="l00201"></a>00201         dataAttr.present = 1;
<a name="l00202"></a>00202         dataAttr.type = 3;
<a name="l00203"></a>00203         dataAttr.writable = 1;
<a name="l00204"></a>00204         dataAttr.readable = 1;
<a name="l00205"></a>00205         dataAttr.expandDown = 0;
<a name="l00206"></a>00206         dataAttr.system = 1;
<a name="l00207"></a>00207 
<a name="l00208"></a>00208         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a93006a29bcdfcda7fdda27c7deec6618">seg</a> = 0; <a class="code" href="namespaceX86ISA.html#a93006a29bcdfcda7fdda27c7deec6618">seg</a> != <a class="code" href="namespaceX86ISA.html#acea32b07c2303d31296b1c07a16c4795a43afe462b4625cd9754dacd2f25c6bf6">NUM_SEGMENTREGS</a>; <a class="code" href="namespaceX86ISA.html#a93006a29bcdfcda7fdda27c7deec6618">seg</a>++) {
<a name="l00209"></a>00209             tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a7a287359d6688cb50477df97dcbdd196">MISCREG_SEG_SEL</a>(<a class="code" href="namespaceX86ISA.html#a93006a29bcdfcda7fdda27c7deec6618">seg</a>), 0);
<a name="l00210"></a>00210             tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a>(<a class="code" href="namespaceX86ISA.html#a93006a29bcdfcda7fdda27c7deec6618">seg</a>), 0);
<a name="l00211"></a>00211             tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a48969e78833727c474e77163559d3cc0">MISCREG_SEG_EFF_BASE</a>(<a class="code" href="namespaceX86ISA.html#a93006a29bcdfcda7fdda27c7deec6618">seg</a>), 0);
<a name="l00212"></a>00212             tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">MISCREG_SEG_LIMIT</a>(<a class="code" href="namespaceX86ISA.html#a93006a29bcdfcda7fdda27c7deec6618">seg</a>), 0xffff);
<a name="l00213"></a>00213             tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">MISCREG_SEG_ATTR</a>(<a class="code" href="namespaceX86ISA.html#a93006a29bcdfcda7fdda27c7deec6618">seg</a>), dataAttr);
<a name="l00214"></a>00214         }
<a name="l00215"></a>00215 
<a name="l00216"></a>00216         SegAttr codeAttr = 0;
<a name="l00217"></a>00217         codeAttr.dpl = 0;
<a name="l00218"></a>00218         codeAttr.unusable = 0;
<a name="l00219"></a>00219         codeAttr.defaultSize = 0;
<a name="l00220"></a>00220         codeAttr.longMode = 0;
<a name="l00221"></a>00221         codeAttr.avl = 0;
<a name="l00222"></a>00222         codeAttr.granularity = 0;
<a name="l00223"></a>00223         codeAttr.present = 1;
<a name="l00224"></a>00224         codeAttr.type = 10;
<a name="l00225"></a>00225         codeAttr.writable = 0;
<a name="l00226"></a>00226         codeAttr.readable = 1;
<a name="l00227"></a>00227         codeAttr.expandDown = 0;
<a name="l00228"></a>00228         codeAttr.system = 1;
<a name="l00229"></a>00229 
<a name="l00230"></a>00230         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67acb7d2629eff9685c63de92064284d0f7">MISCREG_CS</a>, 0xf000);
<a name="l00231"></a>00231         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a60be9e9eab83bbcfe1b0c55eafaaabcd">MISCREG_CS_BASE</a>,
<a name="l00232"></a>00232                 0x00000000ffff0000ULL);
<a name="l00233"></a>00233         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67afcefb159b7fcecac4bcf3183d4e74117">MISCREG_CS_EFF_BASE</a>,
<a name="l00234"></a>00234                 0x00000000ffff0000ULL);
<a name="l00235"></a>00235         <span class="comment">// This has the base value pre-added.</span>
<a name="l00236"></a>00236         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67aa7dba71ff5b53655d436c0d65af883df">MISCREG_CS_LIMIT</a>, 0xffffffff);
<a name="l00237"></a>00237         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ad82143ad6015ca412c3bed9eb748395c">MISCREG_CS_ATTR</a>, codeAttr);
<a name="l00238"></a>00238 
<a name="l00239"></a>00239         <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">PCState</a> <a class="code" href="namespaceX86ISA.html#aecb63c74e066ecd98e04d057e39028c9">pc</a>(0x000000000000fff0ULL + tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a60be9e9eab83bbcfe1b0c55eafaaabcd">MISCREG_CS_BASE</a>));
<a name="l00240"></a>00240         tc-&gt;<a class="code" href="classThreadContext.html#a1aaca26c0732d2191edbde1477d7ec13">pcState</a>(<a class="code" href="namespaceX86ISA.html#aecb63c74e066ecd98e04d057e39028c9">pc</a>);
<a name="l00241"></a>00241 
<a name="l00242"></a>00242         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a411f7eea5f660aefd04e9ddb9af59992">MISCREG_TSG_BASE</a>, 0);
<a name="l00243"></a>00243         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ab33f3d1c95709ab3c0d2e80ff478a62f">MISCREG_TSG_LIMIT</a>, 0xffff);
<a name="l00244"></a>00244 
<a name="l00245"></a>00245         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67afca9ae9a121b2c0537f1b28bc63f46fd">MISCREG_IDTR_BASE</a>, 0);
<a name="l00246"></a>00246         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a6a9ed923ef4de4ef58bd69785cc6574a">MISCREG_IDTR_LIMIT</a>, 0xffff);
<a name="l00247"></a>00247 
<a name="l00248"></a>00248         SegAttr tslAttr = 0;
<a name="l00249"></a>00249         tslAttr.present = 1;
<a name="l00250"></a>00250         tslAttr.type = 2; <span class="comment">// LDT</span>
<a name="l00251"></a>00251         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a1a1bffbabb8ec2d7995f8460c64258eb">MISCREG_TSL</a>, 0);
<a name="l00252"></a>00252         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ac8b4a3fc9ba9b79af8e61f4c06af2bf2">MISCREG_TSL_BASE</a>, 0);
<a name="l00253"></a>00253         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ad5bca0e0f0d0218333a177711d17f18e">MISCREG_TSL_LIMIT</a>, 0xffff);
<a name="l00254"></a>00254         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ac91fd40dc0cb83cb0618368a88b5847b">MISCREG_TSL_ATTR</a>, tslAttr);
<a name="l00255"></a>00255 
<a name="l00256"></a>00256         SegAttr trAttr = 0;
<a name="l00257"></a>00257         trAttr.present = 1;
<a name="l00258"></a>00258         trAttr.type = 3; <span class="comment">// Busy 16-bit TSS</span>
<a name="l00259"></a>00259         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a8dfb825b70214a0eb8725483884f9c2c">MISCREG_TR</a>, 0);
<a name="l00260"></a>00260         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a8a28dd0d4143807fe5b6f26f2d5fd5af">MISCREG_TR_BASE</a>, 0);
<a name="l00261"></a>00261         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a5019c9eb55fa794725f9136c01fb7406">MISCREG_TR_LIMIT</a>, 0xffff);
<a name="l00262"></a>00262         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a531ef228f17b705521c9bde1fb98e259">MISCREG_TR_ATTR</a>, trAttr);
<a name="l00263"></a>00263 
<a name="l00264"></a>00264         <span class="comment">// This value should be the family/model/stepping of the processor.</span>
<a name="l00265"></a>00265         <span class="comment">// (page 418). It should be consistent with the value from CPUID, but</span>
<a name="l00266"></a>00266         <span class="comment">// the actual value probably doesn&apos;t matter much.</span>
<a name="l00267"></a>00267         tc-&gt;<a class="code" href="classThreadContext.html#a995ac11ab79af59e135d473df10c72da">setIntReg</a>(INTREG_RDX, 0);
<a name="l00268"></a>00268 
<a name="l00269"></a>00269         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a0f0728501be9d4a351cb3988f5441178">MISCREG_DR0</a>, 0);
<a name="l00270"></a>00270         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a41a9ed961eb10c2dd5f5c5b156fd67d2">MISCREG_DR1</a>, 0);
<a name="l00271"></a>00271         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ac1d9c7c2d810cd735892947b39e7a451">MISCREG_DR2</a>, 0);
<a name="l00272"></a>00272         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67aed2fa86f63645dcfaa07937108e7aa8a">MISCREG_DR3</a>, 0);
<a name="l00273"></a>00273 
<a name="l00274"></a>00274         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a7dfee71b1a94f6cc70fce2ced630d7ca">MISCREG_DR6</a>, 0x00000000ffff0ff0ULL);
<a name="l00275"></a>00275         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a60cd30a0da849fdd1c95fb213670222f">MISCREG_DR7</a>, 0x0000000000000400ULL);
<a name="l00276"></a>00276 
<a name="l00277"></a>00277         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a7346c48560738adc54cb595c3cb544ea">MISCREG_MXCSR</a>, 0x1f80);
<a name="l00278"></a>00278 
<a name="l00279"></a>00279         <span class="comment">// Flag all elements on the x87 stack as empty.</span>
<a name="l00280"></a>00280         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67af78c79c66b0edd9c9f2fcb4b94209200">MISCREG_FTW</a>, 0xFFFF);
<a name="l00281"></a>00281 
<a name="l00282"></a>00282         <span class="comment">// Update the handy M5 Reg.</span>
<a name="l00283"></a>00283         tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a82930abd37514e1c9a8ca58861ae5fe5">MISCREG_M5_REG</a>, 0);
<a name="l00284"></a>00284         <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> entry = X86ISAInst::RomLabels::extern_label_initIntHalt;
<a name="l00285"></a>00285         <a class="code" href="namespaceX86ISA.html#aecb63c74e066ecd98e04d057e39028c9">pc</a>.upc(<a class="code" href="base_2types_8hh.html#a5a785ae473dda4e3a3de2cb688f208d9">romMicroPC</a>(entry));
<a name="l00286"></a>00286         <a class="code" href="namespaceX86ISA.html#aecb63c74e066ecd98e04d057e39028c9">pc</a>.nupc(<a class="code" href="base_2types_8hh.html#a5a785ae473dda4e3a3de2cb688f208d9">romMicroPC</a>(entry) + 1);
<a name="l00287"></a>00287         tc-&gt;<a class="code" href="classThreadContext.html#a1aaca26c0732d2191edbde1477d7ec13">pcState</a>(<a class="code" href="namespaceX86ISA.html#aecb63c74e066ecd98e04d057e39028c9">pc</a>);
<a name="l00288"></a>00288     }
</pre></div></p>

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/x86/<a class="el" href="arch_2x86_2faults_8hh_source.html">faults.hh</a></li>
<li>arch/x86/<a class="el" href="arch_2x86_2faults_8cc.html">faults.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
