{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551690987475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551690987483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 17:16:27 2019 " "Processing started: Mon Mar 04 17:16:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551690987483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1551690987483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta OV5640_SDRAM -c OV5640_SDRAM " "Command: quartus_sta OV5640_SDRAM -c OV5640_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1551690987483 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1551690987629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1551690988711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1551690988711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690988758 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690988758 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9l02 " "Entity dcfifo_9l02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551690989387 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551690989387 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1551690989387 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551690989387 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551690989387 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551690989387 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1551690989387 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1551690989387 ""}
{ "Info" "ISTA_SDC_FOUND" "OV5640_SDRAM.sdc " "Reading SDC File: 'OV5640_SDRAM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1551690989400 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1551690989402 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 49 pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at OV5640_SDRAM.sdc(49): pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989403 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 49 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at OV5640_SDRAM.sdc(49): pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989404 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989404 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(49): Argument -source is an empty collection" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989405 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 50 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at OV5640_SDRAM.sdc(50): pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989405 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -90.000 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  " "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -90.000 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989406 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989406 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 51 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] pin " "Ignored filter at OV5640_SDRAM.sdc(51): pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a pin" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989407 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 16 -divide_by 25 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  " "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 16 -divide_by 25 -master_clock \{clk\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989407 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock OV5640_SDRAM.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at OV5640_SDRAM.sdc(51): Argument -source is an empty collection" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 70 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at OV5640_SDRAM.sdc(70): pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 70 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(70): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989408 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 71 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(71): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989409 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 72 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(72): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989410 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 73 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(73): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989410 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989410 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 74 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] clock " "Ignored filter at OV5640_SDRAM.sdc(74): pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a clock" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 74 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(74): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989412 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 75 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(75): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989413 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 76 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(76): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989414 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 77 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(77): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989414 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 80 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(80): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989415 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 81 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(81): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989415 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 82 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(82): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989416 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 83 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(83): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989416 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 84 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(84): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989417 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989417 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 85 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(85): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989418 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 86 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(86): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989418 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 87 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(87): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989419 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 88 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(88): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989419 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 88 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(88): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 89 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(89): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989420 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 89 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(89): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 90 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(90): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989421 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 90 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(90): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 91 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(91): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989422 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 91 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(91): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 92 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(92): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989422 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 92 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(92): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 93 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(93): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989423 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 93 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(93): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 94 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(94): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989424 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 94 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(94): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 95 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(95): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989425 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 95 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(95): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 96 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(96): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989426 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 96 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(96): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 97 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(97): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989427 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 97 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(97): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 98 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(98): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989427 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 98 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(98): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 99 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(99): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989428 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 99 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(99): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 100 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(100): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989429 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 100 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(100): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 101 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(101): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989430 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 101 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(101): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 102 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(102): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989431 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 102 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(102): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 103 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(103): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989432 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 103 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(103): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] contains zero elements" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 129 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at OV5640_SDRAM.sdc(129): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 129 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path OV5640_SDRAM.sdc 129 Argument <to> is an empty collection " "Ignored set_false_path at OV5640_SDRAM.sdc(129): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989433 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 130 *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* keeper " "Ignored filter at OV5640_SDRAM.sdc(130): *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* could not be matched with a keeper" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path OV5640_SDRAM.sdc 130 Argument <to> is an empty collection " "Ignored set_false_path at OV5640_SDRAM.sdc(130): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*\}\]" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989434 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989434 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 131 *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* keeper " "Ignored filter at OV5640_SDRAM.sdc(131): *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* could not be matched with a keeper" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 131 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path OV5640_SDRAM.sdc 131 Argument <to> is an empty collection " "Ignored set_false_path at OV5640_SDRAM.sdc(131): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*\}\]" {  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551690989435 ""}  } { { "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/Verdvana/Desktop/pp/AC620_OV5640V2_SDRAM_TFT800_30FPS/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551690989435 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[2\] cmos_pclk " "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[2\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551690989444 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1551690989444 "|OV5640_SDRAM|cmos_pclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551690989447 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551690989447 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551690989447 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551690989447 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1551690989447 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1551690989738 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1551690989739 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551690989739 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690990290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690990290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690990290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690990290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690990290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690990290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690990290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690990290 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1551690990290 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1551690990290 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1551690990306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.823 " "Worst-case setup slack is 9.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.823               0.000 clk  " "    9.823               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.450               0.000 altera_reserved_tck  " "   42.450               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690990351 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1551690990358 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1551690990358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.251 " "Worst-case hold slack is -3.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.251              -6.484 clk  " "   -3.251              -6.484 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 altera_reserved_tck  " "    0.157               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690990362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.017 " "Worst-case recovery slack is 12.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.017               0.000 clk  " "   12.017               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.334               0.000 altera_reserved_tck  " "   97.334               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690990369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.829 " "Worst-case removal slack is 0.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.829               0.000 altera_reserved_tck  " "    0.829               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.800               0.000 clk  " "    2.800               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690990376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.897 " "Worst-case minimum pulse width slack is 8.897" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.897               0.000 clk  " "    8.897               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.774               0.000 altera_reserved_tck  " "   48.774               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690990381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690990381 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 86 synchronizer chains. " "Report Metastability: Found 86 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690990401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690990401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 86 " "Number of Synchronizer Chains Found: 86" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690990401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690990401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690990401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.950 ns " "Worst Case Available Settling Time: 17.950 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690990401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690990401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690990401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690990401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690990401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690990401 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551690990401 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1551690990406 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1551690990443 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1551690992390 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[2\] cmos_pclk " "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[2\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551690992541 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1551690992541 "|OV5640_SDRAM|cmos_pclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551690992544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551690992544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551690992544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551690992544 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1551690992544 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1551690992826 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1551690992827 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551690992827 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690993379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690993379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690993379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690993379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690993379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690993379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690993379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690993379 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1551690993379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.899 " "Worst-case setup slack is 9.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.899               0.000 clk  " "    9.899               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.595               0.000 altera_reserved_tck  " "   42.595               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690993407 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1551690993413 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1551690993413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.273 " "Worst-case hold slack is -3.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.273              -6.519 clk  " "   -3.273              -6.519 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 altera_reserved_tck  " "    0.143               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690993417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.260 " "Worst-case recovery slack is 12.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.260               0.000 clk  " "   12.260               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.452               0.000 altera_reserved_tck  " "   97.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690993424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.773 " "Worst-case removal slack is 0.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773               0.000 altera_reserved_tck  " "    0.773               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.720               0.000 clk  " "    2.720               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690993431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.926 " "Worst-case minimum pulse width slack is 8.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.926               0.000 clk  " "    8.926               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.798               0.000 altera_reserved_tck  " "   48.798               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690993435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690993435 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 86 synchronizer chains. " "Report Metastability: Found 86 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690993459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690993459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 86 " "Number of Synchronizer Chains Found: 86" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690993459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690993459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690993459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.961 ns " "Worst Case Available Settling Time: 17.961 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690993459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690993459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690993459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690993459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690993459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690993459 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551690993459 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1551690993465 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1551690993650 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1551690995397 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[2\] cmos_pclk " "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[2\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551690995538 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1551690995538 "|OV5640_SDRAM|cmos_pclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551690995542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551690995542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551690995542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551690995542 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1551690995542 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1551690995820 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1551690995821 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551690995821 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690996373 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690996373 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690996373 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690996373 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690996373 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690996373 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690996373 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690996373 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1551690996373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.597 " "Worst-case setup slack is 9.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.597               0.000 clk  " "    9.597               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.590               0.000 altera_reserved_tck  " "   45.590               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690996384 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1551690996395 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1551690996395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.792 " "Worst-case hold slack is -1.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.792              -3.573 clk  " "   -1.792              -3.573 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 altera_reserved_tck  " "    0.043               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690996399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.120 " "Worst-case recovery slack is 15.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.120               0.000 clk  " "   15.120               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.224               0.000 altera_reserved_tck  " "   98.224               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690996409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.417 " "Worst-case removal slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 altera_reserved_tck  " "    0.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.900               0.000 clk  " "    1.900               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690996417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.507 " "Worst-case minimum pulse width slack is 8.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.507               0.000 clk  " "    8.507               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.528               0.000 altera_reserved_tck  " "   48.528               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690996422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690996422 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 86 synchronizer chains. " "Report Metastability: Found 86 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690996441 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690996441 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 86 " "Number of Synchronizer Chains Found: 86" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690996441 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690996441 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690996441 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.776 ns " "Worst Case Available Settling Time: 18.776 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690996441 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690996441 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690996441 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690996441 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690996441 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690996441 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551690996441 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1551690996446 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[2\] cmos_pclk " "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_9l02:auto_generated\|delayed_wrptr_g\[2\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551690996688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1551690996688 "|OV5640_SDRAM|cmos_pclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551690996691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551690996691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551690996691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551690996691 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1551690996691 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1551690996969 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1551690996970 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551690996970 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690997519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Rise) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690997519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.310 " "Setup clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690997519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold altera_reserved_tck (Rise) altera_reserved_tck (Fall) 0.020 0.270 " "Hold clock transfer from altera_reserved_tck (Rise) to altera_reserved_tck (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690997519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690997519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690997519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.020 0.190 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690997519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.020 0.190 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551690997519 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1551690997519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.558 " "Worst-case setup slack is 9.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.558               0.000 clk  " "    9.558               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.110               0.000 altera_reserved_tck  " "   46.110               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690997529 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1551690997535 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1551690997535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.768 " "Worst-case hold slack is -1.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.768              -3.522 clk  " "   -1.768              -3.522 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 altera_reserved_tck  " "    0.029               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690997539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.528 " "Worst-case recovery slack is 15.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.528               0.000 clk  " "   15.528               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.423               0.000 altera_reserved_tck  " "   98.423               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690997546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.368 " "Worst-case removal slack is 0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 altera_reserved_tck  " "    0.368               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.700               0.000 clk  " "    1.700               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690997553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.461 " "Worst-case minimum pulse width slack is 8.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.461               0.000 clk  " "    8.461               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.538               0.000 altera_reserved_tck  " "   48.538               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551690997556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551690997556 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 86 synchronizer chains. " "Report Metastability: Found 86 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690997574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690997574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 86 " "Number of Synchronizer Chains Found: 86" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690997574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690997574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.651" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690997574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.868 ns " "Worst Case Available Settling Time: 18.868 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690997574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690997574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690997574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690997574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690997574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551690997574 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551690997574 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1551690999382 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1551690999384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 84 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5240 " "Peak virtual memory: 5240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551690999487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 17:16:39 2019 " "Processing ended: Mon Mar 04 17:16:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551690999487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551690999487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551690999487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1551690999487 ""}
