// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=192, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception1911[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1951[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 192, 1, 1
.minnctapersm 4
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<318>;
	.reg .b16 	%rs<180>;
	.reg .b32 	%r<3093>;
	.reg .f32 	%f<790>;
	.reg .b64 	%rd<337>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r281, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd12, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r290, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p4, %r290, 13919;
	@%p4 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd13, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r282, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r291, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	mul.lo.s32 	%r5, %r4, 192;
	or.b32  	%r292, %r2, %r291;
	add.s32 	%r293, %r292, %r5;
	mul.wide.u32 	%rd20, %r293, 4;
	add.s64 	%rd6, %rd13, %rd20;
	mov.u32 	%r294, 1;
	st.global.u32 	[%rd6], %r294;
	setp.gt.u32 	%p5, %r282, 16383;
	@%p5 bra 	$L__BB0_6;
// %bb.3:                               // %L122
	ld.param.u32 	%r283, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p6, %r283, %r282;
	setp.gt.s32 	%p7, %r283, 32767;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_6;
// %bb.4:                               // %L129
	ld.param.u32 	%r284, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r283, %r282;
	mad.lo.s32 	%r295, %r6, -1431655765, 715827872;
	shf.r.wrap.b32 	%r296, %r295, %r295, 4;
	setp.gt.u32 	%p9, %r296, 89478484;
	setp.gt.u32 	%p10, %r284, 511;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_6;
// %bb.5:                               // %L140
	ld.param.u32 	%r285, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p12, %r285, %r284;
	setp.lt.s32 	%p13, %r285, 1024;
	and.pred  	%p14, %p12, %p13;
	@%p14 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r297, %r285, %r284;
	shr.s32 	%r298, %r6, 31;
	shr.u32 	%r299, %r298, 25;
	add.s32 	%r300, %r6, %r299;
	shr.s32 	%r301, %r300, 7;
	setp.eq.s32 	%p15, %r297, %r301;
	@%p15 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L262
	ld.param.u32 	%r286, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p16, %r286, 0;
	@%p16 bra 	$L__BB0_13;
// %bb.9:                               // %L264
	ld.param.u32 	%r287, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p17, %r287, %r286;
	setp.gt.s32 	%p18, %r287, 256;
	or.pred  	%p19, %p17, %p18;
	@%p19 bra 	$L__BB0_13;
// %bb.10:                              // %L274
	ld.param.u32 	%r288, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r7, %r287, %r286;
	and.b32  	%r302, %r7, 1;
	setp.eq.b32 	%p20, %r302, 1;
	setp.lt.s32 	%p21, %r288, 0;
	or.pred  	%p22, %p20, %p21;
	@%p22 bra 	$L__BB0_13;
// %bb.11:                              // %L280
	ld.param.u32 	%r289, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p23, %r289, %r288;
	setp.gt.s32 	%p24, %r289, 4096;
	or.pred  	%p25, %p23, %p24;
	@%p25 bra 	$L__BB0_13;
// %bb.12:                              // %L290
	sub.s32 	%r303, %r289, %r288;
	and.b32  	%r304, %r303, 1;
	setp.eq.b32 	%p26, %r304, 1;
	not.pred 	%p27, %p26;
	setp.eq.s32 	%p28, %r303, %r7;
	and.pred  	%p29, %p27, %p28;
	@%p29 bra 	$L__BB0_175;
	bra.uni 	$L__BB0_13;
$L__BB0_175:                            // %pass162
	and.b32  	%r144, %r291, 3;
	shr.u32 	%r145, %r291, 2;
	mul.lo.s32 	%r305, %r144, %r145;
	and.b32  	%r306, %r305, 7;
	cvt.rn.f32.s32 	%f205, %r306;
	mov.f32 	%f206, 0f40800000;
	div.approx.f32 	%f169, %f205, %f206;
	abs.f32 	%f788, %f169;
	setp.lt.f32 	%p30, %f788, 0f40000000;
	setp.gtu.f32 	%p317, %f788, 0f4B800000;
	mov.f32 	%f784, %f788;
	@%p30 bra 	$L__BB0_187;
// %bb.176:
	@%p317 bra 	$L__BB0_183;
	bra.uni 	$L__BB0_177;
$L__BB0_183:
	mov.b32 	%r147, %f788;
	and.b32  	%r307, %r147, 8388607;
	or.b32  	%r3076, %r307, 1065353216;
	mov.b32 	%f783, %r3076;
	add.s32 	%r308, %r147, -1073741824;
	and.b32  	%r3077, %r308, -8388608;
	setp.eq.s32 	%p37, %r3077, 0;
	@%p37 bra 	$L__BB0_186;
// %bb.184:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f216, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f215,%f216;
	// end inline asm
$L__BB0_185:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r309, %r3077, 192937984;
	add.s32 	%r310, %r3076, %r309;
	mov.b32 	%f217, %r310;
	mul.f32 	%f218, %f215, %f217;
	sub.f32 	%f219, %f217, %f218;
	fma.rn.f32 	%f220, %f219, %f215, %f218;
	sub.f32 	%f221, %f217, %f220;
	fma.rz.f32 	%f222, %f221, %f215, %f220;
	cvt.rzi.f32.f32 	%f223, %f222;
	sub.f32 	%f783, %f217, %f223;
	sub.s32 	%r3077, %r3077, %r309;
	mov.b32 	%r3076, %f783;
	setp.ne.s32 	%p38, %r3077, 0;
	setp.ne.s32 	%p39, %r3076, 0;
	and.pred  	%p40, %p38, %p39;
	@%p40 bra 	$L__BB0_185;
$L__BB0_186:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p41, %r147, 2139095039;
	selp.f32 	%f224, 0f7FFFFFFF, 0f4B800000, %p41;
	mul.f32 	%f225, %f783, 0f34000000;
	mul.f32 	%f784, %f224, %f225;
	bra.uni 	$L__BB0_187;
$L__BB0_177:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f207, 0f40000000;
	div.approx.f32 	%f208, %f788, %f207;
	cvt.rzi.f32.f32 	%f782, %f208;
	fma.rn.f32 	%f172, %f782, 0fC0000000, %f788;
	mov.b32 	%r146, %f172;
	setp.lt.u32 	%p32, %r146, 1073741824;
	@%p32 bra 	$L__BB0_182;
// %bb.178:
	setp.lt.u32 	%p33, %r146, -2147483647;
	@%p33 bra 	$L__BB0_180;
// %bb.179:
	add.f32 	%f213, %f782, 0fBF800000;
	setp.lt.f32 	%p36, %f172, 0fC0000000;
	add.f32 	%f214, %f213, 0fBF800000;
	selp.f32 	%f782, %f214, %f213, %p36;
	bra.uni 	$L__BB0_182;
$L__BB0_180:
	add.f32 	%f782, %f782, 0f3F800000;
	setp.ltu.f32 	%p34, %f172, 0f40800000;
	@%p34 bra 	$L__BB0_182;
// %bb.181:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f209, %f782, 0f3F800000;
	fma.rn.f32 	%f211, %f207, 0fC0400000, %f172;
	setp.ge.f32 	%p35, %f211, 0f00000000;
	add.f32 	%f212, %f209, 0f3F800000;
	selp.f32 	%f782, %f212, %f209, %p35;
$L__BB0_182:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f784, %f782, 0fC0000000, %f788;
$L__BB0_187:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f226, %f784;
	setp.gtu.f32 	%p42, %f226, 0f7F800000;
	mov.b32 	%r311, %f169;
	and.b32  	%r154, %r311, -2147483648;
	@%p42 bra 	$L__BB0_189;
// %bb.188:
	mov.b32 	%r312, %f784;
	or.b32  	%r313, %r154, %r312;
	mov.b32 	%f784, %r313;
$L__BB0_189:                            // %__nv_fmodf.exit
	shl.b32 	%r157, %r291, 1;
	and.b32  	%r158, %r157, 2;
	mul.lo.s32 	%r328, %r158, %r145;
	cvt.rn.f32.s32 	%f259, %r328;
	mov.f32 	%f260, 0f41400000;
	div.approx.f32 	%f186, %f259, %f260;
	abs.f32 	%f734, %f186;
	setp.lt.f32 	%p50, %f734, 0f40000000;
	@%p50 bra 	$L__BB0_25;
// %bb.14:
	setp.gtu.f32 	%p51, %f734, 0f4B800000;
	@%p51 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_15;
$L__BB0_21:
	mov.b32 	%r9, %f734;
	and.b32  	%r329, %r9, 8388607;
	or.b32  	%r3026, %r329, 1065353216;
	mov.b32 	%f733, %r3026;
	add.s32 	%r330, %r9, -1073741824;
	and.b32  	%r3027, %r330, -8388608;
	setp.eq.s32 	%p57, %r3027, 0;
	@%p57 bra 	$L__BB0_24;
// %bb.22:                              // %__nv_fmaf_rn.exit4.i.i.i1988.preheader
	mov.f32 	%f270, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f269,%f270;
	// end inline asm
$L__BB0_23:                             // %__nv_fmaf_rn.exit4.i.i.i1988
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r331, %r3027, 192937984;
	add.s32 	%r332, %r3026, %r331;
	mov.b32 	%f271, %r332;
	mul.f32 	%f272, %f269, %f271;
	sub.f32 	%f273, %f271, %f272;
	fma.rn.f32 	%f274, %f273, %f269, %f272;
	sub.f32 	%f275, %f271, %f274;
	fma.rz.f32 	%f276, %f275, %f269, %f274;
	cvt.rzi.f32.f32 	%f277, %f276;
	sub.f32 	%f733, %f271, %f277;
	sub.s32 	%r3027, %r3027, %r331;
	mov.b32 	%r3026, %f733;
	setp.ne.s32 	%p58, %r3027, 0;
	setp.ne.s32 	%p59, %r3026, 0;
	and.pred  	%p60, %p58, %p59;
	@%p60 bra 	$L__BB0_23;
$L__BB0_24:                             // %__internal_fmodf_slowpath_mod.exit.i.i1990
	setp.gt.u32 	%p61, %r9, 2139095039;
	selp.f32 	%f278, 0f7FFFFFFF, 0f4B800000, %p61;
	mul.f32 	%f279, %f733, 0f34000000;
	mul.f32 	%f734, %f278, %f279;
	bra.uni 	$L__BB0_25;
$L__BB0_15:                             // %__nv_fast_fdividef.exit.i.i.i1967
	mov.f32 	%f261, 0f40000000;
	div.approx.f32 	%f262, %f734, %f261;
	cvt.rzi.f32.f32 	%f732, %f262;
	fma.rn.f32 	%f2, %f732, 0fC0000000, %f734;
	mov.b32 	%r8, %f2;
	setp.lt.u32 	%p52, %r8, 1073741824;
	@%p52 bra 	$L__BB0_20;
// %bb.16:
	setp.lt.u32 	%p53, %r8, -2147483647;
	@%p53 bra 	$L__BB0_18;
// %bb.17:
	add.f32 	%f267, %f732, 0fBF800000;
	setp.lt.f32 	%p56, %f2, 0fC0000000;
	add.f32 	%f268, %f267, 0fBF800000;
	selp.f32 	%f732, %f268, %f267, %p56;
	bra.uni 	$L__BB0_20;
$L__BB0_18:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p54, %f2, 0f40800000;
	@%p54 bra 	$L__BB0_20;
// %bb.19:                              // %__nv_fmaf_rn.exit.i.i.i1971
	add.f32 	%f263, %f732, 0f3F800000;
	fma.rn.f32 	%f265, %f261, 0fC0400000, %f2;
	setp.ge.f32 	%p55, %f265, 0f00000000;
	add.f32 	%f266, %f263, 0f3F800000;
	selp.f32 	%f732, %f266, %f263, %p55;
$L__BB0_20:                             // %__internal_fmodf_fastpath_quot.exit.i.i1974
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_25:                             // %__internal_fmodf_kernel.exit.i1993
	or.b32  	%r159, %r158, 1;
	abs.f32 	%f280, %f734;
	setp.gtu.f32 	%p62, %f280, 0f7F800000;
	@%p62 bra 	$L__BB0_27;
// %bb.26:
	mov.b32 	%r333, %f186;
	and.b32  	%r334, %r333, -2147483648;
	mov.b32 	%r335, %f734;
	or.b32  	%r336, %r334, %r335;
	mov.b32 	%f734, %r336;
$L__BB0_27:                             // %__nv_fmodf.exit1994
	mov.f32 	%f250, 0f00000000;
	setp.eq.s32 	%p70, %r159, 3;
	mov.f32 	%f37, %f250;
	mov.f32 	%f38, %f250;
	@%p70 bra 	$L__BB0_43;
// %bb.28:                              // %L531
	mul.lo.s32 	%r345, %r159, %r145;
	mul.hi.u32 	%r346, %r345, -1431655765;
	shr.u32 	%r347, %r346, 4;
	mul.lo.s32 	%r348, %r347, 24;
	sub.s32 	%r349, %r345, %r348;
	cvt.rn.f32.s32 	%f311, %r349;
	div.approx.f32 	%f18, %f311, %f260;
	abs.f32 	%f738, %f18;
	setp.lt.f32 	%p71, %f738, 0f40000000;
	@%p71 bra 	$L__BB0_40;
// %bb.29:
	setp.gtu.f32 	%p72, %f738, 0f4B800000;
	@%p72 bra 	$L__BB0_36;
	bra.uni 	$L__BB0_30;
$L__BB0_36:
	mov.b32 	%r17, %f738;
	and.b32  	%r350, %r17, 8388607;
	or.b32  	%r3028, %r350, 1065353216;
	mov.b32 	%f737, %r3028;
	add.s32 	%r351, %r17, -1073741824;
	and.b32  	%r3029, %r351, -8388608;
	setp.eq.s32 	%p78, %r3029, 0;
	@%p78 bra 	$L__BB0_39;
// %bb.37:                              // %__nv_fmaf_rn.exit4.i.i.i2019.preheader
	mov.f32 	%f322, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f321,%f322;
	// end inline asm
$L__BB0_38:                             // %__nv_fmaf_rn.exit4.i.i.i2019
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r352, %r3029, 192937984;
	add.s32 	%r353, %r3028, %r352;
	mov.b32 	%f323, %r353;
	mul.f32 	%f324, %f321, %f323;
	sub.f32 	%f325, %f323, %f324;
	fma.rn.f32 	%f326, %f325, %f321, %f324;
	sub.f32 	%f327, %f323, %f326;
	fma.rz.f32 	%f328, %f327, %f321, %f326;
	cvt.rzi.f32.f32 	%f329, %f328;
	sub.f32 	%f737, %f323, %f329;
	sub.s32 	%r3029, %r3029, %r352;
	mov.b32 	%r3028, %f737;
	setp.ne.s32 	%p79, %r3029, 0;
	setp.ne.s32 	%p80, %r3028, 0;
	and.pred  	%p81, %p79, %p80;
	@%p81 bra 	$L__BB0_38;
$L__BB0_39:                             // %__internal_fmodf_slowpath_mod.exit.i.i2021
	setp.gt.u32 	%p82, %r17, 2139095039;
	selp.f32 	%f330, 0f7FFFFFFF, 0f4B800000, %p82;
	mul.f32 	%f331, %f737, 0f34000000;
	mul.f32 	%f738, %f330, %f331;
	bra.uni 	$L__BB0_40;
$L__BB0_30:                             // %__nv_fast_fdividef.exit.i.i.i1998
	mov.f32 	%f313, 0f40000000;
	div.approx.f32 	%f314, %f738, %f313;
	cvt.rzi.f32.f32 	%f736, %f314;
	fma.rn.f32 	%f21, %f736, 0fC0000000, %f738;
	mov.b32 	%r16, %f21;
	setp.lt.u32 	%p73, %r16, 1073741824;
	@%p73 bra 	$L__BB0_35;
// %bb.31:
	setp.lt.u32 	%p74, %r16, -2147483647;
	@%p74 bra 	$L__BB0_33;
// %bb.32:
	add.f32 	%f319, %f736, 0fBF800000;
	setp.lt.f32 	%p77, %f21, 0fC0000000;
	add.f32 	%f320, %f319, 0fBF800000;
	selp.f32 	%f736, %f320, %f319, %p77;
	bra.uni 	$L__BB0_35;
$L__BB0_33:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p75, %f21, 0f40800000;
	@%p75 bra 	$L__BB0_35;
// %bb.34:                              // %__nv_fmaf_rn.exit.i.i.i2002
	add.f32 	%f315, %f736, 0f3F800000;
	fma.rn.f32 	%f317, %f313, 0fC0400000, %f21;
	setp.ge.f32 	%p76, %f317, 0f00000000;
	add.f32 	%f318, %f315, 0f3F800000;
	selp.f32 	%f736, %f318, %f315, %p76;
$L__BB0_35:                             // %__internal_fmodf_fastpath_quot.exit.i.i2005
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_40:                             // %__internal_fmodf_kernel.exit.i2024
	abs.f32 	%f332, %f738;
	setp.gtu.f32 	%p83, %f332, 0f7F800000;
	@%p83 bra 	$L__BB0_42;
// %bb.41:
	mov.b32 	%r354, %f18;
	and.b32  	%r355, %r354, -2147483648;
	mov.b32 	%r356, %f738;
	or.b32  	%r357, %r355, %r356;
	mov.b32 	%f738, %r357;
$L__BB0_42:                             // %__nv_fmodf.exit2025
	add.f32 	%f333, %f738, %f738;
	mov.b32 	%r358, %f333;
	and.b32  	%r359, %r358, -2147483648;
	or.b32  	%r360, %r359, 1056964608;
	mov.b32 	%f334, %r360;
	add.f32 	%f335, %f333, %f334;
	cvt.rzi.f32.f32 	%f336, %f335;
	abs.f32 	%f337, %f333;
	setp.gt.f32 	%p84, %f337, 0f4B000000;
	selp.f32 	%f338, %f333, %f336, %p84;
	cvt.rzi.f32.f32 	%f339, %f333;
	setp.lt.f32 	%p85, %f337, 0f3F000000;
	selp.f32 	%f340, %f339, %f338, %p85;
	cvt.rzi.s32.f32 	%r361, %f340;
	fma.rn.f32 	%f341, %f340, 0fBF000000, %f738;
	mul.f32 	%f342, %f341, %f341;
	fma.rn.f32 	%f343, %f342, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f344, %f342, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f345, %f343, %f342, 0fC0A55DF6;
	fma.rn.f32 	%f346, %f344, %f342, 0f4081E0CF;
	fma.rn.f32 	%f347, %f342, %f341, 0f00000000;
	fma.rn.f32 	%f348, %f346, %f342, 0fC09DE9E6;
	fma.rn.f32 	%f349, %f345, %f347, 0f00000000;
	fma.rn.f32 	%f350, %f348, %f342, 0f3F800000;
	fma.rn.f32 	%f351, %f341, 0f40490FDB, %f349;
	and.b32  	%r362, %r361, 1;
	setp.eq.b32 	%p86, %r362, 1;
	selp.f32 	%f352, %f350, %f351, %p86;
	selp.f32 	%f353, %f351, %f350, %p86;
	and.b32  	%r363, %r361, 2;
	setp.eq.s32 	%p87, %r363, 0;
	neg.f32 	%f354, %f352;
	selp.f32 	%f355, %f352, %f354, %p87;
	add.s32 	%r364, %r361, 1;
	and.b32  	%r365, %r364, 2;
	setp.eq.s32 	%p88, %r365, 0;
	mov.f32 	%f356, 0f00000000;
	sub.f32 	%f357, %f356, %f353;
	selp.f32 	%f358, %f353, %f357, %p88;
	cvt.rzi.f32.f32 	%f359, %f738;
	setp.eq.f32 	%p89, %f359, %f738;
	mul.f32 	%f360, %f738, 0f00000000;
	selp.f32 	%f38, %f360, %f355, %p89;
	abs.f32 	%f361, %f738;
	setp.gt.f32 	%p90, %f361, 0f4B800000;
	add.f32 	%f362, %f38, 0f3F800000;
	selp.f32 	%f37, %f362, %f358, %p90;
$L__BB0_43:                             // %L565
	and.b32  	%r26, %r145, 3;
	setp.eq.s32 	%p91, %r26, 3;
	mov.f32 	%f731, 0f3FC00000;
	mov.f32 	%f746, %f250;
	mov.f32 	%f755, %f250;
	@%p91 bra 	$L__BB0_59;
// %bb.44:                              // %L603
	mul.lo.s32 	%r372, %r158, %r26;
	cvt.u16.u32 	%rs9, %r372;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 9;
	mul.lo.s16 	%rs12, %rs11, 3;
	sub.s16 	%rs13, %rs9, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f364, %rs14;
	div.approx.f32 	%f39, %f364, %f731;
	abs.f32 	%f744, %f39;
	setp.lt.f32 	%p92, %f744, 0f40000000;
	@%p92 bra 	$L__BB0_56;
// %bb.45:
	setp.gtu.f32 	%p93, %f744, 0f4B800000;
	@%p93 bra 	$L__BB0_52;
	bra.uni 	$L__BB0_46;
$L__BB0_52:
	mov.b32 	%r28, %f744;
	and.b32  	%r373, %r28, 8388607;
	or.b32  	%r3030, %r373, 1065353216;
	mov.b32 	%f743, %r3030;
	add.s32 	%r374, %r28, -1073741824;
	and.b32  	%r3031, %r374, -8388608;
	setp.eq.s32 	%p99, %r3031, 0;
	@%p99 bra 	$L__BB0_55;
// %bb.53:                              // %__nv_fmaf_rn.exit4.i.i.i2050.preheader
	mov.f32 	%f375, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f374,%f375;
	// end inline asm
$L__BB0_54:                             // %__nv_fmaf_rn.exit4.i.i.i2050
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r375, %r3031, 192937984;
	add.s32 	%r376, %r3030, %r375;
	mov.b32 	%f376, %r376;
	mul.f32 	%f377, %f374, %f376;
	sub.f32 	%f378, %f376, %f377;
	fma.rn.f32 	%f379, %f378, %f374, %f377;
	sub.f32 	%f380, %f376, %f379;
	fma.rz.f32 	%f381, %f380, %f374, %f379;
	cvt.rzi.f32.f32 	%f382, %f381;
	sub.f32 	%f743, %f376, %f382;
	sub.s32 	%r3031, %r3031, %r375;
	mov.b32 	%r3030, %f743;
	setp.ne.s32 	%p100, %r3031, 0;
	setp.ne.s32 	%p101, %r3030, 0;
	and.pred  	%p102, %p100, %p101;
	@%p102 bra 	$L__BB0_54;
$L__BB0_55:                             // %__internal_fmodf_slowpath_mod.exit.i.i2052
	setp.gt.u32 	%p103, %r28, 2139095039;
	selp.f32 	%f383, 0f7FFFFFFF, 0f4B800000, %p103;
	mul.f32 	%f384, %f743, 0f34000000;
	mul.f32 	%f744, %f383, %f384;
	bra.uni 	$L__BB0_56;
$L__BB0_46:                             // %__nv_fast_fdividef.exit.i.i.i2029
	mov.f32 	%f366, 0f40000000;
	div.approx.f32 	%f367, %f744, %f366;
	cvt.rzi.f32.f32 	%f742, %f367;
	fma.rn.f32 	%f42, %f742, 0fC0000000, %f744;
	mov.b32 	%r27, %f42;
	setp.lt.u32 	%p94, %r27, 1073741824;
	@%p94 bra 	$L__BB0_51;
// %bb.47:
	setp.lt.u32 	%p95, %r27, -2147483647;
	@%p95 bra 	$L__BB0_49;
// %bb.48:
	add.f32 	%f372, %f742, 0fBF800000;
	setp.lt.f32 	%p98, %f42, 0fC0000000;
	add.f32 	%f373, %f372, 0fBF800000;
	selp.f32 	%f742, %f373, %f372, %p98;
	bra.uni 	$L__BB0_51;
$L__BB0_49:
	add.f32 	%f742, %f742, 0f3F800000;
	setp.ltu.f32 	%p96, %f42, 0f40800000;
	@%p96 bra 	$L__BB0_51;
// %bb.50:                              // %__nv_fmaf_rn.exit.i.i.i2033
	add.f32 	%f368, %f742, 0f3F800000;
	fma.rn.f32 	%f370, %f366, 0fC0400000, %f42;
	setp.ge.f32 	%p97, %f370, 0f00000000;
	add.f32 	%f371, %f368, 0f3F800000;
	selp.f32 	%f742, %f371, %f368, %p97;
$L__BB0_51:                             // %__internal_fmodf_fastpath_quot.exit.i.i2036
	fma.rn.f32 	%f744, %f742, 0fC0000000, %f744;
$L__BB0_56:                             // %__internal_fmodf_kernel.exit.i2055
	abs.f32 	%f385, %f744;
	setp.gtu.f32 	%p104, %f385, 0f7F800000;
	@%p104 bra 	$L__BB0_58;
// %bb.57:
	mov.b32 	%r377, %f39;
	and.b32  	%r378, %r377, -2147483648;
	mov.b32 	%r379, %f744;
	or.b32  	%r380, %r378, %r379;
	mov.b32 	%f744, %r380;
$L__BB0_58:                             // %__nv_fmodf.exit2056
	add.f32 	%f386, %f744, %f744;
	mov.b32 	%r381, %f386;
	and.b32  	%r382, %r381, -2147483648;
	or.b32  	%r383, %r382, 1056964608;
	mov.b32 	%f387, %r383;
	add.f32 	%f388, %f386, %f387;
	cvt.rzi.f32.f32 	%f389, %f388;
	abs.f32 	%f390, %f386;
	setp.gt.f32 	%p105, %f390, 0f4B000000;
	selp.f32 	%f391, %f386, %f389, %p105;
	cvt.rzi.f32.f32 	%f392, %f386;
	setp.lt.f32 	%p106, %f390, 0f3F000000;
	selp.f32 	%f393, %f392, %f391, %p106;
	cvt.rzi.s32.f32 	%r384, %f393;
	fma.rn.f32 	%f394, %f393, 0fBF000000, %f744;
	mul.f32 	%f395, %f394, %f394;
	fma.rn.f32 	%f396, %f395, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f397, %f395, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f398, %f396, %f395, 0fC0A55DF6;
	fma.rn.f32 	%f399, %f397, %f395, 0f4081E0CF;
	fma.rn.f32 	%f400, %f395, %f394, 0f00000000;
	fma.rn.f32 	%f401, %f399, %f395, 0fC09DE9E6;
	fma.rn.f32 	%f402, %f398, %f400, 0f00000000;
	fma.rn.f32 	%f403, %f401, %f395, 0f3F800000;
	fma.rn.f32 	%f404, %f394, 0f40490FDB, %f402;
	and.b32  	%r385, %r384, 1;
	setp.eq.b32 	%p107, %r385, 1;
	selp.f32 	%f405, %f403, %f404, %p107;
	selp.f32 	%f406, %f404, %f403, %p107;
	and.b32  	%r386, %r384, 2;
	setp.eq.s32 	%p108, %r386, 0;
	neg.f32 	%f407, %f405;
	selp.f32 	%f408, %f405, %f407, %p108;
	add.s32 	%r387, %r384, 1;
	and.b32  	%r388, %r387, 2;
	setp.eq.s32 	%p109, %r388, 0;
	mov.f32 	%f409, 0f00000000;
	sub.f32 	%f410, %f409, %f406;
	selp.f32 	%f411, %f406, %f410, %p109;
	cvt.rzi.f32.f32 	%f412, %f744;
	setp.eq.f32 	%p110, %f412, %f744;
	mul.f32 	%f413, %f744, 0f00000000;
	selp.f32 	%f755, %f413, %f408, %p110;
	abs.f32 	%f414, %f744;
	setp.gt.f32 	%p111, %f414, 0f4B800000;
	add.f32 	%f415, %f755, 0f3F800000;
	selp.f32 	%f746, %f415, %f411, %p111;
$L__BB0_59:                             // %L637
	or.pred  	%p114, %p70, %p91;
	mov.f32 	%f752, %f250;
	mov.f32 	%f757, %f250;
	@%p114 bra 	$L__BB0_75;
// %bb.60:                              // %L645
	mul.lo.s32 	%r389, %r159, %r26;
	mul.hi.u32 	%r390, %r389, -1431655765;
	shr.u32 	%r391, %r390, 1;
	mul.lo.s32 	%r392, %r391, 3;
	sub.s32 	%r393, %r389, %r392;
	cvt.rn.f32.s32 	%f417, %r393;
	div.approx.f32 	%f60, %f417, %f731;
	abs.f32 	%f750, %f60;
	setp.lt.f32 	%p115, %f750, 0f40000000;
	@%p115 bra 	$L__BB0_72;
// %bb.61:
	setp.gtu.f32 	%p116, %f750, 0f4B800000;
	@%p116 bra 	$L__BB0_68;
	bra.uni 	$L__BB0_62;
$L__BB0_68:
	mov.b32 	%r36, %f750;
	and.b32  	%r394, %r36, 8388607;
	or.b32  	%r3032, %r394, 1065353216;
	mov.b32 	%f749, %r3032;
	add.s32 	%r395, %r36, -1073741824;
	and.b32  	%r3033, %r395, -8388608;
	setp.eq.s32 	%p122, %r3033, 0;
	@%p122 bra 	$L__BB0_71;
// %bb.69:                              // %__nv_fmaf_rn.exit4.i.i.i2081.preheader
	mov.f32 	%f428, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f427,%f428;
	// end inline asm
$L__BB0_70:                             // %__nv_fmaf_rn.exit4.i.i.i2081
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r396, %r3033, 192937984;
	add.s32 	%r397, %r3032, %r396;
	mov.b32 	%f429, %r397;
	mul.f32 	%f430, %f427, %f429;
	sub.f32 	%f431, %f429, %f430;
	fma.rn.f32 	%f432, %f431, %f427, %f430;
	sub.f32 	%f433, %f429, %f432;
	fma.rz.f32 	%f434, %f433, %f427, %f432;
	cvt.rzi.f32.f32 	%f435, %f434;
	sub.f32 	%f749, %f429, %f435;
	sub.s32 	%r3033, %r3033, %r396;
	mov.b32 	%r3032, %f749;
	setp.ne.s32 	%p123, %r3033, 0;
	setp.ne.s32 	%p124, %r3032, 0;
	and.pred  	%p125, %p123, %p124;
	@%p125 bra 	$L__BB0_70;
$L__BB0_71:                             // %__internal_fmodf_slowpath_mod.exit.i.i2083
	setp.gt.u32 	%p126, %r36, 2139095039;
	selp.f32 	%f436, 0f7FFFFFFF, 0f4B800000, %p126;
	mul.f32 	%f437, %f749, 0f34000000;
	mul.f32 	%f750, %f436, %f437;
	bra.uni 	$L__BB0_72;
$L__BB0_62:                             // %__nv_fast_fdividef.exit.i.i.i2060
	mov.f32 	%f419, 0f40000000;
	div.approx.f32 	%f420, %f750, %f419;
	cvt.rzi.f32.f32 	%f748, %f420;
	fma.rn.f32 	%f63, %f748, 0fC0000000, %f750;
	mov.b32 	%r35, %f63;
	setp.lt.u32 	%p117, %r35, 1073741824;
	@%p117 bra 	$L__BB0_67;
// %bb.63:
	setp.lt.u32 	%p118, %r35, -2147483647;
	@%p118 bra 	$L__BB0_65;
// %bb.64:
	add.f32 	%f425, %f748, 0fBF800000;
	setp.lt.f32 	%p121, %f63, 0fC0000000;
	add.f32 	%f426, %f425, 0fBF800000;
	selp.f32 	%f748, %f426, %f425, %p121;
	bra.uni 	$L__BB0_67;
$L__BB0_65:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p119, %f63, 0f40800000;
	@%p119 bra 	$L__BB0_67;
// %bb.66:                              // %__nv_fmaf_rn.exit.i.i.i2064
	add.f32 	%f421, %f748, 0f3F800000;
	fma.rn.f32 	%f423, %f419, 0fC0400000, %f63;
	setp.ge.f32 	%p120, %f423, 0f00000000;
	add.f32 	%f424, %f421, 0f3F800000;
	selp.f32 	%f748, %f424, %f421, %p120;
$L__BB0_67:                             // %__internal_fmodf_fastpath_quot.exit.i.i2067
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_72:                             // %__internal_fmodf_kernel.exit.i2086
	abs.f32 	%f438, %f750;
	setp.gtu.f32 	%p127, %f438, 0f7F800000;
	@%p127 bra 	$L__BB0_74;
// %bb.73:
	mov.b32 	%r398, %f60;
	and.b32  	%r399, %r398, -2147483648;
	mov.b32 	%r400, %f750;
	or.b32  	%r401, %r399, %r400;
	mov.b32 	%f750, %r401;
$L__BB0_74:                             // %__nv_fmodf.exit2087
	add.f32 	%f439, %f750, %f750;
	mov.b32 	%r402, %f439;
	and.b32  	%r403, %r402, -2147483648;
	or.b32  	%r404, %r403, 1056964608;
	mov.b32 	%f440, %r404;
	add.f32 	%f441, %f439, %f440;
	cvt.rzi.f32.f32 	%f442, %f441;
	abs.f32 	%f443, %f439;
	setp.gt.f32 	%p128, %f443, 0f4B000000;
	selp.f32 	%f444, %f439, %f442, %p128;
	cvt.rzi.f32.f32 	%f445, %f439;
	setp.lt.f32 	%p129, %f443, 0f3F000000;
	selp.f32 	%f446, %f445, %f444, %p129;
	cvt.rzi.s32.f32 	%r405, %f446;
	fma.rn.f32 	%f447, %f446, 0fBF000000, %f750;
	mul.f32 	%f448, %f447, %f447;
	fma.rn.f32 	%f449, %f448, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f450, %f448, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f451, %f449, %f448, 0fC0A55DF6;
	fma.rn.f32 	%f452, %f450, %f448, 0f4081E0CF;
	fma.rn.f32 	%f453, %f448, %f447, 0f00000000;
	fma.rn.f32 	%f454, %f452, %f448, 0fC09DE9E6;
	fma.rn.f32 	%f455, %f451, %f453, 0f00000000;
	fma.rn.f32 	%f456, %f454, %f448, 0f3F800000;
	fma.rn.f32 	%f457, %f447, 0f40490FDB, %f455;
	and.b32  	%r406, %r405, 1;
	setp.eq.b32 	%p130, %r406, 1;
	selp.f32 	%f458, %f456, %f457, %p130;
	selp.f32 	%f459, %f457, %f456, %p130;
	and.b32  	%r407, %r405, 2;
	setp.eq.s32 	%p131, %r407, 0;
	neg.f32 	%f460, %f458;
	selp.f32 	%f461, %f458, %f460, %p131;
	add.s32 	%r408, %r405, 1;
	and.b32  	%r409, %r408, 2;
	setp.eq.s32 	%p132, %r409, 0;
	mov.f32 	%f462, 0f00000000;
	sub.f32 	%f463, %f462, %f459;
	selp.f32 	%f464, %f459, %f463, %p132;
	cvt.rzi.f32.f32 	%f465, %f750;
	setp.eq.f32 	%p133, %f465, %f750;
	mul.f32 	%f466, %f750, 0f00000000;
	selp.f32 	%f757, %f466, %f461, %p133;
	abs.f32 	%f467, %f750;
	setp.gt.f32 	%p134, %f467, 0f4B800000;
	add.f32 	%f468, %f757, 0f3F800000;
	selp.f32 	%f752, %f468, %f464, %p134;
$L__BB0_75:                             // %L679
	and.b32  	%r43, %r291, 2;
	setp.eq.s32 	%p135, %r43, 0;
	mov.f32 	%f83, %f746;
	mov.f32 	%f85, %f752;
	@%p135 bra 	$L__BB0_77;
// %bb.76:                              // %L688
	neg.f32 	%f85, %f757;
	neg.f32 	%f83, %f755;
	mov.f32 	%f755, %f746;
	mov.f32 	%f757, %f752;
$L__BB0_77:                             // %L690
	@%p30 bra 	$L__BB0_197;
// %bb.78:
	@%p317 bra 	$L__BB0_193;
	bra.uni 	$L__BB0_79;
$L__BB0_193:
	mov.b32 	%r161, %f788;
	and.b32  	%r416, %r161, 8388607;
	or.b32  	%r3078, %r416, 1065353216;
	mov.b32 	%f787, %r3078;
	add.s32 	%r417, %r161, -1073741824;
	and.b32  	%r3079, %r417, -8388608;
	setp.eq.s32 	%p143, %r3079, 0;
	@%p143 bra 	$L__BB0_196;
// %bb.194:                             // %__nv_fmaf_rn.exit4.i.i.i2112.preheader
	mov.f32 	%f478, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f477,%f478;
	// end inline asm
$L__BB0_195:                            // %__nv_fmaf_rn.exit4.i.i.i2112
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r418, %r3079, 192937984;
	add.s32 	%r419, %r3078, %r418;
	mov.b32 	%f479, %r419;
	mul.f32 	%f480, %f477, %f479;
	sub.f32 	%f481, %f479, %f480;
	fma.rn.f32 	%f482, %f481, %f477, %f480;
	sub.f32 	%f483, %f479, %f482;
	fma.rz.f32 	%f484, %f483, %f477, %f482;
	cvt.rzi.f32.f32 	%f485, %f484;
	sub.f32 	%f787, %f479, %f485;
	sub.s32 	%r3079, %r3079, %r418;
	mov.b32 	%r3078, %f787;
	setp.ne.s32 	%p144, %r3079, 0;
	setp.ne.s32 	%p145, %r3078, 0;
	and.pred  	%p146, %p144, %p145;
	@%p146 bra 	$L__BB0_195;
$L__BB0_196:                            // %__internal_fmodf_slowpath_mod.exit.i.i2114
	setp.gt.u32 	%p147, %r161, 2139095039;
	selp.f32 	%f486, 0f7FFFFFFF, 0f4B800000, %p147;
	mul.f32 	%f487, %f787, 0f34000000;
	mul.f32 	%f788, %f486, %f487;
	bra.uni 	$L__BB0_197;
$L__BB0_79:                             // %__nv_fast_fdividef.exit.i.i.i2091
	mov.f32 	%f469, 0f40000000;
	div.approx.f32 	%f470, %f788, %f469;
	cvt.rzi.f32.f32 	%f786, %f470;
	fma.rn.f32 	%f189, %f786, 0fC0000000, %f788;
	mov.b32 	%r160, %f189;
	setp.lt.u32 	%p138, %r160, 1073741824;
	@%p138 bra 	$L__BB0_192;
// %bb.80:
	setp.lt.u32 	%p139, %r160, -2147483647;
	@%p139 bra 	$L__BB0_190;
// %bb.81:
	add.f32 	%f475, %f786, 0fBF800000;
	setp.lt.f32 	%p142, %f189, 0fC0000000;
	add.f32 	%f476, %f475, 0fBF800000;
	selp.f32 	%f786, %f476, %f475, %p142;
	bra.uni 	$L__BB0_192;
$L__BB0_190:
	add.f32 	%f786, %f786, 0f3F800000;
	setp.ltu.f32 	%p140, %f189, 0f40800000;
	@%p140 bra 	$L__BB0_192;
// %bb.191:                             // %__nv_fmaf_rn.exit.i.i.i2095
	add.f32 	%f471, %f786, 0f3F800000;
	fma.rn.f32 	%f473, %f469, 0fC0400000, %f189;
	setp.ge.f32 	%p141, %f473, 0f00000000;
	add.f32 	%f474, %f471, 0f3F800000;
	selp.f32 	%f786, %f474, %f471, %p141;
$L__BB0_192:                            // %__internal_fmodf_fastpath_quot.exit.i.i2098
	fma.rn.f32 	%f788, %f786, 0fC0000000, %f788;
$L__BB0_197:                            // %__internal_fmodf_kernel.exit.i2117
	abs.f32 	%f488, %f788;
	setp.gtu.f32 	%p148, %f488, 0f7F800000;
	@%p148 bra 	$L__BB0_199;
// %bb.198:
	mov.b32 	%r420, %f788;
	or.b32  	%r421, %r154, %r420;
	mov.b32 	%f788, %r421;
$L__BB0_199:                            // %__nv_fmodf.exit2118
	mov.f32 	%f512, 0f00000000;
	mov.f32 	%f521, 0f41000000;
	div.approx.f32 	%f203, %f512, %f521;
	abs.f32 	%f760, %f203;
	setp.lt.f32 	%p156, %f760, 0f40000000;
	@%p156 bra 	$L__BB0_93;
// %bb.82:
	setp.gtu.f32 	%p157, %f760, 0f4B800000;
	@%p157 bra 	$L__BB0_89;
	bra.uni 	$L__BB0_83;
$L__BB0_89:
	mov.b32 	%r47, %f760;
	and.b32  	%r436, %r47, 8388607;
	or.b32  	%r3034, %r436, 1065353216;
	mov.b32 	%f759, %r3034;
	add.s32 	%r437, %r47, -1073741824;
	and.b32  	%r3035, %r437, -8388608;
	setp.eq.s32 	%p163, %r3035, 0;
	@%p163 bra 	$L__BB0_92;
// %bb.90:                              // %__nv_fmaf_rn.exit4.i.i.i2143.preheader
	mov.f32 	%f531, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f530,%f531;
	// end inline asm
$L__BB0_91:                             // %__nv_fmaf_rn.exit4.i.i.i2143
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r438, %r3035, 192937984;
	add.s32 	%r439, %r3034, %r438;
	mov.b32 	%f532, %r439;
	mul.f32 	%f533, %f530, %f532;
	sub.f32 	%f534, %f532, %f533;
	fma.rn.f32 	%f535, %f534, %f530, %f533;
	sub.f32 	%f536, %f532, %f535;
	fma.rz.f32 	%f537, %f536, %f530, %f535;
	cvt.rzi.f32.f32 	%f538, %f537;
	sub.f32 	%f759, %f532, %f538;
	sub.s32 	%r3035, %r3035, %r438;
	mov.b32 	%r3034, %f759;
	setp.ne.s32 	%p164, %r3035, 0;
	setp.ne.s32 	%p165, %r3034, 0;
	and.pred  	%p166, %p164, %p165;
	@%p166 bra 	$L__BB0_91;
$L__BB0_92:                             // %__internal_fmodf_slowpath_mod.exit.i.i2145
	setp.gt.u32 	%p167, %r47, 2139095039;
	selp.f32 	%f539, 0f7FFFFFFF, 0f4B800000, %p167;
	mul.f32 	%f540, %f759, 0f34000000;
	mul.f32 	%f760, %f539, %f540;
	bra.uni 	$L__BB0_93;
$L__BB0_83:                             // %__nv_fast_fdividef.exit.i.i.i2122
	mov.f32 	%f522, 0f40000000;
	div.approx.f32 	%f523, %f760, %f522;
	cvt.rzi.f32.f32 	%f758, %f523;
	fma.rn.f32 	%f88, %f758, 0fC0000000, %f760;
	mov.b32 	%r46, %f88;
	setp.lt.u32 	%p158, %r46, 1073741824;
	@%p158 bra 	$L__BB0_88;
// %bb.84:
	setp.lt.u32 	%p159, %r46, -2147483647;
	@%p159 bra 	$L__BB0_86;
// %bb.85:
	add.f32 	%f528, %f758, 0fBF800000;
	setp.lt.f32 	%p162, %f88, 0fC0000000;
	add.f32 	%f529, %f528, 0fBF800000;
	selp.f32 	%f758, %f529, %f528, %p162;
	bra.uni 	$L__BB0_88;
$L__BB0_86:
	add.f32 	%f758, %f758, 0f3F800000;
	setp.ltu.f32 	%p160, %f88, 0f40800000;
	@%p160 bra 	$L__BB0_88;
// %bb.87:                              // %__nv_fmaf_rn.exit.i.i.i2126
	add.f32 	%f524, %f758, 0f3F800000;
	fma.rn.f32 	%f526, %f522, 0fC0400000, %f88;
	setp.ge.f32 	%p161, %f526, 0f00000000;
	add.f32 	%f527, %f524, 0f3F800000;
	selp.f32 	%f758, %f527, %f524, %p161;
$L__BB0_88:                             // %__internal_fmodf_fastpath_quot.exit.i.i2129
	fma.rn.f32 	%f760, %f758, 0fC0000000, %f760;
$L__BB0_93:                             // %__internal_fmodf_kernel.exit.i2148
	abs.f32 	%f541, %f760;
	setp.gtu.f32 	%p168, %f541, 0f7F800000;
	@%p168 bra 	$L__BB0_95;
// %bb.94:
	mov.b32 	%r440, %f203;
	and.b32  	%r441, %r440, -2147483648;
	mov.b32 	%r442, %f760;
	or.b32  	%r443, %r441, %r442;
	mov.b32 	%f760, %r443;
$L__BB0_95:                             // %__nv_fmodf.exit2149
	cvt.rn.f32.s32 	%f572, %r145;
	div.approx.f32 	%f104, %f572, %f521;
	abs.f32 	%f764, %f104;
	setp.lt.f32 	%p176, %f764, 0f40000000;
	@%p176 bra 	$L__BB0_107;
// %bb.96:
	setp.gtu.f32 	%p177, %f764, 0f4B800000;
	@%p177 bra 	$L__BB0_103;
	bra.uni 	$L__BB0_97;
$L__BB0_103:
	mov.b32 	%r55, %f764;
	and.b32  	%r452, %r55, 8388607;
	or.b32  	%r3036, %r452, 1065353216;
	mov.b32 	%f763, %r3036;
	add.s32 	%r453, %r55, -1073741824;
	and.b32  	%r3037, %r453, -8388608;
	setp.eq.s32 	%p183, %r3037, 0;
	@%p183 bra 	$L__BB0_106;
// %bb.104:                             // %__nv_fmaf_rn.exit4.i.i.i2174.preheader
	mov.f32 	%f583, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f582,%f583;
	// end inline asm
$L__BB0_105:                            // %__nv_fmaf_rn.exit4.i.i.i2174
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r454, %r3037, 192937984;
	add.s32 	%r455, %r3036, %r454;
	mov.b32 	%f584, %r455;
	mul.f32 	%f585, %f582, %f584;
	sub.f32 	%f586, %f584, %f585;
	fma.rn.f32 	%f587, %f586, %f582, %f585;
	sub.f32 	%f588, %f584, %f587;
	fma.rz.f32 	%f589, %f588, %f582, %f587;
	cvt.rzi.f32.f32 	%f590, %f589;
	sub.f32 	%f763, %f584, %f590;
	sub.s32 	%r3037, %r3037, %r454;
	mov.b32 	%r3036, %f763;
	setp.ne.s32 	%p184, %r3037, 0;
	setp.ne.s32 	%p185, %r3036, 0;
	and.pred  	%p186, %p184, %p185;
	@%p186 bra 	$L__BB0_105;
$L__BB0_106:                            // %__internal_fmodf_slowpath_mod.exit.i.i2176
	setp.gt.u32 	%p187, %r55, 2139095039;
	selp.f32 	%f591, 0f7FFFFFFF, 0f4B800000, %p187;
	mul.f32 	%f592, %f763, 0f34000000;
	mul.f32 	%f764, %f591, %f592;
	bra.uni 	$L__BB0_107;
$L__BB0_97:                             // %__nv_fast_fdividef.exit.i.i.i2153
	mov.f32 	%f574, 0f40000000;
	div.approx.f32 	%f575, %f764, %f574;
	cvt.rzi.f32.f32 	%f762, %f575;
	fma.rn.f32 	%f107, %f762, 0fC0000000, %f764;
	mov.b32 	%r54, %f107;
	setp.lt.u32 	%p178, %r54, 1073741824;
	@%p178 bra 	$L__BB0_102;
// %bb.98:
	setp.lt.u32 	%p179, %r54, -2147483647;
	@%p179 bra 	$L__BB0_100;
// %bb.99:
	add.f32 	%f580, %f762, 0fBF800000;
	setp.lt.f32 	%p182, %f107, 0fC0000000;
	add.f32 	%f581, %f580, 0fBF800000;
	selp.f32 	%f762, %f581, %f580, %p182;
	bra.uni 	$L__BB0_102;
$L__BB0_100:
	add.f32 	%f762, %f762, 0f3F800000;
	setp.ltu.f32 	%p180, %f107, 0f40800000;
	@%p180 bra 	$L__BB0_102;
// %bb.101:                             // %__nv_fmaf_rn.exit.i.i.i2157
	add.f32 	%f576, %f762, 0f3F800000;
	fma.rn.f32 	%f578, %f574, 0fC0400000, %f107;
	setp.ge.f32 	%p181, %f578, 0f00000000;
	add.f32 	%f579, %f576, 0f3F800000;
	selp.f32 	%f762, %f579, %f576, %p181;
$L__BB0_102:                            // %__internal_fmodf_fastpath_quot.exit.i.i2160
	fma.rn.f32 	%f764, %f762, 0fC0000000, %f764;
$L__BB0_107:                            // %__internal_fmodf_kernel.exit.i2179
	abs.f32 	%f593, %f764;
	setp.gtu.f32 	%p188, %f593, 0f7F800000;
	@%p188 bra 	$L__BB0_109;
// %bb.108:
	mov.b32 	%r456, %f104;
	and.b32  	%r457, %r456, -2147483648;
	mov.b32 	%r458, %f764;
	or.b32  	%r459, %r457, %r458;
	mov.b32 	%f764, %r459;
$L__BB0_109:                            // %__nv_fmodf.exit2180
	and.b32  	%r65, %r291, 1;
	shr.u32 	%r66, %r291, 4;
	setp.ne.s32 	%p196, %r65, %r66;
	mov.f32 	%f770, %f512;
	mov.f32 	%f779, %f512;
	@%p196 bra 	$L__BB0_125;
// %bb.110:                             // %L895
	mov.f32 	%f626, 0f3F800000;
	mov.f32 	%f627, 0f00000000;
	div.approx.f32 	%f121, %f627, %f626;
	abs.f32 	%f768, %f121;
	setp.lt.f32 	%p197, %f768, 0f40000000;
	@%p197 bra 	$L__BB0_122;
// %bb.111:
	setp.gtu.f32 	%p198, %f768, 0f4B800000;
	@%p198 bra 	$L__BB0_118;
	bra.uni 	$L__BB0_112;
$L__BB0_118:
	mov.b32 	%r68, %f768;
	and.b32  	%r474, %r68, 8388607;
	or.b32  	%r3038, %r474, 1065353216;
	mov.b32 	%f767, %r3038;
	add.s32 	%r475, %r68, -1073741824;
	and.b32  	%r3039, %r475, -8388608;
	setp.eq.s32 	%p204, %r3039, 0;
	@%p204 bra 	$L__BB0_121;
// %bb.119:                             // %__nv_fmaf_rn.exit4.i.i.i2205.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f636,%f626;
	// end inline asm
$L__BB0_120:                            // %__nv_fmaf_rn.exit4.i.i.i2205
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r476, %r3039, 192937984;
	add.s32 	%r477, %r3038, %r476;
	mov.b32 	%f638, %r477;
	mul.f32 	%f639, %f636, %f638;
	sub.f32 	%f640, %f638, %f639;
	fma.rn.f32 	%f641, %f640, %f636, %f639;
	sub.f32 	%f642, %f638, %f641;
	fma.rz.f32 	%f643, %f642, %f636, %f641;
	cvt.rzi.f32.f32 	%f644, %f643;
	sub.f32 	%f767, %f638, %f644;
	sub.s32 	%r3039, %r3039, %r476;
	mov.b32 	%r3038, %f767;
	setp.ne.s32 	%p205, %r3039, 0;
	setp.ne.s32 	%p206, %r3038, 0;
	and.pred  	%p207, %p205, %p206;
	@%p207 bra 	$L__BB0_120;
$L__BB0_121:                            // %__internal_fmodf_slowpath_mod.exit.i.i2207
	setp.gt.u32 	%p208, %r68, 2139095039;
	selp.f32 	%f645, 0f7FFFFFFF, 0f4B800000, %p208;
	mul.f32 	%f646, %f767, 0f34000000;
	mul.f32 	%f768, %f645, %f646;
	bra.uni 	$L__BB0_122;
$L__BB0_112:                            // %__nv_fast_fdividef.exit.i.i.i2184
	mov.f32 	%f628, 0f40000000;
	div.approx.f32 	%f629, %f768, %f628;
	cvt.rzi.f32.f32 	%f766, %f629;
	fma.rn.f32 	%f124, %f766, 0fC0000000, %f768;
	mov.b32 	%r67, %f124;
	setp.lt.u32 	%p199, %r67, 1073741824;
	@%p199 bra 	$L__BB0_117;
// %bb.113:
	setp.lt.u32 	%p200, %r67, -2147483647;
	@%p200 bra 	$L__BB0_115;
// %bb.114:
	add.f32 	%f634, %f766, 0fBF800000;
	setp.lt.f32 	%p203, %f124, 0fC0000000;
	add.f32 	%f635, %f634, 0fBF800000;
	selp.f32 	%f766, %f635, %f634, %p203;
	bra.uni 	$L__BB0_117;
$L__BB0_115:
	add.f32 	%f766, %f766, 0f3F800000;
	setp.ltu.f32 	%p201, %f124, 0f40800000;
	@%p201 bra 	$L__BB0_117;
// %bb.116:                             // %__nv_fmaf_rn.exit.i.i.i2188
	add.f32 	%f630, %f766, 0f3F800000;
	fma.rn.f32 	%f632, %f628, 0fC0400000, %f124;
	setp.ge.f32 	%p202, %f632, 0f00000000;
	add.f32 	%f633, %f630, 0f3F800000;
	selp.f32 	%f766, %f633, %f630, %p202;
$L__BB0_117:                            // %__internal_fmodf_fastpath_quot.exit.i.i2191
	fma.rn.f32 	%f768, %f766, 0fC0000000, %f768;
$L__BB0_122:                            // %__internal_fmodf_kernel.exit.i2210
	abs.f32 	%f647, %f768;
	setp.gtu.f32 	%p209, %f647, 0f7F800000;
	@%p209 bra 	$L__BB0_124;
// %bb.123:
	mov.b32 	%r478, %f121;
	and.b32  	%r479, %r478, -2147483648;
	mov.b32 	%r480, %f768;
	or.b32  	%r481, %r479, %r480;
	mov.b32 	%f768, %r481;
$L__BB0_124:                            // %__nv_fmodf.exit2211
	add.f32 	%f648, %f768, %f768;
	mov.b32 	%r482, %f648;
	and.b32  	%r483, %r482, -2147483648;
	or.b32  	%r484, %r483, 1056964608;
	mov.b32 	%f649, %r484;
	add.f32 	%f650, %f648, %f649;
	cvt.rzi.f32.f32 	%f651, %f650;
	abs.f32 	%f652, %f648;
	setp.gt.f32 	%p210, %f652, 0f4B000000;
	selp.f32 	%f653, %f648, %f651, %p210;
	cvt.rzi.f32.f32 	%f654, %f648;
	setp.lt.f32 	%p211, %f652, 0f3F000000;
	selp.f32 	%f655, %f654, %f653, %p211;
	cvt.rzi.s32.f32 	%r485, %f655;
	fma.rn.f32 	%f656, %f655, 0fBF000000, %f768;
	mul.f32 	%f657, %f656, %f656;
	fma.rn.f32 	%f658, %f657, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f659, %f657, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f660, %f658, %f657, 0fC0A55DF6;
	fma.rn.f32 	%f661, %f659, %f657, 0f4081E0CF;
	fma.rn.f32 	%f662, %f657, %f656, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f657, 0fC09DE9E6;
	fma.rn.f32 	%f664, %f660, %f662, 0f00000000;
	fma.rn.f32 	%f665, %f663, %f657, 0f3F800000;
	fma.rn.f32 	%f666, %f656, 0f40490FDB, %f664;
	and.b32  	%r486, %r485, 1;
	setp.eq.b32 	%p212, %r486, 1;
	selp.f32 	%f667, %f665, %f666, %p212;
	selp.f32 	%f668, %f666, %f665, %p212;
	and.b32  	%r487, %r485, 2;
	setp.eq.s32 	%p213, %r487, 0;
	neg.f32 	%f669, %f667;
	selp.f32 	%f670, %f667, %f669, %p213;
	add.s32 	%r488, %r485, 1;
	and.b32  	%r489, %r488, 2;
	setp.eq.s32 	%p214, %r489, 0;
	sub.f32 	%f672, %f627, %f668;
	selp.f32 	%f673, %f668, %f672, %p214;
	cvt.rzi.f32.f32 	%f674, %f768;
	setp.eq.f32 	%p215, %f674, %f768;
	mul.f32 	%f675, %f768, 0f00000000;
	selp.f32 	%f779, %f675, %f670, %p215;
	abs.f32 	%f676, %f768;
	setp.gt.f32 	%p216, %f676, 0f4B800000;
	add.f32 	%f677, %f779, 0f3F800000;
	selp.f32 	%f770, %f677, %f673, %p216;
$L__BB0_125:                            // %L934
	and.b32  	%r64, %r145, 1;
	mov.f32 	%f776, %f512;
	mov.f32 	%f781, %f512;
	@%p196 bra 	$L__BB0_141;
// %bb.126:                             // %L937
	cvt.rn.f32.s32 	%f679, %r64;
	mov.f32 	%f680, 0f3F800000;
	div.approx.f32 	%f142, %f679, %f680;
	abs.f32 	%f774, %f142;
	setp.lt.f32 	%p218, %f774, 0f40000000;
	@%p218 bra 	$L__BB0_138;
// %bb.127:
	setp.gtu.f32 	%p219, %f774, 0f4B800000;
	@%p219 bra 	$L__BB0_134;
	bra.uni 	$L__BB0_128;
$L__BB0_134:
	mov.b32 	%r76, %f774;
	and.b32  	%r490, %r76, 8388607;
	or.b32  	%r3040, %r490, 1065353216;
	mov.b32 	%f773, %r3040;
	add.s32 	%r491, %r76, -1073741824;
	and.b32  	%r3041, %r491, -8388608;
	setp.eq.s32 	%p225, %r3041, 0;
	@%p225 bra 	$L__BB0_137;
// %bb.135:                             // %__nv_fmaf_rn.exit4.i.i.i2236.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f689,%f680;
	// end inline asm
$L__BB0_136:                            // %__nv_fmaf_rn.exit4.i.i.i2236
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r492, %r3041, 192937984;
	add.s32 	%r493, %r3040, %r492;
	mov.b32 	%f691, %r493;
	mul.f32 	%f692, %f689, %f691;
	sub.f32 	%f693, %f691, %f692;
	fma.rn.f32 	%f694, %f693, %f689, %f692;
	sub.f32 	%f695, %f691, %f694;
	fma.rz.f32 	%f696, %f695, %f689, %f694;
	cvt.rzi.f32.f32 	%f697, %f696;
	sub.f32 	%f773, %f691, %f697;
	sub.s32 	%r3041, %r3041, %r492;
	mov.b32 	%r3040, %f773;
	setp.ne.s32 	%p226, %r3041, 0;
	setp.ne.s32 	%p227, %r3040, 0;
	and.pred  	%p228, %p226, %p227;
	@%p228 bra 	$L__BB0_136;
$L__BB0_137:                            // %__internal_fmodf_slowpath_mod.exit.i.i2238
	setp.gt.u32 	%p229, %r76, 2139095039;
	selp.f32 	%f698, 0f7FFFFFFF, 0f4B800000, %p229;
	mul.f32 	%f699, %f773, 0f34000000;
	mul.f32 	%f774, %f698, %f699;
	bra.uni 	$L__BB0_138;
$L__BB0_128:                            // %__nv_fast_fdividef.exit.i.i.i2215
	mov.f32 	%f681, 0f40000000;
	div.approx.f32 	%f682, %f774, %f681;
	cvt.rzi.f32.f32 	%f772, %f682;
	fma.rn.f32 	%f145, %f772, 0fC0000000, %f774;
	mov.b32 	%r75, %f145;
	setp.lt.u32 	%p220, %r75, 1073741824;
	@%p220 bra 	$L__BB0_133;
// %bb.129:
	setp.lt.u32 	%p221, %r75, -2147483647;
	@%p221 bra 	$L__BB0_131;
// %bb.130:
	add.f32 	%f687, %f772, 0fBF800000;
	setp.lt.f32 	%p224, %f145, 0fC0000000;
	add.f32 	%f688, %f687, 0fBF800000;
	selp.f32 	%f772, %f688, %f687, %p224;
	bra.uni 	$L__BB0_133;
$L__BB0_131:
	add.f32 	%f772, %f772, 0f3F800000;
	setp.ltu.f32 	%p222, %f145, 0f40800000;
	@%p222 bra 	$L__BB0_133;
// %bb.132:                             // %__nv_fmaf_rn.exit.i.i.i2219
	add.f32 	%f683, %f772, 0f3F800000;
	fma.rn.f32 	%f685, %f681, 0fC0400000, %f145;
	setp.ge.f32 	%p223, %f685, 0f00000000;
	add.f32 	%f686, %f683, 0f3F800000;
	selp.f32 	%f772, %f686, %f683, %p223;
$L__BB0_133:                            // %__internal_fmodf_fastpath_quot.exit.i.i2222
	fma.rn.f32 	%f774, %f772, 0fC0000000, %f774;
$L__BB0_138:                            // %__internal_fmodf_kernel.exit.i2241
	abs.f32 	%f700, %f774;
	setp.gtu.f32 	%p230, %f700, 0f7F800000;
	@%p230 bra 	$L__BB0_140;
// %bb.139:
	mov.b32 	%r494, %f142;
	and.b32  	%r495, %r494, -2147483648;
	mov.b32 	%r496, %f774;
	or.b32  	%r497, %r495, %r496;
	mov.b32 	%f774, %r497;
$L__BB0_140:                            // %__nv_fmodf.exit2242
	add.f32 	%f701, %f774, %f774;
	mov.b32 	%r498, %f701;
	and.b32  	%r499, %r498, -2147483648;
	or.b32  	%r500, %r499, 1056964608;
	mov.b32 	%f702, %r500;
	add.f32 	%f703, %f701, %f702;
	cvt.rzi.f32.f32 	%f704, %f703;
	abs.f32 	%f705, %f701;
	setp.gt.f32 	%p231, %f705, 0f4B000000;
	selp.f32 	%f706, %f701, %f704, %p231;
	cvt.rzi.f32.f32 	%f707, %f701;
	setp.lt.f32 	%p232, %f705, 0f3F000000;
	selp.f32 	%f708, %f707, %f706, %p232;
	cvt.rzi.s32.f32 	%r501, %f708;
	fma.rn.f32 	%f709, %f708, 0fBF000000, %f774;
	mul.f32 	%f710, %f709, %f709;
	fma.rn.f32 	%f711, %f710, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f712, %f710, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f713, %f711, %f710, 0fC0A55DF6;
	fma.rn.f32 	%f714, %f712, %f710, 0f4081E0CF;
	fma.rn.f32 	%f715, %f710, %f709, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f710, 0fC09DE9E6;
	fma.rn.f32 	%f717, %f713, %f715, 0f00000000;
	fma.rn.f32 	%f718, %f716, %f710, 0f3F800000;
	fma.rn.f32 	%f719, %f709, 0f40490FDB, %f717;
	and.b32  	%r502, %r501, 1;
	setp.eq.b32 	%p233, %r502, 1;
	selp.f32 	%f720, %f718, %f719, %p233;
	selp.f32 	%f721, %f719, %f718, %p233;
	and.b32  	%r503, %r501, 2;
	setp.eq.s32 	%p234, %r503, 0;
	neg.f32 	%f722, %f720;
	selp.f32 	%f723, %f720, %f722, %p234;
	add.s32 	%r504, %r501, 1;
	and.b32  	%r505, %r504, 2;
	setp.eq.s32 	%p235, %r505, 0;
	mov.f32 	%f724, 0f00000000;
	sub.f32 	%f725, %f724, %f721;
	selp.f32 	%f726, %f721, %f725, %p235;
	cvt.rzi.f32.f32 	%f727, %f774;
	setp.eq.f32 	%p236, %f727, %f774;
	mul.f32 	%f728, %f774, 0f00000000;
	selp.f32 	%f781, %f728, %f723, %p236;
	abs.f32 	%f729, %f774;
	setp.gt.f32 	%p237, %f729, 0f4B800000;
	add.f32 	%f730, %f781, 0f3F800000;
	selp.f32 	%f776, %f730, %f726, %p237;
$L__BB0_141:                            // %L971
	mov.f32 	%f165, %f770;
	mov.f32 	%f167, %f776;
	@%p135 bra 	$L__BB0_143;
// %bb.142:                             // %L980
	neg.f32 	%f167, %f781;
	neg.f32 	%f165, %f779;
	mov.f32 	%f779, %f770;
	mov.f32 	%f781, %f776;
$L__BB0_143:                            // %L982
	setp.gt.u32 	%p239, %r291, 15;
	mov.u32 	%r170, 999999999;
	@%p239 bra 	$L__BB0_201;
// %bb.144:                             // %L1012
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	mad.lo.s32 	%r513, %r291, 6, %r1;
	cvt.u16.u32 	%rs15, %r513;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 14;
	mul.lo.s16 	%rs19, %rs18, 96;
	sub.s16 	%rs20, %rs15, %rs19;
	cvt.u32.u16 	%r514, %rs20;
	and.b32  	%r515, %r514, 255;
	mul.wide.u32 	%rd21, %r515, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.u32 	%r516, [%rd22];
	shl.b32 	%r517, %r516, 16;
	cvt.s32.s16 	%r85, %r516;
	shr.s32 	%r86, %r516, 16;
	or.b32  	%r518, %r517, 65535;
	setp.lt.u32 	%p240, %r518, 589823;
	setp.lt.u32 	%p241, %r516, 786432;
	and.pred  	%p242, %p240, %p241;
	@%p242 bra 	$L__BB0_200;
	bra.uni 	$L__BB0_145;
$L__BB0_200:                            // %L1254
	mul.lo.s32 	%r522, %r86, 290;
	mad.lo.s32 	%r170, %r85, 33, %r522;
$L__BB0_201:                            // %pass554
	add.f32 	%f227, %f784, %f784;
	mov.b32 	%r320, %f227;
	add.f32 	%f489, %f788, %f788;
	and.b32  	%r321, %r320, -2147483648;
	add.f32 	%f282, %f734, %f734;
	mov.b32 	%r428, %f489;
	or.b32  	%r322, %r321, 1056964608;
	mov.b32 	%r337, %f282;
	and.b32  	%r429, %r428, -2147483648;
	add.f32 	%f542, %f760, %f760;
	add.f32 	%f595, %f764, %f764;
	mov.b32 	%f228, %r322;
	and.b32  	%r338, %r337, -2147483648;
	or.b32  	%r430, %r429, 1056964608;
	mov.b32 	%r444, %f542;
	mov.b32 	%r466, %f595;
	add.f32 	%f229, %f227, %f228;
	abs.f32 	%f231, %f227;
	or.b32  	%r339, %r338, 1056964608;
	mov.b32 	%f490, %r430;
	and.b32  	%r445, %r444, -2147483648;
	and.b32  	%r467, %r466, -2147483648;
	cvt.rzi.f32.f32 	%f230, %f229;
	setp.gt.f32 	%p43, %f231, 0f4B000000;
	mov.b32 	%f283, %r339;
	add.f32 	%f491, %f489, %f490;
	abs.f32 	%f493, %f489;
	or.b32  	%r446, %r445, 1056964608;
	or.b32  	%r468, %r467, 1056964608;
	selp.f32 	%f232, %f227, %f230, %p43;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p44, %f231, 0f3F000000;
	add.f32 	%f284, %f282, %f283;
	abs.f32 	%f286, %f282;
	cvt.rzi.f32.f32 	%f492, %f491;
	setp.gt.f32 	%p149, %f493, 0f4B000000;
	mov.b32 	%f543, %r446;
	mov.b32 	%f596, %r468;
	selp.f32 	%f234, %f233, %f232, %p44;
	cvt.rzi.f32.f32 	%f285, %f284;
	setp.gt.f32 	%p63, %f286, 0f4B000000;
	selp.f32 	%f494, %f489, %f492, %p149;
	cvt.rzi.f32.f32 	%f495, %f489;
	setp.lt.f32 	%p150, %f493, 0f3F000000;
	add.f32 	%f544, %f542, %f543;
	abs.f32 	%f546, %f542;
	add.f32 	%f597, %f595, %f596;
	abs.f32 	%f599, %f595;
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f784;
	selp.f32 	%f287, %f282, %f285, %p63;
	cvt.rzi.f32.f32 	%f288, %f282;
	setp.lt.f32 	%p64, %f286, 0f3F000000;
	selp.f32 	%f496, %f495, %f494, %p150;
	cvt.rzi.f32.f32 	%f545, %f544;
	setp.gt.f32 	%p169, %f546, 0f4B000000;
	cvt.rzi.f32.f32 	%f598, %f597;
	setp.gt.f32 	%p189, %f599, 0f4B000000;
	mul.f32 	%f236, %f235, %f235;
	selp.f32 	%f289, %f288, %f287, %p64;
	fma.rn.f32 	%f497, %f496, 0fBF000000, %f788;
	selp.f32 	%f547, %f542, %f545, %p169;
	cvt.rzi.f32.f32 	%f548, %f542;
	setp.lt.f32 	%p170, %f546, 0f3F000000;
	selp.f32 	%f600, %f595, %f598, %p189;
	cvt.rzi.f32.f32 	%f601, %f595;
	setp.lt.f32 	%p190, %f599, 0f3F000000;
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f290, %f289, 0fBF000000, %f734;
	mul.f32 	%f498, %f497, %f497;
	selp.f32 	%f549, %f548, %f547, %p170;
	selp.f32 	%f602, %f601, %f600, %p190;
	cvt.rzi.s32.f32 	%r323, %f234;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	mul.f32 	%f291, %f290, %f290;
	fma.rn.f32 	%f499, %f498, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f500, %f498, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f550, %f549, 0fBF000000, %f760;
	fma.rn.f32 	%f603, %f602, 0fBF000000, %f764;
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r324, %r323, 1;
	fma.rn.f32 	%f292, %f291, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f293, %f291, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r431, %f496;
	fma.rn.f32 	%f501, %f499, %f498, 0fC0A55DF6;
	fma.rn.f32 	%f502, %f500, %f498, 0f4081E0CF;
	fma.rn.f32 	%f503, %f498, %f497, 0f00000000;
	mul.f32 	%f551, %f550, %f550;
	mul.f32 	%f604, %f603, %f603;
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p45, %r324, 1;
	cvt.rzi.s32.f32 	%r340, %f289;
	fma.rn.f32 	%f294, %f292, %f291, 0fC0A55DF6;
	fma.rn.f32 	%f295, %f293, %f291, 0f4081E0CF;
	fma.rn.f32 	%f296, %f291, %f290, 0f00000000;
	fma.rn.f32 	%f504, %f502, %f498, 0fC09DE9E6;
	fma.rn.f32 	%f505, %f501, %f503, 0f00000000;
	and.b32  	%r432, %r431, 1;
	fma.rn.f32 	%f552, %f551, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f553, %f551, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f604, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f606, %f604, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f246, %f244, %f245, %p45;
	and.b32  	%r325, %r323, 2;
	fma.rn.f32 	%f297, %f295, %f291, 0fC09DE9E6;
	fma.rn.f32 	%f298, %f294, %f296, 0f00000000;
	and.b32  	%r341, %r340, 1;
	fma.rn.f32 	%f506, %f504, %f498, 0f3F800000;
	fma.rn.f32 	%f507, %f497, 0f40490FDB, %f505;
	setp.eq.b32 	%p151, %r432, 1;
	cvt.rzi.s32.f32 	%r447, %f549;
	fma.rn.f32 	%f554, %f552, %f551, 0fC0A55DF6;
	fma.rn.f32 	%f555, %f553, %f551, 0f4081E0CF;
	fma.rn.f32 	%f556, %f551, %f550, 0f00000000;
	cvt.rzi.s32.f32 	%r469, %f602;
	fma.rn.f32 	%f607, %f605, %f604, 0fC0A55DF6;
	fma.rn.f32 	%f608, %f606, %f604, 0f4081E0CF;
	fma.rn.f32 	%f609, %f604, %f603, 0f00000000;
	setp.eq.s32 	%p46, %r325, 0;
	neg.f32 	%f248, %f246;
	add.s32 	%r326, %r323, 1;
	cvt.rzi.f32.f32 	%f253, %f784;
	fma.rn.f32 	%f299, %f297, %f291, 0f3F800000;
	fma.rn.f32 	%f300, %f290, 0f40490FDB, %f298;
	setp.eq.b32 	%p65, %r341, 1;
	selp.f32 	%f508, %f506, %f507, %p151;
	and.b32  	%r433, %r431, 2;
	fma.rn.f32 	%f557, %f555, %f551, 0fC09DE9E6;
	fma.rn.f32 	%f558, %f554, %f556, 0f00000000;
	and.b32  	%r448, %r447, 1;
	fma.rn.f32 	%f610, %f608, %f604, 0fC09DE9E6;
	fma.rn.f32 	%f611, %f607, %f609, 0f00000000;
	and.b32  	%r470, %r469, 1;
	selp.f32 	%f247, %f245, %f244, %p45;
	selp.f32 	%f249, %f246, %f248, %p46;
	and.b32  	%r327, %r326, 2;
	setp.eq.f32 	%p48, %f253, %f784;
	mul.f32 	%f254, %f784, 0f00000000;
	selp.f32 	%f301, %f299, %f300, %p65;
	and.b32  	%r342, %r340, 2;
	setp.eq.s32 	%p152, %r433, 0;
	neg.f32 	%f510, %f508;
	add.s32 	%r434, %r431, 1;
	cvt.rzi.f32.f32 	%f515, %f788;
	fma.rn.f32 	%f559, %f557, %f551, 0f3F800000;
	fma.rn.f32 	%f560, %f550, 0f40490FDB, %f558;
	setp.eq.b32 	%p171, %r448, 1;
	fma.rn.f32 	%f612, %f610, %f604, 0f3F800000;
	fma.rn.f32 	%f613, %f603, 0f40490FDB, %f611;
	setp.eq.b32 	%p191, %r470, 1;
	setp.eq.s32 	%p47, %r327, 0;
	sub.f32 	%f251, %f250, %f247;
	selp.f32 	%f255, %f254, %f249, %p48;
	abs.f32 	%f256, %f784;
	setp.eq.s32 	%p66, %r342, 0;
	neg.f32 	%f303, %f301;
	add.s32 	%r343, %r340, 1;
	cvt.rzi.f32.f32 	%f307, %f734;
	selp.f32 	%f509, %f507, %f506, %p151;
	selp.f32 	%f511, %f508, %f510, %p152;
	and.b32  	%r435, %r434, 2;
	setp.eq.f32 	%p154, %f515, %f788;
	mul.f32 	%f516, %f788, 0f00000000;
	selp.f32 	%f561, %f559, %f560, %p171;
	and.b32  	%r449, %r447, 2;
	selp.f32 	%f614, %f612, %f613, %p191;
	and.b32  	%r471, %r469, 2;
	selp.f32 	%f252, %f247, %f251, %p47;
	setp.gt.f32 	%p49, %f256, 0f4B800000;
	add.f32 	%f257, %f255, 0f3F800000;
	selp.f32 	%f302, %f300, %f299, %p65;
	selp.f32 	%f304, %f301, %f303, %p66;
	and.b32  	%r344, %r343, 2;
	setp.eq.f32 	%p68, %f307, %f734;
	mul.f32 	%f308, %f734, 0f00000000;
	setp.eq.s32 	%p153, %r435, 0;
	sub.f32 	%f513, %f512, %f509;
	selp.f32 	%f517, %f516, %f511, %p154;
	abs.f32 	%f518, %f788;
	setp.eq.s32 	%p172, %r449, 0;
	neg.f32 	%f563, %f561;
	add.s32 	%r450, %r447, 1;
	cvt.rzi.f32.f32 	%f568, %f760;
	setp.eq.s32 	%p192, %r471, 0;
	neg.f32 	%f616, %f614;
	add.s32 	%r472, %r469, 1;
	cvt.rzi.f32.f32 	%f620, %f764;
	selp.f32 	%f258, %f257, %f252, %p49;
	setp.eq.s32 	%p67, %r344, 0;
	sub.f32 	%f305, %f250, %f302;
	selp.f32 	%f16, %f308, %f304, %p68;
	abs.f32 	%f309, %f734;
	selp.f32 	%f514, %f509, %f513, %p153;
	setp.gt.f32 	%p155, %f518, 0f4B800000;
	add.f32 	%f519, %f517, 0f3F800000;
	selp.f32 	%f562, %f560, %f559, %p171;
	selp.f32 	%f564, %f561, %f563, %p172;
	and.b32  	%r451, %r450, 2;
	setp.eq.f32 	%p174, %f568, %f760;
	mul.f32 	%f569, %f760, 0f00000000;
	selp.f32 	%f615, %f613, %f612, %p191;
	selp.f32 	%f617, %f614, %f616, %p192;
	and.b32  	%r473, %r472, 2;
	setp.eq.f32 	%p194, %f620, %f764;
	mul.f32 	%f621, %f764, 0f00000000;
	mov.b32 	%r316, %f258;
	mov.b32 	%r319, %f255;
	selp.f32 	%f306, %f302, %f305, %p67;
	setp.gt.f32 	%p69, %f309, 0f4B800000;
	add.f32 	%f310, %f16, 0f3F800000;
	selp.f32 	%f520, %f519, %f514, %p155;
	setp.eq.s32 	%p173, %r451, 0;
	sub.f32 	%f566, %f512, %f562;
	selp.f32 	%f102, %f569, %f564, %p174;
	abs.f32 	%f570, %f760;
	setp.eq.s32 	%p193, %r473, 0;
	sub.f32 	%f618, %f512, %f615;
	selp.f32 	%f622, %f621, %f617, %p194;
	abs.f32 	%f623, %f764;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	xor.b32  	%r315, %r319, -2147483648;
	selp.f32 	%f17, %f310, %f306, %p69;
	mov.b32 	%r424, %f520;
	mov.b32 	%r427, %f517;
	selp.f32 	%f567, %f562, %f566, %p173;
	setp.gt.f32 	%p175, %f570, 0f4B800000;
	add.f32 	%f571, %f102, 0f3F800000;
	selp.f32 	%f619, %f615, %f618, %p193;
	setp.gt.f32 	%p195, %f623, 0f4B800000;
	add.f32 	%f624, %f622, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r314, %r316, %r315;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r317, %r319, %r316;
	// end inline asm
	mov.b32 	%r367, %f17;
	mov.b32 	%r368, %f37;
	mov.b32 	%r370, %f16;
	mov.b32 	%r371, %f38;
	mov.b32 	%r411, %f83;
	mov.b32 	%r412, %f85;
	mov.b32 	%r414, %f755;
	mov.b32 	%r415, %f757;
	xor.b32  	%r423, %r427, -2147483648;
	selp.f32 	%f103, %f571, %f567, %p175;
	selp.f32 	%f625, %f624, %f619, %p195;
	// begin inline asm
	cvt.rn.f16x2.f32 %r366, %r368, %r367;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r369, %r371, %r370;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r410, %r412, %r411;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r413, %r415, %r414;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r422, %r424, %r423;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r425, %r427, %r424;
	// end inline asm
	mov.b32 	%r462, %f625;
	mov.b32 	%r461, %f103;
	mov.b32 	%r465, %f622;
	mov.b32 	%r464, %f102;
	// begin inline asm
	cvt.rn.f16x2.f32 %r460, %r462, %r461;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r463, %r465, %r464;
	// end inline asm
	mov.b32 	%r507, %f165;
	mov.b32 	%r508, %f167;
	// begin inline asm
	cvt.rn.f16x2.f32 %r506, %r508, %r507;
	// end inline asm
	mov.b32 	%r510, %f779;
	mov.b32 	%r511, %f781;
	// begin inline asm
	cvt.rn.f16x2.f32 %r509, %r511, %r510;
	// end inline asm
	shl.b32 	%r524, %r1, 1;
	and.b32  	%r525, %r524, 2;
	shr.u32 	%r171, %r291, 3;
	bfe.u32 	%r526, %r291, 3, 1;
	or.b32  	%r527, %r525, %r526;
	and.b32  	%r528, %r171, 2;
	or.b32  	%r172, %r528, %r64;
	cvt.u16.u32 	%rs23, %r172;
	mul.lo.s16 	%rs24, %rs23, 171;
	shr.u16 	%rs25, %rs24, 9;
	mul.lo.s16 	%rs26, %rs25, 3;
	sub.s16 	%rs27, %rs23, %rs26;
	cvt.u32.u16 	%r529, %rs27;
	and.b32  	%r530, %r529, 255;
	and.b16  	%rs28, %rs27, 255;
	mul.wide.u16 	%r531, %rs28, 8;
	mul.lo.s32 	%r532, %r144, 24;
	add.s32 	%r533, %r532, %r5;
	or.b32  	%r534, %r533, %r527;
	add.s32 	%r535, %r534, %r531;
	mul.wide.u32 	%rd28, %r535, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.u32 	%r173, [%rd29];
	or.b32  	%r536, %r527, 4;
	cvt.u64.u32 	%rd30, %r531;
	cvt.u64.u32 	%rd31, %r533;
	cvt.u64.u32 	%rd32, %r527;
	add.s64 	%rd33, %rd31, %rd32;
	add.s64 	%rd34, %rd33, %rd30;
	shl.b64 	%rd35, %rd34, 2;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.u32 	%r174, [%rd36+16];
	cvt.u64.u32 	%rd37, %r532;
	cvt.u64.u32 	%rd38, %r5;
	add.s64 	%rd39, %rd38, %rd37;
	add.s64 	%rd40, %rd39, %rd32;
	add.s64 	%rd41, %rd40, %rd30;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.u32 	%r175, [%rd43+384];
	cvt.u64.u32 	%rd44, %r536;
	add.s64 	%rd45, %rd39, %rd44;
	add.s64 	%rd46, %rd45, %rd30;
	shl.b64 	%rd47, %rd46, 2;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.u32 	%r176, [%rd48+384];
	shl.b32 	%r537, %r282, 13;
	shl.b32 	%r538, %r286, 5;
	add.s32 	%r177, %r538, %r537;
	shl.b32 	%r539, %r4, 5;
	shl.b32 	%r540, %r291, 2;
	shl.b32 	%r178, %r1, 2;
	and.b32  	%r541, %r540, 28;
	or.b32  	%r179, %r541, %r539;
	and.b32  	%r180, %r291, 4;
	and.b32  	%r542, %r157, 8;
	shl.b32 	%r543, %r291, 4;
	or.b32  	%r544, %r542, %r543;
	bfe.u32 	%r545, %r544, 3, 3;
	mul.lo.s32 	%r181, %r545, 260;
	cvt.u16.u32 	%rs29, %r291;
	and.b16  	%rs30, %rs29, 255;
	mul.lo.s16 	%rs31, %rs30, 171;
	shr.u16 	%rs32, %rs31, 12;
	mul.lo.s16 	%rs33, %rs32, 24;
	sub.s16 	%rs34, %rs29, %rs33;
	cvt.u32.u16 	%r546, %rs34;
	and.b32  	%r182, %r546, 255;
	add.s32 	%r547, %r2, 192;
	and.b32  	%r548, %r547, 224;
	add.s32 	%r549, %r1, 6;
	shr.u32 	%r550, %r549, 3;
	mad.lo.s32 	%r183, %r550, 260, %r548;
	add.s32 	%r551, %r2, 128;
	and.b32  	%r552, %r551, 224;
	add.s32 	%r553, %r1, 12;
	shr.u32 	%r554, %r553, 3;
	mad.lo.s32 	%r184, %r554, 260, %r552;
	add.s32 	%r555, %r2, 64;
	and.b32  	%r556, %r555, 224;
	add.s32 	%r557, %r1, 18;
	shr.u32 	%r558, %r557, 3;
	mad.lo.s32 	%r185, %r558, 260, %r556;
	or.b32  	%r186, %r2, 780;
	add.s32 	%r559, %r1, 30;
	shr.u32 	%r560, %r559, 3;
	mad.lo.s32 	%r187, %r560, 260, %r548;
	add.s32 	%r561, %r1, 36;
	shr.u32 	%r562, %r561, 3;
	mad.lo.s32 	%r188, %r562, 260, %r552;
	add.s32 	%r563, %r1, 42;
	shr.u32 	%r564, %r563, 3;
	mad.lo.s32 	%r189, %r564, 260, %r556;
	or.b32  	%r190, %r2, 1560;
	add.s32 	%r565, %r1, 54;
	shr.u32 	%r566, %r565, 3;
	mad.lo.s32 	%r191, %r566, 260, %r548;
	add.s32 	%r567, %r1, 60;
	bfe.u32 	%r568, %r567, 3, 3;
	mad.lo.s32 	%r192, %r568, 260, %r552;
	shr.u32 	%r569, %r1, 1;
	cvt.u16.u32 	%rs35, %r569;
	and.b16  	%rs36, %rs35, 255;
	mul.lo.s16 	%rs37, %rs36, 171;
	shr.u16 	%rs38, %rs37, 9;
	mul.lo.s16 	%rs39, %rs38, 3;
	sub.s16 	%rs40, %rs35, %rs39;
	cvt.u32.u16 	%r570, %rs40;
	and.b32  	%r193, %r570, 255;
	mul.lo.s32 	%r571, %r144, 870;
	mad.lo.s32 	%r572, %r527, 33, %r571;
	mad.lo.s32 	%r194, %r530, 290, %r572;
	add.s32 	%r195, %r194, 132;
	setp.lt.u32 	%p243, %r291, 4;
	setp.eq.s32 	%p244, %r145, 1;
	setp.eq.s32 	%p245, %r145, 4;
	setp.eq.s32 	%p246, %r145, 5;
	bfe.s32 	%r573, %r291, 3, 1;
	and.b32  	%r574, %r573, 1576;
	mul.lo.s32 	%r575, %r66, 784;
	and.b32  	%r576, %r1, 1;
	neg.s32 	%r577, %r576;
	and.b32  	%r578, %r577, 392;
	shr.u32 	%r579, %r1, 2;
	bfe.s32 	%r580, %r1, 1, 1;
	and.b32  	%r581, %r580, 196;
	and.b32  	%r582, %r157, 6;
	or.b32  	%r583, %r64, %r575;
	mad.lo.s32 	%r584, %r579, 98, %r583;
	add.s32 	%r585, %r584, %r582;
	add.s32 	%r586, %r585, %r574;
	add.s32 	%r587, %r586, %r578;
	add.s32 	%r196, %r587, %r581;
	add.s32 	%r197, %r196, 8;
	mul.lo.s32 	%r588, %r284, 786432;
	mad.lo.s32 	%r589, %r288, 192, %r588;
	or.b32  	%r590, %r178, %r171;
	cvt.u16.u32 	%rs41, %r590;
	and.b16  	%rs42, %rs41, 255;
	mul.lo.s16 	%rs43, %rs42, 171;
	shr.u16 	%rs44, %rs43, 9;
	and.b16  	%rs45, %rs44, 24;
	add.s16 	%rs46, %rs41, %rs45;
	shl.b16 	%rs47, %rs46, 3;
	cvt.u32.u16 	%r591, %rs47;
	and.b32  	%r592, %r591, 248;
	and.b32  	%r593, %r291, 7;
	or.b32  	%r594, %r593, %r5;
	add.s32 	%r198, %r594, %r592;
	cvt.s64.s32 	%rd7, %r589;
	add.s32 	%r595, %r194, %r193;
	mul.wide.u32 	%rd49, %r595, 4;
	mov.u64 	%rd50, shmem;
	add.s64 	%rd8, %rd50, %rd49;
	add.s32 	%r596, %r195, %r193;
	mul.wide.u32 	%rd51, %r596, 4;
	add.s64 	%rd9, %rd50, %rd51;
	cvt.u64.u32 	%rd52, %r194;
	cvt.u64.u16 	%rd53, %rs40;
	and.b64  	%rd54, %rd53, 255;
	add.s64 	%rd55, %rd52, %rd54;
	shl.b64 	%rd56, %rd55, 2;
	add.s64 	%rd10, %rd50, %rd56;
	cvt.u64.u32 	%rd57, %r195;
	add.s64 	%rd58, %rd57, %rd54;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd11, %rd50, %rd59;
	or.pred  	%p247, %p243, %p244;
	and.b32  	%r597, %r291, 24;
	setp.eq.s32 	%p248, %r597, 8;
	or.pred  	%p249, %p247, %p248;
	or.pred  	%p250, %p249, %p245;
	setp.eq.s32 	%p251, %r597, 24;
	or.pred  	%p252, %p246, %p251;
	selp.b32 	%r199, 1145324612, -286331154, %p249;
	or.pred  	%p1, %p250, %p252;
	selp.b32 	%r200, 1145324612, -286331154, %p247;
	add.s32 	%r598, %r145, -1;
	setp.lt.u32 	%p253, %r598, 3;
	or.pred  	%p2, %p243, %p253;
	setp.eq.s32 	%p254, %r597, 16;
	or.pred  	%p3, %p254, %p251;
	selp.b32 	%r201, 1145324612, -286331154, %p254;
	mov.u32 	%r88, 0;
	mov.u16 	%rs2, 0;
	mov.u16 	%rs1, 24;
	selp.b32 	%r251, %r200, %r201, %p2;
	or.pred  	%p285, %p2, %p3;
	mov.u32 	%r108, %r88;
	mov.u32 	%r109, %r88;
	mov.u32 	%r110, %r88;
	bra.uni 	$L__BB0_202;
$L__BB0_173:                            // %L24403
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r143, %r88, 48;
	add.s16 	%rs2, %rs2, 48;
	add.s16 	%rs1, %rs1, 48;
	setp.ne.s32 	%p316, %r88, 16320;
	mov.u32 	%r88, %r143;
	@%p316 bra 	$L__BB0_202;
	bra.uni 	$L__BB0_174;
$L__BB0_202:                            // %L1935
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_163 Depth 2
                                        //     Child Loop BB0_167 Depth 2
	add.s32 	%r599, %r88, %r282;
	setp.lt.s32 	%p255, %r599, %r283;
	@%p255 bra 	$L__BB0_203;
	bra.uni 	$L__BB0_174;
$L__BB0_203:                            // %oksrem888
                                        //   in Loop: Header=BB0_202 Depth=1
	setp.eq.s32 	%p256, %r180, 0;
	mul.hi.u32 	%r696, %r88, -1431655765;
	shr.u32 	%r697, %r696, 5;
	mul.lo.s32 	%r202, %r697, 48;
	add.s32 	%r698, %r202, %r178;
	or.b32  	%r699, %r698, %r171;
	shr.s32 	%r700, %r698, 31;
	shr.u32 	%r701, %r700, 18;
	add.s32 	%r702, %r699, %r701;
	and.b32  	%r703, %r702, 507904;
	sub.s32 	%r704, %r699, %r703;
	shl.b32 	%r705, %r704, 13;
	or.b32  	%r706, %r179, %r705;
	add.s32 	%r707, %r177, %r706;
	shr.s32 	%r708, %r707, 31;
	shr.u32 	%r709, %r708, 5;
	add.s32 	%r710, %r707, %r709;
	shr.s32 	%r711, %r710, 27;
	setp.lt.s32 	%p257, %r707, 0;
	and.b32  	%r712, %r710, -134217728;
	setp.ne.s32 	%p258, %r712, %r707;
	and.pred  	%p259, %p257, %p258;
	selp.u32 	%r713, 1, 0, %p259;
	sub.s32 	%r714, %r713, %r711;
	shl.b32 	%r715, %r714, 27;
	add.s32 	%r716, %r715, %r707;
	mul.wide.s32 	%rd60, %r716, 4;
	add.s64 	%rd61, %rd3, %rd60;
	ld.global.v4.u32 	{%r717, %r718, %r719, %r720}, [%rd61];
	add.s32 	%r721, %r699, 24;
	shr.s32 	%r722, %r721, 31;
	shr.u32 	%r723, %r722, 18;
	add.s32 	%r724, %r721, %r723;
	and.b32  	%r725, %r724, 507904;
	sub.s32 	%r726, %r721, %r725;
	shl.b32 	%r727, %r726, 13;
	or.b32  	%r728, %r179, %r727;
	add.s32 	%r729, %r177, %r728;
	shr.s32 	%r730, %r729, 31;
	shr.u32 	%r731, %r730, 5;
	add.s32 	%r732, %r729, %r731;
	shr.s32 	%r733, %r732, 27;
	setp.lt.s32 	%p260, %r729, 0;
	and.b32  	%r734, %r732, -134217728;
	setp.ne.s32 	%p261, %r734, %r729;
	and.pred  	%p262, %p260, %p261;
	selp.u32 	%r735, 1, 0, %p262;
	sub.s32 	%r736, %r735, %r733;
	shl.b32 	%r737, %r736, 27;
	add.s32 	%r738, %r737, %r729;
	mul.wide.s32 	%rd62, %r738, 4;
	add.s64 	%rd63, %rd3, %rd62;
	ld.global.v4.u32 	{%r739, %r740, %r741, %r742}, [%rd63];
	selp.b32 	%r743, %r719, %r717, %p256;
	shfl.sync.bfly.b32	%r744, %r743, 4, 31, -1;
	selp.b32 	%r602, %r717, %r744, %p256;
	selp.b32 	%r607, %r744, %r719, %p256;
	selp.b32 	%r745, %r720, %r718, %p256;
	shfl.sync.bfly.b32	%r746, %r745, 4, 31, -1;
	selp.b32 	%r610, %r718, %r746, %p256;
	selp.b32 	%r615, %r746, %r720, %p256;
	selp.b32 	%r747, %r741, %r739, %p256;
	shfl.sync.bfly.b32	%r748, %r747, 4, 31, -1;
	selp.b32 	%r618, %r739, %r748, %p256;
	selp.b32 	%r623, %r748, %r741, %p256;
	selp.b32 	%r749, %r742, %r740, %p256;
	shfl.sync.bfly.b32	%r750, %r749, 4, 31, -1;
	selp.b32 	%r626, %r740, %r750, %p256;
	selp.b32 	%r631, %r750, %r742, %p256;
	shl.b32 	%r603, %r607, 4;
	mov.u32 	%r601, 252645135;
	// begin inline asm
	lop3.b32 %r633, %r601, %r602, %r603, 202;
	// end inline asm
	shr.u32 	%r606, %r602, 4;
	// begin inline asm
	lop3.b32 %r649, %r601, %r606, %r607, 202;
	// end inline asm
	shl.b32 	%r611, %r615, 4;
	// begin inline asm
	lop3.b32 %r641, %r601, %r610, %r611, 202;
	// end inline asm
	shr.u32 	%r614, %r610, 4;
	// begin inline asm
	lop3.b32 %r657, %r601, %r614, %r615, 202;
	// end inline asm
	shl.b32 	%r619, %r623, 4;
	// begin inline asm
	lop3.b32 %r634, %r601, %r618, %r619, 202;
	// end inline asm
	shr.u32 	%r622, %r618, 4;
	// begin inline asm
	lop3.b32 %r650, %r601, %r622, %r623, 202;
	// end inline asm
	shl.b32 	%r627, %r631, 4;
	// begin inline asm
	lop3.b32 %r642, %r601, %r626, %r627, 202;
	// end inline asm
	shr.u32 	%r630, %r626, 4;
	// begin inline asm
	lop3.b32 %r658, %r601, %r630, %r631, 202;
	// end inline asm
	mov.u32 	%r635, 25152;
	// begin inline asm
	prmt.b32 %r665, %r633, %r634, %r635;
	// end inline asm
	mov.u32 	%r639, 29521;
	// begin inline asm
	prmt.b32 %r681, %r633, %r634, %r639;
	// end inline asm
	// begin inline asm
	prmt.b32 %r673, %r641, %r642, %r635;
	// end inline asm
	// begin inline asm
	prmt.b32 %r689, %r641, %r642, %r639;
	// end inline asm
	// begin inline asm
	prmt.b32 %r666, %r649, %r650, %r635;
	// end inline asm
	// begin inline asm
	prmt.b32 %r682, %r649, %r650, %r639;
	// end inline asm
	// begin inline asm
	prmt.b32 %r674, %r657, %r658, %r635;
	// end inline asm
	// begin inline asm
	prmt.b32 %r690, %r657, %r658, %r639;
	// end inline asm
	mov.u32 	%r667, 21520;
	// begin inline asm
	prmt.b32 %r664, %r665, %r666, %r667;
	// end inline asm
	mov.u32 	%r671, 30258;
	// begin inline asm
	prmt.b32 %r668, %r665, %r666, %r671;
	// end inline asm
	// begin inline asm
	prmt.b32 %r672, %r673, %r674, %r667;
	// end inline asm
	// begin inline asm
	prmt.b32 %r676, %r673, %r674, %r671;
	// end inline asm
	// begin inline asm
	prmt.b32 %r680, %r681, %r682, %r667;
	// end inline asm
	// begin inline asm
	prmt.b32 %r684, %r681, %r682, %r671;
	// end inline asm
	// begin inline asm
	prmt.b32 %r688, %r689, %r690, %r667;
	// end inline asm
	// begin inline asm
	prmt.b32 %r692, %r689, %r690, %r671;
	// end inline asm
	mul.hi.s32 	%r751, %r699, 715827883;
	shr.u32 	%r752, %r751, 31;
	shr.s32 	%r753, %r751, 2;
	add.s32 	%r754, %r753, %r752;
	mul.lo.s32 	%r755, %r754, 24;
	sub.s32 	%r756, %r699, %r755;
	add.s32 	%r757, %r756, %r181;
	mul.wide.s32 	%rd64, %r757, 4;
	add.s64 	%rd66, %rd50, %rd64;
	st.shared.u32 	[%rd66], %r664;
	add.s32 	%r758, %r757, 128;
	mul.wide.u32 	%rd67, %r758, 4;
	add.s64 	%rd68, %rd50, %rd67;
	st.shared.u32 	[%rd68], %r672;
	add.s32 	%r759, %r757, 64;
	mul.wide.u32 	%rd69, %r759, 4;
	add.s64 	%rd70, %rd50, %rd69;
	st.shared.u32 	[%rd70], %r668;
	add.s32 	%r760, %r757, 192;
	mul.wide.u32 	%rd71, %r760, 4;
	add.s64 	%rd72, %rd50, %rd71;
	st.shared.u32 	[%rd72], %r676;
	add.s32 	%r761, %r757, 32;
	mul.wide.u32 	%rd73, %r761, 4;
	add.s64 	%rd74, %rd50, %rd73;
	st.shared.u32 	[%rd74], %r680;
	add.s32 	%r762, %r757, 160;
	mul.wide.u32 	%rd75, %r762, 4;
	add.s64 	%rd76, %rd50, %rd75;
	st.shared.u32 	[%rd76], %r688;
	add.s32 	%r763, %r757, 96;
	mul.wide.u32 	%rd77, %r763, 4;
	add.s64 	%rd78, %rd50, %rd77;
	st.shared.u32 	[%rd78], %r684;
	add.s32 	%r764, %r757, 224;
	mul.wide.u32 	%rd79, %r764, 4;
	add.s64 	%rd80, %rd50, %rd79;
	st.shared.u32 	[%rd80], %r692;
	bar.sync 	0;
	add.s32 	%r765, %r202, %r182;
	cvt.u16.u32 	%rs48, %r765;
	mul.hi.s16 	%rs49, %rs48, 10923;
	shr.u16 	%rs50, %rs49, 15;
	shr.s16 	%rs51, %rs49, 2;
	add.s16 	%rs52, %rs51, %rs50;
	mul.lo.s16 	%rs53, %rs52, 24;
	sub.s16 	%rs54, %rs48, %rs53;
	cvt.s32.s16 	%r203, %rs54;
	add.s32 	%r766, %r2, %r203;
	mul.wide.s32 	%rd81, %r766, 4;
	add.s64 	%rd82, %rd50, %rd81;
	ld.shared.u32 	%r204, [%rd82];
	add.s32 	%r767, %r183, %r203;
	mul.wide.s32 	%rd83, %r767, 4;
	add.s64 	%rd84, %rd50, %rd83;
	ld.shared.u32 	%r205, [%rd84];
	add.s32 	%r768, %r184, %r203;
	mul.wide.u32 	%rd85, %r768, 4;
	add.s64 	%rd86, %rd50, %rd85;
	ld.shared.u32 	%r206, [%rd86];
	add.s32 	%r769, %r185, %r203;
	mul.wide.u32 	%rd87, %r769, 4;
	add.s64 	%rd88, %rd50, %rd87;
	ld.shared.u32 	%r207, [%rd88];
	add.s32 	%r770, %r186, %r203;
	mul.wide.u32 	%rd89, %r770, 4;
	add.s64 	%rd90, %rd50, %rd89;
	ld.shared.u32 	%r208, [%rd90];
	add.s32 	%r771, %r187, %r203;
	mul.wide.u32 	%rd91, %r771, 4;
	add.s64 	%rd92, %rd50, %rd91;
	ld.shared.u32 	%r209, [%rd92];
	add.s32 	%r772, %r188, %r203;
	mul.wide.u32 	%rd93, %r772, 4;
	add.s64 	%rd94, %rd50, %rd93;
	ld.shared.u32 	%r210, [%rd94];
	add.s32 	%r773, %r189, %r203;
	mul.wide.u32 	%rd95, %r773, 4;
	add.s64 	%rd96, %rd50, %rd95;
	ld.shared.u32 	%r211, [%rd96];
	add.s32 	%r774, %r190, %r203;
	mul.wide.u32 	%rd97, %r774, 4;
	add.s64 	%rd98, %rd50, %rd97;
	ld.shared.u32 	%r212, [%rd98];
	add.s32 	%r775, %r191, %r203;
	mul.wide.u32 	%rd99, %r775, 4;
	add.s64 	%rd100, %rd50, %rd99;
	ld.shared.u32 	%r213, [%rd100];
	add.s32 	%r776, %r192, %r203;
	mul.wide.s32 	%rd101, %r776, 4;
	add.s64 	%rd102, %rd50, %rd101;
	ld.shared.u32 	%r214, [%rd102];
	bar.sync 	0;
	shfl.sync.idx.b32	%r215, %r170, 0, 31, -1;
	shfl.sync.idx.b32	%r216, %r170, 1, 31, -1;
	shfl.sync.idx.b32	%r217, %r170, 2, 31, -1;
	shfl.sync.idx.b32	%r218, %r170, 3, 31, -1;
	shfl.sync.idx.b32	%r219, %r170, 4, 31, -1;
	shfl.sync.idx.b32	%r220, %r170, 5, 31, -1;
	shfl.sync.idx.b32	%r221, %r170, 6, 31, -1;
	shfl.sync.idx.b32	%r222, %r170, 7, 31, -1;
	shfl.sync.idx.b32	%r223, %r170, 8, 31, -1;
	shfl.sync.idx.b32	%r224, %r170, 9, 31, -1;
	shfl.sync.idx.b32	%r225, %r170, 10, 31, -1;
	shfl.sync.idx.b32	%r226, %r170, 11, 31, -1;
	shfl.sync.idx.b32	%r227, %r170, 12, 31, -1;
	shfl.sync.idx.b32	%r228, %r170, 13, 31, -1;
	shfl.sync.idx.b32	%r229, %r170, 14, 31, -1;
	shfl.sync.idx.b32	%r230, %r170, 15, 31, -1;
	setp.eq.s32 	%p263, %r215, 999999999;
	@%p263 bra 	$L__BB0_146;
// %bb.204:                             // %oksrem2312
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r777, %r215, %r203;
	mul.wide.s32 	%rd103, %r777, 4;
	add.s64 	%rd105, %rd50, %rd103;
	st.shared.u32 	[%rd105], %r204;
	setp.eq.s32 	%p264, %r216, 999999999;
	@%p264 bra 	$L__BB0_147;
// %bb.205:                             // %oksrem2380
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r778, %r216, %r203;
	mul.wide.s32 	%rd106, %r778, 4;
	add.s64 	%rd108, %rd50, %rd106;
	st.shared.u32 	[%rd108], %r205;
	setp.eq.s32 	%p265, %r217, 999999999;
	@%p265 bra 	$L__BB0_148;
// %bb.206:                             // %oksrem2448
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r779, %r217, %r203;
	mul.wide.s32 	%rd109, %r779, 4;
	add.s64 	%rd111, %rd50, %rd109;
	st.shared.u32 	[%rd111], %r206;
	setp.eq.s32 	%p266, %r218, 999999999;
	@%p266 bra 	$L__BB0_149;
// %bb.207:                             // %oksrem2516
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r780, %r218, %r203;
	mul.wide.s32 	%rd112, %r780, 4;
	add.s64 	%rd114, %rd50, %rd112;
	st.shared.u32 	[%rd114], %r207;
	setp.eq.s32 	%p267, %r219, 999999999;
	@%p267 bra 	$L__BB0_150;
// %bb.208:                             // %oksrem2584
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r781, %r219, %r203;
	mul.wide.s32 	%rd115, %r781, 4;
	add.s64 	%rd117, %rd50, %rd115;
	st.shared.u32 	[%rd117], %r208;
	setp.eq.s32 	%p268, %r220, 999999999;
	@%p268 bra 	$L__BB0_151;
// %bb.209:                             // %oksrem2652
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r782, %r220, %r203;
	mul.wide.s32 	%rd118, %r782, 4;
	add.s64 	%rd120, %rd50, %rd118;
	st.shared.u32 	[%rd120], %r209;
	setp.eq.s32 	%p269, %r221, 999999999;
	@%p269 bra 	$L__BB0_152;
// %bb.210:                             // %oksrem2720
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r783, %r221, %r203;
	mul.wide.s32 	%rd121, %r783, 4;
	add.s64 	%rd123, %rd50, %rd121;
	st.shared.u32 	[%rd123], %r210;
	setp.eq.s32 	%p270, %r222, 999999999;
	@%p270 bra 	$L__BB0_153;
// %bb.211:                             // %oksrem2788
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r784, %r222, %r203;
	mul.wide.s32 	%rd124, %r784, 4;
	add.s64 	%rd126, %rd50, %rd124;
	st.shared.u32 	[%rd126], %r211;
	setp.eq.s32 	%p271, %r223, 999999999;
	@%p271 bra 	$L__BB0_154;
// %bb.212:                             // %oksrem2856
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r785, %r223, %r203;
	mul.wide.s32 	%rd127, %r785, 4;
	add.s64 	%rd129, %rd50, %rd127;
	st.shared.u32 	[%rd129], %r212;
	setp.eq.s32 	%p272, %r224, 999999999;
	@%p272 bra 	$L__BB0_155;
// %bb.213:                             // %oksrem2924
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r786, %r224, %r203;
	mul.wide.s32 	%rd130, %r786, 4;
	add.s64 	%rd132, %rd50, %rd130;
	st.shared.u32 	[%rd132], %r213;
	setp.eq.s32 	%p273, %r225, 999999999;
	@%p273 bra 	$L__BB0_156;
// %bb.214:                             // %oksrem2993
                                        //   in Loop: Header=BB0_202 Depth=1
	setp.gt.u32 	%p274, %r1, 3;
	selp.b32 	%r787, 0, %r214, %p274;
	add.s32 	%r788, %r225, %r203;
	mul.wide.s32 	%rd133, %r788, 4;
	add.s64 	%rd135, %rd50, %rd133;
	st.shared.u32 	[%rd135], %r787;
	setp.eq.s32 	%p275, %r226, 999999999;
	@%p275 bra 	$L__BB0_157;
// %bb.215:                             // %oksrem3061
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r789, %r226, %r203;
	mul.wide.s32 	%rd136, %r789, 4;
	add.s64 	%rd138, %rd50, %rd136;
	mov.u32 	%r790, 0;
	st.shared.u32 	[%rd138], %r790;
	setp.eq.s32 	%p276, %r227, 999999999;
	@%p276 bra 	$L__BB0_158;
// %bb.216:                             // %oksrem3128
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r791, %r227, %r203;
	mul.wide.s32 	%rd139, %r791, 4;
	add.s64 	%rd141, %rd50, %rd139;
	st.shared.u32 	[%rd141], %r790;
	setp.eq.s32 	%p277, %r228, 999999999;
	@%p277 bra 	$L__BB0_159;
// %bb.217:                             // %oksrem3195
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r793, %r228, %r203;
	mul.wide.s32 	%rd142, %r793, 4;
	add.s64 	%rd144, %rd50, %rd142;
	st.shared.u32 	[%rd144], %r790;
	setp.eq.s32 	%p278, %r229, 999999999;
	@%p278 bra 	$L__BB0_160;
// %bb.218:                             // %oksrem3262
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r795, %r229, %r203;
	mul.wide.s32 	%rd145, %r795, 4;
	add.s64 	%rd147, %rd50, %rd145;
	st.shared.u32 	[%rd147], %r790;
	setp.eq.s32 	%p279, %r230, 999999999;
	@%p279 bra 	$L__BB0_161;
// %bb.219:                             // %oksrem3329
                                        //   in Loop: Header=BB0_202 Depth=1
	setp.eq.s32 	%p280, %r172, 3;
	add.s32 	%r798, %r230, %r203;
	mul.wide.s32 	%rd148, %r798, 4;
	add.s64 	%rd150, %rd50, %rd148;
	st.shared.u32 	[%rd150], %r790;
	bar.sync 	0;
	mov.u32 	%r92, %r790;
	mov.u32 	%r93, %r790;
	mov.u32 	%r94, %r790;
	mov.u32 	%r95, %r790;
	mov.u32 	%r96, %r790;
	mov.u32 	%r97, %r790;
	mov.u32 	%r98, %r790;
	mov.u32 	%r99, %r790;
	mov.u32 	%r100, %r790;
	mov.u32 	%r101, %r790;
	mov.u32 	%r102, %r790;
	mov.u32 	%r103, %r790;
	mov.u32 	%r104, %r790;
	mov.u32 	%r105, %r790;
	mov.u32 	%r106, %r790;
	mov.u32 	%r107, %r790;
	@%p280 bra 	$L__BB0_162;
// %bb.220:                             // %oksrem3387
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r799, %r202, %r193;
	ld.shared.u32 	%r92, [%rd8];
	ld.shared.u32 	%r93, [%rd9];
	ld.shared.u32 	%r94, [%rd10+12];
	ld.shared.u32 	%r95, [%rd11+12];
	ld.shared.u32 	%r96, [%rd10+24];
	ld.shared.u32 	%r97, [%rd11+24];
	ld.shared.u32 	%r98, [%rd10+36];
	ld.shared.u32 	%r99, [%rd11+36];
	add.s32 	%r800, %r799, 12;
	mul.hi.u32 	%r801, %r800, -1431655765;
	shr.u32 	%r802, %r801, 4;
	mul.lo.s32 	%r803, %r802, 24;
	sub.s32 	%r804, %r800, %r803;
	add.s32 	%r805, %r194, %r804;
	mul.wide.u32 	%rd151, %r805, 4;
	add.s64 	%rd153, %rd50, %rd151;
	ld.shared.u32 	%r100, [%rd153];
	add.s32 	%r806, %r195, %r804;
	mul.wide.u32 	%rd154, %r806, 4;
	add.s64 	%rd155, %rd50, %rd154;
	ld.shared.u32 	%r101, [%rd155];
	ld.shared.u32 	%r102, [%rd10+60];
	ld.shared.u32 	%r103, [%rd11+60];
	cvt.u16.u32 	%rs55, %r799;
	add.s16 	%rs56, %rs55, 18;
	mul.hi.s16 	%rs57, %rs56, 10923;
	shr.u16 	%rs58, %rs57, 15;
	shr.s16 	%rs59, %rs57, 2;
	add.s16 	%rs60, %rs59, %rs58;
	mul.lo.s16 	%rs61, %rs60, 24;
	sub.s16 	%rs62, %rs56, %rs61;
	cvt.s32.s16 	%r807, %rs62;
	add.s32 	%r808, %r194, %r807;
	mul.wide.s32 	%rd156, %r808, 4;
	add.s64 	%rd157, %rd50, %rd156;
	ld.shared.u32 	%r104, [%rd157];
	add.s32 	%r809, %r195, %r807;
	mul.wide.u32 	%rd158, %r809, 4;
	add.s64 	%rd159, %rd50, %rd158;
	ld.shared.u32 	%r105, [%rd159];
	add.s16 	%rs63, %rs55, 21;
	mul.hi.s16 	%rs64, %rs63, 10923;
	shr.u16 	%rs65, %rs64, 15;
	shr.s16 	%rs66, %rs64, 2;
	add.s16 	%rs67, %rs66, %rs65;
	mul.lo.s16 	%rs68, %rs67, 24;
	sub.s16 	%rs69, %rs63, %rs68;
	cvt.s32.s16 	%r810, %rs69;
	add.s32 	%r811, %r194, %r810;
	mul.wide.s32 	%rd160, %r811, 4;
	add.s64 	%rd161, %rd50, %rd160;
	ld.shared.u32 	%r106, [%rd161];
	add.s32 	%r812, %r195, %r810;
	mul.wide.u32 	%rd162, %r812, 4;
	add.s64 	%rd163, %rd50, %rd162;
	ld.shared.u32 	%r107, [%rd163];
$L__BB0_162:                            // %L10606
                                        //   in Loop: Header=BB0_202 Depth=1
	bar.sync 	0;
	mov.u16 	%rs3, %rs2;
	mov.u32 	%r111, %r790;
	bra.uni 	$L__BB0_163;
$L__BB0_165:                            // %L17495
                                        //   in Loop: Header=BB0_163 Depth=2
	bar.sync 	0;
	add.s32 	%r111, %r111, 6;
	add.s16 	%rs3, %rs3, 6;
	setp.ne.s32 	%p298, %r111, 24;
	@%p298 bra 	$L__BB0_163;
	bra.uni 	$L__BB0_166;
$L__BB0_163:                            // %L10624
                                        //   Parent Loop BB0_202 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p281, %r111, 0;
	selp.b32 	%r1206, %r92, 0, %p281;
	setp.eq.s32 	%p282, %r111, 6;
	selp.b32 	%r1207, %r96, %r1206, %p282;
	setp.eq.s32 	%p283, %r111, 12;
	selp.b32 	%r1208, %r100, %r1207, %p283;
	setp.eq.s32 	%p284, %r111, 18;
	selp.b32 	%r1209, %r104, %r1208, %p284;
	selp.b32 	%r1210, %r93, 0, %p281;
	selp.b32 	%r1211, %r97, %r1210, %p282;
	selp.b32 	%r1212, %r101, %r1211, %p283;
	selp.b32 	%r1213, %r105, %r1212, %p284;
	selp.b32 	%r1214, %r94, 0, %p281;
	selp.b32 	%r1215, %r98, %r1214, %p282;
	selp.b32 	%r1216, %r102, %r1215, %p283;
	selp.b32 	%r1217, %r106, %r1216, %p284;
	selp.b32 	%r1218, %r95, 0, %p281;
	selp.b32 	%r1219, %r99, %r1218, %p282;
	selp.b32 	%r1220, %r103, %r1219, %p283;
	selp.b32 	%r1221, %r107, %r1220, %p284;
	mov.u16 	%rs107, 25600;
	// begin inline asm
	mov.b32 %r819, {%rs107, %rs107};
	// end inline asm
	mov.u16 	%rs109, 21504;
	// begin inline asm
	mov.b32 %r830, {%rs109, %rs109};
	// end inline asm
	xor.b32  	%r818, %r1209, -2004318072;
	mov.u32 	%r955, 983055;
	// begin inline asm
	lop3.b32 %r816, %r955, %r818, %r819, 202;
	// end inline asm
	mov.u16 	%rs113, 18432;
	// begin inline asm
	mov.b32 %r820, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r821, %r819, %r820;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r824, %r816, %r821;
	// end inline asm
	mov.u32 	%r966, 15728880;
	// begin inline asm
	lop3.b32 %r827, %r966, %r818, %r830, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r831, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r832, %r830, %r831;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r835, %r827, %r832;
	// end inline asm
	// begin inline asm
	mov.b32 %r865, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	mov.b32 %r876, {%rs109, %rs109};
	// end inline asm
	xor.b32  	%r864, %r1213, -2004318072;
	// begin inline asm
	lop3.b32 %r862, %r955, %r864, %r865, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r866, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r867, %r865, %r866;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r870, %r862, %r867;
	// end inline asm
	// begin inline asm
	lop3.b32 %r873, %r966, %r864, %r876, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r877, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r878, %r876, %r877;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r881, %r873, %r878;
	// end inline asm
	// begin inline asm
	mov.b32 %r911, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	mov.b32 %r922, {%rs109, %rs109};
	// end inline asm
	xor.b32  	%r910, %r1217, -2004318072;
	// begin inline asm
	lop3.b32 %r908, %r955, %r910, %r911, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r912, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r913, %r911, %r912;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r916, %r908, %r913;
	// end inline asm
	// begin inline asm
	lop3.b32 %r919, %r966, %r910, %r922, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r923, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r924, %r922, %r923;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r927, %r919, %r924;
	// end inline asm
	// begin inline asm
	mov.b32 %r957, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	mov.b32 %r968, {%rs109, %rs109};
	// end inline asm
	xor.b32  	%r956, %r1221, -2004318072;
	// begin inline asm
	lop3.b32 %r954, %r955, %r956, %r957, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r958, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r959, %r957, %r958;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r962, %r954, %r959;
	// end inline asm
	// begin inline asm
	lop3.b32 %r965, %r966, %r956, %r968, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r969, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r970, %r968, %r969;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r973, %r965, %r970;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r824;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r998, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r870;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1001, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r835;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1004, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r176;
    mov.b32 {%r2re, %r2im}, %r881;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1007, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r916;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1010, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r962;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1013, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r927;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1016, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r176;
    mov.b32 {%r2re, %r2im}, %r973;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1019, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1022, %r1023}, {%r314, %r317}, {%r998}, {%r790, %r790};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1029, %r1030}, {%r314, %r317}, {%r1001}, {%r790, %r790};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1036, %r1037}, {%r314, %r317}, {%r1004}, {%r790, %r790};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1043, %r1044}, {%r314, %r317}, {%r1007}, {%r790, %r790};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1050, %r1051}, {%r314, %r317}, {%r1010}, {%r790, %r790};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1057, %r1058}, {%r314, %r317}, {%r1013}, {%r790, %r790};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1064, %r1065}, {%r314, %r317}, {%r1016}, {%r790, %r790};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1071, %r1072}, {%r314, %r317}, {%r1019}, {%r790, %r790};
	// end inline asm
	@%p1 bra 	$L__BB0_221;
	bra.uni 	$L__BB0_164;
$L__BB0_221:                            // %pass4747
                                        //   in Loop: Header=BB0_163 Depth=2
	// begin inline asm
	neg.f16x2 %r1078, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1080, %r1078, %r1023;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1083, %r366, %r1022, %r1080;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1087, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1089, %r1087, %r1030;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1092, %r366, %r1029, %r1089;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1096, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1098, %r1096, %r1037;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1101, %r366, %r1036, %r1098;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1105, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1107, %r1105, %r1044;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1110, %r366, %r1043, %r1107;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1114, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1116, %r1114, %r1051;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1119, %r366, %r1050, %r1116;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1123, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1125, %r1123, %r1058;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1128, %r366, %r1057, %r1125;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1132, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1134, %r1132, %r1065;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1137, %r366, %r1064, %r1134;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1141, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1143, %r1141, %r1072;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1146, %r366, %r1071, %r1143;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1150, %r369, %r1022;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1153, %r366, %r1023, %r1150;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1157, %r369, %r1029;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1160, %r366, %r1030, %r1157;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1164, %r369, %r1036;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1167, %r366, %r1037, %r1164;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1171, %r369, %r1043;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1174, %r366, %r1044, %r1171;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1178, %r369, %r1050;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1181, %r366, %r1051, %r1178;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1185, %r369, %r1057;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1188, %r366, %r1058, %r1185;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1192, %r369, %r1064;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1195, %r366, %r1065, %r1192;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1199, %r369, %r1071;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1202, %r366, %r1072, %r1199;
	// end inline asm
	mov.u32 	%r1371, 0;
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1222, %r1223}, {%r410, %r413}, {%r1083, %r1153}, {%r1371, %r1371}, %r199, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1231, %r1232}, {%r410, %r413}, {%r1092, %r1160}, {%r1371, %r1371}, %r199, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1240, %r1241}, {%r410, %r413}, {%r1101, %r1167}, {%r1371, %r1371}, %r199, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1249, %r1250}, {%r410, %r413}, {%r1110, %r1174}, {%r1371, %r1371}, %r199, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1258, %r1259}, {%r410, %r413}, {%r1119, %r1181}, {%r1371, %r1371}, %r199, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1267, %r1268}, {%r410, %r413}, {%r1128, %r1188}, {%r1371, %r1371}, %r199, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1276, %r1277}, {%r410, %r413}, {%r1137, %r1195}, {%r1371, %r1371}, %r199, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1285, %r1286}, {%r410, %r413}, {%r1146, %r1202}, {%r1371, %r1371}, %r199, 0;
	// end inline asm
	bar.sync 	0;
	mul.hi.s16 	%rs118, %rs3, 10923;
	shr.u16 	%rs119, %rs118, 15;
	add.s16 	%rs120, %rs118, %rs119;
	mul.lo.s16 	%rs121, %rs120, 6;
	sub.s16 	%rs122, %rs3, %rs121;
	mul.wide.s16 	%r1404, %rs122, 16;
	add.s32 	%r1405, %r196, %r1404;
	mul.wide.s32 	%rd166, %r1405, 4;
	add.s64 	%rd168, %rd50, %rd166;
	ld.shared.u32 	%r1362, [%rd168];
	add.s32 	%r1406, %r197, %r1404;
	mul.wide.s32 	%rd169, %r1406, 4;
	add.s64 	%rd170, %rd50, %rd169;
	ld.shared.u32 	%r1369, [%rd170];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1358, %r1359}, {%r422, %r425}, {%r1362}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1365, %r1366}, {%r422, %r425}, {%r1369}, {%r1371, %r1371};
	// end inline asm
	@%p285 bra 	$L__BB0_223;
	bra.uni 	$L__BB0_222;
$L__BB0_223:                            // %pass5243
                                        //   in Loop: Header=BB0_163 Depth=2
	// begin inline asm
	neg.f16x2 %r1372, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1374, %r1372, %r1359;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1377, %r460, %r1358, %r1374;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1381, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1383, %r1381, %r1366;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1386, %r460, %r1365, %r1383;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1390, %r463, %r1358;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1393, %r460, %r1359, %r1390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1397, %r463, %r1365;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1400, %r460, %r1366, %r1397;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1426, %r1429}, {%r506, %r509}, {%r1377, %r1393}, {%r1371, %r1371}, %r251, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1433, %r1437}, {%r506, %r509}, {%r1386, %r1400}, {%r1371, %r1371}, %r251, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1425, %r1426, %r1426;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1428, %r1429, %r1429, %r1425;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1432, %r1433, %r1433, %r1428;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1436, %r1437, %r1437, %r1432;
	// end inline asm
	mov.u32 	%r1524, 335549440;
	// begin inline asm
	fma.rn.f16x2 %r1440, %r1524, %r1436, %r110;
	// end inline asm
	add.s32 	%r252, %r88, %r111;
	add.s32 	%r1527, %r252, 1;
	mul.hi.u32 	%r1528, %r1527, -1431655765;
	shr.u32 	%r1529, %r1528, 2;
	mul.lo.s32 	%r1530, %r1529, 6;
	sub.s32 	%r1531, %r1527, %r1530;
	shl.b32 	%r1532, %r1531, 4;
	add.s32 	%r1533, %r196, %r1532;
	mul.wide.u32 	%rd173, %r1533, 4;
	add.s64 	%rd175, %rd50, %rd173;
	ld.shared.u32 	%r1448, [%rd175];
	add.s32 	%r1534, %r197, %r1532;
	mul.wide.u32 	%rd176, %r1534, 4;
	add.s64 	%rd177, %rd50, %rd176;
	ld.shared.u32 	%r1455, [%rd177];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1465, %r1462}, {%r422, %r425}, {%r1448}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1474, %r1471}, {%r422, %r425}, {%r1455}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1458, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1460, %r1458, %r1462;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1463, %r460, %r1465, %r1460;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1467, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1469, %r1467, %r1471;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1472, %r460, %r1474, %r1469;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1476, %r463, %r1465;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1479, %r460, %r1462, %r1476;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1483, %r463, %r1474;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1486, %r460, %r1471, %r1483;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1509, %r1512}, {%r506, %r509}, {%r1463, %r1479}, {%r1371, %r1371}, %r251, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1516, %r1520}, {%r506, %r509}, {%r1472, %r1486}, {%r1371, %r1371}, %r251, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1508, %r1509, %r1509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1511, %r1512, %r1512, %r1508;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1515, %r1516, %r1516, %r1511;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1519, %r1520, %r1520, %r1515;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3083, %r1524, %r1519, %r1440;
	// end inline asm
	add.s32 	%r3081, %r108, 2;
	setp.ne.s32 	%p286, %r3081, 128;
	@%p286 bra 	$L__BB0_225;
// %bb.224:                             // %pass5691
                                        //   in Loop: Header=BB0_163 Depth=2
	mul.lo.s32 	%r1536, %r109, 786432;
	or.b32  	%r1537, %r198, %r1536;
	cvt.u64.u32 	%rd178, %r1537;
	add.s64 	%rd179, %rd178, %rd7;
	mul.hi.s64 	%rd180, %rd179, 3074457345618258603;
	shr.u64 	%rd181, %rd180, 63;
	shr.s64 	%rd182, %rd180, 26;
	add.s64 	%rd183, %rd182, %rd181;
	setp.lt.s64 	%p287, %rd179, 0;
	mul.lo.s64 	%rd184, %rd183, 402653184;
	setp.ne.s64 	%p288, %rd184, %rd179;
	and.pred  	%p289, %p287, %p288;
	selp.s64 	%rd185, -1, 0, %p289;
	add.s64 	%rd186, %rd183, %rd185;
	mul.lo.s64 	%rd187, %rd186, -402653184;
	add.s64 	%rd188, %rd187, %rd179;
	shl.b64 	%rd189, %rd188, 2;
	add.s64 	%rd190, %rd4, %rd189;
	st.global.u32 	[%rd190], %r3083;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r3081, 0;
	mov.u32 	%r3083, %r3081;
$L__BB0_225:                            // %oksrem5775
                                        //   in Loop: Header=BB0_163 Depth=2
	add.s32 	%r1704, %r252, 2;
	mul.hi.u32 	%r1705, %r1704, -1431655765;
	shr.u32 	%r1706, %r1705, 2;
	mul.lo.s32 	%r1707, %r1706, 6;
	sub.s32 	%r1708, %r1704, %r1707;
	shl.b32 	%r1709, %r1708, 4;
	add.s32 	%r1710, %r196, %r1709;
	mul.wide.u32 	%rd191, %r1710, 4;
	add.s64 	%rd193, %rd50, %rd191;
	ld.shared.u32 	%r1542, [%rd193];
	add.s32 	%r1711, %r197, %r1709;
	mul.wide.u32 	%rd194, %r1711, 4;
	add.s64 	%rd195, %rd50, %rd194;
	ld.shared.u32 	%r1549, [%rd195];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1559, %r1556}, {%r422, %r425}, {%r1542}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1568, %r1565}, {%r422, %r425}, {%r1549}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1552, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1554, %r1552, %r1556;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1557, %r460, %r1559, %r1554;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1561, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1563, %r1561, %r1565;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1566, %r460, %r1568, %r1563;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1570, %r463, %r1559;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1573, %r460, %r1556, %r1570;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1577, %r463, %r1568;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1580, %r460, %r1565, %r1577;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1603, %r1606}, {%r506, %r509}, {%r1557, %r1573}, {%r1371, %r1371}, %r251, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1610, %r1614}, {%r506, %r509}, {%r1566, %r1580}, {%r1371, %r1371}, %r251, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1602, %r1603, %r1603;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1605, %r1606, %r1606, %r1602;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1609, %r1610, %r1610, %r1605;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1613, %r1614, %r1614, %r1609;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1617, %r1524, %r1613, %r3083;
	// end inline asm
	add.s32 	%r1712, %r252, 3;
	mul.hi.u32 	%r1713, %r1712, -1431655765;
	shr.u32 	%r1714, %r1713, 2;
	mul.lo.s32 	%r1715, %r1714, 6;
	sub.s32 	%r1716, %r1712, %r1715;
	shl.b32 	%r1717, %r1716, 4;
	add.s32 	%r1718, %r196, %r1717;
	mul.wide.u32 	%rd196, %r1718, 4;
	add.s64 	%rd197, %rd50, %rd196;
	ld.shared.u32 	%r1625, [%rd197];
	add.s32 	%r1719, %r197, %r1717;
	mul.wide.u32 	%rd198, %r1719, 4;
	add.s64 	%rd199, %rd50, %rd198;
	ld.shared.u32 	%r1632, [%rd199];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1642, %r1639}, {%r422, %r425}, {%r1625}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1651, %r1648}, {%r422, %r425}, {%r1632}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1635, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1637, %r1635, %r1639;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1640, %r460, %r1642, %r1637;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1644, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1646, %r1644, %r1648;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1649, %r460, %r1651, %r1646;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1653, %r463, %r1642;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1656, %r460, %r1639, %r1653;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1660, %r463, %r1651;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1663, %r460, %r1648, %r1660;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1686, %r1689}, {%r506, %r509}, {%r1640, %r1656}, {%r1371, %r1371}, %r251, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1693, %r1697}, {%r506, %r509}, {%r1649, %r1663}, {%r1371, %r1371}, %r251, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1685, %r1686, %r1686;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1688, %r1689, %r1689, %r1685;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1692, %r1693, %r1693, %r1688;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1696, %r1697, %r1697, %r1692;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3086, %r1524, %r1696, %r1617;
	// end inline asm
	add.s32 	%r3084, %r3081, 2;
	setp.ne.s32 	%p290, %r3084, 128;
	@%p290 bra 	$L__BB0_227;
// %bb.226:                             // %pass6571
                                        //   in Loop: Header=BB0_163 Depth=2
	mul.lo.s32 	%r1721, %r109, 786432;
	or.b32  	%r1722, %r198, %r1721;
	cvt.u64.u32 	%rd200, %r1722;
	add.s64 	%rd201, %rd200, %rd7;
	mul.hi.s64 	%rd202, %rd201, 3074457345618258603;
	shr.u64 	%rd203, %rd202, 63;
	shr.s64 	%rd204, %rd202, 26;
	add.s64 	%rd205, %rd204, %rd203;
	setp.lt.s64 	%p291, %rd201, 0;
	mul.lo.s64 	%rd206, %rd205, 402653184;
	setp.ne.s64 	%p292, %rd206, %rd201;
	and.pred  	%p293, %p291, %p292;
	selp.s64 	%rd207, -1, 0, %p293;
	add.s64 	%rd208, %rd205, %rd207;
	mul.lo.s64 	%rd209, %rd208, -402653184;
	add.s64 	%rd210, %rd209, %rd201;
	shl.b64 	%rd211, %rd210, 2;
	add.s64 	%rd212, %rd4, %rd211;
	st.global.u32 	[%rd212], %r3086;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r3084, 0;
	mov.u32 	%r3086, %r3084;
$L__BB0_227:                            // %oksrem6655
                                        //   in Loop: Header=BB0_163 Depth=2
	add.s32 	%r1889, %r252, 4;
	mul.hi.u32 	%r1890, %r1889, -1431655765;
	shr.u32 	%r1891, %r1890, 2;
	mul.lo.s32 	%r1892, %r1891, 6;
	sub.s32 	%r1893, %r1889, %r1892;
	shl.b32 	%r1894, %r1893, 4;
	add.s32 	%r1895, %r196, %r1894;
	mul.wide.u32 	%rd213, %r1895, 4;
	add.s64 	%rd215, %rd50, %rd213;
	ld.shared.u32 	%r1727, [%rd215];
	add.s32 	%r1896, %r197, %r1894;
	mul.wide.u32 	%rd216, %r1896, 4;
	add.s64 	%rd217, %rd50, %rd216;
	ld.shared.u32 	%r1734, [%rd217];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1744, %r1741}, {%r422, %r425}, {%r1727}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1753, %r1750}, {%r422, %r425}, {%r1734}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1737, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1739, %r1737, %r1741;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1742, %r460, %r1744, %r1739;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1746, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1748, %r1746, %r1750;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1751, %r460, %r1753, %r1748;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1755, %r463, %r1744;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1758, %r460, %r1741, %r1755;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1762, %r463, %r1753;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1765, %r460, %r1750, %r1762;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1788, %r1791}, {%r506, %r509}, {%r1742, %r1758}, {%r1371, %r1371}, %r251, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1795, %r1799}, {%r506, %r509}, {%r1751, %r1765}, {%r1371, %r1371}, %r251, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1787, %r1788, %r1788;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1790, %r1791, %r1791, %r1787;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1794, %r1795, %r1795, %r1790;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1798, %r1799, %r1799, %r1794;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1802, %r1524, %r1798, %r3086;
	// end inline asm
	add.s32 	%r1897, %r252, 5;
	mul.hi.u32 	%r1898, %r1897, -1431655765;
	shr.u32 	%r1899, %r1898, 2;
	mul.lo.s32 	%r1900, %r1899, 6;
	sub.s32 	%r1901, %r1897, %r1900;
	shl.b32 	%r1902, %r1901, 4;
	add.s32 	%r1903, %r196, %r1902;
	mul.wide.u32 	%rd218, %r1903, 4;
	add.s64 	%rd219, %rd50, %rd218;
	ld.shared.u32 	%r1810, [%rd219];
	add.s32 	%r1904, %r197, %r1902;
	mul.wide.u32 	%rd220, %r1904, 4;
	add.s64 	%rd221, %rd50, %rd220;
	ld.shared.u32 	%r1817, [%rd221];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1827, %r1824}, {%r422, %r425}, {%r1810}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1836, %r1833}, {%r422, %r425}, {%r1817}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1820, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1822, %r1820, %r1824;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1825, %r460, %r1827, %r1822;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1829, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1831, %r1829, %r1833;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1834, %r460, %r1836, %r1831;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1838, %r463, %r1827;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1841, %r460, %r1824, %r1838;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1845, %r463, %r1836;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1848, %r460, %r1833, %r1845;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1871, %r1874}, {%r506, %r509}, {%r1825, %r1841}, {%r1371, %r1371}, %r251, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1878, %r1882}, {%r506, %r509}, {%r1834, %r1848}, {%r1371, %r1371}, %r251, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1870, %r1871, %r1871;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1873, %r1874, %r1874, %r1870;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1877, %r1878, %r1878, %r1873;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1881, %r1882, %r1882, %r1877;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r110, %r1524, %r1881, %r1802;
	// end inline asm
	add.s32 	%r108, %r3084, 2;
	setp.ne.s32 	%p294, %r108, 128;
	@%p294 bra 	$L__BB0_165;
// %bb.228:                             // %pass7451
                                        //   in Loop: Header=BB0_163 Depth=2
	mul.lo.s32 	%r1906, %r109, 786432;
	or.b32  	%r1907, %r198, %r1906;
	cvt.u64.u32 	%rd222, %r1907;
	add.s64 	%rd223, %rd222, %rd7;
	mul.hi.s64 	%rd224, %rd223, 3074457345618258603;
	shr.u64 	%rd225, %rd224, 63;
	shr.s64 	%rd226, %rd224, 26;
	add.s64 	%rd227, %rd226, %rd225;
	setp.lt.s64 	%p295, %rd223, 0;
	mul.lo.s64 	%rd228, %rd227, 402653184;
	setp.ne.s64 	%p296, %rd228, %rd223;
	and.pred  	%p297, %p295, %p296;
	selp.s64 	%rd229, -1, 0, %p297;
	add.s64 	%rd230, %rd227, %rd229;
	mul.lo.s64 	%rd231, %rd230, -402653184;
	add.s64 	%rd232, %rd231, %rd223;
	shl.b64 	%rd233, %rd232, 2;
	add.s64 	%rd234, %rd4, %rd233;
	st.global.u32 	[%rd234], %r110;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r108, 0;
	mov.u32 	%r110, %r108;
	bra.uni 	$L__BB0_165;
$L__BB0_166:                            // %L17516.preheader
                                        //   in Loop: Header=BB0_202 Depth=1
	mov.u16 	%rs179, %rs1;
	mov.u32 	%r3072, %r1371;
	bra.uni 	$L__BB0_167;
$L__BB0_172:                            // %L24387
                                        //   in Loop: Header=BB0_167 Depth=2
	bar.sync 	0;
	add.s32 	%r3072, %r3072, 6;
	add.s16 	%rs179, %rs179, 6;
	setp.ne.s32 	%p315, %r3072, 24;
	@%p315 bra 	$L__BB0_167;
	bra.uni 	$L__BB0_173;
$L__BB0_167:                            // %L17516
                                        //   Parent Loop BB0_202 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p299, %r3072, 0;
	selp.b32 	%r2603, %r92, 0, %p299;
	setp.eq.s32 	%p300, %r3072, 6;
	selp.b32 	%r2604, %r96, %r2603, %p300;
	setp.eq.s32 	%p301, %r3072, 12;
	selp.b32 	%r2605, %r100, %r2604, %p301;
	setp.eq.s32 	%p302, %r3072, 18;
	selp.b32 	%r2606, %r104, %r2605, %p302;
	selp.b32 	%r2607, %r93, 0, %p299;
	selp.b32 	%r2608, %r97, %r2607, %p300;
	selp.b32 	%r2609, %r101, %r2608, %p301;
	selp.b32 	%r2610, %r105, %r2609, %p302;
	selp.b32 	%r2611, %r94, 0, %p299;
	selp.b32 	%r2612, %r98, %r2611, %p300;
	selp.b32 	%r2613, %r102, %r2612, %p301;
	selp.b32 	%r2614, %r106, %r2613, %p302;
	selp.b32 	%r2615, %r95, 0, %p299;
	selp.b32 	%r2616, %r99, %r2615, %p300;
	selp.b32 	%r2617, %r103, %r2616, %p301;
	selp.b32 	%r2618, %r107, %r2617, %p302;
	// begin inline asm
	mov.b32 %r1936, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	mov.b32 %r1947, {%rs109, %rs109};
	// end inline asm
	shr.u32 	%r2619, %r2606, 8;
	xor.b32  	%r1946, %r2619, 8947848;
	// begin inline asm
	lop3.b32 %r1933, %r955, %r1946, %r1936, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1937, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1938, %r1936, %r1937;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1941, %r1933, %r1938;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1944, %r966, %r1946, %r1947, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1948, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1949, %r1947, %r1948;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1952, %r1944, %r1949;
	// end inline asm
	// begin inline asm
	mov.b32 %r1982, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	mov.b32 %r1993, {%rs109, %rs109};
	// end inline asm
	shr.u32 	%r2620, %r2610, 8;
	xor.b32  	%r1992, %r2620, 8947848;
	// begin inline asm
	lop3.b32 %r1979, %r955, %r1992, %r1982, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1983, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1984, %r1982, %r1983;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1987, %r1979, %r1984;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1990, %r966, %r1992, %r1993, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1994, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1995, %r1993, %r1994;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1998, %r1990, %r1995;
	// end inline asm
	// begin inline asm
	mov.b32 %r2028, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	mov.b32 %r2039, {%rs109, %rs109};
	// end inline asm
	shr.u32 	%r2621, %r2614, 8;
	xor.b32  	%r2038, %r2621, 8947848;
	// begin inline asm
	lop3.b32 %r2025, %r955, %r2038, %r2028, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2029, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2030, %r2028, %r2029;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2033, %r2025, %r2030;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2036, %r966, %r2038, %r2039, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2040, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2041, %r2039, %r2040;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2044, %r2036, %r2041;
	// end inline asm
	// begin inline asm
	mov.b32 %r2074, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	mov.b32 %r2085, {%rs109, %rs109};
	// end inline asm
	shr.u32 	%r2622, %r2618, 8;
	xor.b32  	%r2084, %r2622, 8947848;
	// begin inline asm
	lop3.b32 %r2071, %r955, %r2084, %r2074, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2075, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2076, %r2074, %r2075;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2079, %r2071, %r2076;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2082, %r966, %r2084, %r2085, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2086, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2087, %r2085, %r2086;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2090, %r2082, %r2087;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r1941;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2093, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r1987;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2096, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r1952;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2099, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r176;
    mov.b32 {%r2re, %r2im}, %r1998;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2102, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r2033;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2105, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r2079;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2108, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r2044;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2111, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r176;
    mov.b32 {%r2re, %r2im}, %r2090;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2114, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2180, %r2177}, {%r314, %r317}, {%r2093}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2189, %r2186}, {%r314, %r317}, {%r2096}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2198, %r2195}, {%r314, %r317}, {%r2099}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2207, %r2204}, {%r314, %r317}, {%r2102}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2216, %r2213}, {%r314, %r317}, {%r2105}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2225, %r2222}, {%r314, %r317}, {%r2108}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2234, %r2231}, {%r314, %r317}, {%r2111}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2243, %r2240}, {%r314, %r317}, {%r2114}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2173, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2175, %r2173, %r2177;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2178, %r366, %r2180, %r2175;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2182, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2184, %r2182, %r2186;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2187, %r366, %r2189, %r2184;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2191, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2193, %r2191, %r2195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2196, %r366, %r2198, %r2193;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2200, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2202, %r2200, %r2204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2205, %r366, %r2207, %r2202;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2209, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2211, %r2209, %r2213;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2214, %r366, %r2216, %r2211;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2218, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2220, %r2218, %r2222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2223, %r366, %r2225, %r2220;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2227, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2229, %r2227, %r2231;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2232, %r366, %r2234, %r2229;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2236, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2238, %r2236, %r2240;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2241, %r366, %r2243, %r2238;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2245, %r369, %r2180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2248, %r366, %r2177, %r2245;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2252, %r369, %r2189;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2255, %r366, %r2186, %r2252;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2259, %r369, %r2198;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2262, %r366, %r2195, %r2259;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2266, %r369, %r2207;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2269, %r366, %r2204, %r2266;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2273, %r369, %r2216;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2276, %r366, %r2213, %r2273;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2280, %r369, %r2225;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2283, %r366, %r2222, %r2280;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2287, %r369, %r2234;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2290, %r366, %r2231, %r2287;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2294, %r369, %r2243;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2297, %r366, %r2240, %r2294;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2301, %r2302}, {%r410, %r413}, {%r2178, %r2248}, {%r1371, %r1371}, %r199, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2310, %r2311}, {%r410, %r413}, {%r2187, %r2255}, {%r1371, %r1371}, %r199, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2319, %r2320}, {%r410, %r413}, {%r2196, %r2262}, {%r1371, %r1371}, %r199, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2328, %r2329}, {%r410, %r413}, {%r2205, %r2269}, {%r1371, %r1371}, %r199, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2337, %r2338}, {%r410, %r413}, {%r2214, %r2276}, {%r1371, %r1371}, %r199, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2346, %r2347}, {%r410, %r413}, {%r2223, %r2283}, {%r1371, %r1371}, %r199, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2355, %r2356}, {%r410, %r413}, {%r2232, %r2290}, {%r1371, %r1371}, %r199, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2364, %r2365}, {%r410, %r413}, {%r2241, %r2297}, {%r1371, %r1371}, %r199, 0;
	// end inline asm
	bar.sync 	0;
	mul.hi.s16 	%rs171, %rs179, 10923;
	shr.u16 	%rs172, %rs171, 15;
	add.s16 	%rs173, %rs171, %rs172;
	mul.lo.s16 	%rs174, %rs173, 6;
	sub.s16 	%rs175, %rs179, %rs174;
	mul.wide.s16 	%r2623, %rs175, 16;
	add.s32 	%r2624, %r196, %r2623;
	mul.wide.s32 	%rd235, %r2624, 4;
	add.s64 	%rd237, %rd50, %rd235;
	ld.shared.u32 	%r2441, [%rd237];
	add.s32 	%r2625, %r197, %r2623;
	mul.wide.s32 	%rd238, %r2625, 4;
	add.s64 	%rd239, %rd50, %rd238;
	ld.shared.u32 	%r2448, [%rd239];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2458, %r2455}, {%r422, %r425}, {%r2441}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2467, %r2464}, {%r422, %r425}, {%r2448}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2451, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2453, %r2451, %r2455;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2456, %r460, %r2458, %r2453;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2460, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2462, %r2460, %r2464;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2465, %r460, %r2467, %r2462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2469, %r463, %r2458;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2472, %r460, %r2455, %r2469;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2476, %r463, %r2467;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2479, %r460, %r2464, %r2476;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2502, %r2505}, {%r506, %r509}, {%r2456, %r2472}, {%r1371, %r1371}, %r251, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2509, %r2513}, {%r506, %r509}, {%r2465, %r2479}, {%r1371, %r1371}, %r251, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2501, %r2502, %r2502;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2504, %r2505, %r2505, %r2501;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2508, %r2509, %r2509, %r2504;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2512, %r2513, %r2513, %r2508;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2516, %r1524, %r2512, %r110;
	// end inline asm
	add.s32 	%r136, %r88, %r3072;
	add.s32 	%r2626, %r136, 25;
	mul.hi.u32 	%r2627, %r2626, -1431655765;
	shr.u32 	%r2628, %r2627, 2;
	mul.lo.s32 	%r2629, %r2628, 6;
	sub.s32 	%r2630, %r2626, %r2629;
	shl.b32 	%r2631, %r2630, 4;
	add.s32 	%r2632, %r196, %r2631;
	mul.wide.u32 	%rd240, %r2632, 4;
	add.s64 	%rd241, %rd50, %rd240;
	ld.shared.u32 	%r2524, [%rd241];
	add.s32 	%r2633, %r197, %r2631;
	mul.wide.u32 	%rd242, %r2633, 4;
	add.s64 	%rd243, %rd50, %rd242;
	ld.shared.u32 	%r2531, [%rd243];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2541, %r2538}, {%r422, %r425}, {%r2524}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2550, %r2547}, {%r422, %r425}, {%r2531}, {%r1371, %r1371};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2534, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2536, %r2534, %r2538;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2539, %r460, %r2541, %r2536;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2543, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2545, %r2543, %r2547;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2548, %r460, %r2550, %r2545;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2552, %r463, %r2541;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2555, %r460, %r2538, %r2552;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2559, %r463, %r2550;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2562, %r460, %r2547, %r2559;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2585, %r2588}, {%r506, %r509}, {%r2539, %r2555}, {%r1371, %r1371}, %r251, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2592, %r2596}, {%r506, %r509}, {%r2548, %r2562}, {%r1371, %r1371}, %r251, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2584, %r2585, %r2585;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2587, %r2588, %r2588, %r2584;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2591, %r2592, %r2592, %r2587;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2595, %r2596, %r2596, %r2591;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3089, %r1524, %r2595, %r2516;
	// end inline asm
	add.s32 	%r3087, %r108, 2;
	setp.eq.s32 	%p303, %r3087, 128;
	@%p303 bra 	$L__BB0_168;
	bra.uni 	$L__BB0_169;
$L__BB0_168:                            // %pass8516
                                        //   in Loop: Header=BB0_167 Depth=2
	mul.lo.s32 	%r2635, %r109, 786432;
	or.b32  	%r2636, %r198, %r2635;
	cvt.u64.u32 	%rd244, %r2636;
	add.s64 	%rd245, %rd244, %rd7;
	mul.hi.s64 	%rd246, %rd245, 3074457345618258603;
	shr.u64 	%rd247, %rd246, 63;
	shr.s64 	%rd248, %rd246, 26;
	add.s64 	%rd249, %rd248, %rd247;
	setp.lt.s64 	%p304, %rd245, 0;
	mul.lo.s64 	%rd250, %rd249, 402653184;
	setp.ne.s64 	%p305, %rd250, %rd245;
	and.pred  	%p306, %p304, %p305;
	selp.s64 	%rd251, -1, 0, %p306;
	add.s64 	%rd252, %rd249, %rd251;
	mul.lo.s64 	%rd253, %rd252, -402653184;
	add.s64 	%rd254, %rd253, %rd245;
	shl.b64 	%rd255, %rd254, 2;
	add.s64 	%rd256, %rd4, %rd255;
	st.global.u32 	[%rd256], %r3089;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r3087, 0;
	mov.u32 	%r3089, %r3087;
$L__BB0_169:                            // %oksrem8600
                                        //   in Loop: Header=BB0_167 Depth=2
	add.s32 	%r2803, %r136, 26;
	mul.hi.u32 	%r2804, %r2803, -1431655765;
	shr.u32 	%r2805, %r2804, 2;
	mul.lo.s32 	%r2806, %r2805, 6;
	sub.s32 	%r2807, %r2803, %r2806;
	shl.b32 	%r2808, %r2807, 4;
	add.s32 	%r2809, %r196, %r2808;
	mul.wide.u32 	%rd257, %r2809, 4;
	add.s64 	%rd259, %rd50, %rd257;
	ld.shared.u32 	%r2641, [%rd259];
	add.s32 	%r2810, %r197, %r2808;
	mul.wide.u32 	%rd260, %r2810, 4;
	add.s64 	%rd261, %rd50, %rd260;
	ld.shared.u32 	%r2648, [%rd261];
	mov.u32 	%r2827, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2658, %r2655}, {%r422, %r425}, {%r2641}, {%r2827, %r2827};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2667, %r2664}, {%r422, %r425}, {%r2648}, {%r2827, %r2827};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2651, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2653, %r2651, %r2655;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2656, %r460, %r2658, %r2653;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2660, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2662, %r2660, %r2664;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2665, %r460, %r2667, %r2662;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2669, %r463, %r2658;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2672, %r460, %r2655, %r2669;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2676, %r463, %r2667;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2679, %r460, %r2664, %r2676;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2702, %r2705}, {%r506, %r509}, {%r2656, %r2672}, {%r2827, %r2827}, %r251, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2709, %r2713}, {%r506, %r509}, {%r2665, %r2679}, {%r2827, %r2827}, %r251, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2701, %r2702, %r2702;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2704, %r2705, %r2705, %r2701;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2708, %r2709, %r2709, %r2704;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2712, %r2713, %r2713, %r2708;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2716, %r1524, %r2712, %r3089;
	// end inline asm
	add.s32 	%r2811, %r136, 27;
	mul.hi.u32 	%r2812, %r2811, -1431655765;
	shr.u32 	%r2813, %r2812, 2;
	mul.lo.s32 	%r2814, %r2813, 6;
	sub.s32 	%r2815, %r2811, %r2814;
	shl.b32 	%r2816, %r2815, 4;
	add.s32 	%r2817, %r196, %r2816;
	mul.wide.u32 	%rd262, %r2817, 4;
	add.s64 	%rd263, %rd50, %rd262;
	ld.shared.u32 	%r2724, [%rd263];
	add.s32 	%r2818, %r197, %r2816;
	mul.wide.u32 	%rd264, %r2818, 4;
	add.s64 	%rd265, %rd50, %rd264;
	ld.shared.u32 	%r2731, [%rd265];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2741, %r2738}, {%r422, %r425}, {%r2724}, {%r2827, %r2827};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2750, %r2747}, {%r422, %r425}, {%r2731}, {%r2827, %r2827};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2734, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2736, %r2734, %r2738;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2739, %r460, %r2741, %r2736;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2743, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2745, %r2743, %r2747;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2748, %r460, %r2750, %r2745;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2752, %r463, %r2741;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2755, %r460, %r2738, %r2752;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2759, %r463, %r2750;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2762, %r460, %r2747, %r2759;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2785, %r2788}, {%r506, %r509}, {%r2739, %r2755}, {%r2827, %r2827}, %r251, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2792, %r2796}, {%r506, %r509}, {%r2748, %r2762}, {%r2827, %r2827}, %r251, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2784, %r2785, %r2785;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2787, %r2788, %r2788, %r2784;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2791, %r2792, %r2792, %r2787;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2795, %r2796, %r2796, %r2791;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3092, %r1524, %r2795, %r2716;
	// end inline asm
	add.s32 	%r3090, %r3087, 2;
	setp.ne.s32 	%p307, %r3090, 128;
	@%p307 bra 	$L__BB0_171;
// %bb.170:                             // %pass9396
                                        //   in Loop: Header=BB0_167 Depth=2
	mul.lo.s32 	%r2820, %r109, 786432;
	or.b32  	%r2821, %r198, %r2820;
	cvt.u64.u32 	%rd266, %r2821;
	add.s64 	%rd267, %rd266, %rd7;
	mul.hi.s64 	%rd268, %rd267, 3074457345618258603;
	shr.u64 	%rd269, %rd268, 63;
	shr.s64 	%rd270, %rd268, 26;
	add.s64 	%rd271, %rd270, %rd269;
	setp.lt.s64 	%p308, %rd267, 0;
	mul.lo.s64 	%rd272, %rd271, 402653184;
	setp.ne.s64 	%p309, %rd272, %rd267;
	and.pred  	%p310, %p308, %p309;
	selp.s64 	%rd273, -1, 0, %p310;
	add.s64 	%rd274, %rd271, %rd273;
	mul.lo.s64 	%rd275, %rd274, -402653184;
	add.s64 	%rd276, %rd275, %rd267;
	shl.b64 	%rd277, %rd276, 2;
	add.s64 	%rd278, %rd4, %rd277;
	st.global.u32 	[%rd278], %r3092;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r3090, 0;
	mov.u32 	%r3092, %r3090;
$L__BB0_171:                            // %oksrem9480
                                        //   in Loop: Header=BB0_167 Depth=2
	add.s32 	%r2988, %r136, 28;
	mul.hi.u32 	%r2989, %r2988, -1431655765;
	shr.u32 	%r2990, %r2989, 2;
	mul.lo.s32 	%r2991, %r2990, 6;
	sub.s32 	%r2992, %r2988, %r2991;
	shl.b32 	%r2993, %r2992, 4;
	add.s32 	%r2994, %r196, %r2993;
	mul.wide.u32 	%rd279, %r2994, 4;
	add.s64 	%rd281, %rd50, %rd279;
	ld.shared.u32 	%r2826, [%rd281];
	add.s32 	%r2995, %r197, %r2993;
	mul.wide.u32 	%rd282, %r2995, 4;
	add.s64 	%rd283, %rd50, %rd282;
	ld.shared.u32 	%r2833, [%rd283];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2843, %r2840}, {%r422, %r425}, {%r2826}, {%r2827, %r2827};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2852, %r2849}, {%r422, %r425}, {%r2833}, {%r2827, %r2827};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2836, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2838, %r2836, %r2840;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2841, %r460, %r2843, %r2838;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2845, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2847, %r2845, %r2849;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2850, %r460, %r2852, %r2847;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2854, %r463, %r2843;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2857, %r460, %r2840, %r2854;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2861, %r463, %r2852;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2864, %r460, %r2849, %r2861;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2887, %r2890}, {%r506, %r509}, {%r2841, %r2857}, {%r2827, %r2827}, %r251, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2894, %r2898}, {%r506, %r509}, {%r2850, %r2864}, {%r2827, %r2827}, %r251, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2886, %r2887, %r2887;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2889, %r2890, %r2890, %r2886;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2893, %r2894, %r2894, %r2889;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2897, %r2898, %r2898, %r2893;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2901, %r1524, %r2897, %r3092;
	// end inline asm
	add.s32 	%r2996, %r136, 29;
	mul.hi.u32 	%r2997, %r2996, -1431655765;
	shr.u32 	%r2998, %r2997, 2;
	mul.lo.s32 	%r2999, %r2998, 6;
	sub.s32 	%r3000, %r2996, %r2999;
	shl.b32 	%r3001, %r3000, 4;
	add.s32 	%r3002, %r196, %r3001;
	mul.wide.u32 	%rd284, %r3002, 4;
	add.s64 	%rd285, %rd50, %rd284;
	ld.shared.u32 	%r2909, [%rd285];
	add.s32 	%r3003, %r197, %r3001;
	mul.wide.u32 	%rd286, %r3003, 4;
	add.s64 	%rd287, %rd50, %rd286;
	ld.shared.u32 	%r2916, [%rd287];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2926, %r2923}, {%r422, %r425}, {%r2909}, {%r2827, %r2827};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2935, %r2932}, {%r422, %r425}, {%r2916}, {%r2827, %r2827};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2919, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2921, %r2919, %r2923;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2924, %r460, %r2926, %r2921;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2928, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2930, %r2928, %r2932;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2933, %r460, %r2935, %r2930;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2937, %r463, %r2926;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2940, %r460, %r2923, %r2937;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2944, %r463, %r2935;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2947, %r460, %r2932, %r2944;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2970, %r2973}, {%r506, %r509}, {%r2924, %r2940}, {%r2827, %r2827}, %r251, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2977, %r2981}, {%r506, %r509}, {%r2933, %r2947}, {%r2827, %r2827}, %r251, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2969, %r2970, %r2970;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2972, %r2973, %r2973, %r2969;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2976, %r2977, %r2977, %r2972;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2980, %r2981, %r2981, %r2976;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r110, %r1524, %r2980, %r2901;
	// end inline asm
	add.s32 	%r108, %r3090, 2;
	setp.ne.s32 	%p311, %r108, 128;
	@%p311 bra 	$L__BB0_172;
// %bb.229:                             // %pass10276
                                        //   in Loop: Header=BB0_167 Depth=2
	mul.lo.s32 	%r3005, %r109, 786432;
	or.b32  	%r3006, %r198, %r3005;
	cvt.u64.u32 	%rd288, %r3006;
	add.s64 	%rd289, %rd288, %rd7;
	mul.hi.s64 	%rd290, %rd289, 3074457345618258603;
	shr.u64 	%rd291, %rd290, 63;
	shr.s64 	%rd292, %rd290, 26;
	add.s64 	%rd293, %rd292, %rd291;
	setp.lt.s64 	%p312, %rd289, 0;
	mul.lo.s64 	%rd294, %rd293, 402653184;
	setp.ne.s64 	%p313, %rd294, %rd289;
	and.pred  	%p314, %p312, %p313;
	selp.s64 	%rd295, -1, 0, %p314;
	add.s64 	%rd296, %rd293, %rd295;
	mul.lo.s64 	%rd297, %rd296, -402653184;
	add.s64 	%rd298, %rd297, %rd289;
	shl.b64 	%rd299, %rd298, 2;
	add.s64 	%rd300, %rd4, %rd299;
	st.global.u32 	[%rd300], %r110;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r108, %r2827;
	mov.u32 	%r110, %r2827;
	bra.uni 	$L__BB0_172;
$L__BB0_174:                            // %L24418
	mov.u32 	%r3007, 0;
	st.global.u32 	[%rd6], %r3007;
	ret;
$L__BB0_164:                            // %post_box_union
	mov.u64 	%rd164, exception1951;
	cvta.global.u64 	%rd165, %rd164;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd165;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_222:                            // %post_box_union5238
	mov.u64 	%rd171, exception1951;
	cvta.global.u64 	%rd172, %rd171;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd172;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L5122
	mov.u32 	%r3023, 5;
	st.global.u32 	[%rd6], %r3023;
	mov.u64 	%rd331, exception1911;
	cvta.global.u64 	%rd332, %rd331;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd332;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L5282
	mov.u32 	%r3022, 5;
	st.global.u32 	[%rd6], %r3022;
	mov.u64 	%rd329, exception1911;
	cvta.global.u64 	%rd330, %rd329;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd330;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L5442
	mov.u32 	%r3021, 5;
	st.global.u32 	[%rd6], %r3021;
	mov.u64 	%rd327, exception1911;
	cvta.global.u64 	%rd328, %rd327;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd328;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L5602
	mov.u32 	%r3020, 5;
	st.global.u32 	[%rd6], %r3020;
	mov.u64 	%rd325, exception1911;
	cvta.global.u64 	%rd326, %rd325;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd326;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L5762
	mov.u32 	%r3019, 5;
	st.global.u32 	[%rd6], %r3019;
	mov.u64 	%rd323, exception1911;
	cvta.global.u64 	%rd324, %rd323;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd324;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L5922
	mov.u32 	%r3018, 5;
	st.global.u32 	[%rd6], %r3018;
	mov.u64 	%rd321, exception1911;
	cvta.global.u64 	%rd322, %rd321;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd322;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_152:                            // %L6082
	mov.u32 	%r3017, 5;
	st.global.u32 	[%rd6], %r3017;
	mov.u64 	%rd319, exception1911;
	cvta.global.u64 	%rd320, %rd319;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd320;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_153:                            // %L6242
	mov.u32 	%r3016, 5;
	st.global.u32 	[%rd6], %r3016;
	mov.u64 	%rd317, exception1911;
	cvta.global.u64 	%rd318, %rd317;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd318;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_154:                            // %L6402
	mov.u32 	%r3015, 5;
	st.global.u32 	[%rd6], %r3015;
	mov.u64 	%rd315, exception1911;
	cvta.global.u64 	%rd316, %rd315;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd316;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_155:                            // %L6562
	mov.u32 	%r3014, 5;
	st.global.u32 	[%rd6], %r3014;
	mov.u64 	%rd313, exception1911;
	cvta.global.u64 	%rd314, %rd313;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd314;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_156:                            // %L6748
	mov.u32 	%r3013, 5;
	st.global.u32 	[%rd6], %r3013;
	mov.u64 	%rd311, exception1911;
	cvta.global.u64 	%rd312, %rd311;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd312;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_157:                            // %L6908
	mov.u32 	%r3012, 5;
	st.global.u32 	[%rd6], %r3012;
	mov.u64 	%rd309, exception1911;
	cvta.global.u64 	%rd310, %rd309;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd310;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_158:                            // %L7068
	mov.u32 	%r3011, 5;
	st.global.u32 	[%rd6], %r3011;
	mov.u64 	%rd307, exception1911;
	cvta.global.u64 	%rd308, %rd307;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd308;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_159:                            // %L7228
	mov.u32 	%r3010, 5;
	st.global.u32 	[%rd6], %r3010;
	mov.u64 	%rd305, exception1911;
	cvta.global.u64 	%rd306, %rd305;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd306;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_160:                            // %L7388
	mov.u32 	%r3009, 5;
	st.global.u32 	[%rd6], %r3009;
	mov.u64 	%rd303, exception1911;
	cvta.global.u64 	%rd304, %rd303;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd304;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_161:                            // %L7548
	mov.u32 	%r3008, 5;
	st.global.u32 	[%rd6], %r3008;
	mov.u64 	%rd301, exception1911;
	cvta.global.u64 	%rd302, %rd301;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd302;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L169
	mov.u32 	%r3025, 2;
	st.global.u32 	[%rd6], %r3025;
	mov.u64 	%rd335, exception1911;
	cvta.global.u64 	%rd336, %rd335;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd336;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 90
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 91
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L312
	mov.u32 	%r3024, 3;
	st.global.u32 	[%rd6], %r3024;
	mov.u64 	%rd333, exception1911;
	cvta.global.u64 	%rd334, %rd333;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd334;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 88
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 89
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd18, exception1;
	cvta.global.u64 	%rd19, %rd18;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd19;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 47
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 48
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L1158
	add.u64 	%rd17, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r291, %r1};
	st.local.v2.u32 	[%rd5+8], {%r4, %r85};
	st.local.u32 	[%rd5+16], %r86;
	mov.u64 	%rd23, __unnamed_1;
	cvta.global.u64 	%rd24, %rd23;
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd24;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd17;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r519, [retval0+0];
	} // callseq 49
	mov.u32 	%r521, 4;
	st.global.u32 	[%rd6], %r521;
	mov.u64 	%rd26, exception1911;
	cvta.global.u64 	%rd27, %rd26;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd27;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r281;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
