
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003345                       # Number of seconds simulated
sim_ticks                                  3345162741                       # Number of ticks simulated
final_tick                               574876200417                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 335334                       # Simulator instruction rate (inst/s)
host_op_rate                                   431304                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 260980                       # Simulator tick rate (ticks/s)
host_mem_usage                               16924484                       # Number of bytes of host memory used
host_seconds                                 12817.70                       # Real time elapsed on the host
sim_insts                                  4298206181                       # Number of instructions simulated
sim_ops                                    5528322456                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       189696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       204032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        71424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       117760                       # Number of bytes read from this memory
system.physmem.bytes_read::total               603648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       217984                       # Number of bytes written to this memory
system.physmem.bytes_written::total            217984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1482                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1594                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          558                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          920                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4716                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1703                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1703                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1645361                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     56707555                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1607097                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     60993146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1377511                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21351428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1568832                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     35203071                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               180454001                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1645361                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1607097                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1377511                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1568832                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6198802                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          65163945                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               65163945                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          65163945                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1645361                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     56707555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1607097                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     60993146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1377511                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21351428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1568832                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     35203071                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              245617946                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8021974                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2853959                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2487438                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188873                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1430637                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384679                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199759                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5717                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3495752                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15852285                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2853959                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584438                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3357436                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         874494                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        343048                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1718887                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90913                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7880707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.318134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.291860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4523271     57.40%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600229      7.62%     65.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294132      3.73%     68.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221764      2.81%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          183816      2.33%     73.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158533      2.01%     75.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54722      0.69%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195428      2.48%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1648812     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7880707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355768                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.976108                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3618995                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       319720                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3244155                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16200                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        681636                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313150                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2854                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17720187                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4465                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        681636                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3770261                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         138115                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40658                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107564                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       142466                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17162615                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70951                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58860                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22725920                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78142288                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78142288                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7822470                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2140                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1137                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           365406                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2623872                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       596194                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7833                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       174913                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16136813                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2146                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13768743                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18345                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4649550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12623981                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          110                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7880707                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.747146                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.859494                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2822708     35.82%     35.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1681006     21.33%     57.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       840150     10.66%     67.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       997838     12.66%     80.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       748630      9.50%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477375      6.06%     96.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       205366      2.61%     98.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60740      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46894      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7880707                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58822     73.01%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12585     15.62%     88.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9162     11.37%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10804028     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109543      0.80%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2357919     17.13%     96.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       496257      3.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13768743                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.716378                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80569                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005852                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35517103                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20788614                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13286772                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13849312                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22827                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       735794                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156437                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        681636                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          77427                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7121                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16138960                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62181                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2623872                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       596194                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1130                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4014                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           48                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          110                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        94797                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112171                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206968                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13467329                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257000                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301410                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2740178                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017387                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            483178                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.678805                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13312023                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13286772                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7995740                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19689214                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.656297                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.406097                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4768882                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187117                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7199071                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.579396                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.291956                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3363499     46.72%     46.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532778     21.29%     68.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837829     11.64%     79.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305767      4.25%     83.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261093      3.63%     87.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115588      1.61%     89.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       280466      3.90%     93.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77069      1.07%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       424982      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7199071                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       424982                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22913051                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32960689                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 141267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802197                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802197                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246576                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246576                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62355871                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17435112                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18281727                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8021974                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2936261                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2383269                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199907                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1219632                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1155982                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          311637                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8613                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3075458                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16189174                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2936261                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1467619                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3417313                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1051309                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        534220                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1512449                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90555                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7873767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.534429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.327111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4456454     56.60%     56.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          213710      2.71%     59.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          244085      3.10%     62.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          445092      5.65%     68.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          199614      2.54%     70.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          306718      3.90%     74.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          168419      2.14%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141610      1.80%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1698065     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7873767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366027                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.018104                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3246141                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       488822                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3260955                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33009                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        844835                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       498850                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2693                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19263485                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4614                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        844835                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3422354                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         126774                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       119434                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3113843                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       246522                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18513379                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3510                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        133136                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71735                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          415                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25929065                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86239242                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86239242                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15957498                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9971562                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3893                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2339                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           631705                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1724786                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       882462                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12066                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       295466                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17394152                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3886                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14005563                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27446                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5866032                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17576047                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          734                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7873767                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778763                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.922426                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2746066     34.88%     34.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1668718     21.19%     56.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1145961     14.55%     70.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       792790     10.07%     80.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       659113      8.37%     89.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       357134      4.54%     93.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       353346      4.49%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        80757      1.03%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69882      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7873767                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         101593     76.84%     76.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14204     10.74%     87.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16409     12.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11677780     83.38%     83.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       197873      1.41%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1544      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1395774      9.97%     94.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       732592      5.23%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14005563                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.745900                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             132210                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009440                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36044549                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23264224                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13601074                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14137773                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        27071                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       672182                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          209                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       222938                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        844835                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          51546                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8035                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17398038                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60174                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1724786                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       882462                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2315                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5749                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118283                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114637                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       232920                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13742153                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1302631                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       263410                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2007227                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1946409                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            704596                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.713064                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13611871                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13601074                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8904987                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24987808                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.695477                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356373                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9353157                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11487667                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5910420                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202475                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7028932                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.634340                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.162029                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2764326     39.33%     39.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1917521     27.28%     66.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       787082     11.20%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       393529      5.60%     83.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       401365      5.71%     89.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158792      2.26%     91.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       172730      2.46%     93.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        89101      1.27%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       344486      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7028932                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9353157                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11487667                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1712128                       # Number of memory references committed
system.switch_cpus1.commit.loads              1052604                       # Number of loads committed
system.switch_cpus1.commit.membars               1568                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1651754                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10349330                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       233735                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       344486                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24082377                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35641765                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4217                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 148207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9353157                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11487667                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9353157                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.857676                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.857676                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.165942                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.165942                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61779663                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18803378                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17830055                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3144                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8021974                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2981712                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2430267                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       201805                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1218833                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1162389                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          314016                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8934                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3120636                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16264341                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2981712                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1476405                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3605671                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1036225                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        432875                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1529224                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        82115                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7991750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.516869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.326287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4386079     54.88%     54.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          372648      4.66%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          373875      4.68%     64.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          463263      5.80%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          143720      1.80%     71.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          181637      2.27%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          152282      1.91%     76.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          138726      1.74%     77.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1779520     22.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7991750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.371693                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.027474                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3273717                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       406960                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3446086                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        32732                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        832254                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       503417                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          326                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19387478                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1956                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        832254                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3422815                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          46778                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       188137                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3327451                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       174306                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18714515                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        106847                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        47785                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26279422                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     87183231                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     87183231                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16323725                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         9955692                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3476                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1855                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           484533                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1730046                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       896789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         7902                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       279133                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17592622                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3488                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14169788                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29152                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5858675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     17683962                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          175                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7991750                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.773052                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.909846                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2827560     35.38%     35.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1664232     20.82%     56.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1112861     13.93%     70.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       774579      9.69%     79.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       768487      9.62%     89.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       370602      4.64%     94.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       350494      4.39%     98.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        57305      0.72%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        65630      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7991750                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          89548     75.66%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14955     12.64%     88.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13845     11.70%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11843156     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       177304      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1620      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1401190      9.89%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       746518      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14169788                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766372                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             118348                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008352                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36478826                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23454893                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13777636                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14288136                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        17092                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       664657                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       220313                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        832254                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          25010                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4138                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17596110                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        38164                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1730046                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       896789                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1834                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3236                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          111                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       122019                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114234                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       236253                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13928049                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1310342                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       241739                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2031651                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1989962                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            721309                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.736237                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13793509                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13777636                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8944248                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25227907                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717487                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354538                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9494832                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11704252                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5891899                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3313                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       203253                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7159496                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.634787                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.163467                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2807542     39.21%     39.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1961186     27.39%     66.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       797508     11.14%     77.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       433530      6.06%     83.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       379013      5.29%     89.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       154797      2.16%     91.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       173840      2.43%     93.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       102257      1.43%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       349823      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7159496                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9494832                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11704252                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1741865                       # Number of memory references committed
system.switch_cpus2.commit.loads              1065389                       # Number of loads committed
system.switch_cpus2.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1698318                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10536366                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       241942                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       349823                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24405655                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36025301                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  30224                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9494832                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11704252                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9494832                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844878                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844878                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.183603                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.183603                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62521298                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19149782                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17913131                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3308                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8021974                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2919166                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2376533                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       196704                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1209146                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1131095                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          307216                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8702                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2915349                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16119460                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2919166                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1438311                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3549616                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1053900                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        585852                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1426729                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        82770                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7904398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.523496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.309041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4354782     55.09%     55.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          313679      3.97%     59.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          250930      3.17%     62.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          610005      7.72%     69.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          161479      2.04%     72.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          219952      2.78%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          152234      1.93%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           88616      1.12%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1752721     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7904398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.363896                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.009413                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3043500                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       573379                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3412173                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22033                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        853307                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       497980                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19310520                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1467                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        853307                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3266977                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         101912                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       149542                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3206111                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       326544                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18622432                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          181                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        131502                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       105685                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26053441                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86931504                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86931504                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15981296                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10072097                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4022                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2454                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           915210                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1749513                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       905993                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18550                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       325724                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17584769                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4027                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13949663                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28540                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6051744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18633893                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          845                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7904398                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.764798                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894308                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2753719     34.84%     34.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1692592     21.41%     56.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1111481     14.06%     70.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       818842     10.36%     80.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       709392      8.97%     89.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       369635      4.68%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       317458      4.02%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        63140      0.80%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68139      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7904398                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          82508     69.69%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         18069     15.26%     84.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17814     15.05%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11597300     83.14%     83.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       194617      1.40%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1558      0.01%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1393204      9.99%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       762984      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13949663                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.738931                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             118393                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008487                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35950656                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23640729                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13589897                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14068056                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53928                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       691285                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          351                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227583                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        853307                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          56721                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7657                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17588797                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        37935                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1749513                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       905993                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2439                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6147                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          190                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       119160                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111885                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       231045                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13726433                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1303974                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       223229                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2048043                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1935115                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            744069                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.711104                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13599286                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13589897                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8836200                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25108955                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.694084                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351914                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9364258                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11509332                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6079528                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3182                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       199902                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7051091                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.632277                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.145362                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2730889     38.73%     38.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1956060     27.74%     66.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       789133     11.19%     77.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       453535      6.43%     84.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       363267      5.15%     89.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       152129      2.16%     91.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       179871      2.55%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        88194      1.25%     95.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       338013      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7051091                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9364258                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11509332                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1736630                       # Number of memory references committed
system.switch_cpus3.commit.loads              1058223                       # Number of loads committed
system.switch_cpus3.commit.membars               1582                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1650869                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10373503                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       234633                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       338013                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24301782                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36031720                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 117576                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9364258                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11509332                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9364258                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.856659                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.856659                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.167326                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.167326                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61747808                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18774754                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17802222                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3176                       # number of misc regfile writes
system.l2.replacements                           4715                       # number of replacements
system.l2.tagsinuse                      32762.383069                       # Cycle average of tags in use
system.l2.total_refs                          1252447                       # Total number of references to valid blocks.
system.l2.sampled_refs                          37476                       # Sample count of references to valid blocks.
system.l2.avg_refs                          33.419975                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           686.319928                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     39.734311                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    768.674751                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     36.089086                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    783.820922                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     34.094319                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    267.252151                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     39.374237                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    472.051194                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           9609.431534                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8238.407277                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4326.145503                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           7460.987855                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.020945                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.023458                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001101                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.023920                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001040                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.008156                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001202                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.014406                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.293257                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.251416                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.132023                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.227691                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999829                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3914                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5382                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3059                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4290                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16654                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6227                       # number of Writeback hits
system.l2.Writeback_hits::total                  6227                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           56                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   166                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3938                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5438                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3097                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4338                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16820                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3938                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5438                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3097                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4338                       # number of overall hits
system.l2.overall_hits::total                   16820                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1482                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1594                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          558                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          920                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4716                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1482                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1594                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          558                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          920                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4716                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1482                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1594                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          558                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          920                       # number of overall misses
system.l2.overall_misses::total                  4716                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2395306                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     92485740                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2391809                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     93206994                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2031407                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     34473160                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2429556                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     55763697                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       285177669                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2395306                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     92485740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2391809                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     93206994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2031407                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     34473160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2429556                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     55763697                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        285177669                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2395306                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     92485740                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2391809                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     93206994                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2031407                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     34473160                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2429556                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     55763697                       # number of overall miss cycles
system.l2.overall_miss_latency::total       285177669                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5396                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6976                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3617                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5210                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21370                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6227                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6227                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               166                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5420                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7032                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3655                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5258                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                21536                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5420                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7032                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3655                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5258                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               21536                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.274648                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.228498                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.154271                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.176583                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.220683                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.273432                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.226678                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.152668                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.174971                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.218982                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.273432                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.226678                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.152668                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.174971                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.218982                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 55704.790698                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62406.032389                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 56947.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 58473.647428                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 56427.972222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 61779.856631                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 59257.463415                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60612.714130                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60470.243639                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 55704.790698                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62406.032389                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 56947.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 58473.647428                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 56427.972222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 61779.856631                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 59257.463415                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60612.714130                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60470.243639                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 55704.790698                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62406.032389                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 56947.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 58473.647428                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 56427.972222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 61779.856631                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 59257.463415                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60612.714130                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60470.243639                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1703                       # number of writebacks
system.l2.writebacks::total                      1703                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1482                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1594                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          558                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          920                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4716                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4716                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4716                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2149991                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     83902603                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2153381                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     83995220                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1825157                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     31251041                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2193581                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     50437672                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    257908646                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2149991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     83902603                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2153381                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     83995220                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1825157                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     31251041                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2193581                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     50437672                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    257908646                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2149991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     83902603                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2153381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     83995220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1825157                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     31251041                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2193581                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     50437672                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    257908646                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.274648                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.228498                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.154271                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.176583                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.220683                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.273432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.226678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.152668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.174971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.218982                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.273432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.226678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.152668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.174971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.218982                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49999.790698                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56614.441970                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51270.976190                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 52694.617315                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50698.805556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 56005.449821                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 53501.975610                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54823.556522                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54688.008058                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 49999.790698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56614.441970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 51270.976190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 52694.617315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 50698.805556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 56005.449821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 53501.975610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54823.556522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54688.008058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 49999.790698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56614.441970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 51270.976190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 52694.617315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 50698.805556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 56005.449821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 53501.975610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54823.556522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54688.008058                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               557.926263                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001751350                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1776154.875887                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.618131                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.308132                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068298                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825814                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.894113                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1718829                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1718829                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1718829                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1718829                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1718829                       # number of overall hits
system.cpu0.icache.overall_hits::total        1718829                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3525807                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3525807                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3525807                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3525807                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3525807                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3525807                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1718887                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1718887                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1718887                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1718887                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1718887                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1718887                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 60789.775862                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60789.775862                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 60789.775862                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60789.775862                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 60789.775862                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60789.775862                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2945057                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2945057                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2945057                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2945057                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2945057                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2945057                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 64022.978261                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64022.978261                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 64022.978261                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64022.978261                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 64022.978261                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64022.978261                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5420                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250184                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5676                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39332.308668                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.006865                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.993135                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785183                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214817                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055746                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055746                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1107                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1107                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493330                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493330                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493330                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493330                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16832                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16832                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16904                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16904                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16904                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16904                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    755334137                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    755334137                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2609507                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2609507                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    757943644                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    757943644                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    757943644                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    757943644                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072578                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072578                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510234                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510234                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510234                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510234                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008121                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008121                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006734                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006734                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006734                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006734                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44874.889318                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44874.889318                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 36243.152778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36243.152778                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44838.123758                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44838.123758                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44838.123758                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44838.123758                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1079                       # number of writebacks
system.cpu0.dcache.writebacks::total             1079                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11436                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11436                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11484                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11484                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11484                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11484                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5396                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5396                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5420                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5420                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5420                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5420                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    130944577                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    130944577                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       611818                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       611818                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    131556395                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    131556395                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    131556395                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    131556395                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002604                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002604                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002159                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002159                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002159                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002159                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24266.971275                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24266.971275                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25492.416667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25492.416667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24272.397601                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24272.397601                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24272.397601                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24272.397601                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.767713                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088485739                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2101323.820463                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.767713                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063730                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820141                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1512388                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1512388                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1512388                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1512388                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1512388                       # number of overall hits
system.cpu1.icache.overall_hits::total        1512388                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           61                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           61                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           61                       # number of overall misses
system.cpu1.icache.overall_misses::total           61                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3810386                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3810386                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3810386                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3810386                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3810386                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3810386                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1512449                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1512449                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1512449                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1512449                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1512449                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1512449                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 62465.344262                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62465.344262                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 62465.344262                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62465.344262                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 62465.344262                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62465.344262                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2883867                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2883867                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2883867                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2883867                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2883867                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2883867                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 62692.760870                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62692.760870                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 62692.760870                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62692.760870                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 62692.760870                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62692.760870                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7032                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177685470                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7288                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24380.552964                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.888956                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.111044                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886285                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113715                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1015768                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1015768                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       656118                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        656118                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2247                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2247                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1572                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1572                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1671886                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1671886                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1671886                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1671886                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13671                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13671                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          194                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          194                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13865                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13865                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13865                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13865                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    442114239                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    442114239                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8143052                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8143052                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    450257291                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    450257291                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    450257291                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    450257291                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1029439                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1029439                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       656312                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       656312                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1572                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1572                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1685751                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1685751                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1685751                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1685751                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013280                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013280                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000296                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000296                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008225                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008225                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008225                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008225                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32339.568356                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32339.568356                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41974.494845                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41974.494845                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32474.380887                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32474.380887                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32474.380887                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32474.380887                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1894                       # number of writebacks
system.cpu1.dcache.writebacks::total             1894                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6695                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6695                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          138                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          138                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6833                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6833                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6833                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6833                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6976                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6976                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7032                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7032                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7032                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7032                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    149544628                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    149544628                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1623259                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1623259                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    151167887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    151167887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    151167887                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    151167887                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004171                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004171                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004171                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004171                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21437.016628                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21437.016628                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 28986.767857                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28986.767857                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21497.139790                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21497.139790                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21497.139790                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21497.139790                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               503.062881                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089490485                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2157406.900990                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    35.062881                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.056191                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.806191                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1529176                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1529176                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1529176                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1529176                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1529176                       # number of overall hits
system.cpu2.icache.overall_hits::total        1529176                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3117975                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3117975                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3117975                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3117975                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3117975                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3117975                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1529224                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1529224                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1529224                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1529224                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1529224                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1529224                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 64957.812500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64957.812500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 64957.812500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64957.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 64957.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64957.812500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2434797                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2434797                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2434797                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2434797                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2434797                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2434797                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 65805.324324                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65805.324324                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 65805.324324                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65805.324324                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 65805.324324                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65805.324324                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3655                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161222314                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3911                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              41222.785477                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.674267                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.325733                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.862009                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.137991                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1027668                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1027668                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       672918                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        672918                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1777                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1777                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1654                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1654                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1700586                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1700586                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1700586                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1700586                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7253                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7253                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          141                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          141                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7394                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7394                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7394                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7394                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    214114213                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    214114213                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4701540                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4701540                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    218815753                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    218815753                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    218815753                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    218815753                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1034921                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1034921                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       673059                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       673059                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1777                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1777                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1707980                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1707980                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1707980                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1707980                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007008                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007008                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000209                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000209                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004329                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004329                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004329                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004329                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 29520.779402                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29520.779402                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 33344.255319                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33344.255319                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 29593.691236                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29593.691236                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 29593.691236                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29593.691236                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          856                       # number of writebacks
system.cpu2.dcache.writebacks::total              856                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3636                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3636                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          103                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          103                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3739                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3739                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3739                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3739                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3617                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3617                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           38                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3655                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3655                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3655                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3655                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     68030277                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     68030277                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       891203                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       891203                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     68921480                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     68921480                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     68921480                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     68921480                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003495                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003495                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002140                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002140                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002140                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002140                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18808.481338                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18808.481338                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 23452.710526                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23452.710526                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18856.766074                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18856.766074                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18856.766074                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18856.766074                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               514.353461                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086512594                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2105644.562016                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    40.353461                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.064669                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.824284                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1426678                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1426678                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1426678                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1426678                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1426678                       # number of overall hits
system.cpu3.icache.overall_hits::total        1426678                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3697825                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3697825                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3697825                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3697825                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3697825                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3697825                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1426729                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1426729                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1426729                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1426729                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1426729                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1426729                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 72506.372549                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 72506.372549                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 72506.372549                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 72506.372549                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 72506.372549                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 72506.372549                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3064757                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3064757                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3064757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3064757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3064757                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3064757                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 72970.404762                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 72970.404762                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 72970.404762                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 72970.404762                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 72970.404762                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 72970.404762                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5258                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170694318                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5514                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30956.532100                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.490376                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.509624                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.880822                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.119178                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       988698                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         988698                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       674729                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        674729                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1813                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1813                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1588                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1588                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1663427                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1663427                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1663427                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1663427                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13505                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13505                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          342                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          342                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13847                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13847                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13847                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13847                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    499446966                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    499446966                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     19308426                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     19308426                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    518755392                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    518755392                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    518755392                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    518755392                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1002203                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1002203                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       675071                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       675071                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1588                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1588                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1677274                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1677274                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1677274                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1677274                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013475                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013475                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000507                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000507                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008256                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008256                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008256                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008256                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 36982.374380                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 36982.374380                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 56457.385965                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 56457.385965                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 37463.377771                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 37463.377771                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 37463.377771                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 37463.377771                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        60070                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        60070                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2398                       # number of writebacks
system.cpu3.dcache.writebacks::total             2398                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8295                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8295                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          294                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          294                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8589                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8589                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8589                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8589                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5210                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5210                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5258                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5258                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5258                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5258                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     99435502                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     99435502                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1161980                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1161980                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    100597482                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    100597482                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    100597482                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    100597482                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005199                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005199                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003135                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003135                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003135                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003135                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 19085.509021                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19085.509021                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 24207.916667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24207.916667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 19132.271206                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19132.271206                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 19132.271206                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19132.271206                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
