/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [12:0] _01_;
  reg [3:0] _02_;
  wire [12:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire [22:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [13:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [29:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [7:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_35z;
  wire [35:0] celloutsig_0_38z;
  wire [31:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_41z;
  wire [4:0] celloutsig_0_46z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [2:0] celloutsig_0_68z;
  wire [3:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [19:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = ~(celloutsig_0_12z[12] ^ celloutsig_0_15z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z[18] ^ celloutsig_1_1z);
  assign celloutsig_0_1z = ~(in_data[24] ^ celloutsig_0_0z[1]);
  assign celloutsig_0_15z = ~(celloutsig_0_5z ^ celloutsig_0_6z);
  always_ff @(posedge clkin_data[64], posedge clkin_data[160])
    if (clkin_data[160]) _00_ <= 9'h000;
    else _00_ <= in_data[117:109];
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _01_ <= 13'h0000;
    else _01_ <= celloutsig_0_12z[21:9];
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _02_ <= 4'h0;
    else _02_ <= celloutsig_0_2z;
  assign celloutsig_0_32z = { celloutsig_0_9z[4:3], celloutsig_0_4z, celloutsig_0_31z } / { 1'h1, celloutsig_0_17z, celloutsig_0_25z };
  assign celloutsig_0_35z = celloutsig_0_2z[3:1] / { 1'h1, celloutsig_0_9z[3:2] };
  assign celloutsig_0_4z = { celloutsig_0_0z[9], celloutsig_0_2z } / { 1'h1, celloutsig_0_0z[11:8] };
  assign celloutsig_0_41z = { celloutsig_0_16z[2:0], celloutsig_0_16z } / { 1'h1, _01_[11:7], celloutsig_0_19z, celloutsig_0_23z };
  assign celloutsig_1_7z = in_data[141:139] / { 1'h1, celloutsig_1_5z[2], celloutsig_1_1z };
  assign celloutsig_0_8z = celloutsig_0_2z[3:1] / { 1'h1, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_18z = { celloutsig_1_5z[2:0], celloutsig_1_8z } / { 1'h1, celloutsig_1_0z[12:5] };
  assign celloutsig_1_19z = celloutsig_1_0z[9:7] / { 1'h1, celloutsig_1_7z[1:0] };
  assign celloutsig_0_10z = { in_data[4:3], celloutsig_0_1z } / { 1'h1, celloutsig_0_2z[1:0] };
  assign celloutsig_0_17z = in_data[33:28] / { 1'h1, celloutsig_0_11z[7:3] };
  assign celloutsig_0_27z = { celloutsig_0_12z[21], _02_ } / { 1'h1, celloutsig_0_9z[3:0] };
  assign celloutsig_0_30z = { celloutsig_0_0z[11], celloutsig_0_25z, celloutsig_0_21z, _01_ } % { 1'h1, in_data[36], celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_38z = { celloutsig_0_17z[4:1], celloutsig_0_29z, celloutsig_0_31z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_31z, celloutsig_0_8z, celloutsig_0_5z } % { 1'h1, celloutsig_0_3z[10:5], celloutsig_0_29z, celloutsig_0_10z, celloutsig_0_35z, celloutsig_0_27z, celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_10z };
  assign celloutsig_0_69z = celloutsig_0_30z[9:6] % { 1'h1, celloutsig_0_27z[3:1] };
  assign celloutsig_1_5z = _00_[4:1] % { 1'h1, celloutsig_1_0z[12:10] };
  assign celloutsig_1_8z = { celloutsig_1_4z[13:9], celloutsig_1_1z } % { 1'h1, celloutsig_1_0z[17:13] };
  assign celloutsig_0_9z = celloutsig_0_3z[24:20] % { 1'h1, celloutsig_0_0z[10:9], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_11z = in_data[55:44] % { 1'h1, celloutsig_0_3z[30:25], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_12z = { in_data[29:23], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_10z } % { 1'h1, in_data[47:26] };
  assign celloutsig_0_16z = _01_[11:2] % { 1'h1, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_19z = { celloutsig_0_9z, celloutsig_0_5z } % { 1'h1, celloutsig_0_12z[13:9] };
  assign celloutsig_0_21z = { celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_7z } % { 1'h1, celloutsig_0_3z[26], _01_ };
  assign celloutsig_0_0z = in_data[48:36] ^ in_data[27:15];
  assign celloutsig_0_3z = in_data[68:37] ^ { in_data[20:2], celloutsig_0_0z };
  assign celloutsig_0_46z = { celloutsig_0_41z[12], celloutsig_0_2z } ^ { celloutsig_0_38z[24:23], celloutsig_0_35z };
  assign celloutsig_1_0z = in_data[174:155] ^ in_data[176:157];
  assign celloutsig_1_4z = { celloutsig_1_0z[10:6], celloutsig_1_3z, _00_ } ^ { celloutsig_1_0z[17:5], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[80:77] ^ { celloutsig_0_0z[4:2], celloutsig_0_1z };
  assign celloutsig_0_26z = { celloutsig_0_12z[22:13], celloutsig_0_2z } ^ celloutsig_0_12z[14:1];
  always_latch
    if (clkin_data[96]) celloutsig_0_68z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_68z = celloutsig_0_46z[4:2];
  assign celloutsig_0_31z = ~((celloutsig_0_25z & celloutsig_0_9z[2]) | (celloutsig_0_27z[3] & celloutsig_0_21z[8]));
  assign celloutsig_0_5z = ~((celloutsig_0_0z[6] & celloutsig_0_0z[3]) | (in_data[47] & celloutsig_0_1z));
  assign celloutsig_0_6z = ~((celloutsig_0_5z & celloutsig_0_1z) | (in_data[46] & celloutsig_0_5z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[15] & celloutsig_1_0z[13]) | (celloutsig_1_0z[3] & celloutsig_1_0z[17]));
  assign celloutsig_0_7z = ~((in_data[59] & celloutsig_0_5z) | (celloutsig_0_6z & celloutsig_0_6z));
  assign celloutsig_0_23z = ~((celloutsig_0_2z[2] & celloutsig_0_7z) | (celloutsig_0_6z & celloutsig_0_15z));
  assign celloutsig_0_25z = ~((celloutsig_0_5z & celloutsig_0_9z[0]) | (in_data[3] & celloutsig_0_23z));
  assign { out_data[136:128], out_data[98:96], out_data[34:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
