
---------- Begin Simulation Statistics ----------
final_tick                               626006212800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 395831                       # Simulator instruction rate (inst/s)
host_mem_usage                               16975244                       # Number of bytes of host memory used
host_op_rate                                   395823                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.53                       # Real time elapsed on the host
host_tick_rate                               86803206                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000026                       # Number of instructions simulated
sim_ops                                       1000026                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000219                       # Number of seconds simulated
sim_ticks                                   219304400                       # Number of ticks simulated
system.cpu.Branches                                 6                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   18                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  18                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            6                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    19                       # Number of integer alu accesses
system.cpu.num_int_insts                           19                       # number of integer instructions
system.cpu.num_int_register_reads                  23                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 19                       # number of times the integer registers were written
system.cpu.num_load_insts                          11                       # Number of load instructions
system.cpu.num_mem_refs                            11                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     56.00%     56.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::MemRead                       11     44.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2340                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            478344                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           478971                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.548235                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.548235                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          778                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           159677                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    58                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.850969                       # Inst execution rate
system.switch_cpus.iew.exec_refs               485695                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              46518                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           15060                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        457533                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        49723                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1061393                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        439177                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1765                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1014768                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              2                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            799                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             4                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          207                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1124947                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1013055                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.716356                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            805863                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.847845                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1013651                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1046608                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          807576                       # number of integer regfile writes
system.switch_cpus.ipc                       1.824034                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.824034                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        529131     52.05%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     52.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       440569     43.34%     95.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        46836      4.61%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1016536                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              476996                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.469237                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           45416      9.52%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         430609     90.28%     99.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           971      0.20%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1493532                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3063099                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1013055                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1122580                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1061335                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1016536                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        61214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         5387                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        74203                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       547647                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.856188                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.105694                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        96860     17.69%     17.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        83356     15.22%     32.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       174984     31.95%     64.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       186576     34.07%     98.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         5871      1.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       547647                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.854194                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       176225                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           22                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       457533                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        49723                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2092904                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   548236                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        20292                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        40855                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            8                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       303468                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           303476                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            8                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       303468                       # number of overall hits
system.cpu.dcache.overall_hits::total          303476                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        37204                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37207                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        37204                       # number of overall misses
system.cpu.dcache.overall_misses::total         37207                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    431176800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    431176800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    431176800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    431176800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           11                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       340672                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       340683                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           11                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       340672                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       340683                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.272727                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.109208                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109213                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.272727                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.109208                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109213                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 11589.528008                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11588.593544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 11589.528008                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11588.593544                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          277                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.625000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        20292                       # number of writebacks
system.cpu.dcache.writebacks::total             20292                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        16659                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16659                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        16659                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16659                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        20545                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        20545                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        20545                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        20545                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    252032000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    252032000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    252032000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    252032000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.060307                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060305                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.060307                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060305                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 12267.315649                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12267.315649                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 12267.315649                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12267.315649                       # average overall mshr miss latency
system.cpu.dcache.replacements                  20292                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            8                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       258157                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          258165                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        36633                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36636                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    401988400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    401988400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           11                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       294790                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       294801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.272727                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.124268                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.124274                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 10973.395572                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10972.496997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        16659                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16659                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        19974                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19974                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    223300400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    223300400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.067757                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.067754                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 11179.553419                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11179.553419                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        45311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     29188400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     29188400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        45882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.012445                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012445                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 51118.038529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51118.038529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          571                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          571                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     28731600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     28731600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.012445                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012445                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 50318.038529                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50318.038529                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           249.851443                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               67068                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             20292                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.305145                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      625786908800                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     2.185182                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   247.666261                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.008536                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.967446                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2746012                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2746012                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       100758                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           100781                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       100758                       # number of overall hits
system.cpu.icache.overall_hits::total          100781                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           33                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             35                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           33                       # number of overall misses
system.cpu.icache.overall_misses::total            35                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1764800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1764800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1764800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1764800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       100791                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       100816                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       100791                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       100816                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000327                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000347                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000327                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000347                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 53478.787879                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50422.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 53478.787879                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50422.857143                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          293                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    97.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           13                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       896400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       896400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       896400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       896400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000129                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000129                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000129                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000129                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 68953.846154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68953.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 68953.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68953.846154                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       100758                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          100781                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           33                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            35                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1764800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1764800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       100791                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       100816                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000327                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 53478.787879                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50422.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       896400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       896400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000129                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000129                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 68953.846154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68953.846154                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            14.968353                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      625786908800                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999978                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    12.968375                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.025329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.029235                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.029297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            806543                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           806543                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 625786918400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    219294400                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        19138                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19138                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        19138                       # number of overall hits
system.l2.overall_hits::total                   19138                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1407                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1425                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           13                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1407                       # number of overall misses
system.l2.overall_misses::total                  1425                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       886000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    118264400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        119150400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       886000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    118264400                       # number of overall miss cycles
system.l2.overall_miss_latency::total       119150400                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        20545                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20563                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        20545                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20563                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.068484                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069299                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.068484                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069299                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 68153.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84054.299929                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83614.315789                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 68153.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84054.299929                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83614.315789                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       911                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_misses::.switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1420                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2335                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       822400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    111362200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    112184600                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     57999919                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       822400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    111362200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    170184519                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.068484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069056                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.068484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.113553                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 63261.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79148.685146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79003.239437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 63387.889617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 63261.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79148.685146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72884.162313                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          566                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              566                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19726                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19726                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19726                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19726                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          915                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            915                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     57999919                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     57999919                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 63387.889617                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 63387.889617                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          224                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   224                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          347                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 347                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     26664400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      26664400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.607706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.607706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76842.651297                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76842.651297                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     24964200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     24964200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.607706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.607706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71942.939481                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71942.939481                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           13                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       886000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       886000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           13                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             15                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 68153.846154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 59066.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       822400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       822400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 63261.538462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63261.538462                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18914                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18914                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1060                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1063                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     91600000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     91600000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        19974                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19977                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.053069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.053211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86415.094340                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86171.213547                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1060                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1060                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     86398000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     86398000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.053069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.053061                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 81507.547170                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81507.547170                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    3474                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                3474                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   290                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1265.272523                       # Cycle average of tags in use
system.l2.tags.total_refs                       38276                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19138                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             2                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              625790548000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1261.911279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     3.361243                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.154042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.154452                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2065                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          565                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          954                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          546                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000366                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.252075                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    674886                       # Number of tag accesses
system.l2.tags.data_accesses                   674886                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000680814                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6818                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2335                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4670                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4670                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  298880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1362.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     219234802                       # Total gap between requests
system.mem_ctrls.avgGap                      93890.71                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       117120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         1664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       180096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 534052212.358712375164                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 7587627.060834164731                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 821214713.430282235146                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         1830                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           26                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         2814                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     54786676                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       654624                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    115013280                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     29938.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     25177.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     40871.81                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       116992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       180096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        299392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          914                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         1407                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2339                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1167327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1750991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    533468549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      7587627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    821214713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1365189207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1167327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      7587627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      8754954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1167327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1750991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    533468549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      7587627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    821214713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1365189207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4670                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          278                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                91802440                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              17521840                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          170454580                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19657.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36499.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3734                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.96                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          934                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   318.903640                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   238.363936                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   279.855110                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          451     48.29%     48.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          207     22.16%     70.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           90      9.64%     80.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           43      4.60%     84.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           26      2.78%     87.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           19      2.03%     89.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            9      0.96%     90.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           89      9.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          934                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                298880                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1362.854553                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.99                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    5531198.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2724942.528000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   15844756.032000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 18049041.024000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 92318200.128000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 19715368.008000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  154183506.120000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   703.057057                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     43723900                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      7280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    168290500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    4330138.176000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    2132111.520000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   15063769.728000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 18049041.024000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 113101458.624000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 2166903.816000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  154843422.888000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   706.066193                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      4293476                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      7280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    207720924                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1992                       # Transaction distribution
system.membus.trans_dist::ReadExReq               347                       # Transaction distribution
system.membus.trans_dist::ReadExResp              347                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1993                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         4679                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   4679                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       299392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  299392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2340                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2340    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2340                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             3319850                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21689324                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          174939                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       174467                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect          775                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        90767                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           90748                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.979067                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed               5                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts        59167                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts          768                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       531931                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.879945                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.861547                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       224897     42.28%     42.28% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        65759     12.36%     54.64% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2         6561      1.23%     55.88% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        17736      3.33%     59.21% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       216978     40.79%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       531931                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000001                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000001                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              477347                       # Number of memory references committed
system.switch_cpus.commit.loads                431465                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             158547                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              841454                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       522654     52.27%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       431465     43.15%     95.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        45882      4.59%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000001                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       216978                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            47972                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        361406                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles             68344                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         69120                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles            799                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved        88288                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             8                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1071358                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          2746                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         1180                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1105790                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              174939                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        90753                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                545608                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            1612                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            100792                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            29                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       547647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.020981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.866980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           322977     58.98%     58.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            24198      4.42%     63.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            16507      3.01%     66.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            27473      5.02%     71.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            44848      8.19%     79.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             8593      1.57%     81.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            33623      6.14%     87.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            12366      2.26%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            57062     10.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       547647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.319094                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.016996                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              144384                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           26016                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           41                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores           3835                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    219304400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles            799                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles            88276                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          199990                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          175                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles             95973                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        162429                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1063569                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          2315                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            37                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          78284                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           1221                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents        82626                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1349905                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1600749                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1096359                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1271209                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps            78538                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              32                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            419836                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1374121                       # The number of ROB reads
system.switch_cpus.rob.writes                 2134197                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000001                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             19992                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          566                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19726                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1026                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              571                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             571                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            15                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19977                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           30                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        61388                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 61418                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5227520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5229440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1026                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            21589                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  21589    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              21589                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 626006212800                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           48807200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             22.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             26000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          41090000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            18.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               628128012000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 421198                       # Simulator instruction rate (inst/s)
host_mem_usage                               16977292                       # Number of bytes of host memory used
host_op_rate                                   421204                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    26.12                       # Real time elapsed on the host
host_tick_rate                               81244807                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000027                       # Number of instructions simulated
sim_ops                                      11000217                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002122                       # Number of seconds simulated
sim_ticks                                  2121799200                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6940                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         19875                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           4568322                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4577937                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.530450                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.530450                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    6244                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        15186                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1524779                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    56                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.971049                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5061659                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             563080                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          306023                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4821242                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           24                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       629548                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     11268734                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4498579                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        31106                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10455423                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             18                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13714                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            46                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           78                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         4954                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        10232                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11361569                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10426012                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.730880                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8303949                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.965504                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10438466                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         10892542                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8351760                       # number of integer regfile writes
system.switch_cpus.ipc                       1.885193                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.885193                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5394439     51.44%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            1      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     51.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4523290     43.13%     94.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       568798      5.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10486530                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4896734                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.466955                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          479541      9.79%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4397531     89.81%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19662      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15383260                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     31253703                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10426012                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     12537179                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           11268654                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10486530                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           24                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1268500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        85680                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1285692                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5298254                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.979243                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.043671                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       672345     12.69%     12.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       847042     15.99%     28.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1774723     33.50%     62.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1926534     36.36%     98.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        77610      1.46%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5298254                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.976913                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              2                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           24                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           76                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1944554                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       146437                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4821242                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       629548                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        22119336                       # number of misc regfile reads
system.switch_cpus.numCycles                  5304498                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       202203                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           54                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       404482                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             54                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3168376                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3168376                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3168376                       # number of overall hits
system.cpu.dcache.overall_hits::total         3168376                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       356587                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         356587                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       356587                       # number of overall misses
system.cpu.dcache.overall_misses::total        356587                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2762690400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2762690400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2762690400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2762690400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3524963                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3524963                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3524963                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3524963                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.101160                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.101160                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.101160                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.101160                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  7747.591471                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7747.591471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  7747.591471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7747.591471                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          110                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1908                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              19                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.583333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.421053                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       202203                       # number of writebacks
system.cpu.dcache.writebacks::total            202203                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       154383                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       154383                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       154383                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       154383                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       202204                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       202204                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       202204                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       202204                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1539142800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1539142800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1539142800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1539142800                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057363                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057363                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057363                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057363                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  7611.831616                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7611.831616                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  7611.831616                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7611.831616                       # average overall mshr miss latency
system.cpu.dcache.replacements                 202203                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2646514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2646514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       350683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        350683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2702050800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2702050800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2997197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2997197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.117004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.117004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  7705.109173                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7705.109173                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       153846                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       153846                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196837                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196837                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1485916400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1485916400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.065674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.065674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  7548.968944                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7548.968944                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       521862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         521862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         5904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     60639600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     60639600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       527766                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       527766                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 10270.934959                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10270.934959                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          537                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          537                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         5367                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5367                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     53226400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     53226400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010169                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010169                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  9917.346749                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9917.346749                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3627535                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            202459                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.917381                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.811933                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   254.188067                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.007078                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.992922                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28401907                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28401907                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1178898                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1178898                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1178898                       # number of overall hits
system.cpu.icache.overall_hits::total         1178898                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           90                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             90                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           90                       # number of overall misses
system.cpu.icache.overall_misses::total            90                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6200399                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6200399                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6200399                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6200399                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1178988                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1178988                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1178988                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1178988                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 68893.322222                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68893.322222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 68893.322222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68893.322222                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4053                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                35                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   115.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           75                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           75                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5511999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5511999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5511999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5511999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 73493.320000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73493.320000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 73493.320000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73493.320000                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1178898                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1178898                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           90                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            90                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6200399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6200399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1178988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1178988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 68893.322222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68893.322222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           75                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           75                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5511999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5511999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 73493.320000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73493.320000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            29.664511                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1279769                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                90                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14219.655556                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    27.664511                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.054032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.057938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.175781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9431979                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9431979                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2121799200                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       200315                       # number of demand (read+write) hits
system.l2.demand_hits::total                   200315                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       200315                       # number of overall hits
system.l2.overall_hits::total                  200315                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           75                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1889                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1964                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           75                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1889                       # number of overall misses
system.l2.overall_misses::total                  1964                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5448400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    157066000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        162514400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5448400                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    157066000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       162514400                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           75                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       202204                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               202279                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           75                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       202204                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              202279                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.009342                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.009709                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.009342                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.009709                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 72645.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83147.697194                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82746.639511                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 72645.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83147.697194                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82746.639511                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     10413                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 502                       # number of writebacks
system.l2.writebacks::total                       502                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           75                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1958                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        11031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           75                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12989                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      5080200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    147428400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    152508600                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    687766856                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      5080200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    147428400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    840275456                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.009312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009680                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.009312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.064213                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        67736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 78294.423792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77889.989785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 62348.550086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        67736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 78294.423792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64691.312341                       # average overall mshr miss latency
system.l2.replacements                           6942                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        27156                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            27156                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        27156                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        27156                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       175047                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           175047                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       175047                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       175047                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        11031                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          11031                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    687766856                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    687766856                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 62348.550086                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 62348.550086                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         5112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5112                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          255                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 255                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     18513600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      18513600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         5367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.047513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.047513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 72602.352941                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72602.352941                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          255                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            255                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     17267600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17267600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.047513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.047513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67716.078431                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67716.078431                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           75                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               75                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5448400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5448400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           75                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             75                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 72645.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72645.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           75                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           75                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      5080200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5080200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        67736                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        67736                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       195203                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            195203                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         1634                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1634                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    138552400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    138552400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196837                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196837                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.008301                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008301                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84793.390453                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84793.390453                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1628                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1628                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    130160800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    130160800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.008271                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008271                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79951.351351                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79951.351351                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   45909                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               45909                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  4755                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6415.158840                       # Cycle average of tags in use
system.l2.tags.total_refs                      415564                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    215249                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.930620                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6371.637574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    43.521266                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.777788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.005313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.783100                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           568                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7418                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          232                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          326                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1011                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3318                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2763                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.069336                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.905518                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6684893                       # Number of tag accesses
system.l2.tags.data_accesses                  6684893                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     21921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      3510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000391856084                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           56                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           56                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38592                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                927                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       12935                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        502                       # Number of write requests accepted
system.mem_ctrls.readBursts                     25870                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1004                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    289                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 25870                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1004                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           56                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     539.553571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    230.759926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2262.912539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           55     98.21%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      1.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            56                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           56                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.553571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.516173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.158677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               16     28.57%     28.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      3.57%     32.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               33     58.93%     91.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      3.57%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      3.57%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            56                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   18496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1655680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                64256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    780.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     30.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2121761600                       # Total gap between requests
system.mem_ctrls.avgGap                     157904.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1402944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         9600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       224640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        62912                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 661204886.871481537819                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 4524462.069737796672                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 105872412.431864440441                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 29650308.097015026957                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        21954                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          150                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         3766                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1004                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    641509588                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      4434440                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    148806878                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  23487030706                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     29220.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     29562.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     39513.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  23393456.88                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1405184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         9600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       241024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1655808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         9600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         9600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        64256                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        64256                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        10978                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           75                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         1883                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          12936                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          502                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           502                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    662260595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      4524462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    113594161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        780379218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      4524462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4524462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     30283733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        30283733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     30283733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    662260595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      4524462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    113594161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       810662951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                25581                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 983                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1763                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1685                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1811                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1542                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1620                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           51                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           42                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           92                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           98                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          104                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               363915704                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              95979912                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          794750906                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14226.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31068.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23181                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                758                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.62                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           77.11                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2617                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   648.657241                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   479.225435                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   391.282853                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           32      1.22%      1.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          617     23.58%     24.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          237      9.06%     33.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          141      5.39%     39.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          107      4.09%     43.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          107      4.09%     47.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           87      3.32%     50.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           88      3.36%     54.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1201     45.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2617                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1637184                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              62912                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              771.601761                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               29.650308                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.70                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    13137913.152000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    6453537.552000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   84095016.768000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1419471.648000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 175333541.376000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 716506848.288000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 339561699.287999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1336508028.072001                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   629.893737                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    754646936                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     70720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1296432264                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    14518078.848000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    7155574.272000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   85213548.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  3581749.248000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 175333541.376000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 785179163.999999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 281814524.712000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1352796180.456000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   637.570313                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    624985757                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     70720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1426093443                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12681                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          502                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6438                       # Transaction distribution
system.membus.trans_dist::ReadExReq               255                       # Transaction distribution
system.membus.trans_dist::ReadExResp              255                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          12680                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        32811                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  32811                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1720064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1720064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12935                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12935    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12935                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            31913066                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120529917                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1754845                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1751504                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        13685                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       992434                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          992123                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.968663                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             136                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            8                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            8                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            3                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1239976                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            2                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        13637                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      4979999                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.008072                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.834802                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1837455     36.90%     36.90% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       723658     14.53%     51.43% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       106740      2.14%     53.57% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       185526      3.73%     57.30% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2126620     42.70%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      4979999                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000006                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4810258                       # Number of memory references committed
system.switch_cpus.commit.loads               4282492                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1500517                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8499789                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            25                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5189938     51.90%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4282492     42.82%     94.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       527766      5.28%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000196                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2126620                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           501170                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3288207                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            786517                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        708646                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          13714                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       945782                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            52                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       11425489                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         40023                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        11478                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               12024298                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1754845                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       992259                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               5271537                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           27528                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                148                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles         1053                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          230                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1178995                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            56                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      5298254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.271835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.950468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          2863568     54.05%     54.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           247157      4.66%     58.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           188816      3.56%     62.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           314829      5.94%     68.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           469981      8.87%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           112234      2.12%     79.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           302191      5.70%     84.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           182579      3.45%     88.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           616899     11.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      5298254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.330822                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.266812                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1501356                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          538759                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           78                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         101778                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2121799200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          13714                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           914993                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1674341                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         5283                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1067148                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1622775                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       11295893                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         30224                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            88                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         755915                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents              1                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       866414                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     13982299                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            16757163                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         11784202                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               54                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      12472406                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1509928                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             547                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            7                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4275356                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 14093525                       # The number of ROB reads
system.switch_cpus.rob.writes                22798910                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000191                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            196912                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        27658                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       175047                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6440                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            12695                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5367                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5367                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            75                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196837                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          150                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       606611                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                606761                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         9600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     51764096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               51773696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           19637                       # Total snoops (count)
system.tol2bus.snoopTraffic                     64256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           221916                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000243                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015597                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 221862     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     54      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             221916                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2121799200                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          485317600                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             22.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            150000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         404408000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            19.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
