# qiskit.dagcircuit.DAGCircuit.add\_creg

`DAGCircuit.add_creg(creg)`

Add all wires in a classical register.
