#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jul 23 10:34:48 2018
# Process ID: 6872
# Current directory: F:/7231/FPGADSP/vivado/voicechange
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5604 F:\7231\FPGADSP\vivado\voicechange\voicechange.xpr
# Log file: F:/7231/FPGADSP/vivado/voicechange/vivado.log
# Journal file: F:/7231/FPGADSP/vivado/voicechange\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/7231/FPGADSP/vivado/voicechange/voicechange.xpr
INFO: [Project 1-313] Project file moved from 'D:/resource/study/lab20/FPGADSP/vivado/voicechange' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 760.996 ; gain = 55.922
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run DCM_PLL_synth_1
reset_run InOutBuffer_synth_1
reset_run synth_1
launch_runs synth_1
[Mon Jul 23 10:39:21 2018] Launched DCM_PLL_synth_1, InOutBuffer_synth_1...
Run output will be captured here:
DCM_PLL_synth_1: F:/7231/FPGADSP/vivado/voicechange/voicechange.runs/DCM_PLL_synth_1/runme.log
InOutBuffer_synth_1: F:/7231/FPGADSP/vivado/voicechange/voicechange.runs/InOutBuffer_synth_1/runme.log
[Mon Jul 23 10:39:21 2018] Launched synth_1...
Run output will be captured here: F:/7231/FPGADSP/vivado/voicechange/voicechange.runs/synth_1/runme.log
remove_files  F:/7231/FPGADSP/src/SelTWtoO.v
reset_run synth_1
launch_runs synth_1
[Mon Jul 23 10:42:10 2018] Launched synth_1...
Run output will be captured here: F:/7231/FPGADSP/vivado/voicechange/voicechange.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg484-1
Top: deal_voice
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 865.406 ; gain = 8.723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'deal_voice' [F:/7231/FPGADSP/src/deal_voice.v:1]
INFO: [Synth 8-638] synthesizing module 'DCM_PLL' [F:/7231/FPGADSP/vivado/voicechange/.Xil/Vivado-6872-Admin-pc/realtime/DCM_PLL_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'DCM_PLL' (1#1) [F:/7231/FPGADSP/vivado/voicechange/.Xil/Vivado-6872-Admin-pc/realtime/DCM_PLL_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'de_coder' [F:/7231/FPGADSP/src/de_coder.v:1]
INFO: [Synth 8-638] synthesizing module 'video_top' [F:/7231/FPGADSP/src/video/video_top.v:1]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'q8' [F:/7231/FPGADSP/src/video/q8.v:1]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'q8' (2#1) [F:/7231/FPGADSP/src/video/q8.v:1]
INFO: [Synth 8-638] synthesizing module 'Produce' [F:/7231/FPGADSP/src/video/produce.v:1]
INFO: [Synth 8-256] done synthesizing module 'Produce' (3#1) [F:/7231/FPGADSP/src/video/produce.v:1]
INFO: [Synth 8-638] synthesizing module 'Register' [F:/7231/FPGADSP/src/video/Register.v:1]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Register' (4#1) [F:/7231/FPGADSP/src/video/Register.v:1]
INFO: [Synth 8-638] synthesizing module 'd' [F:/7231/FPGADSP/src/video/d.v:1]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd' (5#1) [F:/7231/FPGADSP/src/video/d.v:1]
INFO: [Synth 8-256] done synthesizing module 'video_top' (6#1) [F:/7231/FPGADSP/src/video/video_top.v:1]
INFO: [Synth 8-638] synthesizing module 'Com' [F:/7231/FPGADSP/src/Com/Com.v:1]
INFO: [Synth 8-638] synthesizing module 'counterT' [F:/7231/FPGADSP/src/Com/counterT.v:1]
	Parameter n bound to: 32 - type: integer 
	Parameter counter_bits bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counterT' (7#1) [F:/7231/FPGADSP/src/Com/counterT.v:1]
INFO: [Synth 8-638] synthesizing module 'Com_control' [F:/7231/FPGADSP/src/Com/Com_control.v:1]
	Parameter Comreset bound to: 0 - type: integer 
	Parameter ComWrite bound to: 1 - type: integer 
	Parameter ComWait bound to: 2 - type: integer 
	Parameter ComStop bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Com_control' (8#1) [F:/7231/FPGADSP/src/Com/Com_control.v:1]
INFO: [Synth 8-638] synthesizing module 'decoder5_16' [F:/7231/FPGADSP/src/Com/decoder5_16.v:1]
INFO: [Synth 8-256] done synthesizing module 'decoder5_16' (9#1) [F:/7231/FPGADSP/src/Com/decoder5_16.v:1]
INFO: [Synth 8-256] done synthesizing module 'Com' (10#1) [F:/7231/FPGADSP/src/Com/Com.v:1]
INFO: [Synth 8-638] synthesizing module 'I2C' [F:/7231/FPGADSP/src/I2C/I2C.v:1]
INFO: [Synth 8-638] synthesizing module 'I2C_Control' [F:/7231/FPGADSP/src/I2C/I2C_Control.v:1]
	Parameter IDLE bound to: 4'b0000 
	Parameter Start bound to: 4'b0001 
	Parameter Startbit bound to: 4'b0010 
	Parameter AddrWR bound to: 4'b0011 
	Parameter AckAddrWR bound to: 4'b0100 
	Parameter SubAddrHWR bound to: 4'b0101 
	Parameter AckAddrHWR bound to: 4'b0110 
	Parameter SubAddrLWR bound to: 4'b0111 
	Parameter AckAddrLWR bound to: 4'b1000 
	Parameter DataWR bound to: 4'b1001 
	Parameter AckDataWR bound to: 4'b1010 
	Parameter Stop bound to: 4'b1011 
	Parameter Ready bound to: 4'b1100 
	Parameter Err bound to: 4'b1101 
INFO: [Synth 8-256] done synthesizing module 'I2C_Control' (11#1) [F:/7231/FPGADSP/src/I2C/I2C_Control.v:1]
INFO: [Synth 8-638] synthesizing module 'sub' [F:/7231/FPGADSP/src/I2C/sub.v:1]
INFO: [Synth 8-256] done synthesizing module 'sub' (12#1) [F:/7231/FPGADSP/src/I2C/sub.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [F:/7231/FPGADSP/src/I2C/I2C.v:20]
INFO: [Synth 8-638] synthesizing module 'div_2' [F:/7231/FPGADSP/src/I2C/div_2.v:1]
INFO: [Synth 8-256] done synthesizing module 'div_2' (13#1) [F:/7231/FPGADSP/src/I2C/div_2.v:1]
INFO: [Synth 8-256] done synthesizing module 'I2C' (14#1) [F:/7231/FPGADSP/src/I2C/I2C.v:1]
INFO: [Synth 8-256] done synthesizing module 'de_coder' (15#1) [F:/7231/FPGADSP/src/de_coder.v:1]
INFO: [Synth 8-638] synthesizing module 'dffre' [F:/7231/FPGADSP/src/inputbuf/dffre.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dffre' (16#1) [F:/7231/FPGADSP/src/inputbuf/dffre.v:1]
INFO: [Synth 8-638] synthesizing module 'changevoice' [F:/7231/FPGADSP/src/changevoice.v:1]
INFO: [Synth 8-638] synthesizing module 'addrprocess' [F:/7231/FPGADSP/src/inputbuf/addrprocess.v:1]
	Parameter I bound to: 3 - type: integer 
	Parameter D bound to: 4 - type: integer 
	Parameter addr_bits bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FirAddr' [F:/7231/FPGADSP/src/inputbuf/FirAddr.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [F:/7231/FPGADSP/src/inputbuf/FirAddr.v:16]
INFO: [Synth 8-256] done synthesizing module 'FirAddr' (17#1) [F:/7231/FPGADSP/src/inputbuf/FirAddr.v:1]
INFO: [Synth 8-638] synthesizing module 'counterL_m' [F:/7231/FPGADSP/src/inputbuf/counerL_m.v:1]
	Parameter counter_bits bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counterL_m' (18#1) [F:/7231/FPGADSP/src/inputbuf/counerL_m.v:1]
INFO: [Synth 8-638] synthesizing module 'counterL' [F:/7231/FPGADSP/src/inputbuf/counterL.v:1]
	Parameter n bound to: 10'b1111111111 
	Parameter counter_bits bound to: 10 - type: integer 
	Parameter setnum bound to: 10'b0000000000 
INFO: [Synth 8-256] done synthesizing module 'counterL' (19#1) [F:/7231/FPGADSP/src/inputbuf/counterL.v:1]
INFO: [Synth 8-638] synthesizing module 'counterL__parameterized0' [F:/7231/FPGADSP/src/inputbuf/counterL.v:1]
	Parameter n bound to: 10'b1100010100 
	Parameter counter_bits bound to: 10 - type: integer 
	Parameter setnum bound to: 10'b0000010101 
INFO: [Synth 8-256] done synthesizing module 'counterL__parameterized0' (19#1) [F:/7231/FPGADSP/src/inputbuf/counterL.v:1]
INFO: [Synth 8-638] synthesizing module 'counterL__parameterized1' [F:/7231/FPGADSP/src/inputbuf/counterL.v:1]
	Parameter n bound to: 5'b10101 
	Parameter counter_bits bound to: 5 - type: integer 
	Parameter setnum bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'counterL__parameterized1' (19#1) [F:/7231/FPGADSP/src/inputbuf/counterL.v:1]
INFO: [Synth 8-638] synthesizing module 'dffre__parameterized0' [F:/7231/FPGADSP/src/inputbuf/dffre.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dffre__parameterized0' (19#1) [F:/7231/FPGADSP/src/inputbuf/dffre.v:1]
INFO: [Synth 8-638] synthesizing module 'full_adder' [F:/7231/FPGADSP/src/inputbuf/full_adder.v:1]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'full_adder' (20#1) [F:/7231/FPGADSP/src/inputbuf/full_adder.v:1]
INFO: [Synth 8-256] done synthesizing module 'addrprocess' (21#1) [F:/7231/FPGADSP/src/inputbuf/addrprocess.v:1]
INFO: [Synth 8-638] synthesizing module 'InOutBuffer' [F:/7231/FPGADSP/vivado/voicechange/.Xil/Vivado-6872-Admin-pc/realtime/InOutBuffer_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'InOutBuffer' (22#1) [F:/7231/FPGADSP/vivado/voicechange/.Xil/Vivado-6872-Admin-pc/realtime/InOutBuffer_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fir_L' [F:/7231/FPGADSP/src/fir.v:1]
INFO: [Synth 8-638] synthesizing module 'counterT__parameterized0' [F:/7231/FPGADSP/src/Com/counterT.v:1]
	Parameter n bound to: 64 - type: integer 
	Parameter counter_bits bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counterT__parameterized0' (22#1) [F:/7231/FPGADSP/src/Com/counterT.v:1]
INFO: [Synth 8-638] synthesizing module 'h_rom_l' [F:/7231/FPGADSP/src/h_rom_l.v:1]
INFO: [Synth 8-256] done synthesizing module 'h_rom_l' (23#1) [F:/7231/FPGADSP/src/h_rom_l.v:1]
INFO: [Synth 8-638] synthesizing module 'booth_multiplier' [F:/7231/FPGADSP/src/booth_multiplier.v:3]
INFO: [Synth 8-638] synthesizing module 'boothEncode' [F:/7231/FPGADSP/src/boothEncode.v:2]
INFO: [Synth 8-256] done synthesizing module 'boothEncode' (24#1) [F:/7231/FPGADSP/src/boothEncode.v:2]
INFO: [Synth 8-638] synthesizing module 'subMultiply' [F:/7231/FPGADSP/src/subMultiply.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [F:/7231/FPGADSP/src/subMultiply.v:9]
INFO: [Synth 8-256] done synthesizing module 'subMultiply' (25#1) [F:/7231/FPGADSP/src/subMultiply.v:2]
INFO: [Synth 8-638] synthesizing module 'subSum' [F:/7231/FPGADSP/src/subSum.v:2]
INFO: [Synth 8-638] synthesizing module 'Naddr' [F:/7231/FPGADSP/src/Naddr.v:2]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Naddr' (26#1) [F:/7231/FPGADSP/src/Naddr.v:2]
INFO: [Synth 8-638] synthesizing module 'Naddr__parameterized0' [F:/7231/FPGADSP/src/Naddr.v:2]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Naddr__parameterized0' (26#1) [F:/7231/FPGADSP/src/Naddr.v:2]
INFO: [Synth 8-638] synthesizing module 'Naddr__parameterized1' [F:/7231/FPGADSP/src/Naddr.v:2]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Naddr__parameterized1' (26#1) [F:/7231/FPGADSP/src/Naddr.v:2]
INFO: [Synth 8-256] done synthesizing module 'subSum' (27#1) [F:/7231/FPGADSP/src/subSum.v:2]
INFO: [Synth 8-256] done synthesizing module 'booth_multiplier' (28#1) [F:/7231/FPGADSP/src/booth_multiplier.v:3]
INFO: [Synth 8-638] synthesizing module 'Naddr__parameterized2' [F:/7231/FPGADSP/src/Naddr.v:2]
	Parameter N bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Naddr__parameterized2' (28#1) [F:/7231/FPGADSP/src/Naddr.v:2]
INFO: [Synth 8-638] synthesizing module 'dffre__parameterized1' [F:/7231/FPGADSP/src/inputbuf/dffre.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dffre__parameterized1' (28#1) [F:/7231/FPGADSP/src/inputbuf/dffre.v:1]
INFO: [Synth 8-638] synthesizing module 'dffre__parameterized2' [F:/7231/FPGADSP/src/inputbuf/dffre.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dffre__parameterized2' (28#1) [F:/7231/FPGADSP/src/inputbuf/dffre.v:1]
INFO: [Synth 8-256] done synthesizing module 'fir_L' (29#1) [F:/7231/FPGADSP/src/fir.v:1]
INFO: [Synth 8-638] synthesizing module 'control' [F:/7231/FPGADSP/src/control.v:1]
	Parameter Wait bound to: 3'b000 
	Parameter FirReset bound to: 3'b001 
	Parameter MAC bound to: 3'b010 
	Parameter DataOut bound to: 3'b011 
	Parameter RAMWrite bound to: 3'b100 
	Parameter CopyWait bound to: 3'b101 
	Parameter Copy bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'control' (30#1) [F:/7231/FPGADSP/src/control.v:1]
INFO: [Synth 8-638] synthesizing module 'counterT__parameterized1' [F:/7231/FPGADSP/src/Com/counterT.v:1]
	Parameter n bound to: 10'b1111111111 
	Parameter counter_bits bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counterT__parameterized1' (30#1) [F:/7231/FPGADSP/src/Com/counterT.v:1]
INFO: [Synth 8-638] synthesizing module 'counterT__parameterized2' [F:/7231/FPGADSP/src/Com/counterT.v:1]
	Parameter n bound to: 10'b1000111111 
	Parameter counter_bits bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counterT__parameterized2' (30#1) [F:/7231/FPGADSP/src/Com/counterT.v:1]
INFO: [Synth 8-638] synthesizing module 'smoothFilter' [F:/7231/FPGADSP/src/smoothFilter.v:1]
INFO: [Synth 8-638] synthesizing module 'signalGenerate' [F:/7231/FPGADSP/src/signalGenerate.v:1]
INFO: [Synth 8-256] done synthesizing module 'signalGenerate' (31#1) [F:/7231/FPGADSP/src/signalGenerate.v:1]
INFO: [Synth 8-638] synthesizing module 'smoothController' [F:/7231/FPGADSP/src/smoothController.v:1]
	Parameter RESET bound to: 0 - type: integer 
	Parameter SampleAddCount bound to: 1 - type: integer 
	Parameter LoadData2 bound to: 2 - type: integer 
	Parameter MAC1 bound to: 3 - type: integer 
	Parameter MAC2 bound to: 4 - type: integer 
	Parameter OutData bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element AddrSel_reg was removed.  [F:/7231/FPGADSP/src/smoothController.v:19]
INFO: [Synth 8-256] done synthesizing module 'smoothController' (32#1) [F:/7231/FPGADSP/src/smoothController.v:1]
INFO: [Synth 8-638] synthesizing module 'counterT__parameterized3' [F:/7231/FPGADSP/src/Com/counterT.v:1]
	Parameter n bound to: 768 - type: integer 
	Parameter counter_bits bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counterT__parameterized3' (32#1) [F:/7231/FPGADSP/src/Com/counterT.v:1]
INFO: [Synth 8-638] synthesizing module 'dffre__parameterized3' [F:/7231/FPGADSP/src/inputbuf/dffre.v:1]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dffre__parameterized3' (32#1) [F:/7231/FPGADSP/src/inputbuf/dffre.v:1]
INFO: [Synth 8-256] done synthesizing module 'smoothFilter' (33#1) [F:/7231/FPGADSP/src/smoothFilter.v:1]
INFO: [Synth 8-256] done synthesizing module 'changevoice' (34#1) [F:/7231/FPGADSP/src/changevoice.v:1]
INFO: [Synth 8-638] synthesizing module 'fir_H' [F:/7231/FPGADSP/src/fir_H.v:1]
INFO: [Synth 8-638] synthesizing module 'firControl' [F:/7231/FPGADSP/src/firControl.v:1]
	Parameter RESET bound to: 0 - type: integer 
	Parameter MAC bound to: 1 - type: integer 
	Parameter DATAOUT bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/7231/FPGADSP/src/firControl.v:12]
INFO: [Synth 8-256] done synthesizing module 'firControl' (35#1) [F:/7231/FPGADSP/src/firControl.v:1]
INFO: [Synth 8-638] synthesizing module 'counterT__parameterized4' [F:/7231/FPGADSP/src/Com/counterT.v:1]
	Parameter n bound to: 5'b11111 
	Parameter counter_bits bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counterT__parameterized4' (35#1) [F:/7231/FPGADSP/src/Com/counterT.v:1]
INFO: [Synth 8-638] synthesizing module 'h_rom_h' [F:/7231/FPGADSP/src/h_rom_h.v:1]
INFO: [Synth 8-256] done synthesizing module 'h_rom_h' (36#1) [F:/7231/FPGADSP/src/h_rom_h.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (5) of module 'h_rom_h' [F:/7231/FPGADSP/src/fir_H.v:72]
WARNING: [Synth 8-689] width (16) of port connection 'd' does not match port width (32) of module 'dffre__parameterized1' [F:/7231/FPGADSP/src/fir_H.v:95]
WARNING: [Synth 8-689] width (16) of port connection 'q' does not match port width (32) of module 'dffre__parameterized1' [F:/7231/FPGADSP/src/fir_H.v:95]
INFO: [Synth 8-256] done synthesizing module 'fir_H' (37#1) [F:/7231/FPGADSP/src/fir_H.v:1]
INFO: [Synth 8-256] done synthesizing module 'deal_voice' (38#1) [F:/7231/FPGADSP/src/deal_voice.v:1]
WARNING: [Synth 8-3331] design h_rom_l has unconnected port RisingTone
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 904.969 ; gain = 48.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 904.969 ; gain = 48.285
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/7231/FPGADSP/vivado/voicechange/voicechange.srcs/sources_1/ip/DCM_PLL/DCM_PLL.dcp' for cell 'DCM'
INFO: [Project 1-454] Reading design checkpoint 'f:/7231/FPGADSP/vivado/voicechange/voicechange.srcs/sources_1/ip/InOutBuffer/InOutBuffer.dcp' for cell 'changevoice/InOutBuf'
INFO: [Netlist 29-17] Analyzing 194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/7231/FPGADSP/vivado/voicechange/voicechange.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM/inst'
Finished Parsing XDC File [f:/7231/FPGADSP/vivado/voicechange/voicechange.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM/inst'
Parsing XDC File [f:/7231/FPGADSP/vivado/voicechange/voicechange.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM/inst'
Finished Parsing XDC File [f:/7231/FPGADSP/vivado/voicechange/voicechange.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/7231/FPGADSP/vivado/voicechange/voicechange.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/deal_voice_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/deal_voice_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [F:/7231/FPGADSP/vivado/voicechange/voicechange.srcs/constrs_1/new/DEALVOICE.xdc]
Finished Parsing XDC File [F:/7231/FPGADSP/vivado/voicechange/voicechange.srcs/constrs_1/new/DEALVOICE.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 192 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 160 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1257.508 ; gain = 400.824
120 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1257.508 ; gain = 400.824
launch_runs impl_1
[Mon Jul 23 10:43:47 2018] Launched impl_1...
Run output will be captured here: F:/7231/FPGADSP/vivado/voicechange/voicechange.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Jul 23 10:46:07 2018] Launched impl_1...
Run output will be captured here: F:/7231/FPGADSP/vivado/voicechange/voicechange.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:11:07
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.598 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276723747B
set_property PROGRAM.FILE {F:/7231/FPGADSP/vivado/voicechange/voicechange.runs/impl_1/deal_voice.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/7231/FPGADSP/vivado/voicechange/voicechange.runs/impl_1/deal_voice.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1360.980 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1
[Mon Jul 23 10:58:32 2018] Launched synth_1...
Run output will be captured here: F:/7231/FPGADSP/vivado/voicechange/voicechange.runs/synth_1/runme.log
launch_runs impl_1
[Mon Jul 23 11:01:33 2018] Launched impl_1...
Run output will be captured here: F:/7231/FPGADSP/vivado/voicechange/voicechange.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Jul 23 11:04:57 2018] Launched impl_1...
Run output will be captured here: F:/7231/FPGADSP/vivado/voicechange/voicechange.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210276723747B
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys Video-210276723747B" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys Video-210276723747B" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys Video-210276723747B" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys Video-210276723747B" may be locked by another hw_server.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 23 11:07:33 2018...
