{"_id": "516d82f534309d5ba88bd945", "categories": {"audience": [{"fullname": "Developers", "fullpath": "Intended Audience :: by End-User Class :: Developers", "id": 3, "shortname": "developers"}], "database": [], "developmentstatus": [{"fullname": "4 - Beta", "fullpath": "Development Status :: 4 - Beta", "id": 10, "shortname": "beta"}], "environment": [], "language": [{"fullname": "C", "fullpath": "Programming Language :: C", "id": 164, "shortname": "c"}], "license": [{"fullname": "GNU General Public License version 2.0 (GPLv2)", "fullpath": "License :: OSI-Approved Open Source :: GNU General Public License version 2.0 (GPLv2)", "id": 15, "shortname": "gpl"}], "os": [{"fullname": "All POSIX (Linux/BSD/UNIX-like OSes)", "fullpath": "Operating System :: Grouping and Descriptive Categories :: All POSIX (Linux/BSD/UNIX-like OSes)", "id": 200, "shortname": "posix"}, {"fullname": "All 32-bit MS Windows (95/98/NT/2000/XP)", "fullpath": "Operating System :: Grouping and Descriptive Categories :: All 32-bit MS Windows (95/98/NT/2000/XP)", "id": 435, "shortname": "mswin_all32bit"}], "topic": [{"fullname": "Hardware", "fullpath": "Topic :: System :: Hardware", "id": 146, "shortname": "hardware"}, {"fullname": "Electronic Design Automation (EDA)", "fullpath": "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)", "id": 246, "shortname": "eda"}], "translation": [{"fullname": "English", "fullpath": "Translations :: English", "id": 275, "shortname": "english"}]}, "creation_date": "2003-09-06", "developers": [{"name": "John S. Willy", "url": "http://sourceforge.net/u/jswilly/", "username": "jswilly"}, {"name": "Moti Litochevski", "url": "http://sourceforge.net/u/motilito/", "username": "motilito"}], "external_homepage": "http://rstk.sourceforge.net", "icon_url": null, "labels": [], "moved_to_url": "", "name": "Reed-Solomon Core Compiler", "preferred_support_tool": "", "preferred_support_url": "", "private": false, "screenshots": [], "short_description": "RSTK is a C language program that generates Reed-Solomon HDL source code modules that can be compiled and synthesized using standard VHDL or Verilog compilers and synthesis tools.", "shortname": "rstk", "socialnetworks": [], "status": "active", "summary": "", "tools": [{"label": "Summary", "mount_point": "summary", "name": "summary", "sourceforge_group_id": 89558}, {"label": "Support", "mount_point": "support", "name": "support"}, {"label": "Reviews", "mount_point": "reviews", "name": "reviews"}, {"label": "Wiki", "mount_point": "wiki", "name": "wiki"}, {"label": "Files", "mount_point": "files", "name": "files"}, {"label": "Bugs", "mount_point": "bugs", "name": "tickets"}, {"label": "Support Requests", "mount_point": "support-requests", "name": "tickets"}, {"label": "Patches", "mount_point": "patches", "name": "tickets"}, {"label": "Activity", "mount_point": "activity", "name": "activity"}, {"label": "Mailing Lists", "mount_point": "mailman", "name": "mailman"}], "url": "http://sourceforge.net/p/rstk/", "video_url": ""}
