Analysis & Synthesis report for top_level
Wed Nov 05 17:35:05 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: core:core|data_memory:datamemory_1
 14. Parameter Settings for User Entity Instance: vga_controller:vga
 15. Port Connectivity Checks: "top_vga_display:display|bin_to_ascii_3:to_ascii_3"
 16. Port Connectivity Checks: "top_vga_display:display|bin_to_ascii_5:to_ascii_5"
 17. Port Connectivity Checks: "top_vga_display:display|bin_to_ascii:to_ascii"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 05 17:35:05 2025       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; top_level                                   ;
; Top-level Entity Name           ; top_level                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 241                                         ;
; Total pins                      ; 33                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_level          ; top_level          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                            ;
+----------------------------------+-----------------+---------------------------------------------+------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                   ; File Name with Absolute Path                                                                         ; Library ;
+----------------------------------+-----------------+---------------------------------------------+------------------------------------------------------------------------------------------------------+---------+
; src/data_memory.v                ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v          ;         ;
; src/sum4.v                       ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/sum4.v                 ;         ;
; src/register_unit.v              ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/register_unit.v        ;         ;
; src/pc.v                         ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v                   ;         ;
; src/mux_3.v                      ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/mux_3.v                ;         ;
; src/mux_2.v                      ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/mux_2.v                ;         ;
; src/instruction_memory.v         ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/instruction_memory.v   ;         ;
; src/imm_generator.v              ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/imm_generator.v        ;         ;
; src/control_unit.v               ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/control_unit.v         ;         ;
; src/branch_unit.v                ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/branch_unit.v          ;         ;
; src/alu.v                        ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/alu.v                  ;         ;
; src/top_level.v                  ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_level.v            ;         ;
; src/clock50_25.v                 ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/clock50_25.v           ;         ;
; src/vga_controller.v             ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v       ;         ;
; src/top_vga_display.v            ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v      ;         ;
; src/to_ascii.v                   ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/to_ascii.v             ;         ;
; src/bin_to_hex_ascii.sv          ; yes             ; User SystemVerilog HDL File                 ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/bin_to_hex_ascii.sv    ;         ;
; src/ascii_test.v                 ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/ascii_test.v           ;         ;
; src/core.v                       ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v                 ;         ;
; src/char_rom_file.v              ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/char_rom_file.v        ;         ;
; src/fixed_rom.v                  ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/fixed_rom.v            ;         ;
; src/bin_to_ascii.v               ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/bin_to_ascii.v         ;         ;
; src/bin_to_hex_ascii_2.v         ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/bin_to_hex_ascii_2.v   ;         ;
; src/bin_to_ascii_5.v             ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/bin_to_ascii_5.v       ;         ;
; src/bin_to_ascii_3.v             ; yes             ; User Verilog HDL File                       ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/bin_to_ascii_3.v       ;         ;
; src/fixed_ascii_romf_3.hex       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/fixed_ascii_romf_3.hex ;         ;
; src/charromf.hex                 ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/charromf.hex           ;         ;
; src/instructions_hex.hex         ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/instructions_hex.hex   ;         ;
; src/registros.txt                ; yes             ; Auto-Found File                             ; C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/registros.txt          ;         ;
+----------------------------------+-----------------+---------------------------------------------+------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                             ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Estimate of Logic utilization (ALMs needed) ; 4765                      ;
;                                             ;                           ;
; Combinational ALUT usage for logic          ; 6443                      ;
;     -- 7 input functions                    ; 108                       ;
;     -- 6 input functions                    ; 2961                      ;
;     -- 5 input functions                    ; 764                       ;
;     -- 4 input functions                    ; 624                       ;
;     -- <=3 input functions                  ; 1986                      ;
;                                             ;                           ;
; Dedicated logic registers                   ; 241                       ;
;                                             ;                           ;
; I/O pins                                    ; 33                        ;
;                                             ;                           ;
; Total DSP Blocks                            ; 0                         ;
;                                             ;                           ;
; Maximum fan-out node                        ; core:core|alu:alu|Mux31~5 ;
; Maximum fan-out                             ; 581                       ;
; Total fan-out                               ; 31711                     ;
; Average fan-out                             ; 4.70                      ;
+---------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                        ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                            ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------+--------------------+--------------+
; |top_level                                   ; 6443 (0)            ; 241 (0)                   ; 0                 ; 0          ; 33   ; 0            ; |top_level                                                                     ; top_level          ; work         ;
;    |core:core|                               ; 5436 (0)            ; 192 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|core:core                                                           ; core               ; work         ;
;       |alu:alu|                              ; 244 (244)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|core:core|alu:alu                                                   ; alu                ; work         ;
;       |branch_unit:branchunit|               ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|core:core|branch_unit:branchunit                                    ; branch_unit        ; work         ;
;       |control_unit:controlunit|             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|core:core|control_unit:controlunit                                  ; control_unit       ; work         ;
;       |data_memory:datamemory_1|             ; 3712 (3712)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|core:core|data_memory:datamemory_1                                  ; data_memory        ; work         ;
;       |imm_generator:immgen|                 ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|core:core|imm_generator:immgen                                      ; imm_generator      ; work         ;
;       |instruction_memory:instructionmemory| ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|core:core|instruction_memory:instructionmemory                      ; instruction_memory ; work         ;
;       |mux_2:mux_2_1_alu_a|                  ; 61 (61)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|core:core|mux_2:mux_2_1_alu_a                                       ; mux_2              ; work         ;
;       |mux_2:mux_2_1_alu_b|                  ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|core:core|mux_2:mux_2_1_alu_b                                       ; mux_2              ; work         ;
;       |mux_3:mux3a1_1|                       ; 1006 (1006)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|core:core|mux_3:mux3a1_1                                            ; mux_3              ; work         ;
;       |pc:program_counter|                   ; 3 (3)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|core:core|pc:program_counter                                        ; pc                 ; work         ;
;       |register_unit:unidadderegistros|      ; 236 (236)           ; 160 (160)                 ; 0                 ; 0          ; 0    ; 0            ; |top_level|core:core|register_unit:unidadderegistros                           ; register_unit      ; work         ;
;       |sum4:sum|                             ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|core:core|sum4:sum                                                  ; sum4               ; work         ;
;    |top_vga_display:display|                 ; 976 (553)           ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|top_vga_display:display                                             ; top_vga_display    ; work         ;
;       |ascii_test:test|                      ; 214 (3)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|top_vga_display:display|ascii_test:test                             ; ascii_test         ; work         ;
;          |char_rom:rom|                      ; 211 (211)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|top_vga_display:display|ascii_test:test|char_rom:rom                ; char_rom           ; work         ;
;       |bin_to_hex_ascii:to_hex|              ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|top_vga_display:display|bin_to_hex_ascii:to_hex                     ; bin_to_hex_ascii   ; work         ;
;          |to_ascii:digit2|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|top_vga_display:display|bin_to_hex_ascii:to_hex|to_ascii:digit2     ; to_ascii           ; work         ;
;          |to_ascii:digit3|                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|top_vga_display:display|bin_to_hex_ascii:to_hex|to_ascii:digit3     ; to_ascii           ; work         ;
;          |to_ascii:digit4|                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|top_vga_display:display|bin_to_hex_ascii:to_hex|to_ascii:digit4     ; to_ascii           ; work         ;
;          |to_ascii:digit5|                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|top_vga_display:display|bin_to_hex_ascii:to_hex|to_ascii:digit5     ; to_ascii           ; work         ;
;          |to_ascii:digit6|                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|top_vga_display:display|bin_to_hex_ascii:to_hex|to_ascii:digit6     ; to_ascii           ; work         ;
;          |to_ascii:digit7|                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|top_vga_display:display|bin_to_hex_ascii:to_hex|to_ascii:digit7     ; to_ascii           ; work         ;
;       |bin_to_hex_ascii_2:to_hex_2|          ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|top_vga_display:display|bin_to_hex_ascii_2:to_hex_2                 ; bin_to_hex_ascii_2 ; work         ;
;          |to_ascii:digit1|                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|top_vga_display:display|bin_to_hex_ascii_2:to_hex_2|to_ascii:digit1 ; to_ascii           ; work         ;
;       |fixed_text_rom:fixed_rom|             ; 181 (181)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|top_vga_display:display|fixed_text_rom:fixed_rom                    ; fixed_text_rom     ; work         ;
;       |to_ascii:hex|                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|top_vga_display:display|to_ascii:hex                                ; to_ascii           ; work         ;
;    |vga_controller:vga|                      ; 31 (29)             ; 43 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|vga_controller:vga                                                  ; vga_controller     ; work         ;
;       |clock50_25:c|                         ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|vga_controller:vga|clock50_25:c                                     ; clock50_25         ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                              ; Free of Timing Hazards ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; top_vga_display:display|ascii[6]                      ; top_vga_display:display|ascii[7]                 ; yes                    ;
; top_vga_display:display|ascii[5]                      ; top_vga_display:display|ascii[7]                 ; yes                    ;
; top_vga_display:display|ascii[2]                      ; top_vga_display:display|ascii[7]                 ; yes                    ;
; top_vga_display:display|ascii[1]                      ; top_vga_display:display|ascii[7]                 ; yes                    ;
; top_vga_display:display|ascii[4]                      ; top_vga_display:display|ascii[7]                 ; yes                    ;
; top_vga_display:display|ascii[3]                      ; top_vga_display:display|ascii[7]                 ; yes                    ;
; top_vga_display:display|ascii[0]                      ; top_vga_display:display|ascii[7]                 ; yes                    ;
; top_vga_display:display|value[7]                      ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[6]                      ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[5]                      ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[3]                      ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[1]                      ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[2]                      ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[31]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[29]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[30]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[27]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[25]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[26]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[15]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[14]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[13]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[11]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[10]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[9]                      ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[23]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[21]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[22]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[19]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[17]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[18]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[28]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[20]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[24]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[16]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[12]                     ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[8]                      ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[4]                      ; top_vga_display:display|value[17]                ; yes                    ;
; top_vga_display:display|value[0]                      ; top_vga_display:display|value[17]                ; yes                    ;
; core:core|data_memory:datamemory_1|memory[0][7]       ; core:core|data_memory:datamemory_1|memory[0][1]  ; yes                    ;
; core:core|data_memory:datamemory_1|memory[1][7]       ; core:core|data_memory:datamemory_1|memory[1][0]  ; yes                    ;
; core:core|data_memory:datamemory_1|memory[2][7]       ; core:core|data_memory:datamemory_1|memory[2][0]  ; yes                    ;
; core:core|data_memory:datamemory_1|memory[3][7]       ; core:core|data_memory:datamemory_1|memory[3][0]  ; yes                    ;
; core:core|data_memory:datamemory_1|memory[4][7]       ; core:core|data_memory:datamemory_1|memory[4][0]  ; yes                    ;
; core:core|data_memory:datamemory_1|memory[5][7]       ; core:core|data_memory:datamemory_1|memory[5][0]  ; yes                    ;
; core:core|data_memory:datamemory_1|memory[6][7]       ; core:core|data_memory:datamemory_1|memory[6][0]  ; yes                    ;
; core:core|data_memory:datamemory_1|memory[7][7]       ; core:core|data_memory:datamemory_1|memory[7][0]  ; yes                    ;
; core:core|data_memory:datamemory_1|memory[8][7]       ; core:core|data_memory:datamemory_1|memory[8][0]  ; yes                    ;
; core:core|data_memory:datamemory_1|memory[9][7]       ; core:core|data_memory:datamemory_1|memory[9][0]  ; yes                    ;
; core:core|data_memory:datamemory_1|memory[10][7]      ; core:core|data_memory:datamemory_1|memory[10][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[11][7]      ; core:core|data_memory:datamemory_1|memory[11][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[12][7]      ; core:core|data_memory:datamemory_1|memory[12][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[13][7]      ; core:core|data_memory:datamemory_1|memory[13][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[14][7]      ; core:core|data_memory:datamemory_1|memory[14][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[15][7]      ; core:core|data_memory:datamemory_1|memory[15][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[16][7]      ; core:core|data_memory:datamemory_1|memory[16][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[17][7]      ; core:core|data_memory:datamemory_1|memory[17][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[18][7]      ; core:core|data_memory:datamemory_1|memory[18][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[19][7]      ; core:core|data_memory:datamemory_1|memory[19][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[20][7]      ; core:core|data_memory:datamemory_1|memory[20][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[21][7]      ; core:core|data_memory:datamemory_1|memory[21][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[22][7]      ; core:core|data_memory:datamemory_1|memory[22][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[23][7]      ; core:core|data_memory:datamemory_1|memory[23][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[24][7]      ; core:core|data_memory:datamemory_1|memory[24][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[25][7]      ; core:core|data_memory:datamemory_1|memory[25][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[26][7]      ; core:core|data_memory:datamemory_1|memory[26][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[27][7]      ; core:core|data_memory:datamemory_1|memory[27][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[28][7]      ; core:core|data_memory:datamemory_1|memory[28][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[29][7]      ; core:core|data_memory:datamemory_1|memory[29][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[30][7]      ; core:core|data_memory:datamemory_1|memory[30][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[31][7]      ; core:core|data_memory:datamemory_1|memory[31][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[32][7]      ; core:core|data_memory:datamemory_1|memory[32][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[33][7]      ; core:core|data_memory:datamemory_1|memory[33][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[40][7]      ; core:core|data_memory:datamemory_1|memory[40][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[41][7]      ; core:core|data_memory:datamemory_1|memory[41][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[48][7]      ; core:core|data_memory:datamemory_1|memory[48][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[49][7]      ; core:core|data_memory:datamemory_1|memory[49][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[56][7]      ; core:core|data_memory:datamemory_1|memory[56][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[57][7]      ; core:core|data_memory:datamemory_1|memory[57][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[34][7]      ; core:core|data_memory:datamemory_1|memory[34][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[35][7]      ; core:core|data_memory:datamemory_1|memory[35][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[42][7]      ; core:core|data_memory:datamemory_1|memory[42][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[43][7]      ; core:core|data_memory:datamemory_1|memory[43][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[50][7]      ; core:core|data_memory:datamemory_1|memory[50][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[51][7]      ; core:core|data_memory:datamemory_1|memory[51][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[58][7]      ; core:core|data_memory:datamemory_1|memory[58][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[59][7]      ; core:core|data_memory:datamemory_1|memory[59][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[36][7]      ; core:core|data_memory:datamemory_1|memory[36][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[37][7]      ; core:core|data_memory:datamemory_1|memory[37][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[44][7]      ; core:core|data_memory:datamemory_1|memory[44][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[45][7]      ; core:core|data_memory:datamemory_1|memory[45][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[52][7]      ; core:core|data_memory:datamemory_1|memory[52][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[53][7]      ; core:core|data_memory:datamemory_1|memory[53][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[60][7]      ; core:core|data_memory:datamemory_1|memory[60][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[61][7]      ; core:core|data_memory:datamemory_1|memory[61][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[38][7]      ; core:core|data_memory:datamemory_1|memory[38][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[39][7]      ; core:core|data_memory:datamemory_1|memory[39][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[46][7]      ; core:core|data_memory:datamemory_1|memory[46][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[47][7]      ; core:core|data_memory:datamemory_1|memory[47][0] ; yes                    ;
; core:core|data_memory:datamemory_1|memory[54][7]      ; core:core|data_memory:datamemory_1|memory[54][0] ; yes                    ;
; Number of user-specified and inferred latches = 1063  ;                                                  ;                        ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+------------------------------------------------------+---------------------------------------------+
; Register name                                        ; Reason for Removal                          ;
+------------------------------------------------------+---------------------------------------------+
; vga_controller:vga|clock50_25:c|state[1]             ; Lost fanout                                 ;
; core:core|register_unit:unidadderegistros|Ru[31][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][3]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][31]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][30]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][29]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][28]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][27]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][26]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][25]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][24]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][23]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][22]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][21]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][20]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][19]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][18]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][17]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][16]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][15]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][14]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][13]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][12]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][11]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][10]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][9]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][8]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][7]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][6]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][5]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][4]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][2]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][1]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[31][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[30][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[29][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[27][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[26][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[25][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[24][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[23][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[22][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[21][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[19][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[18][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[17][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[16][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[15][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[14][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[13][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[12][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[11][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[10][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[8][0]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][0]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][31]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][30]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][29]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][28]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][27]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][26]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][25]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][24]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][23]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][22]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][21]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][20]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][19]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][18]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][17]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][16]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][15]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][14]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][13]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][12]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][11]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][10]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][9]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][8]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][7]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][6]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][5]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][4]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][3]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][2]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[9][1]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[20][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][31]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][30]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][29]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][28]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][27]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][26]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][25]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][24]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][23]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][22]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][21]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][20]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][19]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][18]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][17]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][16]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][15]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][14]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][13]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][12]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][11]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][10]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][9]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][8]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][7]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][6]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][5]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][4]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][3]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][0]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][1]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[0][2]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][1]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][1]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][1]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][0]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][0]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][0]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][2]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][2]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][2]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][3]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][3]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][3]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][8]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][8]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][8]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][9]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][9]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][9]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][6]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][6]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][6]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][7]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][7]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][7]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][4]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][4]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][4]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][5]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][5]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][5]   ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][20] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][20]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][20]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][21] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][21]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][21]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][18] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][18]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][18]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][19] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][19]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][19]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][16] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][16]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][16]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][17] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][17]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][17]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][14] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][14]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][14]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][15] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][15]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][15]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][12] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][12]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][12]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][13] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][13]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][13]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][10] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][10]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][10]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][11] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][11]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][11]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][22] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][22]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][22]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][23] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][23]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][23]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][24] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][24]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][24]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][25] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][25]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][25]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][26] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][26]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][26]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][27] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][27]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][27]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][28] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][28]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][28]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][29] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][29]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][29]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][30] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][30]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][30]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[28][31] ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[6][31]  ; Stuck at GND due to stuck port clock_enable ;
; core:core|register_unit:unidadderegistros|Ru[7][31]  ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 865              ;                                             ;
+------------------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                   ;
+------------------------------------------------------+--------------------------------+-------------------------------------------------------+
; Register name                                        ; Reason for Removal             ; Registers Removed due to This Register                ;
+------------------------------------------------------+--------------------------------+-------------------------------------------------------+
; core:core|register_unit:unidadderegistros|Ru[9][0]   ; Stuck at GND                   ; core:core|register_unit:unidadderegistros|Ru[0][31],  ;
;                                                      ; due to stuck port clock_enable ; core:core|register_unit:unidadderegistros|Ru[0][28],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][24],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][23],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][19],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][16],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][14],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][12],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][10],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][9],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][8],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][0],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][0],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][0],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][0],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][8],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][8],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][8],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][9],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][9],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][9],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][19], ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][19],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][19],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][16], ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][16],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][16],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][14], ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][14],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][14],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][12], ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][12],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][12],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][10], ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][10],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][10],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][23], ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][23],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][23],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][24], ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][24],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][24],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][28], ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][28],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][28],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][31],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][31]   ;
; core:core|register_unit:unidadderegistros|Ru[20][0]  ; Stuck at GND                   ; core:core|register_unit:unidadderegistros|Ru[0][30],  ;
;                                                      ; due to stuck port clock_enable ; core:core|register_unit:unidadderegistros|Ru[0][29],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][27],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][26],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][21],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][20],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][18],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][17],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][15],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][20], ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][20],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][20],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][21], ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][21],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][21],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][18], ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][18],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][18],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][17], ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][17],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][17],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][15], ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][15],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][15],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][26], ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][26],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][26],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][27], ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][27],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][27],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][29],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][29],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][30],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][30],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][31]  ;
; core:core|register_unit:unidadderegistros|Ru[20][31] ; Stuck at GND                   ; core:core|register_unit:unidadderegistros|Ru[0][13],  ;
;                                                      ; due to stuck port clock_enable ; core:core|register_unit:unidadderegistros|Ru[0][11],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][7],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][5],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][4],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[0][3],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][3],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][3],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][3],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][7],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][7],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][4],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][4],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][4],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][5],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][5],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][5],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][13], ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][13],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][13],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][11], ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][11],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][11],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][30]  ;
; core:core|register_unit:unidadderegistros|Ru[9][31]  ; Stuck at GND                   ; core:core|register_unit:unidadderegistros|Ru[0][25],  ;
;                                                      ; due to stuck port clock_enable ; core:core|register_unit:unidadderegistros|Ru[0][22],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][22], ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][22],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][22],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][25], ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][25],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][25],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[28][29]  ;
; core:core|register_unit:unidadderegistros|Ru[9][30]  ; Stuck at GND                   ; core:core|register_unit:unidadderegistros|Ru[0][6],   ;
;                                                      ; due to stuck port clock_enable ; core:core|register_unit:unidadderegistros|Ru[28][6],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][6],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][6]    ;
; core:core|register_unit:unidadderegistros|Ru[9][26]  ; Stuck at GND                   ; core:core|register_unit:unidadderegistros|Ru[0][2],   ;
;                                                      ; due to stuck port clock_enable ; core:core|register_unit:unidadderegistros|Ru[28][2],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][2],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][2]    ;
; core:core|register_unit:unidadderegistros|Ru[9][25]  ; Stuck at GND                   ; core:core|register_unit:unidadderegistros|Ru[0][1],   ;
;                                                      ; due to stuck port clock_enable ; core:core|register_unit:unidadderegistros|Ru[28][1],  ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[6][1],   ;
;                                                      ;                                ; core:core|register_unit:unidadderegistros|Ru[7][1]    ;
; core:core|register_unit:unidadderegistros|Ru[20][30] ; Stuck at GND                   ; core:core|register_unit:unidadderegistros|Ru[28][7]   ;
;                                                      ; due to stuck port clock_enable ;                                                       ;
+------------------------------------------------------+--------------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 241   ;
; Number of registers using Synchronous Clear  ; 50    ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 208   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 175   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_level|top_vga_display:display|x_counter[0]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_level|core:core|pc:program_counter|Pc[1]              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top_level|core:core|pc:program_counter|Pc[20]             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_level|top_vga_display:display|index[0]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_level|core:core|imm_generator:immgen|Mux16            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_level|core:core|imm_generator:immgen|Mux6             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_level|core:core|alu:alu|ShiftRight0                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_level|core:core|alu:alu|ShiftLeft0                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_level|core:core|alu:alu|ShiftLeft0                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_level|core:core|alu:alu|ShiftRight0                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_level|core:core|alu:alu|ShiftRight0                   ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top_level|core:core|alu:alu|ShiftRight0                   ;
; 8:1                ; 128 bits  ; 640 LEs       ; 384 LEs              ; 256 LEs                ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux1089      ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |top_level|core:core|imm_generator:immgen|Mux3             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |top_level|core:core|imm_generator:immgen|Mux23            ;
; 32:1               ; 32 bits   ; 672 LEs       ; 352 LEs              ; 320 LEs                ; No         ; |top_level|core:core|register_unit:unidadderegistros|Mux51 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 352 LEs              ; 320 LEs                ; No         ; |top_level|core:core|register_unit:unidadderegistros|Mux7  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux2         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux14        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux22        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux30        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux38        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux47        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux55        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux56        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux70        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux77        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux87        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux91        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux100       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux104       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux112       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux126       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux133       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux143       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux147       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux158       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux164       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux174       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux183       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux190       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux198       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux202       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux210       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux216       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux226       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux237       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux240       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux254       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux260       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux268       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux276       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux281       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux290       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux298       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux304       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux315       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux325       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux333       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux341       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux349       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux353       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux362       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux368       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux383       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux391       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux393       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux407       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux408       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux419       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux428       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux433       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux441       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux448       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux460       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux469       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux477       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux480       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux491       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux500       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux505       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux517       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux525       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux535       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux538       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux550       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux553       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux564       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux574       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux580       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux584       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux599       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux606       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux609       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux617       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux626       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux634       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux647       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux650       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux658       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux668       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux677       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux682       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux694       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux696       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux704       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux719       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux725       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux733       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux741       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux745       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux757       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux762       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux771       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux778       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux785       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux797       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux803       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux815       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux823       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux825       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux833       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux841       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux849       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux859       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux870       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux879       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux884       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux891       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux899       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux911       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux914       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux922       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux929       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux941       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux946       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux957       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux963       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux974       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux983       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux986       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux999       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux1000      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux1010      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|core:core|data_memory:datamemory_1|Mux1018      ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_level|top_vga_display:display|ascii[3]                ;
; 17:1               ; 12 bits   ; 132 LEs       ; 120 LEs              ; 12 LEs                 ; No         ; |top_level|core:core|alu:alu|Mux22                         ;
; 17:1               ; 12 bits   ; 132 LEs       ; 120 LEs              ; 12 LEs                 ; No         ; |top_level|core:core|alu:alu|Mux15                         ;
; 66:1               ; 7 bits    ; 308 LEs       ; 308 LEs              ; 0 LEs                  ; No         ; |top_level|core:core|mux_3:mux3a1_1|Mux28                  ;
; 67:1               ; 8 bits    ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; No         ; |top_level|core:core|mux_3:mux3a1_1|Mux15                  ;
; 20:1               ; 3 bits    ; 39 LEs        ; 36 LEs               ; 3 LEs                  ; No         ; |top_level|core:core|alu:alu|Mux30                         ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; No         ; |top_level|core:core|alu:alu|Mux3                          ;
; 131:1              ; 8 bits    ; 696 LEs       ; 696 LEs              ; 0 LEs                  ; No         ; |top_level|core:core|mux_3:mux3a1_1|Mux5                   ;
; 131:1              ; 7 bits    ; 609 LEs       ; 609 LEs              ; 0 LEs                  ; No         ; |top_level|core:core|mux_3:mux3a1_1|Mux22                  ;
; 45:1               ; 2 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |top_level|top_vga_display:display|case_                   ;
; 57:1               ; 2 bits    ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; No         ; |top_level|top_vga_display:display|case_                   ;
; 58:1               ; 25 bits   ; 950 LEs       ; 950 LEs              ; 0 LEs                  ; No         ; |top_level|top_vga_display:display|value                   ;
; 58:1               ; 3 bits    ; 114 LEs       ; 96 LEs               ; 18 LEs                 ; No         ; |top_level|top_vga_display:display|value                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core|data_memory:datamemory_1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; memory_size    ; 128   ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; HD             ; 640   ; Signed Integer                         ;
; HF             ; 48    ; Signed Integer                         ;
; HB             ; 16    ; Signed Integer                         ;
; HR             ; 96    ; Signed Integer                         ;
; HMAX           ; 799   ; Signed Integer                         ;
; VD             ; 480   ; Signed Integer                         ;
; VF             ; 10    ; Signed Integer                         ;
; VB             ; 33    ; Signed Integer                         ;
; VR             ; 2     ; Signed Integer                         ;
; VMAX           ; 524   ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_vga_display:display|bin_to_ascii_3:to_ascii_3"                                                                                                                                     ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; binary_in ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_vga_display:display|bin_to_ascii_5:to_ascii_5"                                                                                                                                     ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; binary_in ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_vga_display:display|bin_to_ascii:to_ascii"                                                                                                                                         ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; binary_in ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (7 bits) it drives.  The 25 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 241                         ;
;     CLR               ; 25                          ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 2                           ;
;     ENA CLR           ; 163                         ;
;     ENA CLR SCLR      ; 10                          ;
;     SCLR SLD          ; 30                          ;
;     plain             ; 1                           ;
; arriav_lcell_comb     ; 6445                        ;
;     arith             ; 210                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 52                          ;
;         4 data inputs ; 93                          ;
;         5 data inputs ; 64                          ;
;     extend            ; 108                         ;
;         7 data inputs ; 108                         ;
;     normal            ; 6127                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 214                         ;
;         3 data inputs ; 1718                        ;
;         4 data inputs ; 531                         ;
;         5 data inputs ; 700                         ;
;         6 data inputs ; 2961                        ;
; boundary_port         ; 33                          ;
;                       ;                             ;
; Max LUT depth         ; 20.20                       ;
; Average LUT depth     ; 15.38                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:42     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Nov 05 17:34:05 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10335): Unrecognized synthesis attribute "rom_style" at src/char_rom.v(27) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/char_rom.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file src/char_rom.v
    Info (12023): Found entity 1: ascii_rom File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/char_rom.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file src/clock_divider.v
    Info (12023): Found entity 1: clock_divider File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/clock_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/data_memory.v
    Info (12023): Found entity 1: data_memory File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sum4.v
    Info (12023): Found entity 1: sum4 File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/sum4.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/register_unit.v
    Info (12023): Found entity 1: register_unit File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/register_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/pc.v
    Info (12023): Found entity 1: pc File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/mux_3.v
    Info (12023): Found entity 1: mux_3 File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/mux_3.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/mux_2.v
    Info (12023): Found entity 1: mux_2 File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/mux_2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/instruction_memory.v
    Info (12023): Found entity 1: instruction_memory File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/instruction_memory.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/imm_generator.v
    Info (12023): Found entity 1: imm_generator File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/imm_generator.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/branch_unit.v
    Info (12023): Found entity 1: branch_unit File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/branch_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/top_level.v
    Info (12023): Found entity 1: top_level File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_level.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/clock50_25.v
    Info (12023): Found entity 1: clock50_25 File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/clock50_25.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/top_vga_display.v
    Info (12023): Found entity 1: top_vga_display File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/to_ascii.v
    Info (12023): Found entity 1: to_ascii File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/to_ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/bin_to_hex_ascii.sv
    Info (12023): Found entity 1: bin_to_hex_ascii File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/bin_to_hex_ascii.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ascii_test.v
    Info (12023): Found entity 1: ascii_test File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/ascii_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/core.v
    Info (12023): Found entity 1: core File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/char_rom_file.v
    Info (12023): Found entity 1: char_rom File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/char_rom_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/fixed_rom.v
    Info (12023): Found entity 1: fixed_text_rom File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/fixed_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/decoder.v
    Info (12023): Found entity 1: decoder File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/bin_to_ascii.v
    Info (12023): Found entity 1: bin_to_ascii File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/bin_to_ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/bin_to_hex_ascii_2.v
    Info (12023): Found entity 1: bin_to_hex_ascii_2 File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/bin_to_hex_ascii_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/bin_to_ascii_5.v
    Info (12023): Found entity 1: bin_to_ascii_5 File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/bin_to_ascii_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/bin_to_ascii_3.v
    Info (12023): Found entity 1: bin_to_ascii_3 File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/bin_to_ascii_3.v Line: 1
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "core" for hierarchy "core:core" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_level.v Line: 75
Warning (10230): Verilog HDL assignment warning at core.v(170): truncated value with size 5 to match size of target (3) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v Line: 170
Warning (10034): Output port "rd" at core.v(4) has no driver File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v Line: 4
Info (12128): Elaborating entity "pc" for hierarchy "core:core|pc:program_counter" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v Line: 29
Info (12128): Elaborating entity "sum4" for hierarchy "core:core|sum4:sum" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v Line: 34
Info (12128): Elaborating entity "instruction_memory" for hierarchy "core:core|instruction_memory:instructionmemory" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v Line: 39
Info (12128): Elaborating entity "control_unit" for hierarchy "core:core|control_unit:controlunit" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v Line: 54
Info (12128): Elaborating entity "register_unit" for hierarchy "core:core|register_unit:unidadderegistros" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v Line: 100
Warning (10240): Verilog HDL Always Construct warning at register_unit.v(60): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/register_unit.v Line: 60
Info (12128): Elaborating entity "imm_generator" for hierarchy "core:core|imm_generator:immgen" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v Line: 106
Warning (10230): Verilog HDL assignment warning at imm_generator.v(15): truncated value with size 40 to match size of target (32) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/imm_generator.v Line: 15
Info (12128): Elaborating entity "branch_unit" for hierarchy "core:core|branch_unit:branchunit" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v Line: 113
Info (12128): Elaborating entity "mux_2" for hierarchy "core:core|mux_2:mux_2_1_alu_a" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v Line: 120
Info (12128): Elaborating entity "alu" for hierarchy "core:core|alu:alu" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v Line: 134
Info (12128): Elaborating entity "data_memory" for hierarchy "core:core|data_memory:datamemory_1" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v Line: 149
Warning (10270): Verilog HDL Case Statement warning at data_memory.v(17): incomplete case statement has no default case item File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 17
Info (10041): Inferred latch for "memory[0][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[0][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[0][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[0][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[0][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[0][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[0][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[0][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[1][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[1][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[1][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[1][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[1][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[1][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[1][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[1][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[2][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[2][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[2][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[2][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[2][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[2][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[2][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[2][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[3][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[3][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[3][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[3][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[3][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[3][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[3][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[3][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[4][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[4][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[4][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[4][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[4][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[4][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[4][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[4][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[5][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[5][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[5][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[5][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[5][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[5][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[5][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[5][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[6][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[6][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[6][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[6][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[6][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[6][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[6][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[6][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[7][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[7][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[7][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[7][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[7][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[7][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[7][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[7][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[8][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[8][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[8][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[8][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[8][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[8][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[8][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[8][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[9][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[9][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[9][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[9][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[9][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[9][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[9][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[9][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[10][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[10][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[10][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[10][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[10][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[10][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[10][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[10][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[11][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[11][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[11][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[11][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[11][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[11][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[11][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[11][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[12][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[12][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[12][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[12][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[12][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[12][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[12][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[12][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[13][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[13][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[13][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[13][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[13][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[13][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[13][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[13][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[14][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[14][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[14][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[14][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[14][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[14][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[14][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[14][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[15][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[15][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[15][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[15][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[15][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[15][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[15][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[15][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[16][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[16][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[16][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[16][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[16][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[16][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[16][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[16][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[17][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[17][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[17][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[17][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[17][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[17][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[17][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[17][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[18][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[18][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[18][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[18][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[18][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[18][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[18][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[18][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[19][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[19][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[19][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[19][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[19][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[19][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[19][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[19][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[20][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[20][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[20][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[20][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[20][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[20][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[20][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[20][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[21][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[21][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[21][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[21][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[21][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[21][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[21][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[21][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[22][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[22][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[22][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[22][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[22][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[22][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[22][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[22][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[23][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[23][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[23][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[23][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[23][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[23][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[23][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[23][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[24][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[24][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[24][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[24][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[24][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[24][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[24][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[24][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[25][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[25][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[25][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[25][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[25][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[25][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[25][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[25][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[26][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[26][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[26][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[26][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[26][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[26][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[26][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[26][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[27][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[27][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[27][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[27][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[27][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[27][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[27][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[27][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[28][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[28][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[28][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[28][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[28][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[28][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[28][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[28][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[29][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[29][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[29][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[29][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[29][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[29][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[29][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[29][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[30][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[30][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[30][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[30][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[30][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[30][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[30][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[30][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[31][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[31][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[31][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[31][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[31][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[31][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[31][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[31][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[32][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[32][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[32][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[32][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[32][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[32][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[32][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[32][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[33][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[33][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[33][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[33][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[33][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[33][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[33][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[33][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[34][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[34][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[34][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[34][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[34][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[34][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[34][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[34][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[35][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[35][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[35][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[35][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[35][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[35][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[35][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[35][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[36][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[36][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[36][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[36][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[36][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[36][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[36][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[36][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[37][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[37][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[37][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[37][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[37][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[37][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[37][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[37][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[38][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[38][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[38][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[38][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[38][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[38][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[38][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[38][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[39][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[39][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[39][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[39][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[39][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[39][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[39][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[39][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[40][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[40][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[40][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[40][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[40][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[40][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[40][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[40][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[41][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[41][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[41][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[41][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[41][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[41][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[41][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[41][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[42][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[42][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[42][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[42][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[42][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[42][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[42][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[42][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[43][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[43][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[43][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[43][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[43][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[43][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[43][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[43][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[44][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[44][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[44][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[44][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[44][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[44][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[44][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[44][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[45][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[45][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[45][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[45][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[45][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[45][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[45][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[45][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[46][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[46][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[46][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[46][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[46][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[46][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[46][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[46][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[47][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[47][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[47][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[47][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[47][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[47][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[47][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[47][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[48][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[48][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[48][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[48][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[48][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[48][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[48][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[48][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[49][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[49][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[49][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[49][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[49][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[49][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[49][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[49][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[50][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[50][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[50][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[50][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[50][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[50][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[50][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[50][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[51][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[51][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[51][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[51][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[51][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[51][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[51][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[51][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[52][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[52][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[52][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[52][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[52][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[52][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[52][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[52][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[53][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[53][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[53][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[53][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[53][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[53][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[53][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[53][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[54][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[54][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[54][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[54][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[54][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[54][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[54][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[54][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[55][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[55][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[55][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[55][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[55][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[55][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[55][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[55][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[56][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[56][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[56][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[56][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[56][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[56][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[56][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[56][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[57][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[57][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[57][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[57][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[57][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[57][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[57][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[57][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[58][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[58][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[58][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[58][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[58][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[58][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[58][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[58][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[59][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[59][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[59][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[59][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[59][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[59][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[59][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[59][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[60][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[60][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[60][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[60][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[60][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[60][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[60][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[60][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[61][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[61][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[61][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[61][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[61][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[61][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[61][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[61][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[62][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[62][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[62][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[62][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[62][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[62][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[62][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[62][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[63][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[63][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[63][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[63][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[63][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[63][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[63][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[63][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[64][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[64][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[64][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[64][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[64][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[64][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[64][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[64][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[65][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[65][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[65][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[65][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[65][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[65][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[65][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[65][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[66][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[66][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[66][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[66][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[66][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[66][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[66][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[66][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[67][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[67][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[67][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[67][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[67][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[67][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[67][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[67][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[68][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[68][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[68][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[68][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[68][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[68][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[68][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[68][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[69][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[69][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[69][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[69][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[69][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[69][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[69][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[69][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[70][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[70][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[70][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[70][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[70][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[70][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[70][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[70][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[71][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[71][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[71][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[71][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[71][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[71][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[71][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[71][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[72][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[72][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[72][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[72][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[72][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[72][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[72][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[72][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[73][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[73][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[73][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[73][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[73][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[73][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[73][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[73][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[74][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[74][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[74][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[74][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[74][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[74][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[74][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[74][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[75][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[75][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[75][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[75][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[75][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[75][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[75][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[75][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[76][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[76][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[76][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[76][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[76][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[76][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[76][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[76][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[77][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[77][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[77][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[77][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[77][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[77][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[77][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[77][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[78][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[78][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[78][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[78][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[78][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[78][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[78][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[78][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[79][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[79][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[79][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[79][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[79][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[79][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[79][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[79][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[80][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[80][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[80][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[80][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[80][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[80][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[80][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[80][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[81][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[81][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[81][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[81][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[81][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[81][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[81][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[81][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[82][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[82][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[82][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[82][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[82][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[82][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[82][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[82][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[83][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[83][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[83][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[83][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[83][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[83][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[83][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[83][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[84][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[84][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[84][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[84][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[84][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[84][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[84][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[84][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[85][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[85][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[85][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[85][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[85][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[85][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[85][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[85][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[86][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[86][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[86][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[86][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[86][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[86][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[86][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[86][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[87][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[87][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[87][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[87][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[87][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[87][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[87][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[87][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[88][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[88][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[88][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[88][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[88][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[88][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[88][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[88][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[89][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[89][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[89][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[89][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[89][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[89][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[89][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[89][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[90][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[90][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[90][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[90][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[90][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[90][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[90][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[90][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[91][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[91][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[91][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[91][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[91][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[91][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[91][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[91][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[92][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[92][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[92][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[92][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[92][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[92][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[92][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[92][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[93][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[93][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[93][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[93][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[93][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[93][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[93][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[93][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[94][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[94][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[94][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[94][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[94][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[94][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[94][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[94][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[95][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[95][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[95][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[95][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[95][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[95][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[95][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[95][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[96][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[96][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[96][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[96][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[96][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[96][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[96][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[96][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[97][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[97][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[97][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[97][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[97][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[97][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[97][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[97][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[98][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[98][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[98][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[98][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[98][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[98][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[98][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[98][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[99][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[99][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[99][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[99][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[99][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[99][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[99][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[99][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[100][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[100][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[100][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[100][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[100][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[100][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[100][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[100][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[101][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[101][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[101][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[101][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[101][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[101][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[101][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[101][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[102][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[102][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[102][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[102][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[102][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[102][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[102][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[102][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[103][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[103][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[103][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[103][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[103][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[103][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[103][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[103][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[104][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[104][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[104][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[104][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[104][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[104][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[104][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[104][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[105][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[105][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[105][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[105][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[105][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[105][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[105][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[105][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[106][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[106][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[106][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[106][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[106][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[106][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[106][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[106][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[107][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[107][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[107][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[107][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[107][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[107][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[107][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[107][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[108][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[108][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[108][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[108][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[108][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[108][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[108][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[108][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[109][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[109][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[109][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[109][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[109][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[109][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[109][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[109][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[110][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[110][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[110][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[110][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[110][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[110][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[110][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[110][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[111][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[111][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[111][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[111][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[111][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[111][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[111][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[111][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[112][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[112][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[112][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[112][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[112][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[112][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[112][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[112][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[113][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[113][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[113][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[113][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[113][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[113][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[113][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[113][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[114][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[114][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[114][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[114][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[114][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[114][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[114][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[114][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[115][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[115][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[115][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[115][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[115][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[115][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[115][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[115][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[116][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[116][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[116][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[116][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[116][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[116][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[116][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[116][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[117][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[117][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[117][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[117][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[117][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[117][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[117][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[117][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[118][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[118][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[118][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[118][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[118][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[118][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[118][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[118][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[119][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[119][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[119][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[119][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[119][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[119][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[119][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[119][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[120][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[120][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[120][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[120][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[120][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[120][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[120][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[120][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[121][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[121][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[121][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[121][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[121][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[121][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[121][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[121][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[122][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[122][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[122][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[122][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[122][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[122][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[122][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[122][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[123][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[123][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[123][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[123][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[123][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[123][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[123][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[123][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[124][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[124][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[124][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[124][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[124][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[124][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[124][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[124][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[125][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[125][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[125][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[125][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[125][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[125][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[125][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[125][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[126][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[126][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[126][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[126][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[126][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[126][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[126][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[126][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[127][0]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[127][1]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[127][2]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[127][3]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[127][4]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[127][5]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[127][6]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (10041): Inferred latch for "memory[127][7]" at data_memory.v(16) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
Info (12128): Elaborating entity "mux_3" for hierarchy "core:core|mux_3:mux3a1_1" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v Line: 157
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_level.v Line: 86
Info (12128): Elaborating entity "clock50_25" for hierarchy "vga_controller:vga|clock50_25:c" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 27
Info (12128): Elaborating entity "top_vga_display" for hierarchy "top_vga_display:display" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_level.v Line: 144
Warning (10230): Verilog HDL assignment warning at top_vga_display.v(95): truncated value with size 32 to match size of target (3) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 95
Warning (10230): Verilog HDL assignment warning at top_vga_display.v(100): truncated value with size 32 to match size of target (3) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 100
Warning (10240): Verilog HDL Always Construct warning at top_vga_display.v(115): inferring latch(es) for variable "case_", which holds its previous value in one or more paths through the always construct File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Warning (10240): Verilog HDL Always Construct warning at top_vga_display.v(115): inferring latch(es) for variable "case_2", which holds its previous value in one or more paths through the always construct File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Warning (10240): Verilog HDL Always Construct warning at top_vga_display.v(115): inferring latch(es) for variable "value", which holds its previous value in one or more paths through the always construct File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Warning (10240): Verilog HDL Always Construct warning at top_vga_display.v(115): inferring latch(es) for variable "ascii", which holds its previous value in one or more paths through the always construct File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "ascii[0]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "ascii[1]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "ascii[2]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "ascii[3]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "ascii[4]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "ascii[5]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "ascii[6]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "ascii[7]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[0]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[1]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[2]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[3]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[4]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[5]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[6]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[7]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[8]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[9]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[10]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[11]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[12]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[13]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[14]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[15]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[16]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[17]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[18]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[19]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[20]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[21]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[22]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[23]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[24]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[25]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[26]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[27]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[28]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[29]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[30]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "value[31]" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "case_2.11" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "case_2.10" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "case_2.01" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "case_2.00" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "case_.11" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "case_.10" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "case_.01" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (10041): Inferred latch for "case_.00" at top_vga_display.v(115) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
Info (12128): Elaborating entity "bin_to_hex_ascii" for hierarchy "top_vga_display:display|bin_to_hex_ascii:to_hex" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 42
Info (12128): Elaborating entity "to_ascii" for hierarchy "top_vga_display:display|bin_to_hex_ascii:to_hex|to_ascii:digit7" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/bin_to_hex_ascii.sv Line: 7
Info (12128): Elaborating entity "bin_to_hex_ascii_2" for hierarchy "top_vga_display:display|bin_to_hex_ascii_2:to_hex_2" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 47
Info (12128): Elaborating entity "bin_to_ascii" for hierarchy "top_vga_display:display|bin_to_ascii:to_ascii" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 52
Info (12128): Elaborating entity "bin_to_ascii_5" for hierarchy "top_vga_display:display|bin_to_ascii_5:to_ascii_5" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 57
Info (12128): Elaborating entity "bin_to_ascii_3" for hierarchy "top_vga_display:display|bin_to_ascii_3:to_ascii_3" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 62
Info (12128): Elaborating entity "fixed_text_rom" for hierarchy "top_vga_display:display|fixed_text_rom:fixed_rom" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 72
Warning (10850): Verilog HDL warning at fixed_rom.v(8): number of words (3840) in memory file does not match the number of elements in the address range [0:4095] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/fixed_rom.v Line: 8
Warning (10030): Net "fixed.data_a" at fixed_rom.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/fixed_rom.v Line: 5
Warning (10030): Net "fixed.waddr_a" at fixed_rom.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/fixed_rom.v Line: 5
Warning (10030): Net "fixed.we_a" at fixed_rom.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/fixed_rom.v Line: 5
Info (12128): Elaborating entity "ascii_test" for hierarchy "top_vga_display:display|ascii_test:test" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 84
Warning (10230): Verilog HDL assignment warning at ascii_test.v(25): truncated value with size 12 to match size of target (11) File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/ascii_test.v Line: 25
Info (12128): Elaborating entity "char_rom" for hierarchy "top_vga_display:display|ascii_test:test|char_rom:rom" File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/ascii_test.v Line: 22
Warning (10850): Verilog HDL warning at char_rom_file.v(10): number of words (2020) in memory file does not match the number of elements in the address range [0:4095] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/char_rom_file.v Line: 10
Warning (10030): Net "rom.data_a" at char_rom_file.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/char_rom_file.v Line: 7
Warning (10030): Net "rom.waddr_a" at char_rom_file.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/char_rom_file.v Line: 7
Warning (10030): Net "rom.we_a" at char_rom_file.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/char_rom_file.v Line: 7
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "top_vga_display:display|ascii_test:test|char_rom:rom|rom" is uninferred due to asynchronous read logic File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/char_rom_file.v Line: 7
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/db/top_level.ram0_char_rom_78878f8d.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/db/top_level.ram0_fixed_text_rom_8cc2656d.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch top_vga_display:display|ascii[6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|v_count_reg[8] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|ascii[5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|v_count_reg[8] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|ascii[2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|v_count_reg[8] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|ascii[1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|v_count_reg[8] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|ascii[4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|v_count_reg[8] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|ascii[3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|v_count_reg[8] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|ascii[0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|v_count_reg[8] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[31] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[29] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[30] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[27] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[25] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[26] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[15] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[14] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[13] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[11] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[10] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[9] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[23] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[21] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[22] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[19] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[17] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[18] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[28] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[20] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[24] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[16] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[12] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[8] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch top_vga_display:display|value[0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v Line: 115
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vga|h_count_reg[9] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v Line: 46
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[0][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[1][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[2][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[3][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[4][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[5][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[6][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[7][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[8][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[9][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[10][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[11][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[12][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[13][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[14][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[15][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[16][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[17][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[18][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[19][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[20][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[21][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[22][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[23][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[24][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[25][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[26][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[27][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[28][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[29][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[30][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[31][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[32][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[33][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[40][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[41][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[48][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[49][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[56][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[57][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[34][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[35][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[42][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[43][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[50][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[51][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[58][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[59][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[36][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[37][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[44][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[45][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[52][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[53][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[60][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[61][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[38][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[39][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[46][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[47][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[54][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[55][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[62][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[63][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[64][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[65][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[66][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[67][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[68][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[69][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[70][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[71][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[72][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[73][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[74][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[75][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[76][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[77][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[78][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[79][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[80][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[81][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[82][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[83][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[84][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[85][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[86][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[87][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[88][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[89][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[90][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[91][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[92][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[93][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[94][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[95][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[96][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[97][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[104][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[105][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[112][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[113][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[120][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[121][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[98][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[99][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[106][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[107][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[114][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[115][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[122][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[123][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[100][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[101][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[108][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[109][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[116][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[117][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[124][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[125][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[102][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[103][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[110][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[111][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[118][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[119][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[126][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[127][7] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[0][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[1][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[2][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[3][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[4][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[5][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[6][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[7][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[8][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[9][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[10][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[11][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[12][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[13][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[14][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[15][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[16][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[17][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[18][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[19][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[20][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[21][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[22][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[23][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[24][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[25][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[26][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[27][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[28][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[29][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[30][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[31][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[32][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[33][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[40][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[41][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[48][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[49][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[56][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[57][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[34][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[35][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[42][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[43][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[50][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[51][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[58][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[59][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[36][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[37][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[44][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[45][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[52][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[53][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[60][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[61][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[38][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[39][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[46][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[47][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[54][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[55][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[62][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[63][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[64][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[65][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[66][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[67][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[68][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[69][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[70][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[71][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[72][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[73][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[74][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[75][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[76][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[77][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[78][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[79][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[80][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[81][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[82][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[83][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[84][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[85][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[86][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[87][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[88][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[89][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[90][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[91][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[92][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[93][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[94][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[95][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[96][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[97][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[104][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[105][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[112][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[113][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[120][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[121][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[98][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[99][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[106][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[107][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[114][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[115][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[122][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[123][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[100][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[101][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[108][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[109][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[116][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[117][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[124][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[125][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[102][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[103][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[110][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[111][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[118][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[119][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[126][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[127][6] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[0][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[1][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[2][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[3][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[4][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[5][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[6][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[7][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[8][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[9][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[10][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[11][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[12][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[13][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[14][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[15][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[16][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[17][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[18][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[19][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[20][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[21][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[22][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[23][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[24][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[25][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[26][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[27][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[28][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[29][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[30][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[31][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[32][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[33][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[40][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[41][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[48][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[49][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[56][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[57][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[34][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[35][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[42][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[43][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[50][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[51][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[58][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[59][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[36][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[37][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[44][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[45][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[52][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[53][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[60][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[61][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[38][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[39][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[46][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[47][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[54][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[55][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[62][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[63][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[64][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[65][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[66][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[67][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[68][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[69][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[70][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[71][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[72][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[73][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[74][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[75][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[76][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[77][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[78][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[79][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[80][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[81][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[82][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[83][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[84][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[85][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[86][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[87][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[88][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[89][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[90][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[91][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[92][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[93][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[94][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[95][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[96][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[97][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[104][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[105][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[112][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[113][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[120][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[121][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[98][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[99][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[106][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[107][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[114][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[115][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[122][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[123][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[100][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[101][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[108][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[109][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[116][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[117][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[124][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[125][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[102][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[103][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[110][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[111][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[118][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[119][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[126][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[127][5] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[0][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[1][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[2][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[3][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[4][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[5][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[6][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[7][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[8][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[9][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[10][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[11][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[12][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[13][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[14][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[15][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[16][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[17][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[18][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[19][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[20][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[21][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[22][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[23][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[24][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[25][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[26][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[27][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[28][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[29][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[30][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[31][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[32][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[33][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[40][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[41][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[48][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[49][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[56][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[57][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[34][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[35][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[42][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[43][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[50][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[51][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[58][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[59][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[36][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[37][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[44][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[45][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[52][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[53][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[60][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[61][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[38][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[39][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[46][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[47][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[54][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[55][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[62][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[63][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[64][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[65][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[66][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[67][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[68][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[69][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[70][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[71][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[72][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[73][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[74][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[75][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[76][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[77][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[78][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[79][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[80][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[81][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[82][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[83][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[84][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[85][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[86][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[87][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[88][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[89][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[90][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[91][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[92][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[93][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[94][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[95][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[96][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[97][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[104][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[105][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[112][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[113][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[120][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[121][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[98][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[99][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[106][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[107][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[114][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[115][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[122][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[123][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[100][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[101][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[108][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[109][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[116][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[117][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[124][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[125][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[102][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[103][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[110][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[111][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[118][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[119][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[126][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[127][3] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[0][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[1][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[2][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[3][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[4][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[5][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[6][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[7][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[8][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[9][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[10][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[11][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[12][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[13][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[14][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[15][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[16][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[17][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[18][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[19][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[20][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[21][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[22][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[23][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[24][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[25][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[26][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[27][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[28][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[29][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[30][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[31][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[32][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[33][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[40][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[41][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[48][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[49][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[56][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[57][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[34][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[35][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[42][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[43][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[50][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[51][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[58][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[59][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[36][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[37][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[44][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[45][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[52][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[53][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[60][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[61][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[38][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[39][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[46][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[47][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[54][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[55][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[62][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[63][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[64][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[65][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[66][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[67][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[68][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[69][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[70][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[71][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[72][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[73][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[74][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[75][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[76][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[77][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[78][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[79][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[80][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[81][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[82][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[83][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[84][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[85][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[86][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[87][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[88][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[89][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[90][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[91][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[92][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[93][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[94][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[95][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[96][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[97][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[104][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[105][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[112][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[113][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[120][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[121][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[98][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[99][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[106][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[107][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[114][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[115][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[122][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[123][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[100][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[101][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[108][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[109][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[116][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[117][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[124][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[125][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[102][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[103][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[110][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[111][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[118][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[119][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[126][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[127][1] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[0][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[1][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[2][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[3][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[4][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[5][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[6][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[7][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[8][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[9][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[10][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[11][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[12][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[13][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[14][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[15][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[16][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[17][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[18][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[19][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[20][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[21][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[22][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[23][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[24][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[25][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[26][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[27][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[28][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[29][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[30][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[31][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[32][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[33][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[40][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[41][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[48][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[49][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[56][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[57][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[34][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[35][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[42][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[43][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[50][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[51][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[58][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[59][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[36][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[37][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[44][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[45][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[52][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[53][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[60][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[61][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[38][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[39][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[46][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[47][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[54][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[55][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[62][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[63][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[64][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[65][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[66][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[67][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[68][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[69][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[70][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[71][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[72][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[73][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[74][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[75][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[76][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[77][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[78][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[79][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[80][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[81][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[82][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[83][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[84][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[85][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[86][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[87][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[88][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[89][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[90][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[91][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[92][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[93][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[94][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[95][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[96][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[97][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[104][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[105][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[112][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[113][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[120][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[121][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[98][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[99][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[106][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[107][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[114][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[115][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[122][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[123][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[100][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[101][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[108][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[109][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[116][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[117][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[124][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[125][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[102][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[103][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[110][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[111][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[118][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[119][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[126][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[127][2] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[0][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[1][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[2][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[3][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[8][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[9][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[10][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[11][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[4][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[5][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[6][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[7][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[12][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[13][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[14][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[15][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[16][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[24][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[20][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[28][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[17][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[25][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[21][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[29][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[18][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[26][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[22][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[30][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[19][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[27][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[23][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[31][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[32][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[33][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[34][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[35][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[40][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[41][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[42][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[43][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[36][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[37][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[38][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[39][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[44][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[45][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[46][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[47][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[48][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[56][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[52][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[60][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[49][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[57][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[53][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[61][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[50][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[58][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[54][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[62][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[51][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[59][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[55][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[63][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[64][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[80][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[66][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[82][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[72][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[88][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[74][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[90][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[68][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[84][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[70][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[86][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[76][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[92][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[78][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[94][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[65][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[81][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[69][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[85][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[73][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[89][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[77][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[93][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[67][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[83][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[71][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[87][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[75][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[91][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[79][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[95][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[96][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[112][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[104][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[120][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[100][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[116][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[108][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[124][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[98][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[114][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[106][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[122][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[102][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[118][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[110][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[126][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[97][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[113][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[99][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[115][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[105][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[121][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[107][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[123][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[101][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[117][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[103][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[119][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[109][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[125][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[111][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[127][4] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[0][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[8][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[2][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[10][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[16][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[24][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[18][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[26][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[1][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[9][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[3][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[11][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[17][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[25][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[19][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[27][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[32][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[48][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[34][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[50][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[40][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[56][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[42][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[58][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[33][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[49][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[35][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[51][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[41][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[57][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[43][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[59][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[4][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[6][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[5][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[7][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[20][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[22][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[21][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[23][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[12][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[14][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[13][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[15][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[28][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[30][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[29][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[31][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[36][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[44][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[38][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[46][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[52][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[60][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[54][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[62][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[37][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[45][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[39][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[47][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[53][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[61][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[55][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[63][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[64][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[68][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[66][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[70][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[80][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[84][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[82][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[86][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[65][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[69][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[67][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[71][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[81][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[85][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[83][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[87][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[96][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[112][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[100][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[116][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[97][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[113][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[101][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[117][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[98][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[114][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[102][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[118][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[99][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[115][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[103][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[119][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[72][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[76][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[73][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[77][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[88][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[92][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[89][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[93][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[74][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[78][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[75][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[79][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[90][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[94][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[91][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[95][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[104][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[108][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[106][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[110][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[120][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[124][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[122][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[126][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[105][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[109][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[107][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[111][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[121][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[125][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[123][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13012): Latch core:core|data_memory:datamemory_1|memory[127][0] has unsafe behavior File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:core|pc:program_counter|Pc[2] File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v Line: 19
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_level.v Line: 10
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register core:core|register_unit:unidadderegistros|Ru[1][0] will power up to Low File: C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/register_unit.v Line: 68
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/output_files/top_level.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6686 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 6653 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2155 warnings
    Info: Peak virtual memory: 4861 megabytes
    Info: Processing ended: Wed Nov 05 17:35:05 2025
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:01:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/output_files/top_level.map.smsg.


