[
  {
    "author": [
      {
        "family": "Bardeen",
        "given": "J."
      },
      {
        "family": "Brattain",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Phys. Rev"
    ],
    "date": [
      "1948"
    ],
    "pages": [
      "230,"
    ],
    "title": [
      "The transistor, a semiconductor triode"
    ],
    "type": "article-journal",
    "volume": [
      "74"
    ]
  },
  {
    "author": [
      {
        "family": "Early",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Trans. Electron. Devices"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "2468,"
    ],
    "title": [
      "Out to Murray Hill to play: an early history of transistors"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Ross",
        "given": "I.M."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "7,"
    ],
    "title": [
      "The invention of the transistor, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "86"
    ]
  },
  {
    "author": [
      {
        "family": "Brinkman",
        "given": "W.F."
      },
      {
        "family": "Haggan",
        "given": "D.E."
      },
      {
        "family": "Troutman",
        "given": "W.W."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "1858,"
    ],
    "title": [
      "A history of the invention of the transistor and where it will lead us"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "given": "U.S."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "assigned to the Fairchild Camera and Instrument Corp",
      "Patent"
    ],
    "location": [
      "New York"
    ],
    "title": [
      "Patent 3,029,366 assigned to Sprague Electric Co., Massachusetts and U.S"
    ],
    "type": "article-journal",
    "volume": [
      "3,025,589"
    ]
  },
  {
    "author": [
      {
        "family": "Kilby",
        "given": "J.S."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "109,"
    ],
    "title": [
      "The integrated circuit’s early history, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "88"
    ]
  },
  {
    "author": [
      {
        "family": "Lilienfeld",
        "given": "J.E."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "1930"
    ],
    "title": [
      "U.S"
    ],
    "type": "article-journal",
    "volume": [
      "1,745,175"
    ]
  },
  {
    "author": [
      {
        "family": "Kahng",
        "given": "D."
      },
      {
        "family": "Atalla",
        "given": "M.M."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1960"
    ],
    "location": [
      "Pittsburgh, PA"
    ],
    "publisher": [
      "Conf., Carnegie Institute of Technology"
    ],
    "title": [
      "Silicon–silicon dioxide field-induced surface devices, IRE Solid-State Device Res"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Arns",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Sci. Educ. J"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "233,"
    ],
    "title": [
      "The other transistor: early history of the metal oxide–semiconductor field-effect transistor, Eng"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Schaller",
        "given": "R.R."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "52,"
    ],
    "title": [
      "Moore’s law: past, present and future"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Lucky",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "17,"
    ],
    "title": [
      "Moore’s law redux"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "container-title": [
      "9:55 AM"
    ],
    "date": [
      "1951-11-10"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proc. 13th Annu"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "IEEE ASIC/SOC Conf"
    ],
    "title": [
      "Obeying Moore’s law beyond 0.18 mm (microprocessor design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sinha",
        "given": "A.K."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE 1st Int. Symp. Qual. Electron. Design"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Extending Moore’s law through advances in semiconductor manufacturing equipment, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "243"
    ]
  },
  {
    "citation-number": [
      "14."
    ],
    "note": [
      "www.semichip.org (Semiconductor Industry Association Web site)."
    ],
    "type": null
  },
  {
    "citation-number": [
      "15."
    ],
    "publisher": [
      "public.itrs.net (International Technology Roadmap for Semiconductors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Allan",
        "given": "A."
      },
      {
        "family": "Edenfeld",
        "given": "D."
      },
      {
        "family": "Joyner",
        "given": "W.H.",
        "suffix": "Jr."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Rodgers",
        "given": "M."
      },
      {
        "family": "Zorian",
        "given": "Y."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "2001",
      "2002"
    ],
    "pages": [
      "42,"
    ],
    "title": [
      "Technology roadmap for semiconductors"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Zeitzoff",
        "given": "P.M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proc. 6th Int. Conf. Solid-State IC Technol"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "23,"
    ],
    "title": [
      "Circuit, MOSFET, and front end process integration trends and challenges for the 180 nm and below technology generations: an international technology roadmap for semiconductors perspective"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Wakerly",
        "given": "J.F."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Digital Design: Principles and Practices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hauser",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Trans. Educ"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "363,"
    ],
    "title": [
      "Noise margin criteria for digital logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "citation-number": [
      "20."
    ],
    "title": [
      "www.cadence.com (free download of the PSPICE student version"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ghandhi",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "21."
    ],
    "date": [
      "1994"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "VLSI Fabrication Principles"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Davari",
        "given": "B."
      },
      {
        "family": "Chang",
        "given": "W.H."
      },
      {
        "family": "Wordeman",
        "given": "M.R."
      },
      {
        "family": "Oh",
        "given": "C.S."
      },
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Petrillo",
        "given": "K.E."
      },
      {
        "family": "Moy",
        "given": "D."
      },
      {
        "family": "Bucchignano",
        "given": "J.J."
      },
      {
        "family": "Ng",
        "given": "H.Y."
      },
      {
        "family": "Rosenfield",
        "given": "M.G."
      },
      {
        "family": "Hohn",
        "given": "F.J."
      },
      {
        "family": "Rodriguez",
        "given": "M.D."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Dig. Int. Electron. Devices Meet"
    ],
    "date": [
      "1988"
    ],
    "title": [
      "A high performance 0.25-mm CMOS technology, Tech"
    ],
    "type": "article-journal",
    "volume": [
      "56"
    ]
  },
  {
    "author": [
      {
        "family": "Luo",
        "given": "M.S.C."
      },
      {
        "family": "Tsui",
        "given": "P.V.G."
      },
      {
        "family": "Chen",
        "given": "W.-M."
      },
      {
        "family": "Gilbert",
        "given": "P.V."
      },
      {
        "family": "Maiti",
        "given": "B."
      },
      {
        "family": "Sitaram",
        "given": "A.R."
      },
      {
        "family": "Sun",
        "given": "S.-W."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Dig. Int. Electron. Devices Meet"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "691,"
    ],
    "title": [
      "A 0.25-mm CMOS technology with 45 Å NO-nitrided oxide, Tech"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Baker",
        "given": "R.J."
      },
      {
        "family": "Li",
        "given": "H.W."
      },
      {
        "family": "Boyce",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "CMOS: Circuit Design, Layout, and Simulation"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Dig. Int. Electron. Devices Meet"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Kang, H.K., Kim, K.H., Shin, Y.G., Park, I.S., Ko, K.M., Kim, C.G., Oh, K.Y., Kim, S.E., Hong, C.G., Kwon, K.W., Yoo, J.Y., Kim, Y.G., Lee, C.G., Paick, W.S., Suh, D.I., Park, C.J., Lee, S.I., Ahn, S.T., Hwang, C.G., and Lee, M.Y"
    ],
    "title": [
      "Highly manufacturable process technology for reliable 256-Mbit and 1-Gbit DRAMs, Tech"
    ],
    "type": "article-journal",
    "volume": [
      "635"
    ]
  },
  {
    "author": [
      {
        "family": "Warnock",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Trans. Electron. Devices"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "377,"
    ],
    "title": [
      "Silicon bipolar device structures for digital applications: technology trends and future directions"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Ning",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "27."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Fundamentals of Modern VLSI Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kinoshita",
        "given": "Y."
      },
      {
        "family": "Suzuki",
        "given": "H."
      },
      {
        "family": "Nakamura",
        "given": "S."
      },
      {
        "family": "Fukaishi",
        "given": "M."
      },
      {
        "family": "Tajima",
        "given": "A."
      },
      {
        "family": "Sucmura",
        "given": "Y."
      },
      {
        "family": "Itani",
        "given": "T."
      },
      {
        "family": "Miyamoto",
        "given": "H."
      },
      {
        "family": "Fujii",
        "given": "H."
      },
      {
        "family": "Yotsuyanagi",
        "given": "M."
      },
      {
        "family": "Henmi",
        "given": "N."
      },
      {
        "family": "Yamazaki",
        "given": "T."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Bipolar/BiCMOS Circuits Technol. Meet"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "An advanced 0.25-mm BiCMOS process integration technology for multi-GHz communication LSIs, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "72"
    ]
  },
  {
    "author": [
      {
        "family": "Harame",
        "given": "D."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Bipolar/BiCMOS Circuits Technol. Meet"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "High performance BiCMOS process integration: trends, issues, and future directions, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Long",
        "given": "S.I."
      },
      {
        "family": "Butner",
        "given": "S.E."
      }
    ],
    "citation-number": [
      "30."
    ],
    "date": [
      "1990"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Gallium Arsenide Digital Integrated Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Mikkelson",
        "given": "J."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Dig. Int. Electron. Devices Meet"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "GaAs digital VLSI device and circuit technology, Tech"
    ],
    "type": "article-journal",
    "volume": [
      "231"
    ]
  },
  {
    "author": [
      {
        "family": "Adan",
        "given": "A.O."
      },
      {
        "family": "Naka",
        "given": "T."
      },
      {
        "family": "Kagisawa",
        "given": "A."
      },
      {
        "family": "Shimizu",
        "given": "H."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "SOI Conf"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "SOI as a mainstream IC technology, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "container-title": [
      "9:55 AM Introduction to Digital Integrated Circuits 43"
    ],
    "date": [
      "1951-11-10"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proc. Int. Custom Integrated Circuits Conf"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "IC reliability simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "A."
      },
      {
        "family": "Rosin",
        "given": "J."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Semicond. Manuf. Conf"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Random defect limited yield using a deterministic model, IEEE/SEMI Adv"
    ],
    "type": "article-journal",
    "volume": [
      "161"
    ]
  },
  {
    "author": [
      {
        "family": "Aloni",
        "given": "C."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Symp. Semicond. Manuf"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "TYM system: an integrated tool for inherent line yield improvements for entire fab, Proc. 9th Int"
    ],
    "type": "article-journal",
    "volume": [
      "237"
    ]
  },
  {
    "author": [
      {
        "family": "Ciplickas",
        "given": "D.J."
      },
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Strojwas",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Workshop Stat. Metrol"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Predictive yield modeling of VLSICs, 5th Int"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Maynard",
        "given": "D."
      },
      {
        "family": "Bombardier",
        "given": "S."
      },
      {
        "family": "Cavanaugh",
        "given": "A."
      },
      {
        "family": "Zwonik",
        "given": "R."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Semicond. Manuf. Conf. Workshop"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Modeling and optimization of wafer radial yield, IEEE/SEMI Adv"
    ],
    "type": "article-journal",
    "volume": [
      "71"
    ]
  },
  {
    "author": [
      {
        "family": "El-Kareh",
        "given": "B."
      },
      {
        "family": "Ghatalia",
        "given": "A."
      },
      {
        "family": "Satya",
        "given": "A.V.S."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Components Technol. Conf"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "Yield management in microelectronic manufacturing, Proc. 45th Electron"
    ],
    "type": "article-journal",
    "volume": [
      "58"
    ]
  },
  {
    "author": [
      {
        "family": "Drum",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proc. Int. Workshop Defect Fault Tolerance VLSI Syst"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "Applications of a mechanistic yield model for MOSIC chips"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vollertsen",
        "given": "R.-P."
      },
      {
        "given": "Burn-In"
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IEEE Int. Integrated Reliability Workshop Final Rep"
    ],
    "date": [
      "1999"
    ],
    "type": "article-journal",
    "volume": [
      "167"
    ]
  },
  {
    "author": [
      {
        "family": "Conti",
        "given": "D.R."
      },
      {
        "family": "Horn",
        "given": "J.",
        "particle": "Van"
      },
      {
        "family": "burn-in",
        "given": "Wafer",
        "particle": "level"
      },
      {
        "given": "Proc"
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Components Technol. Conf"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "50th Electron"
    ],
    "type": "article-journal",
    "volume": [
      "815"
    ]
  },
  {
    "author": [
      {
        "family": "Vasco",
        "given": "F."
      },
      {
        "family": "Lo",
        "given": "K."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "Proc. 42nd Electron. Components Technol. Conf"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "Relative effectiveness of thermal cycling vs. burn-in: a case study"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huston",
        "given": "H.H."
      },
      {
        "family": "Wood",
        "given": "M.H."
      },
      {
        "family": "DePalma",
        "given": "V.M."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Proc. Reliability Phys. Symp"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "Burn-in effectiveness-theory and measurement, 29th Annu"
    ],
    "type": "article-journal",
    "volume": [
      "271"
    ]
  },
  {
    "author": [
      {
        "family": "K.",
        "given": "Taeho"
      },
      {
        "family": "Kuo",
        "given": "W."
      },
      {
        "family": "Chien",
        "given": "W.K."
      },
      {
        "family": "yield",
        "given": "Burn-in",
        "particle": "effect on"
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE Trans. Electron. Packaging Manuf"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "293,"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "date": [
      "1951-11-10"
    ],
    "note": [
      "Page 45 Monday, November 10, 2003 9:55 AM"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kittel",
        "given": "C."
      }
    ],
    "date": [
      "1996"
    ],
    "edition": [
      "7th"
    ],
    "genre": [
      "References 1."
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Introduction to Solid State Physics"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sze",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2001"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Semiconductor Devices: Physics and Technology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Streetman",
        "given": "B.G."
      },
      {
        "family": "Banerjee",
        "given": "S."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Solid State Electronic Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Ning",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Fundamentals of Modern VLSI Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ghandhi",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1968"
    ],
    "location": [
      "Malabar, FL"
    ],
    "publisher": [
      "Krieger Publishing Co"
    ],
    "title": [
      "The Theory and Practice of Microelectronics, Robert E"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Grove",
        "given": "A.S."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1967"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Physics and Technology of Semiconductor Devices"
    ],
    "type": "book"
  },
  {
    "container-title": [
      "9:55 AM"
    ],
    "date": [
      "1951-11-10"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Shockley",
        "given": "W."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Tech. J"
    ],
    "date": [
      "1949"
    ],
    "pages": [
      "435,"
    ],
    "title": [
      "The theory of p–n junctions in semiconductors and p–n junction transistors, Bell Sys"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Sah",
        "given": "C.T."
      },
      {
        "family": "Noyce",
        "given": "R.N."
      },
      {
        "family": "Shockley",
        "given": "W."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IRE"
    ],
    "date": [
      "1957"
    ],
    "pages": [
      "1228,"
    ],
    "title": [
      "Carrier generation and recombination in p–n junctions and p–n junction characteristics, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Ghandhi",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1977"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Semiconductor Power Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sze",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1981"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Physics of Semiconductor Devices"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "5."
    ],
    "type": null,
    "url": [
      "www.cadence.com."
    ]
  },
  {
    "date": [
      "1951-11-10"
    ],
    "note": [
      "Page 89 Monday, November 10, 2003 9:55 AM"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ghandhi",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1968"
    ],
    "location": [
      "Krieger, Malabar, FL"
    ],
    "title": [
      "The Theory and Practice of Microelectronics"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Grove",
        "given": "A.S."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1967"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Physics and Technology of Semiconductor Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Streetman",
        "given": "B.G."
      },
      {
        "family": "Banerjee",
        "given": "S."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Solid State Electronic Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sze",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2001"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Semiconductor Devices: Physics and Technology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sze",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1981"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Physics of Semiconductor Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Ning",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Fundamentals of Modern VLSI Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ashburn",
        "given": "P."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "1988"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Design and Realization of Bipolar Transistors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ning",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans. Electron. Devices"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "2485,"
    ],
    "title": [
      "History and future perspective of the modern silicon bipolar transistor"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Asbeck",
        "given": "P.M."
      },
      {
        "family": "Nakamura",
        "given": "T."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Trans. Electron. Devices"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "2455,"
    ],
    "title": [
      "Bipolar transistor technology: past and future directions"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "given": "Kapoor"
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1989"
    ],
    "editor": [
      {
        "family": "Roulston",
        "given": "D.J."
      }
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "A.K",
      "Polysilicon Emitter Bipolar Transistors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Shockley",
        "given": "W."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Tech. J"
    ],
    "date": [
      "1949"
    ],
    "pages": [
      "435,"
    ],
    "title": [
      "The theory of p–n junctions in semiconductors and p–n junction transistors, Bell Sys"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Ebers",
        "given": "J.J."
      },
      {
        "family": "Moll",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IRE"
    ],
    "date": [
      "1954"
    ],
    "pages": [
      "1761,"
    ],
    "title": [
      "Large-signal behavior of junction transistors, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Ghandhi",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "1992"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "VLSI Fabrication Principles"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Shiba",
        "given": "T."
      },
      {
        "family": "Uchino",
        "given": "T."
      },
      {
        "family": "Ohnishi",
        "given": "K."
      },
      {
        "family": "Tamaki",
        "given": "Y."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Trans. Electron. Devices"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "889,"
    ],
    "title": [
      "In-situ phosphorus-doped polysilicon emitter technology for very high-speed, small emitter bipolar transistors"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "container-title": [
      "9:55 AM"
    ],
    "date": [
      "1951-11-10"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "114"
    ],
    "title": [
      "Digital Integrated Circuits: Analysis and Design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Warnock",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Trans. Electron. Devices"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "377,"
    ],
    "title": [
      "Silicon bipolar device structures for digital applications: technology trends and future directions"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Yoshino",
        "given": "C."
      },
      {
        "family": "Inou",
        "given": "K."
      },
      {
        "family": "Matsuda",
        "given": "S."
      },
      {
        "family": "Nakajima",
        "given": "H."
      },
      {
        "family": "Tsuboi",
        "given": "Y."
      },
      {
        "family": "Naruse",
        "given": "H."
      },
      {
        "family": "Sugaya",
        "given": "H."
      },
      {
        "family": "Katsumata",
        "given": "Y."
      },
      {
        "family": "Iwai",
        "given": "H."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "VLSI Technol. Dig. Tech. Papers"
    ],
    "date": [
      "1995",
      "1995"
    ],
    "title": [
      "A 62.8-GHz fmax LP-CVD epitaxially grown silicon-base bipolar transistor with extremely high Early voltage of 85.7 V",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "131"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "T.C."
      },
      {
        "family": "Cressler",
        "given": "J.D."
      },
      {
        "family": "Toh",
        "given": "K.Y."
      },
      {
        "family": "Warnock",
        "given": "J."
      },
      {
        "family": "Lu",
        "given": "P.F."
      },
      {
        "family": "Jenkins",
        "given": "K.A."
      },
      {
        "family": "Basavaiah",
        "given": "S."
      },
      {
        "family": "Manny",
        "given": "M.P."
      },
      {
        "family": "Ng",
        "given": "H.Y."
      },
      {
        "family": "Tang",
        "given": "D.D."
      },
      {
        "family": "Li",
        "given": "G.P."
      },
      {
        "family": "Chuang",
        "given": "C.T."
      },
      {
        "family": "Polcari",
        "given": "M.R."
      },
      {
        "family": "Ketchen",
        "given": "M.B."
      },
      {
        "family": "Ning",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "VLSI Technol. Dig. Tech. Papers, 87,"
    ],
    "title": [
      "A submicron high-performance bipolar technology, 1989 Symp"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ning",
        "given": "T.H."
      },
      {
        "family": "Isaac",
        "given": "R.D."
      },
      {
        "family": "Solomon",
        "given": "P.M."
      },
      {
        "family": "Tang",
        "given": "D.D."
      },
      {
        "family": "Yu",
        "given": "H.N."
      },
      {
        "family": "Feth",
        "given": "G.C."
      },
      {
        "family": "Wiedmann",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Trans. Electron. Devices"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "1010,"
    ],
    "title": [
      "Self-aligned bipolar transistors for high-performance and lowpower-delay VLSI"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Tang",
        "given": "D.D."
      },
      {
        "family": "Solomon",
        "given": "P.M."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1979"
    ],
    "pages": [
      "679,"
    ],
    "title": [
      "Bipolar transistor design for optimized powerdelay logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "citation-number": [
      "20."
    ],
    "type": null,
    "url": [
      "www.cadence.com."
    ]
  },
  {
    "author": [
      {
        "family": "Toh",
        "given": "K.-Y."
      },
      {
        "family": "Chuang",
        "given": "C.-T."
      },
      {
        "family": "Chen",
        "given": "T.-C."
      },
      {
        "family": "Warnock",
        "given": "J."
      },
      {
        "family": "Li",
        "given": "G.-P."
      },
      {
        "family": "Chin",
        "given": "K."
      },
      {
        "family": "Ning",
        "given": "T."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "Tech. Papers 36th IEEE Int."
    ],
    "publisher": [
      "Solid-State Circuits Conf"
    ],
    "title": [
      "A 23-ps/2.1-mW ECL gate, Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Uchino",
        "given": "T."
      },
      {
        "family": "Shiba",
        "given": "T."
      },
      {
        "family": "Kikuchi",
        "given": "T."
      },
      {
        "family": "Tamaki",
        "given": "Y."
      },
      {
        "family": "Watanabe",
        "given": "A."
      },
      {
        "family": "Kiyota",
        "given": "Y."
      },
      {
        "family": "Honda",
        "given": "M."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Dig",
      "Electron. Devices Meet"
    ],
    "date": [
      "1993",
      "1993"
    ],
    "title": [
      "15-ps ECL/74-GHz fT Si bipolar technology, Tech",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "67"
    ]
  },
  {
    "author": [
      {
        "family": "Brown",
        "given": "E.W."
      },
      {
        "family": "Agrawal",
        "given": "A."
      },
      {
        "family": "Creary",
        "given": "T."
      },
      {
        "family": "Klein",
        "given": "M.F."
      },
      {
        "family": "Murata",
        "given": "D."
      },
      {
        "family": "Petolino",
        "given": "J."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "10,"
    ],
    "title": [
      "Implementing Sparc in ECL"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Wilson",
        "given": "G."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Tech Papers",
      "VLSI Circuits"
    ],
    "date": [
      "1990",
      "1990"
    ],
    "title": [
      "Future high performance ECL microprocessors, Dig",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Foster",
        "given": "B."
      },
      {
        "family": "Alexander",
        "given": "C."
      },
      {
        "family": "Roberts",
        "given": "A."
      },
      {
        "family": "Roberts",
        "given": "D."
      },
      {
        "family": "multiprocessor",
        "given": "An E.C.L.R.I.S.C."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Papers Compcon Spring"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "289,"
    ],
    "title": [
      "Dig"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Gray",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "23 4 1,"
    ],
    "title": [
      "A 51-K gate low-power ECL gate array family with metalcompiled and embedded SRAM, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "CICC"
    ]
  },
  {
    "author": [
      {
        "family": "Tamamura",
        "given": "M."
      },
      {
        "family": "Shiotsu",
        "given": "S."
      },
      {
        "family": "Hojo",
        "given": "M."
      },
      {
        "family": "Nomura",
        "given": "K."
      },
      {
        "family": "Ichikawa",
        "given": "H."
      },
      {
        "family": "Akai",
        "given": "T."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "Tech. Papers 39th Int."
    ],
    "publisher": [
      "Solid-State Circuits Conf"
    ],
    "title": [
      "A 9.5 Gb/s Si bipolar ECL array, Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Burghartz",
        "given": "J.N."
      },
      {
        "family": "Comfort",
        "given": "J.H."
      },
      {
        "family": "Patton",
        "given": "G.L."
      },
      {
        "family": "Cressler",
        "given": "J.D."
      },
      {
        "family": "Meyerson",
        "given": "B.S."
      },
      {
        "family": "Stork",
        "given": "J.M.C."
      },
      {
        "family": "Sun",
        "given": "J.Y.-C."
      },
      {
        "family": "Scilla",
        "given": "G."
      },
      {
        "family": "Warnock",
        "given": "J."
      },
      {
        "family": "Ginsberg",
        "given": "B.J."
      },
      {
        "family": "Jenkins",
        "given": "K.A."
      },
      {
        "family": "Toh",
        "given": "K.-Y."
      },
      {
        "family": "Harame",
        "given": "D.L."
      },
      {
        "family": "Mader",
        "given": "S.R."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Dig",
      "Electron. Devices Meet"
    ],
    "date": [
      "1990",
      "1990"
    ],
    "title": [
      "Sub-30 ps ECL circuits using high-fT Si and SiGe epitaxial base SEEW transistors, Tech",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "297"
    ]
  },
  {
    "author": [
      {
        "family": "Ghannam",
        "given": "M.Y."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proc",
      "Meet"
    ],
    "date": [
      "1991",
      "1991"
    ],
    "title": [
      "Analytical optimization of Si and Si-Ge epitaxial base transistors for very high speed ECL gates",
      "Bipolar Circuits Technol"
    ],
    "type": "article-journal",
    "volume": [
      "166"
    ]
  },
  {
    "author": [
      {
        "family": "Cressler",
        "given": "J.D."
      },
      {
        "family": "Comfort",
        "given": "J.H."
      },
      {
        "family": "Crabbe",
        "given": "E.F."
      },
      {
        "family": "Sun",
        "given": "J.Y.-C."
      },
      {
        "family": "Stork",
        "given": "J.M.C."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Tech Papers",
      "VLSI Technol"
    ],
    "date": [
      "1992",
      "1992"
    ],
    "title": [
      "An epitaxial emitter cap, SiGe-base bipolar technology with 22 ps ECL gate delay at liquid nitrogen temperature, Dig",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "102"
    ]
  },
  {
    "author": [
      {
        "family": "Shafi",
        "given": "Z.A."
      },
      {
        "family": "Ashburn",
        "given": "P."
      },
      {
        "family": "Parker",
        "given": "G.J."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "1268,"
    ],
    "title": [
      "Predicted propagation delay of Si/ SiGe heterojunction bipolar ECL circuits"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Makowitz",
        "given": "R."
      },
      {
        "family": "Wild",
        "given": "A."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Conf. Design Automation"
    ],
    "date": [
      "March 16–19, 1992"
    ],
    "title": [
      "Accurate delay models for ECL logic synthesis, Proc. 3rd Eur"
    ],
    "type": "article-journal",
    "volume": [
      "97"
    ]
  },
  {
    "author": [
      {
        "family": "O’Brien",
        "given": "P.R."
      },
      {
        "family": "Wyatt",
        "given": "J.L.",
        "suffix": "Jr."
      },
      {
        "family": "Savarino",
        "given": "T.L."
      },
      {
        "family": "Pierce",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Int. Symp. Circuits Syst"
    ],
    "date": [
      "1357"
    ],
    "title": [
      "Fast on-chip delay estimation for cell-based emitter coupled logic"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chor",
        "given": "E.-F."
      },
      {
        "family": "Brunnschweiler",
        "given": "A."
      },
      {
        "family": "Ashburn",
        "given": "P."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "251,"
    ],
    "title": [
      "A propagation-delay expression and its application to the optimization of polysilicon emitter ECL processes"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "citation-number": [
      "15."
    ],
    "type": null,
    "url": [
      "www.motorola.com (Motorola)."
    ]
  },
  {
    "author": [
      {
        "family": "Sandborn",
        "given": "P.A."
      },
      {
        "family": "Hashemi",
        "given": "H."
      },
      {
        "family": "Ziai",
        "given": "K."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proc",
      "Meet"
    ],
    "date": [
      "1990",
      "1990"
    ],
    "title": [
      "Switching noise in ECL packaging and interconnect systems",
      "Bipolar Circuits Technol"
    ],
    "type": "article-journal",
    "volume": [
      "148"
    ]
  },
  {
    "citation-number": [
      "17."
    ],
    "note": [
      "Fairchild Semiconductor). 18.",
      "Texas Instruments)."
    ],
    "type": null,
    "url": [
      "http://www.fairchildsemi.com",
      "http://www.ti.com"
    ]
  },
  {
    "citation-number": [
      "254"
    ],
    "title": [
      "Digital Integrated Circuits: Analysis and Design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Idei",
        "given": "Y."
      },
      {
        "family": "Homma",
        "given": "N."
      },
      {
        "family": "Onai",
        "given": "T."
      },
      {
        "family": "Washio",
        "given": "K."
      },
      {
        "family": "Nishida",
        "given": "T."
      },
      {
        "family": "Nambu",
        "given": "H."
      },
      {
        "family": "Kanetani",
        "given": "K."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Papers Int. Symp. VLSI Circuits"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Capacitor-coupled complementary emitter-follower for ultra-high-speed low-power bipolar logic circuits, Dig"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Ueda",
        "given": "K."
      },
      {
        "family": "Sasaki",
        "given": "N."
      },
      {
        "family": "Sato",
        "given": "H."
      },
      {
        "family": "Mashiko",
        "given": "K."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE J. Solid State Circ"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "46,"
    ],
    "title": [
      "A fully compensated active pull-down ECL circuit with self-adjusting driving capability"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Kuroda",
        "given": "T."
      },
      {
        "family": "Fujita",
        "given": "T."
      },
      {
        "family": "Noda",
        "given": "M."
      },
      {
        "family": "Thai",
        "given": "P."
      },
      {
        "family": "Yang",
        "given": "L."
      },
      {
        "family": "Gray",
        "given": "D."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Capacitor-free level-sensitive active pull-down ECL circuit with self-adjusting driving capability"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Chuang",
        "given": "C.T."
      },
      {
        "family": "Wu",
        "given": "B."
      },
      {
        "family": "Anderson",
        "given": "C.J."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Meet"
    ],
    "date": [
      "1993",
      "1993"
    ],
    "title": [
      "High-speed low-power cross-coupled active-pull-down ECL circuit, Proc",
      "Bipolar/BiCMOS Circuits Technol"
    ],
    "type": "article-journal",
    "volume": [
      "228"
    ]
  },
  {
    "author": [
      {
        "family": "Chuang",
        "given": "C.T."
      },
      {
        "family": "Cressler",
        "given": "J.D."
      },
      {
        "family": "Warnock",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Electron. Lett"
    ],
    "date": [
      "1938"
    ],
    "title": [
      "AC-coupled complementary push-pull ECL circuit with 34-fJ power-delay product"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Chuang",
        "given": "C.T."
      },
      {
        "family": "Tang",
        "given": "D.D."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "660,"
    ],
    "title": [
      "High-speed low-power AC-coupled complementary push–pull ECL circuit"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Shin",
        "given": "N.J."
      },
      {
        "family": "Lu",
        "given": "P.F."
      },
      {
        "family": "Chuang",
        "given": "C.T."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Meet"
    ],
    "date": [
      "1990",
      "1990"
    ],
    "title": [
      "A high-speed low-power JFET pull-down ECL circuit, Proc",
      "Bipolar Circuits Technol"
    ],
    "type": "article-journal",
    "volume": [
      "136"
    ]
  },
  {
    "author": [
      {
        "family": "Chuang",
        "given": "C.T."
      },
      {
        "family": "Chin",
        "given": "K."
      },
      {
        "family": "Shin",
        "given": "H.J."
      },
      {
        "family": "Lu",
        "given": "P.F."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "1207,"
    ],
    "title": [
      "High-speed low-power ECL circuits with AC-coupled self-biased dynamic current source and active-pulldown emitter-follower stage"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Petty",
        "given": "C."
      },
      {
        "family": "Pearson",
        "given": "T."
      }
    ],
    "citation-number": [
      "27."
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Designing with positive ECL, Motorola semiconductor technical data AN1406"
    ],
    "type": null,
    "url": [
      "http://www.motorola.com"
    ]
  },
  {
    "citation-number": [
      "28."
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Operating ECL from a single positive supply, Fairchild Semiconductor application note AN-780"
    ],
    "type": null,
    "url": [
      "http://www.fairchildsemi.com"
    ]
  },
  {
    "author": [
      {
        "family": "Razavi",
        "given": "B."
      },
      {
        "family": "Ota",
        "given": "Y."
      },
      {
        "family": "Swartz",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "332,"
    ],
    "title": [
      "Design techniques for low-voltage highspeed digital bipolar circuits"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Wilhelm",
        "given": "W."
      },
      {
        "family": "Weger",
        "given": "P."
      }
    ],
    "citation-number": [
      "30."
    ],
    "date": [
      "1994"
    ],
    "genre": [
      "Tech. Paper. Int."
    ],
    "publisher": [
      "Solid State Circ. Conf"
    ],
    "title": [
      "2-V low-power bipolar logic, Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wisetphanichkij",
        "given": "S."
      },
      {
        "family": "Dejhan",
        "given": "K."
      },
      {
        "family": "Cheevasuvit",
        "given": "F."
      },
      {
        "family": "Sonyeekan",
        "given": "C."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Circuits Syst"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "High-speed and low-power ECL circuits design based on BiCMOS technology, 1998 IEEE Asia–Pacific Conf"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Kuroda",
        "given": "T."
      },
      {
        "family": "Fujita",
        "given": "T."
      },
      {
        "family": "Itabashi",
        "given": "Y."
      },
      {
        "family": "Kabumoto",
        "given": "S."
      },
      {
        "family": "Noda",
        "given": "M."
      },
      {
        "family": "Kanuma",
        "given": "A."
      }
    ],
    "citation-number": [
      "32."
    ],
    "date": [
      "1995"
    ],
    "genre": [
      "Tech. Papers 42nd Int."
    ],
    "publisher": [
      "Solid-State Circuits Conf"
    ],
    "title": [
      "1.65 Gb/s 60 mW 4:1 multiplexer and 1.8 Gb/s 80 mW 1:4 demultiplexer ICs using 2-V, 3-level series-gating ECL circuits, Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sze",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1981"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Physics of Semiconductor Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Streetman",
        "given": "B.G."
      },
      {
        "family": "Banerjee",
        "given": "S."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Solid State Electronic Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Long",
        "given": "S.I."
      },
      {
        "family": "Butner",
        "given": "S.E."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1990"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Gallium Arsenide Digital Integrated Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Nicollian",
        "given": "E.H."
      },
      {
        "family": "Brews",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1982"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "MOS Physics and Technology, John Wiley & Sons"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brews",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Applied Solid State Science"
    ],
    "date": [
      "1981"
    ],
    "editor": [
      {
        "family": "Kahng",
        "given": "D."
      }
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "Physics of the MOS Transistor"
    ],
    "type": "article-journal",
    "volume": [
      "Supplement 2A"
    ]
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Ning",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Fundamentals of Modern VLSI Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brews",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Solid-State Electron"
    ],
    "date": [
      "1978"
    ],
    "pages": [
      "345,"
    ],
    "title": [
      "A charge sheet model of the MOSFET"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Nguyen",
        "given": "T.N."
      },
      {
        "family": "Plummer",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Dig.1981 Int. Electron. Devices Meet"
    ],
    "date": [
      "1981"
    ],
    "title": [
      "Physical mechanisms responsible for shortchannel effects in MOS devices, Tech"
    ],
    "type": "article-journal",
    "volume": [
      "596"
    ]
  },
  {
    "author": [
      {
        "family": "Yau",
        "given": "L.D."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Solid-State Electron"
    ],
    "date": [
      "1974"
    ],
    "pages": [
      "1059,"
    ],
    "title": [
      "A simple theory to predict the threshold voltage of short-channel IGFETs"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Hsu",
        "given": "C.H."
      },
      {
        "family": "Wu",
        "given": "B."
      },
      {
        "family": "Kiehl",
        "given": "R."
      },
      {
        "family": "Davari",
        "given": "B."
      },
      {
        "family": "Shahidi",
        "given": "G."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Solid-State Electron"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "1085,"
    ],
    "title": [
      "Saturation transconductance of deep submicron-channel MOSFETs"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Caughey",
        "given": "D.M."
      },
      {
        "family": "Thomas",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "1967"
    ],
    "pages": [
      "2192,"
    ],
    "title": [
      "Carrier mobilities in silicon empirically related to doping and field, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Taylor",
        "given": "G.W."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Tech. J"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "1325,"
    ],
    "title": [
      "Velocity saturated characteristics of short-channel MOSFETs, Bell Labs"
    ],
    "type": "article-journal",
    "volume": [
      "63"
    ]
  },
  {
    "author": [
      {
        "family": "Pang",
        "given": "Y.-S."
      },
      {
        "family": "Brews",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans. Electron. Devices"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "832,"
    ],
    "title": [
      "Models for subthreshold and above-threshold currents in 0.1-mm pocket n-MOSFETs for low-voltage applications"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "VLSI Circuits"
    ],
    "date": [
      "2001",
      "2001"
    ],
    "genre": [
      "Tech. Papers"
    ],
    "title": [
      "BSIM model for circuit design using advanced technologies, Dig",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "Y."
      },
      {
        "family": "Jeng",
        "given": "M.-C."
      },
      {
        "family": "Liu",
        "given": "Z."
      },
      {
        "family": "Huang",
        "given": "J."
      },
      {
        "family": "Chan",
        "given": "M."
      },
      {
        "family": "Chen",
        "given": "K."
      },
      {
        "family": "Ko",
        "given": "P.K."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Trans. Electron. Devices"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation"
    ],
    "type": "article-journal",
    "volume": [
      "277"
    ]
  },
  {
    "author": [
      {
        "family": "Gowda",
        "given": "S.M."
      },
      {
        "family": "Sheu",
        "given": "B.J."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design Integrated Circ. Syst"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "1166,"
    ],
    "title": [
      "BSIM plus: an advanced SPICE model for submicron MOS VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Arora",
        "given": "N."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Vienna"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "MOSFET Models for VLSI Circuit Simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sheu",
        "given": "B.J."
      },
      {
        "family": "Scharfetter",
        "given": "D.L."
      },
      {
        "family": "Ko",
        "given": "P.K."
      },
      {
        "family": "Jeng",
        "given": "M.C."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "558,"
    ],
    "title": [
      "BSIM Berkeley shortchannel IGFET model"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "citation-number": [
      "19."
    ],
    "note": [
      "www.cadence.com (Cadence)."
    ],
    "type": null
  },
  {
    "container-title": [
      "9:55 AM"
    ],
    "date": [
      "1951-11-10"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "1."
    ],
    "note": [
      "www.ti.com (Texas Instruments"
    ],
    "type": null
  },
  {
    "citation-number": [
      "2."
    ],
    "note": [
      "www.fairchildsemi.com (Fairchild Semiconductor) 3. www.toshiba.com (Toshiba"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wakeman",
        "given": "L."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1998"
    ],
    "title": [
      "DC electrical characteristics of MM74HC high-speed CMOS, Fairchild Semiconductor application note 313, www.fairchildsemi.com"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Allam",
        "given": "M.W."
      },
      {
        "family": "Anis",
        "given": "M.H."
      },
      {
        "family": "Elmasry",
        "given": "M.I."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proc",
      "Symp. Low Power Electron. Design"
    ],
    "date": [
      "2000",
      "2000"
    ],
    "title": [
      "High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "155"
    ]
  },
  {
    "author": [
      {
        "family": "Srivastava",
        "given": "P."
      },
      {
        "family": "Pua",
        "given": "A."
      },
      {
        "family": "Welch",
        "given": "L."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proc. 8th Great Lakes Symp. VLSI"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Issues in the design of domino logic circuits"
    ],
    "type": "paper-conference",
    "volume": [
      "108"
    ]
  },
  {
    "author": [
      {
        "family": "Wurtz",
        "given": "L."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proc. 1992 IEEE Southeast Conf"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "580,"
    ],
    "title": [
      "A scaling procedure for domino CMOS logic"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "citation-number": [
      "8."
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Understanding latch-up in advanced CMOS logic, Fairchild Semiconductor application note 600, www.fairchildsemi.com"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ker",
        "given": "M.-D."
      },
      {
        "family": "Lo",
        "given": "W.-Y."
      },
      {
        "family": "Wu",
        "given": "C.-Y."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proc. 1999 IEEE Custom Integrated Circuits"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "New experimental methodology to extract compact layout rules for latch-up prevention in bulk CMOS ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hargrove",
        "given": "M.J."
      },
      {
        "family": "Voldman",
        "given": "S."
      },
      {
        "family": "Gauthier",
        "given": "R."
      },
      {
        "family": "Brown",
        "given": "J."
      },
      {
        "family": "Duncan",
        "given": "K."
      },
      {
        "family": "Craig",
        "given": "W."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proc. 36th IEEE Int. Reliability Phys"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Symp"
    ],
    "title": [
      "Latch-up in CMOS technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Amerasekera",
        "given": "A."
      },
      {
        "family": "Selvam",
        "given": "S.T."
      },
      {
        "family": "Chapman",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proc. 32nd IEEE Int. Reliability Phys"
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "Symp"
    ],
    "title": [
      "Designing latch-up robustness in a 0.35-mm technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ker",
        "given": "M.-D."
      },
      {
        "family": "Chuang",
        "given": "C.-H."
      }
    ],
    "container-title": [
      "Proc. 8th Int"
    ],
    "date": [
      "1951-11-10"
    ],
    "title": [
      "9:55 AM CMOS Logic 389 12",
      "ESD implantations in 0.18-mm salicided CMOS technology for on-chip ESD protection with layout consideration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Phys",
        "given": "Symp"
      }
    ],
    "container-title": [
      "ICs"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Failure Anal"
    ],
    "type": "article-journal",
    "volume": [
      "85"
    ]
  },
  {
    "author": [
      {
        "family": "Okushima",
        "given": "M."
      },
      {
        "family": "Noguchi",
        "given": "K."
      },
      {
        "family": "Sawahata",
        "given": "K."
      },
      {
        "family": "Suzuki",
        "given": "H."
      },
      {
        "family": "Kuroki",
        "given": "S."
      },
      {
        "family": "Koyama",
        "given": "S."
      },
      {
        "family": "Ando",
        "given": "K."
      },
      {
        "family": "Ikezawa",
        "given": "N."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Dig",
      "Electron. Devices Meet"
    ],
    "date": [
      "2000",
      "2000"
    ],
    "title": [
      "ESD protection scheme using CMOS compatible vertical bipolar transistor for 130 nm CMOS generation, Tech",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "127"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "T.-H."
      },
      {
        "family": "Ker",
        "given": "M.-D."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proc",
      "Overstress/Electrostatic Discharge Symp"
    ],
    "date": [
      "2000",
      "2000"
    ],
    "title": [
      "On-chip ESD protection design by using polysilicon diodes in CMOS technology for smart card application",
      "Electr"
    ],
    "type": "article-journal",
    "volume": [
      "266"
    ]
  },
  {
    "author": [
      {
        "family": "Ker",
        "given": "M.-D."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Trans. Electron. Devices"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "173,"
    ],
    "title": [
      "Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Syrzycki",
        "given": "M."
      },
      {
        "family": "Iniewski",
        "given": "K."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Conf. Electr. Computer Eng"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "409,"
    ],
    "title": [
      "Semiconductor-controlled rectifier (SCR) electrostatic discharge (ESD) protection devices in submicron CMOS technology, IEEE 1999 Can"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Ker",
        "given": "M.-D."
      },
      {
        "family": "Chen",
        "given": "T.-Y."
      },
      {
        "family": "Wu",
        "given": "C.-Y."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Conf. Electron. Circuits Syst"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "273,"
    ],
    "title": [
      "CMOS on-chip ESD protection design with substrate-triggering technique, IEEE 1998 Int"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Fried",
        "given": "R."
      },
      {
        "family": "Blecher",
        "given": "Y."
      },
      {
        "family": "Friedman",
        "given": "S."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proc",
      "Semiconductor Conf"
    ],
    "date": [
      "1995",
      "1995"
    ],
    "title": [
      "CMOS ESD protection structures —characteristics and performance comparison",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "567"
    ]
  },
  {
    "author": [
      {
        "family": "Yu",
        "given": "B."
      },
      {
        "family": "Wang",
        "given": "H."
      },
      {
        "family": "Xiang",
        "given": "O."
      },
      {
        "family": "An",
        "given": "J.X."
      },
      {
        "family": "Jeon",
        "given": "J."
      },
      {
        "family": "Lin",
        "given": "M.-R."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "VLSI Technol"
    ],
    "date": [
      "2001",
      "2001"
    ],
    "genre": [
      "Tech. Pap."
    ],
    "title": [
      "Scaling towards 35-nm gate length CMOS, Dig",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Shahidi",
        "given": "G.G."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Conf. Microelectron"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Challenges of CMOS scaling at below 0.1 mm, Proc. 12th Int"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Song",
        "given": "S."
      },
      {
        "family": "Yi",
        "given": "J.H."
      },
      {
        "family": "Kim",
        "given": "W.S."
      },
      {
        "family": "Lee",
        "given": "J.S."
      },
      {
        "family": "Fujihara",
        "given": "K."
      },
      {
        "family": "Kang",
        "given": "H.K."
      },
      {
        "family": "Moon",
        "given": "J.T."
      },
      {
        "family": "Lee",
        "given": "M.Y."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Dig",
      "Electron. Devices Meet"
    ],
    "date": [
      "2000",
      "2000"
    ],
    "title": [
      "CMOS device scaling beyond 100 nm, Tech",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "235"
    ]
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "25,"
    ],
    "title": [
      "The incredible shrinking transistor"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Timp",
        "given": "G."
      },
      {
        "family": "Bourdelle",
        "given": "K.K."
      },
      {
        "family": "Bower",
        "given": "J.E."
      },
      {
        "family": "Baumann",
        "given": "F.H."
      },
      {
        "family": "Boone",
        "given": "T."
      },
      {
        "family": "Cirelli",
        "given": "R."
      },
      {
        "family": "Evans-Lutterodt",
        "given": "K."
      },
      {
        "family": "Garno",
        "given": "J."
      },
      {
        "family": "Ghetti",
        "given": "A."
      },
      {
        "family": "Gossmann",
        "given": "H."
      },
      {
        "family": "Green",
        "given": "M."
      },
      {
        "family": "Jacobson",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "Y."
      },
      {
        "family": "Kleiman",
        "given": "R."
      },
      {
        "family": "Klemens",
        "given": "F."
      },
      {
        "family": "Kornlit",
        "given": "A."
      },
      {
        "family": "Lochstampfor",
        "given": "C."
      },
      {
        "family": "Mansfield",
        "given": "W."
      },
      {
        "family": "Moccio",
        "given": "S."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Electron. Devices Meet"
    ],
    "date": [
      "1998",
      "1998"
    ],
    "genre": [
      "Tech. Dig."
    ],
    "title": [
      "Progress toward 10-nm CMOS devices",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "615"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "K."
      },
      {
        "family": "Hu",
        "given": "C."
      },
      {
        "family": "Fang",
        "given": "P."
      },
      {
        "family": "Gupta",
        "given": "A."
      },
      {
        "family": "Lin",
        "given": "M.P."
      },
      {
        "family": "Wollesen",
        "given": "D."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Conf"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Experimental and analytical studies on CMOS scaling in deep submicron regime including quantum and polysilicon gate depletion effects, Dig. 55th Device Res"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Davari",
        "given": "B."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Electron Devices Meet"
    ],
    "date": [
      "1996",
      "1996"
    ],
    "title": [
      "CMOS technology scaling, 0.1 mm and beyond, Proc",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "555"
    ]
  },
  {
    "author": [
      {
        "family": "Davari",
        "given": "B."
      },
      {
        "family": "Dennard",
        "given": "R.H."
      },
      {
        "family": "Shahidi",
        "given": "G.G."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "595,"
    ],
    "title": [
      "CMOS scaling for high performance and low power — the next 10 years, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "83"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Z."
      },
      {
        "family": "Shott",
        "given": "J."
      },
      {
        "family": "Burr",
        "given": "J."
      },
      {
        "family": "Plummer",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Low Power Electron"
    ],
    "date": [
      "1994",
      "1994"
    ],
    "genre": [
      "Tech. Pap."
    ],
    "title": [
      "CMOS technology scaling for low-voltage, low-power applications, Dig",
      "IEEE Symp"
    ],
    "type": "article-journal",
    "volume": [
      "56"
    ]
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Mi",
        "given": "Y.-J."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proc. 1993 Int. Symp"
    ],
    "date": [
      "1993"
    ],
    "publisher": [
      "VLSI Technol., Syst., Appl"
    ],
    "title": [
      "0.1 _m CMOS and beyond"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "29."
    ],
    "note": [
      "www.cadence.com (Cadence"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Schrom",
        "given": "G."
      },
      {
        "family": "Selberherr",
        "given": "S."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Semiconductor Conf"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Ultra-low-power CMOS technologies, 1996 Int"
    ],
    "type": "article-journal",
    "volume": [
      "237"
    ]
  },
  {
    "author": [
      {
        "family": "Sandararajan",
        "given": "V."
      },
      {
        "family": "Parhi",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proc. 36th Design Automation Conf"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Synthesis of low power CMOS VLSI circuits using dual supply voltages"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Qu",
        "given": "G."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Conf. Computer Aided Design"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "What is the limit of energy saving by dynamic voltage scaling? IEEE/ACM 2001 Int"
    ],
    "type": "article-journal",
    "volume": [
      "560"
    ]
  },
  {
    "author": [
      {
        "family": "Nowka",
        "given": "K."
      },
      {
        "family": "Carpenter",
        "given": "G."
      },
      {
        "family": "Mac Donald",
        "given": "E."
      },
      {
        "family": "Ngo",
        "given": "H."
      },
      {
        "family": "Brock",
        "given": "B."
      },
      {
        "family": "Ishii",
        "given": "K."
      },
      {
        "family": "Nguyen",
        "given": "T."
      },
      {
        "family": "Burns",
        "given": "J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Tech. Papers IEEE",
      "Solid-State Circuits Conf"
    ],
    "date": [
      "2002",
      "2002"
    ],
    "title": [
      "A 0.9-V to 1.95-V dynamic voltage-scalable and frequencyscalable 32 b PowerPC processor, Dig",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "340"
    ]
  },
  {
    "author": [
      {
        "family": "Burd",
        "given": "T.D."
      },
      {
        "family": "Pering",
        "given": "T.A."
      },
      {
        "family": "Stratakos",
        "given": "A.J."
      },
      {
        "family": "Brodersen",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1571,"
    ],
    "title": [
      "A dynamic voltage scaled microprocessor system"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Chung",
        "given": "E.-Y."
      },
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proc",
      "Symp. Low Power Electron. Design"
    ],
    "date": [
      "2002",
      "2002"
    ],
    "title": [
      "Contents provider-assisted dynamic voltage scaling for low energy multimedia applications",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Kuroda",
        "given": "T."
      },
      {
        "family": "Hamada",
        "given": "M."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "652,"
    ],
    "title": [
      "Low-power CMOS digital design with dual embedded adaptive power supplies"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Burd",
        "given": "T.D."
      },
      {
        "family": "Brodersen",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Symp. Low Power Electron. Design"
    ],
    "date": [
      "2000",
      "2000"
    ],
    "title": [
      "Design issues for dynamic voltage scaling, Proc",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Sun",
        "given": "S.W."
      },
      {
        "family": "Tsui",
        "given": "P.G.Y."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proc. 1994 IEEE Custom Integrated Circuits Conf"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J.W."
      },
      {
        "family": "Kao",
        "given": "J.T."
      },
      {
        "family": "Narendra",
        "given": "S.G."
      },
      {
        "family": "Nair",
        "given": "R."
      },
      {
        "family": "Antoniadis",
        "given": "D.A."
      },
      {
        "family": "Chandrakasan",
        "given": "A.P."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "1396,"
    ],
    "title": [
      "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Kachi",
        "given": "T."
      },
      {
        "family": "Kaga",
        "given": "T."
      },
      {
        "family": "Wakahara",
        "given": "S."
      },
      {
        "family": "Hisamoto",
        "given": "D."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "VLSI Technol"
    ],
    "date": [
      "1996",
      "1996"
    ],
    "genre": [
      "Tech. Papers"
    ],
    "title": [
      "Variable threshold-voltage SOI CMOSFETs with implanted back-gate electrodes for power-managed lowpower and high-speed sub-1-V ULSIs, Dig",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "124"
    ]
  },
  {
    "author": [
      {
        "family": "Harada",
        "given": "M."
      },
      {
        "family": "Douseki",
        "given": "T."
      },
      {
        "family": "Tsuchiya",
        "given": "T."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "VLSI Technol"
    ],
    "date": [
      "1996",
      "1996"
    ],
    "genre": [
      "Tech. Papers"
    ],
    "title": [
      "Suppression of threshold voltage variation in MTCMOS/SIMOX circuit operating below 0.5 V, Dig",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "96"
    ]
  },
  {
    "citation-number": [
      "420"
    ],
    "title": [
      "Digital Integrated Circuits: Analysis and Design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Inukai",
        "given": "T."
      },
      {
        "family": "Hiramoto",
        "given": "T."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Symp. Low Power Electron. Design"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Variable threshold voltage CMOS (VTCMOS) in series connected circuits, 2001 Int"
    ],
    "type": "article-journal",
    "volume": [
      "201"
    ]
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Kawaguchi",
        "given": "H."
      },
      {
        "family": "Kuroda",
        "given": "T."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proc",
      "Symp. Low Power Electron. Design"
    ],
    "date": [
      "1997",
      "1997"
    ],
    "title": [
      "Low-power CMOS design through VTH control and low-swing circuits",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Wei",
        "given": "L."
      },
      {
        "family": "Chen",
        "given": "Z."
      },
      {
        "family": "Johnson",
        "given": "M."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proc. 1998 Design Automation Conf"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Design and optimization of low voltage high performance dual threshold CMOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tripathi",
        "given": "N."
      },
      {
        "family": "Bhosle",
        "given": "A."
      },
      {
        "family": "Samanta",
        "given": "D."
      },
      {
        "family": "Pal",
        "given": "A."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Conf. VLSI Design"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Optimal assignment of high threshold voltage for synthesizing dual threshold CMOS circuits, 14th Int"
    ],
    "type": "article-journal",
    "volume": [
      "227"
    ]
  },
  {
    "author": [
      {
        "family": "Adan",
        "given": "A.O."
      },
      {
        "family": "Naka",
        "given": "T."
      },
      {
        "family": "Kagisawa",
        "given": "A."
      },
      {
        "family": "Shimizu",
        "given": "H."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proc. 1998 SOI Conf"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "SOI as a mainstream IC technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Assaderaghi",
        "given": "F."
      },
      {
        "family": "Shahidi",
        "given": "G."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proc. 2000 IEEE Int"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "SOI at IBM: current status of technology, modeling, design, and the outlook for the 0.1-mm generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kawamura",
        "given": "S."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proc. 1993 IEEE Int"
    ],
    "date": [
      "1993"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Ultra-thin-film SOI technology and its application to next generation CMOS devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proc. 1998 IEEE Int"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "SOI and device scaling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aoki",
        "given": "T."
      },
      {
        "family": "Tomizawa",
        "given": "M."
      },
      {
        "family": "Yoshii",
        "given": "A."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Trans. Electron. Devices"
    ],
    "date": [
      "1898"
    ],
    "pages": [
      "1725,"
    ],
    "title": [
      "Design considerations for thin-film SOI/CMOS device structures"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Auberton–Herve",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Electron. Devices Meet"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "SOI: materials to systems, 1996 Int"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Mathew",
        "given": "S.K."
      },
      {
        "family": "Krishnamurthy",
        "given": "R.K."
      },
      {
        "family": "Anders",
        "given": "M.A."
      },
      {
        "family": "Rios",
        "given": "R."
      },
      {
        "family": "Mistry",
        "given": "K.R."
      },
      {
        "family": "Soumyanath",
        "given": "K."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "1636,"
    ],
    "title": [
      "Sub-500-ps 64-b ALUs in 0.18-mm SOI/bulk CMOS: design and scaling trends"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Yoshino",
        "given": "A."
      },
      {
        "family": "Kumagai",
        "given": "K."
      },
      {
        "family": "Kurosawa",
        "given": "S."
      },
      {
        "family": "Itoh",
        "given": "H."
      },
      {
        "family": "Okumura",
        "given": "K."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "high-speed CMOS devices utilizing SOI technology, Proc. 1993 IEEE Int"
    ],
    "date": [
      "1993"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Design methodology for low power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wei",
        "given": "L."
      },
      {
        "family": "Chen",
        "given": "Z."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proc. 1998 IEEE Int"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Design and optimization of double-gate SOI MOSFETs for low voltage low power circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fossum",
        "given": "J.G."
      },
      {
        "family": "Choi",
        "given": "J.-Y."
      },
      {
        "family": "Sundaresan",
        "given": "R."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Trans. Electron. Devices"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "724,"
    ],
    "title": [
      "SOI design for competitive CMOS VLSI"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J.-W."
      },
      {
        "family": "Kim",
        "given": "H.-K."
      },
      {
        "family": "Oh",
        "given": "J.-H."
      },
      {
        "family": "Yang",
        "given": "J.-W."
      },
      {
        "family": "Lee",
        "given": "W.-C."
      },
      {
        "family": "Kim",
        "given": "J.-S."
      },
      {
        "family": "Oh",
        "given": "M.-R."
      },
      {
        "family": "Koh",
        "given": "Y.-H."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proc. 1998 IEEE Int"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "A new SOI MOSFET for low power applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shahidi",
        "given": "G."
      },
      {
        "family": "Ajmera",
        "given": "A."
      },
      {
        "family": "Assaderaghi",
        "given": "F."
      },
      {
        "family": "Bolam",
        "given": "R."
      },
      {
        "family": "Bryant",
        "given": "A."
      },
      {
        "family": "Coffey",
        "given": "M."
      },
      {
        "family": "Hovel",
        "given": "H."
      },
      {
        "family": "Lasky",
        "given": "J."
      },
      {
        "family": "Leobandung",
        "given": "E."
      },
      {
        "family": "Lo",
        "given": "H.-S."
      },
      {
        "family": "Maloney",
        "given": "M."
      },
      {
        "family": "Moy",
        "given": "D."
      },
      {
        "family": "Rausch",
        "given": "W."
      },
      {
        "family": "Sadana",
        "given": "D."
      },
      {
        "family": "Schepis",
        "given": "D."
      },
      {
        "family": "Sherony",
        "given": "M."
      },
      {
        "family": "Sleight",
        "given": "J.W."
      },
      {
        "family": "Wagner",
        "given": "L.F."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Mainstreaming of the SOI technology, Proc. 1999 IEEE Int"
    ],
    "date": [
      "1999"
    ],
    "editor": [
      {
        "family": "K.",
        "given": "Davari"
      },
      {
        "family": "B."
      },
      {
        "family": "Chen",
        "given": "T."
      }
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Wu"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pelella",
        "given": "M.M."
      },
      {
        "family": "Maszara",
        "given": "W."
      },
      {
        "family": "Sundararajan",
        "given": "S."
      },
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "family": "Wei",
        "given": "A."
      },
      {
        "family": "Ju",
        "given": "D."
      },
      {
        "family": "En",
        "given": "W."
      },
      {
        "family": "Krishnan",
        "given": "S."
      },
      {
        "family": "Chan",
        "given": "D."
      },
      {
        "family": "Chan",
        "given": "S."
      },
      {
        "family": "Yeh",
        "given": "P."
      },
      {
        "family": "Lee",
        "given": "M."
      },
      {
        "family": "Wu",
        "given": "D."
      },
      {
        "family": "Fuselier",
        "given": "M."
      },
      {
        "family": "vanBentum",
        "given": "R."
      },
      {
        "family": "Burbach",
        "given": "G."
      },
      {
        "family": "Lee",
        "given": "C."
      },
      {
        "family": "Hill",
        "given": "G."
      },
      {
        "given": "Greenlaw"
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Advantages and challenges of high performance CMOS on SOI, Proc. 2001 IEEE Int"
    ],
    "date": [
      "2001"
    ],
    "editor": [
      {
        "family": "D.",
        "given": "Riccobenc"
      },
      {
        "family": "C."
      },
      {
        "family": "Karlsson",
        "given": "O."
      }
    ],
    "publisher": [
      "SOI Conf"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mathew",
        "given": "S."
      },
      {
        "family": "Krishnamurthy",
        "given": "R."
      },
      {
        "family": "Anders",
        "given": "M."
      },
      {
        "family": "Rios",
        "given": "R."
      },
      {
        "family": "Mistry",
        "given": "K."
      },
      {
        "family": "Soumyanath",
        "given": "K."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Tech. Papers IEEE Int. Solid-State Circuits Conf"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Sub-500 ps 64 b ALUs in 0.18-mm SOI/bulk CMOS: design and scaling trends, Dig"
    ],
    "type": "article-journal",
    "volume": [
      "318"
    ]
  },
  {
    "author": [
      {
        "family": "Logic",
        "given": "Low-Power C.M.O.S."
      },
      {
        "family": "Colinge",
        "given": "J.P."
      },
      {
        "family": "Park",
        "given": "J.T."
      },
      {
        "family": "Colinge",
        "given": "C.A."
      }
    ],
    "container-title": [
      "Conf. Microelectron"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "421 31"
    ],
    "title": [
      "SOI devices for sub-0.1 mm gate lengths, 23rd Int"
    ],
    "type": "article-journal",
    "volume": [
      "109"
    ]
  },
  {
    "author": [
      {
        "family": "Alles",
        "given": "L."
      },
      {
        "family": "Dolan",
        "given": "P."
      },
      {
        "family": "Anc",
        "given": "M.J."
      },
      {
        "family": "Allen",
        "given": "P."
      },
      {
        "family": "Cordts",
        "given": "F."
      },
      {
        "family": "Nakai",
        "given": "T."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proc. 1997 IEEE Int. SOI Conf"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Analysis of ADVANTOXTM thin BOX SIMOX-SOI material"
    ],
    "type": "paper-conference",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Mizuno",
        "given": "T."
      },
      {
        "family": "Sugiyama",
        "given": "N."
      },
      {
        "family": "Kurobe",
        "given": "A."
      },
      {
        "family": "Takagi",
        "given": "S."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE Trans. Electron. Devices"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "1612,"
    ],
    "title": [
      "Advanced SOI p-MOSFETs with strained-Si channel on SiGe-on-insulator substrate fabricated by SIMOX technology"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "S.T."
      },
      {
        "family": "Jenkins",
        "given": "W."
      },
      {
        "family": "Hughes",
        "given": "H."
      },
      {
        "family": "Auberton–Herve",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proc. 1998 IEEE Int"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Radiation properties of UNIBONDTM with 200 nm buried oxide [SOI wafers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Maleville",
        "given": "C."
      },
      {
        "family": "Barge",
        "given": "T."
      },
      {
        "family": "Ghyselen",
        "given": "B."
      },
      {
        "family": "Auberton",
        "given": "A.J."
      },
      {
        "family": "Moriceau",
        "given": "H."
      },
      {
        "family": "Cartier",
        "given": "A.M."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proc. 2000 IEEE Int"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Multiple SOI layers by multiple Smart-Cut“ transfers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Neuner",
        "given": "J.W."
      },
      {
        "family": "Ledger",
        "given": "A.M."
      },
      {
        "family": "Schilb",
        "given": "S.K."
      },
      {
        "family": "Mathur",
        "given": "D.P."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proc. 1998 IEEE Int"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Improved uniformity in bonded SOI wafers with active layers from 1 to 30 mm at high throughputs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ito",
        "given": "M."
      },
      {
        "family": "Yamagata",
        "given": "K."
      },
      {
        "family": "Miyabayashi",
        "given": "H."
      },
      {
        "family": "Yonehara",
        "given": "T."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proc. 2000 IEEE Int. SOI Conf"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Scalability potential in ELTRAN“ SOI-epi wafer"
    ],
    "type": "paper-conference",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Yeh",
        "given": "W.K."
      },
      {
        "family": "Huang",
        "given": "C."
      },
      {
        "family": "Chen",
        "given": "T.F."
      },
      {
        "family": "Hsu",
        "given": "S.M."
      },
      {
        "family": "Liu",
        "given": "J."
      },
      {
        "family": "Lin",
        "given": "C.H."
      },
      {
        "family": "Liou",
        "given": "F.T."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proc. 2000 IEEE Int"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "High performance 0.1 mm partially depleted SOI CMOSFET"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Assaderaghi",
        "given": "F."
      },
      {
        "family": "Shahidi",
        "given": "G."
      },
      {
        "family": "Fung",
        "given": "S."
      },
      {
        "family": "Sherony",
        "given": "M."
      },
      {
        "family": "Wagner",
        "given": "L."
      },
      {
        "family": "Sleight",
        "given": "J."
      },
      {
        "family": "Lo",
        "given": "S.H."
      },
      {
        "family": "Wu",
        "given": "K."
      },
      {
        "family": "Chen",
        "given": "T.-C."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proc. 12th Int. Conf"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "Microelectron"
    ],
    "title": [
      "Partially depleted silicon-on-insulator (SOI): a device design/modeling and circuit perspective"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pelella",
        "given": "M.M."
      },
      {
        "family": "Fossum",
        "given": "J.G."
      },
      {
        "family": "Krishnan",
        "given": "S."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Proc. 1998 IEEE Int"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Control of off-state current in scaled PD/SOI CMOS digital circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Numata",
        "given": "T."
      },
      {
        "family": "Noguchi",
        "given": "M."
      },
      {
        "family": "Oowaki",
        "given": "Y."
      },
      {
        "family": "Takagi",
        "given": "S."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Proc. 2000 IEEE Int"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Back gate engineering for suppression of threshold voltage fluctuation in fully-depleted SOI MOSFETs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brady",
        "given": "F.T."
      },
      {
        "family": "Haddad",
        "given": "N.F."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "Proc. 1993 IEEE Int"
    ],
    "date": [
      "1993"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Manufacturability considerations for fully depleted SOI"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yeh",
        "given": "P.C."
      },
      {
        "family": "Fossum",
        "given": "J.G."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Proc. 1994 IEEE Int"
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Viable deep-submicron FD/SOI CMOS design for low-voltage applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "R."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Janes",
        "given": "D.B."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "Symp. Low Power Electron. Design"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Double-gate fully depleted SOI transistors for low-power high-performance nano-scale circuit design, 2001 Int"
    ],
    "type": "article-journal",
    "volume": [
      "213"
    ]
  },
  {
    "author": [
      {
        "family": "Kyriakis-Bitzaros",
        "given": "E.D."
      },
      {
        "family": "Nikolaidis",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Proc. 1997 IEEE Int. Symp. Circuits Syst"
    ],
    "date": [
      "1924"
    ],
    "title": [
      "Design of low power CMOS drivers based on charge recycling"
    ],
    "type": "paper-conference",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "F."
      },
      {
        "family": "Lau",
        "given": "K.T."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Lett"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "739,"
    ],
    "title": [
      "Pass-transistor adiabatic logic with NMOS pull-down configuration, Electron"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Lim",
        "given": "J."
      },
      {
        "family": "Kim",
        "given": "D.-G."
      },
      {
        "family": "Chae",
        "given": "S.-I."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "865,"
    ],
    "title": [
      "nMOS reversible energy recovery logic for ultra-low-energy applications"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "date": [
      "1951-11-10"
    ],
    "issue": [
      "26"
    ],
    "note": [
      "AM 1951_book.fm Page 423 Monday, November 10, 2003 9:55 AM"
    ],
    "type": null,
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Harame",
        "given": "D."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proc",
      "Meet"
    ],
    "date": [
      "1997",
      "1997"
    ],
    "title": [
      "High performance BiCMOS process integration: trends, issues, and future directions",
      "Bipolar/BiCMOS Circuits Technol"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Kinoshita",
        "given": "Y."
      },
      {
        "family": "Suzuki",
        "given": "H."
      },
      {
        "family": "Nakamura",
        "given": "S."
      },
      {
        "family": "Fukaishi",
        "given": "M."
      },
      {
        "family": "Tajima",
        "given": "A."
      },
      {
        "family": "Sucmura",
        "given": "Y."
      },
      {
        "family": "Itani",
        "given": "T."
      },
      {
        "family": "Miyamoto",
        "given": "H."
      },
      {
        "family": "Fujii",
        "given": "H."
      },
      {
        "family": "Yotsuyanagi",
        "given": "M."
      },
      {
        "family": "Henmi",
        "given": "N."
      },
      {
        "family": "Yamazaki",
        "given": "T."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proc",
      "Meet"
    ],
    "date": [
      "1997",
      "1997"
    ],
    "title": [
      "An advanced 0.25-mm BiCMOS process integration technology for multi-GHz communication LSIs",
      "Bipolar/BiCMOS Circuits Technol"
    ],
    "type": "article-journal",
    "volume": [
      "72"
    ]
  },
  {
    "author": [
      {
        "family": "Chiu",
        "given": "T.-Y."
      },
      {
        "family": "Swartz",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proc. 1992 IEEE Int. Symp. Circuits Syst"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "3025,"
    ],
    "title": [
      "High performance BiCMOS for digital/analog applications"
    ],
    "type": "paper-conference",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Raje",
        "given": "P."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proc. 1992 IEEE Int. Conf"
    ],
    "title": [
      "Design and scaling of BiCMOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "1992"
    ],
    "location": [
      "Computer Design"
    ],
    "publisher": [
      "VLSI Computers Processors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Shahidi",
        "given": "G.G."
      },
      {
        "family": "Warnock",
        "given": "J."
      },
      {
        "family": "Davari",
        "given": "B."
      },
      {
        "family": "Wu",
        "given": "B."
      },
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Wong",
        "given": "C."
      },
      {
        "family": "Chen",
        "given": "C.L."
      },
      {
        "family": "Rodriguez",
        "given": "M."
      },
      {
        "family": "Tang",
        "given": "D.D."
      },
      {
        "family": "Jenkins",
        "given": "K.A."
      },
      {
        "family": "McFarland",
        "given": "P.A."
      },
      {
        "family": "Schulz",
        "given": "R."
      },
      {
        "family": "Zicherman",
        "given": "D."
      },
      {
        "family": "Coane",
        "given": "P."
      },
      {
        "family": "Klaus",
        "given": "D."
      },
      {
        "family": "Sun",
        "given": "J.Y.C."
      },
      {
        "family": "Polcari",
        "given": "M."
      },
      {
        "family": "Ning",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1992",
      "1992"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "publisher": [
      "VLSI Technol"
    ],
    "title": [
      "A high performance BiCMOS technology using 0.25-mm CMOS and double poly 47 GHz bipolar, Dig",
      "Symp"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Watanabe",
        "given": "A."
      },
      {
        "family": "Nagano",
        "given": "T."
      },
      {
        "family": "Shukuri",
        "given": "S."
      },
      {
        "family": "Ikeda",
        "given": "T."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Dig",
      "Electron. Devices Meet"
    ],
    "date": [
      "1989",
      "1989"
    ],
    "title": [
      "Future BiCMOS technology for scaled supply voltage, Tech",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "429"
    ]
  },
  {
    "author": [
      {
        "family": "Wada",
        "given": "S."
      },
      {
        "family": "Nonaka",
        "given": "Y."
      },
      {
        "family": "Saito",
        "given": "T."
      },
      {
        "family": "Tominari",
        "given": "T."
      },
      {
        "family": "Koyu",
        "given": "K."
      },
      {
        "family": "Ikeda",
        "given": "K."
      },
      {
        "family": "Sakai",
        "given": "K."
      },
      {
        "family": "Sasahara",
        "given": "K."
      },
      {
        "family": "Watanabe",
        "given": "K."
      },
      {
        "family": "Fujiwara",
        "given": "H."
      },
      {
        "family": "Murata",
        "given": "F."
      },
      {
        "family": "Ohue",
        "given": "E."
      },
      {
        "family": "Kiyota",
        "given": "Y."
      },
      {
        "family": "Shimamoto",
        "given": "H."
      },
      {
        "family": "Washio",
        "given": "K."
      },
      {
        "family": "Takeyari",
        "given": "R."
      },
      {
        "family": "Hosoe",
        "given": "H."
      },
      {
        "family": "Hashimoto",
        "given": "T."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proc",
      "Meet"
    ],
    "date": [
      "2002",
      "2002"
    ],
    "title": [
      "A manufacturable 0.18-mm SiGe BiCMOS technology for 40-Gb/s optical communication LSIs",
      "Bipolar/BiCMOS Circuits Technol"
    ],
    "type": "article-journal",
    "volume": [
      "84"
    ]
  },
  {
    "author": [
      {
        "family": "Harame",
        "given": "D.L."
      },
      {
        "family": "Ahlgren",
        "given": "D.C."
      },
      {
        "family": "Coolbaugh",
        "given": "J.S.Dunn"
      },
      {
        "family": "J.S.",
        "given": "Freeman"
      },
      {
        "family": "G.G.",
        "given": "Gillis"
      },
      {
        "family": "J.D.",
        "given": "Groves"
      },
      {
        "family": "R.A.",
        "given": "Henderson"
      },
      {
        "family": "G.N.",
        "given": "Johnson"
      },
      {
        "family": "A.J.",
        "given": "Joseph"
      },
      {
        "family": "A.J.",
        "given": "Subbanna"
      },
      {
        "family": "S.",
        "given": "Victor"
      },
      {
        "family": "A.M.",
        "given": "Watson"
      },
      {
        "family": "K.M.",
        "given": "Webster"
      },
      {
        "family": "C.S."
      },
      {
        "family": "Zampardi",
        "given": "P.J."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans. Electron. Dev"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "2575,"
    ],
    "title": [
      "Current status and future trends of SiGe BiCMOS technology"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Deyhimy",
        "given": "I."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1995-02"
    ],
    "pages": [
      "33,"
    ],
    "title": [
      "Gallium arsenide joins the giants"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Brown",
        "given": "R.B."
      },
      {
        "family": "Barker",
        "given": "P."
      },
      {
        "family": "Chandna",
        "given": "A."
      },
      {
        "family": "Huff",
        "given": "T.R."
      },
      {
        "family": "Kayssi",
        "given": "A.I."
      },
      {
        "family": "Lomax",
        "given": "R.J."
      },
      {
        "family": "Mudge",
        "given": "T.N."
      },
      {
        "family": "Nagle",
        "given": "D."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      },
      {
        "family": "Sherhart",
        "given": "P.J."
      },
      {
        "family": "Uhlig",
        "given": "R."
      },
      {
        "family": "Upton",
        "given": "M."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "Tech. Dig. 1992 GaAs IC Symp., 81,"
    ],
    "title": [
      "GaAs RISC processors"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Harrington",
        "given": "D.L."
      },
      {
        "family": "Troeger",
        "given": "G.L."
      },
      {
        "family": "Gee",
        "given": "W.C."
      },
      {
        "family": "Bolen",
        "given": "J.A."
      },
      {
        "family": "Vogelsang",
        "given": "C.H."
      },
      {
        "family": "Nicalek",
        "given": "T.P."
      },
      {
        "family": "Lowe",
        "given": "C.M."
      },
      {
        "family": "Roh",
        "given": "Y.K."
      },
      {
        "family": "Nguyen",
        "given": "K.Q."
      },
      {
        "family": "Fay",
        "given": "J.F."
      },
      {
        "family": "Reeder",
        "given": "J."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1988"
    ],
    "genre": [
      "Tech. Dig. 10th GaAs IC Symp., 87,"
    ],
    "title": [
      "A GaAs 32-bit RISC microprocessor"
    ],
    "type": null
  },
  {
    "container-title": [
      "9:55 AM"
    ],
    "date": [
      "1951-11-10"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "480"
    ],
    "title": [
      "Digital Integrated Circuits: Analysis and Design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Onodera",
        "given": "T."
      },
      {
        "family": "Onodera",
        "given": "H."
      },
      {
        "family": "Sugisaki",
        "given": "S."
      },
      {
        "family": "Okamoto",
        "given": "M."
      },
      {
        "family": "Suyama",
        "given": "K."
      },
      {
        "family": "Kuryu",
        "given": "I."
      },
      {
        "family": "Nishi",
        "given": "H."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1990"
    ],
    "genre": [
      "Tech. Dig. 12th GaAs IC Symp.,"
    ],
    "title": [
      "GaAs MESFET LSI design using E/D-DCFL circuits"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Mudge",
        "given": "T.N."
      },
      {
        "family": "Brown",
        "given": "R.B."
      },
      {
        "family": "Birmingham",
        "given": "W.P."
      },
      {
        "family": "Dykstra",
        "given": "J.A."
      },
      {
        "family": "Kayssi",
        "given": "A.I."
      },
      {
        "family": "Lomax",
        "given": "R.J."
      },
      {
        "family": "Olukotun",
        "given": "O.A."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Hawaii Int. Conf. Sys. Sci"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "421,"
    ],
    "title": [
      "The design of a GaAs micro-supercomputer, system sciences, Proc. 24th Annu"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Yanyang",
        "given": "X."
      },
      {
        "family": "Xiaoguang",
        "given": "Z."
      },
      {
        "family": "Jingchen",
        "given": "H."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proc",
      "Conf. Microwave Millimeter Wave Technol"
    ],
    "date": [
      "1998",
      "1998"
    ],
    "title": [
      "Direct coupled FET logic (DCFL) circuit for GaAs LSIC application",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "913"
    ]
  },
  {
    "author": [
      {
        "family": "Shikata",
        "given": "M."
      },
      {
        "family": "Tanaka",
        "given": "K."
      },
      {
        "family": "Yamada",
        "given": "H.T."
      },
      {
        "family": "Fujishiro",
        "given": "H.I."
      },
      {
        "family": "Nishi",
        "given": "S."
      },
      {
        "family": "Yamagishi",
        "given": "C."
      },
      {
        "family": "Akiyama",
        "given": "M."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "1046,"
    ],
    "title": [
      "A 20-Gb/s flip-flop circuit using direct-coupled FET logic"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "K.W.",
        "given": "Swanson"
      },
      {
        "family": "S.K.",
        "given": "Peczalski"
      },
      {
        "family": "A.",
        "given": "Betten"
      },
      {
        "family": "W.R.",
        "given": "Hanka"
      },
      {
        "family": "S.A.",
        "given": "Helix"
      },
      {
        "family": "M.J.",
        "given": "Vold"
      },
      {
        "family": "P.J.",
        "given": "Lee"
      },
      {
        "family": "G.Y.",
        "given": "Jamison"
      },
      {
        "family": "S.A.",
        "given": "Arsenault"
      },
      {
        "family": "C.A.",
        "given": "Karwoski"
      },
      {
        "family": "S.M.",
        "given": "Naused"
      },
      {
        "family": "B.A.",
        "given": "Gilbert"
      },
      {
        "family": "B.K."
      },
      {
        "family": "Shur",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Vu, T.T., Nelson, R.D., Lee, G.M., Roberts, P.C.T., Lee"
    ],
    "pages": [
      "224,"
    ],
    "title": [
      "Low-power 2K-cell SDFL gate array and DCFL circuits using GaAs self-aligned E/D MESFETs"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Kayssi",
        "given": "A.I."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Design Automation Conf"
    ],
    "date": [
      "1992",
      "1992"
    ],
    "title": [
      "Delay macromodels for the timing analysis of GaAs DCFL"
    ],
    "type": "article-journal",
    "volume": [
      "142"
    ]
  },
  {
    "author": [
      {
        "family": "Higashisaka",
        "given": "N."
      },
      {
        "family": "Shimada",
        "given": "M."
      },
      {
        "family": "Ohta",
        "given": "A."
      },
      {
        "family": "Hosogi",
        "given": "K."
      },
      {
        "family": "Tobita",
        "given": "Y."
      },
      {
        "family": "Mitsui",
        "given": "Y."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "808,"
    ],
    "title": [
      "GaAs DCFL 2.5 Gbps 16-bit multiplexer/demultiplexer LSIs"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Garcia",
        "given": "J."
      },
      {
        "family": "Hernandez",
        "given": "A."
      },
      {
        "family": "Pino",
        "given": "J.",
        "particle": "del"
      },
      {
        "family": "Sendra",
        "given": "J.R."
      },
      {
        "family": "Gonzalez",
        "given": "B."
      },
      {
        "family": "Nunez",
        "given": "A."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Lett"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "13,"
    ],
    "title": [
      "Power model for DCFL family, Electron"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Nemoto",
        "given": "M."
      },
      {
        "family": "Ogawa",
        "given": "Y."
      },
      {
        "family": "Morita",
        "given": "Y."
      },
      {
        "family": "Seki",
        "given": "S."
      },
      {
        "family": "Kawakami",
        "given": "Y."
      },
      {
        "family": "Akiyama",
        "given": "M."
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "Tech. Dig. 14th GaAs IC Symp.,"
    ],
    "title": [
      "25 ps/gate GaAs standard cell LSIs using 0.5 mm gate MESFETs"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hinds",
        "given": "R."
      },
      {
        "family": "Canaga",
        "given": "S."
      },
      {
        "family": "Lee",
        "given": "G."
      },
      {
        "family": "Choudhury",
        "given": "A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proc. 1990 IEEE Custom Integrated Circuits Conf"
    ],
    "date": [
      "1990"
    ],
    "title": [
      "A 20 K GaAs array with 10 K of embedded SRAM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mikkelson",
        "given": "J."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Dig. Int. Electron Devices Meet"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "GaAs digital VLSI device and circuit technology, Tech"
    ],
    "type": "article-journal",
    "volume": [
      "231"
    ]
  },
  {
    "citation-number": [
      "15."
    ],
    "note": [
      "www.vitesse.com (Vitesse Semiconductor)."
    ],
    "type": null
  },
  {
    "citation-number": [
      "16."
    ],
    "note": [
      "www.lucent.com (Lucent Technologies)."
    ],
    "type": null
  },
  {
    "citation-number": [
      "17."
    ],
    "note": [
      "www.tqs.com (TriQuint Semiconductor)."
    ],
    "type": null
  },
  {
    "citation-number": [
      "18."
    ],
    "note": [
      "www.alphaind.com (Alpha Industries)."
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sze",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "1981"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Physics of Semiconductor Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Curtice",
        "given": "W.R."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Trans. Microwave Theory Tech"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "448,"
    ],
    "title": [
      "A MESFET model for use in the design of GaAs integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Statz",
        "given": "H."
      },
      {
        "family": "Newman",
        "given": "P."
      },
      {
        "family": "Smith",
        "given": "I.W."
      },
      {
        "family": "Pucel",
        "given": "R.A."
      },
      {
        "family": "Haus",
        "given": "H.A."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Trans. Electron. Devices"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "160,"
    ],
    "title": [
      "GaAs FET device and circuit simulation in SPICE"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "citation-number": [
      "22."
    ],
    "note": [
      "www.cadence.com (Cadence)."
    ],
    "type": null
  },
  {
    "citation-number": [
      "1."
    ],
    "date": [
      "2000"
    ],
    "title": [
      "F100K ECL dual rail translators, Fairchild Semiconductor application note AN-784, www.fairchildsemi.com"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "W.-T."
      },
      {
        "family": "Ker",
        "given": "M.-D."
      },
      {
        "family": "Chiang",
        "given": "M.-C."
      },
      {
        "family": "Chen",
        "given": "C.-H."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proc",
      "Symp. VLSI Technol., Syst. Appl"
    ],
    "date": [
      "2001",
      "2001"
    ],
    "title": [
      "Level shifters for highspeed 1-V to 3.3-V interfaces in a 0.13-mm Cu-interconnection/low-k CMOS technology",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "307"
    ]
  },
  {
    "author": [
      {
        "family": "Steyaert",
        "given": "M.S.J."
      },
      {
        "family": "Bijker",
        "given": "W."
      },
      {
        "family": "Vorenkamp",
        "given": "P."
      },
      {
        "family": "Sevenhans",
        "given": "J."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "18,"
    ],
    "title": [
      "ECL–CMOS and CMOS–ECL interface in 1.2-mm CMOS for 150-MHz digital ECL data transmission systems"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Steyaert",
        "given": "M."
      },
      {
        "family": "Bijker",
        "given": "W."
      },
      {
        "family": "Vorenkamp",
        "given": "P."
      },
      {
        "family": "Sevenhans",
        "given": "J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proc. 1990 IEEE Custom Integrated Circuits Conf"
    ],
    "date": [
      "1990"
    ],
    "title": [
      "A full 1.2-mm CMOS ECL–CMOS–ECL converter with subnanosecond settling times"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Boudon",
        "given": "G."
      },
      {
        "family": "Wallart",
        "given": "F."
      },
      {
        "family": "Maillart",
        "given": "E."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proc. 1989 IEEE Int. Conf"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Computer Design"
    ],
    "publisher": [
      "VLSI Computers Processors"
    ],
    "title": [
      "Internal ECL–BiCMOS translator circuits in half micron technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pedersen",
        "given": "M."
      },
      {
        "family": "Metz",
        "given": "P."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "Tech. Papers 36th"
    ],
    "publisher": [
      "IEEE Int. Solid-State Circuits Conf"
    ],
    "title": [
      "A CMOS to 100-K ECL interface circuit, Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Gabara",
        "given": "T.J."
      },
      {
        "family": "Thompson",
        "given": "D.W."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proc. 3rd IEEE ASIC Semin. Exhibit"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "8 5 1,"
    ],
    "title": [
      "A 200-MHz 100-K ECL output buffer for CMOS ASICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bass",
        "given": "A."
      },
      {
        "family": "Eyck",
        "given": "T.T."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proc. 3rd IEEE ASIC Semin. Exhibit"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "15 5 1,"
    ],
    "title": [
      "Fast ECL-to-CMOS and CMOS-to-ECL translators for an 0.8-mm BiCMOS gate array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sevenhans",
        "given": "J."
      },
      {
        "family": "Bijker",
        "given": "W."
      },
      {
        "family": "Vorenkamp",
        "given": "P."
      },
      {
        "family": "Steyaert",
        "given": "M."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Lett"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "764,"
    ],
    "title": [
      "Performance of ECL-compatible 75-W line driver/receiver realized in a 1.2-mm CMOS technology, Electron"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "citation-number": [
      "508"
    ],
    "title": [
      "Digital Integrated Circuits: Analysis and Design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Schou",
        "given": "G."
      },
      {
        "family": "Cherel",
        "given": "J."
      },
      {
        "family": "Perea",
        "given": "E.H."
      },
      {
        "family": "Danckaert",
        "given": "J.-Y."
      },
      {
        "family": "Dean",
        "given": "T."
      },
      {
        "family": "Chaplard",
        "given": "J."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "676,"
    ],
    "title": [
      "Fully ECL-compatible GaAs standard-cell library"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Mansoorian",
        "given": "B."
      },
      {
        "family": "Ozguz",
        "given": "V."
      },
      {
        "family": "Esener",
        "given": "S."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "397,"
    ],
    "title": [
      "Diode-biased AC-coupled ECL-to-CMOS interface circuit"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Gu",
        "given": "R.X."
      },
      {
        "family": "Elmasry",
        "given": "M.I."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "1282,"
    ],
    "title": [
      "High-speed dynamic reference voltage (DRV) CMOS/ECL interface circuits"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "citation-number": [
      "13."
    ],
    "date": [
      "1999"
    ],
    "title": [
      "FACT design considerations, Fairchild Semiconductor document MS-539, www.fairchildsemi.com"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Nakase",
        "given": "Y."
      },
      {
        "family": "Suzuki",
        "given": "H."
      },
      {
        "family": "Makino",
        "given": "H."
      },
      {
        "family": "Shinohara",
        "given": "H."
      },
      {
        "family": "Mashiko",
        "given": "K."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "622,"
    ],
    "title": [
      "A BiCMOS wired-OR logic"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "citation-number": [
      "15."
    ],
    "date": [
      "2002"
    ],
    "title": [
      "CMOS quad bilateral switch, Texas Instruments CD4066B data sheet, www.ti.com"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Eng"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "20,"
    ],
    "title": [
      "Beyond Moore’s law: the interconnect era, Computing Sci"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Goel",
        "given": "A.K."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proc. 1st IEEE Conf"
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Nanotechnol"
    ],
    "title": [
      "Nanotechnology circuit design — the “interconnect problem"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "J.A."
      },
      {
        "family": "Venkatesan",
        "given": "R."
      },
      {
        "family": "Kaloyeros",
        "given": "A."
      },
      {
        "family": "Beylansky",
        "given": "M."
      },
      {
        "family": "Souri",
        "given": "S.J."
      },
      {
        "family": "Banerjee",
        "given": "K."
      },
      {
        "family": "Saraswat",
        "given": "K.C."
      },
      {
        "family": "Rahman",
        "given": "A."
      },
      {
        "family": "Reif",
        "given": "R."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "21st century, Proc. IEEE"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "305,"
    ],
    "title": [
      "Interconnect limits on gigascale integration (GSI"
    ],
    "type": "paper-conference",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Mangaser",
        "given": "R."
      },
      {
        "family": "Rose",
        "given": "K."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proc. 1998 IEEE Interconnect Technol. Conf"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Estimating interconnect performance for a new National Technology Roadmap for Semiconductors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Toulouse",
        "given": "A."
      },
      {
        "family": "Bernard",
        "given": "D."
      },
      {
        "family": "Landrault",
        "given": "C."
      },
      {
        "family": "Nouet",
        "given": "P."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proc",
      "Conf"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "title": [
      "Efficient 3D modeling for extraction of interconnect capacitances in deep submicron dense layouts",
      "Design, Automation Test Eur"
    ],
    "type": "article-journal",
    "volume": [
      "576"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.-J."
      },
      {
        "family": "Oh",
        "given": "S.-Y."
      },
      {
        "family": "Lee",
        "given": "K."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proc. 8th VLSI Multilevel Interconnection Conf"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "HIVE: an express and accurate interconnect capacitance extractor for submicron multilevel conductor systems"
    ],
    "type": "paper-conference",
    "volume": [
      "359"
    ]
  },
  {
    "author": [
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proc. 1991 IEEE Custom IC Conf"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "8 6 1,"
    ],
    "title": [
      "An analytical-model generator for interconnect capacitances"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "S.-Q."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proc. 5th Int. Solid-State IC Technol. Conf"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Spin-on dielectric films-a general overview"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Taylor",
        "given": "K.J."
      },
      {
        "family": "Jeng",
        "given": "S.-P."
      },
      {
        "family": "Eissa",
        "given": "M."
      },
      {
        "family": "Gaynor",
        "given": "J."
      },
      {
        "family": "Nguyen",
        "given": "H."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Workshop Mater. Adv. Metallization"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Polymers for high performance interconnects, Abstr. Booklet 1997 Euro"
    ],
    "type": "article-journal",
    "volume": [
      "59"
    ]
  },
  {
    "author": [
      {
        "family": "Ruelke",
        "given": "H."
      },
      {
        "family": "Streck",
        "given": "C."
      },
      {
        "family": "Hohage",
        "given": "J."
      },
      {
        "family": "Weiher–Telford",
        "given": "S."
      },
      {
        "family": "Chretrien",
        "given": "O."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proc. 2002 IEEE Conf. Adv"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Semiconductor Manuf"
    ],
    "title": [
      "Manufacturing implementation of low-k dielectrics for copper damascene technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "P.W."
      },
      {
        "family": "Lang",
        "given": "C.-I."
      },
      {
        "family": "Sugiarto",
        "given": "D."
      },
      {
        "family": "Xia",
        "given": "L.-Q."
      },
      {
        "family": "Gotuaco",
        "given": "M."
      },
      {
        "family": "Yieh",
        "given": "E."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proc. 6th Int. Conf"
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Solid-State IC Technol"
    ],
    "title": [
      "Multigeneration CVD low k films for 0.13 mm and beyond"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mosig",
        "given": "K."
      },
      {
        "family": "Jacobs",
        "given": "T."
      },
      {
        "family": "Kofron",
        "given": "P."
      },
      {
        "family": "Daniels",
        "given": "M."
      },
      {
        "family": "Brennan",
        "given": "K."
      },
      {
        "family": "Gonzales",
        "given": "A."
      },
      {
        "family": "Augur",
        "given": "R."
      },
      {
        "family": "Wetzel",
        "given": "J."
      },
      {
        "family": "Havemann",
        "given": "R."
      },
      {
        "family": "Shiota",
        "given": "A."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proc. 2001 IEEE Interconnect Technol. Conf"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Single and dual damascene integration of a spin-on porous ultra low-k material"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kawakami",
        "given": "N."
      },
      {
        "family": "Fukumoto",
        "given": "Y."
      },
      {
        "family": "Kinoshita",
        "given": "T."
      },
      {
        "family": "Suzuki",
        "given": "K."
      },
      {
        "family": "Inoue",
        "given": "K.-I."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Interconnect Technol. Conf"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "A super low-k (k = 1.1) silica aerogel film using supercritical drying technique, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "143"
    ]
  },
  {
    "author": [
      {
        "family": "Naik",
        "given": "M."
      },
      {
        "family": "Parikh",
        "given": "S."
      },
      {
        "family": "Li",
        "given": "P."
      },
      {
        "family": "Educato",
        "given": "J."
      },
      {
        "family": "Cheung",
        "given": "D."
      },
      {
        "family": "Hashim",
        "given": "I."
      },
      {
        "family": "Hey",
        "given": "P."
      },
      {
        "family": "Jenq",
        "given": "S."
      },
      {
        "family": "Pan",
        "given": "T."
      },
      {
        "family": "Redeker",
        "given": "F."
      },
      {
        "family": "Rana",
        "given": "V."
      },
      {
        "family": "Tang",
        "given": "B."
      },
      {
        "family": "Yost",
        "given": "D."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Int. Conf. Interconnect Technol"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "title": [
      "Process integration of double level copper-low k (k = 2.8) interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "181"
    ]
  },
  {
    "author": [
      {
        "family": "Lin–Hendel",
        "given": "C.G."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proc. 1990 IEEE Int. Conf"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Computer Design"
    ],
    "publisher": [
      "VLSI Computers Processors"
    ],
    "title": [
      "Accurate interconnect modeling for high frequency LSI/VLSI circuits and systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ismail",
        "given": "Y.I."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      },
      {
        "family": "Neves",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design Integrated Circuits Syst"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "83,"
    ],
    "title": [
      "Equivalent Elmore delay for RLC trees"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "given": "J.A."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "container-title": [
      "VLSI Technol"
    ],
    "date": [
      "1951-11-10",
      "1999",
      "1999"
    ],
    "genre": [
      "Tech. Papers"
    ],
    "location": [
      "Davis"
    ],
    "title": [
      "9:55 AM Interconnect 541 17",
      "Compact distributed RLC models for multilevel interconnect networks, Dig",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "165"
    ]
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "J.A."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Trans. Electron. Devices"
    ],
    "date": [
      "2078"
    ],
    "title": [
      "Compact distributed RLC interconnect models —part II: coupled line transient expressions and peak crosstalk in multilevel networks"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Venkatesan",
        "given": "R."
      },
      {
        "family": "Davis",
        "given": "J.A."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Trans. Electron. Devices"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "1081,"
    ],
    "title": [
      "Compact distributed RLC interconnect models — Part III: transients in single and coupled lines with capacitive load termination"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Venkatesan",
        "given": "R."
      },
      {
        "family": "Davis",
        "given": "J.A."
      },
      {
        "family": "J.D",
        "given": "Meindl"
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Trans. Electron. Devices"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "1094,"
    ],
    "title": [
      "Compact distributed RLC interconnect models — Part IV: unified models for time delay, crosstalk, and repeater insertion"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Elmore",
        "given": "E."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1948"
    ],
    "title": [
      "The transient response of damped linear networks with particular regard to wideband amplifiers"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Yamakoshi",
        "given": "K."
      },
      {
        "family": "Ino",
        "given": "M."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Electron. Lett"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "617,"
    ],
    "title": [
      "Generalized Elmore delay expression for distributed RC tree networks"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Abou-Seido",
        "given": "A.I."
      },
      {
        "family": "Nowak",
        "given": "B."
      },
      {
        "family": "Chu",
        "given": "C."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proc. 2002 IEEE Int. Conf"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Computer Design"
    ],
    "publisher": [
      "VLSI Computers Processors"
    ],
    "title": [
      "Fitted Elmore delay: a simple and accurate interconnect delay model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Adler",
        "given": "V."
      },
      {
        "family": "Friedman",
        "given": "E."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE Trans. Circuits Sys. I: Fund. Theory Appl"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1,"
    ],
    "title": [
      "Uniform repeater insertion in RC trees"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "citation-number": [
      "25."
    ],
    "type": null,
    "url": [
      "www.cadence.com (Cadence)."
    ]
  },
  {
    "date": [
      "1951-11-10"
    ],
    "note": [
      "Page 543 Monday, November 10, 2003 9:55 AM"
    ],
    "type": null
  },
  {
    "citation-number": [
      "1."
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Quad 3-state NOR R/S latches, Fairchild Semiconductor CD4043BC data sheet, www.fairchildsemi.com"
    ],
    "type": null
  },
  {
    "citation-number": [
      "2."
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Octal D-type transparent latches and edge-triggered flip-flops, Texas Instruments SN54LS374 data sheet, www.ti.com"
    ],
    "type": null
  },
  {
    "citation-number": [
      "3."
    ],
    "date": [
      "1988"
    ],
    "title": [
      "AND-gated J-K master-slave flip-flops with preset and clear, Texas Instruments SN5472/SN7472 data sheet, www.ti.com"
    ],
    "type": null
  },
  {
    "citation-number": [
      "4."
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Dual positive-edge-triggered D-type flip-flops, Texas Instruments SN54LV74A/SN74LV74A data sheet, www.ti.com"
    ],
    "type": null
  },
  {
    "citation-number": [
      "5."
    ],
    "date": [
      "1975"
    ],
    "title": [
      "CMOS Schmitt trigger — a uniquely versatile design component, Fairchild Semiconductor application note 140, www.fairchildsemi.com"
    ],
    "type": null
  },
  {
    "citation-number": [
      "6."
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Quad 2-input NAND Schmitt trigger, Fairchild Semiconductor 74F132 data sheet, www.fairchildsemi.com"
    ],
    "type": null
  },
  {
    "citation-number": [
      "7."
    ],
    "note": [
      "www.cadence.com (Cadence)."
    ],
    "type": null
  },
  {
    "citation-number": [
      "1."
    ],
    "note": [
      "www.ibm.com (IBM Corporation)."
    ],
    "type": null
  },
  {
    "citation-number": [
      "2."
    ],
    "publisher": [
      "Micron Technology Inc"
    ],
    "type": "book",
    "url": [
      "www.micron.com"
    ]
  },
  {
    "citation-number": [
      "3."
    ],
    "note": [
      "www.samsung.com (Samsung Corporation)."
    ],
    "type": null
  },
  {
    "citation-number": [
      "4."
    ],
    "note": [
      "www.toshiba.com (Toshiba Corporation)."
    ],
    "type": null
  },
  {
    "citation-number": [
      "5."
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "technical note TN-54-01,"
    ],
    "publisher": [
      "Micron Technology Inc",
      "www.micron.com"
    ],
    "title": [
      "Quad data rate (QDR) SRAM design guide"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Lage",
        "given": "C."
      },
      {
        "family": "Hayden",
        "given": "J.D."
      },
      {
        "family": "Subramanian",
        "given": "C."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Electron. Devices Meet"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Advanced SRAM technology —the race between 4T and 6T cells, 1996 Int"
    ],
    "type": "article-journal",
    "volume": [
      "271"
    ]
  },
  {
    "author": [
      {
        "family": "Santoro",
        "given": "M."
      },
      {
        "family": "Tavrow",
        "given": "L."
      },
      {
        "family": "Bewick",
        "given": "G."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proc",
      "Meet"
    ],
    "date": [
      "1994",
      "1994"
    ],
    "title": [
      "A subnanosecond 64 Kb BiCMOS SRAM",
      "Bipolar/BiCMOS Circuits Technol"
    ],
    "type": "article-journal",
    "volume": [
      "95"
    ]
  },
  {
    "author": [
      {
        "family": "Tsaur",
        "given": "J.J."
      },
      {
        "family": "Jih",
        "given": "C.W."
      },
      {
        "family": "Tsaur",
        "given": "H.W."
      },
      {
        "family": "Kuo",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proc. 1996 IEEE Int. Symp"
    ],
    "date": [
      "2116"
    ],
    "publisher": [
      "Circuits Syst"
    ],
    "title": [
      "Scaling consideration of BiCMOS SRAMs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dennard",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "1968"
    ],
    "title": [
      "Field-effect transistor memory, U.S"
    ],
    "type": "article-journal",
    "volume": [
      "3,387,286"
    ]
  },
  {
    "container-title": [
      "9:55 AM"
    ],
    "date": [
      "1951-11-10"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "604"
    ],
    "title": [
      "Digital Integrated Circuits: Analysis and Design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Adler",
        "given": "E."
      },
      {
        "family": "DeBrosse",
        "given": "S.F.Geissler"
      },
      {
        "family": "S.F.",
        "given": "Holmes"
      },
      {
        "family": "S.J.",
        "given": "Jaffe"
      },
      {
        "family": "M.D.",
        "given": "Johnson"
      },
      {
        "family": "J.B.",
        "given": "Koburger"
      },
      {
        "family": "C.W.",
        "given": "Lasky"
      },
      {
        "family": "J.B.",
        "given": "Lloyd"
      },
      {
        "family": "B.",
        "given": "Miles"
      },
      {
        "family": "G.L.",
        "given": "Nakos"
      },
      {
        "family": "J.S.",
        "given": "Noble"
      },
      {
        "family": "W.P.",
        "given": "Voldman"
      },
      {
        "family": "S.H.",
        "given": "Armacost"
      },
      {
        "family": "M."
      },
      {
        "family": "Ferguson",
        "given": "R."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "167,"
    ],
    "title": [
      "The evolution of IBM CMOS DRAM technology"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Hwang",
        "given": "C.-G."
      },
      {
        "family": "Lee",
        "given": "J."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Trans. Electron. Devices"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "598,"
    ],
    "title": [
      "DRAM technology perspective for gigabit era"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Noble",
        "given": "W."
      },
      {
        "family": "Walker",
        "given": "W."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Circuits Devices"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "45,"
    ],
    "title": [
      "Fundamental limitations on DRAM storage capacitors"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Kenney",
        "given": "D."
      },
      {
        "family": "Parries",
        "given": "P."
      },
      {
        "family": "Pan",
        "given": "P."
      },
      {
        "family": "Tonti",
        "given": "W."
      },
      {
        "family": "Cote",
        "given": "W."
      },
      {
        "family": "Dash",
        "given": "S."
      },
      {
        "family": "Lorenz",
        "given": "P."
      },
      {
        "family": "Arden",
        "given": "W."
      },
      {
        "family": "Mohler",
        "given": "R."
      },
      {
        "family": "Roehl",
        "given": "S."
      },
      {
        "family": "Bryant",
        "given": "A."
      },
      {
        "family": "Haensch",
        "given": "W."
      },
      {
        "family": "Hoffman",
        "given": "B."
      },
      {
        "family": "Levy",
        "given": "M."
      },
      {
        "family": "Yu",
        "given": "A.J."
      },
      {
        "family": "Zeller",
        "given": "C."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "VLSI Technol"
    ],
    "date": [
      "1992",
      "1992"
    ],
    "genre": [
      "Tech. Papers IEEE"
    ],
    "title": [
      "A buried-plate trench cell for 64-Mb DRAM, Dig",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Nesbit",
        "given": "L."
      },
      {
        "family": "Alsmeier",
        "given": "J."
      },
      {
        "family": "Chen",
        "given": "J.B."
      },
      {
        "family": "DeBrosse",
        "given": "J."
      },
      {
        "family": "Fahey",
        "given": "P."
      },
      {
        "family": "Gall",
        "given": "M."
      },
      {
        "family": "Gambino",
        "given": "J."
      },
      {
        "family": "Gernhardt",
        "given": "S."
      },
      {
        "family": "Ishiuchi",
        "given": "H."
      },
      {
        "family": "Kleinhenz",
        "given": "R."
      },
      {
        "family": "Mandelman",
        "given": "J."
      },
      {
        "family": "Mii",
        "given": "T."
      },
      {
        "family": "Morikado",
        "given": "M."
      },
      {
        "family": "Nitayama",
        "given": "A."
      },
      {
        "family": "Parke",
        "given": "S."
      },
      {
        "family": "Wong",
        "given": "H."
      },
      {
        "family": "Bronner",
        "given": "G."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Tech. Dig. Papers Int. Electron. Devices Meet"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "A 0.6-mm2 256Mb DRAM cell with self-aligned buried strap (BEST"
    ],
    "type": "article-journal",
    "volume": [
      "627"
    ]
  },
  {
    "author": [
      {
        "family": "Dennard",
        "given": "R.H.H."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Electrochem. Soc. Proc"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "519,"
    ],
    "title": [
      "Scaling challenges for DRAM and microprocessors in the 21st century"
    ],
    "type": "article-journal",
    "volume": [
      "97"
    ]
  },
  {
    "author": [
      {
        "family": "Sunami",
        "given": "H."
      },
      {
        "family": "Kure",
        "given": "T."
      },
      {
        "family": "Hashimoto",
        "given": "N."
      },
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Toyabe",
        "given": "T."
      },
      {
        "family": "Asai",
        "given": "S."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Electron. Devices Meet"
    ],
    "date": [
      "1982",
      "1982"
    ],
    "genre": [
      "Tech. Dig. Papers"
    ],
    "title": [
      "A corrugated capacitor cell (CCC) for megabit dynamic MOS memories",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "806"
    ]
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "H.K."
      },
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Shin",
        "given": "Y."
      },
      {
        "family": "Park",
        "given": "I.S."
      },
      {
        "family": "Ko",
        "given": "K.M."
      },
      {
        "family": "Kim",
        "given": "C.G."
      },
      {
        "family": "Oh",
        "given": "K."
      },
      {
        "family": "Kim",
        "given": "S.E."
      },
      {
        "family": "Hong",
        "given": "C.G."
      },
      {
        "family": "Kwon",
        "given": "K.W."
      },
      {
        "family": "Yoo",
        "given": "J.Y."
      },
      {
        "family": "Kim",
        "given": "Y.G."
      },
      {
        "family": "Lee",
        "given": "C."
      },
      {
        "family": "Paick",
        "given": "W.S."
      },
      {
        "family": "Suh",
        "given": "D.I."
      },
      {
        "family": "Park",
        "given": "C.J."
      },
      {
        "family": "Lee",
        "given": "S."
      },
      {
        "family": "Ahn",
        "given": "S.T."
      },
      {
        "family": "Hwang",
        "given": "C.-G."
      },
      {
        "family": "Lee",
        "given": "M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Electron. Devices Meet"
    ],
    "date": [
      "1994",
      "1994"
    ],
    "genre": [
      "Tech. Dig. Papers"
    ],
    "title": [
      "Highly manufacturable process technology for reliable 256-Mbit and 1-Gbit DRAMs",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "635"
    ]
  },
  {
    "author": [
      {
        "family": "Bronner",
        "given": "G."
      },
      {
        "family": "Aochi",
        "given": "H."
      },
      {
        "family": "Gall",
        "given": "M."
      },
      {
        "family": "Gambino",
        "given": "J."
      },
      {
        "family": "Gernhardt",
        "given": "S."
      },
      {
        "family": "Hammerl",
        "given": "E."
      },
      {
        "family": "Ho",
        "given": "H."
      },
      {
        "family": "Iba",
        "given": "J."
      },
      {
        "family": "Ishiuchi",
        "given": "H."
      },
      {
        "family": "Jaso",
        "given": "M."
      },
      {
        "family": "Kleinhenz",
        "given": "R."
      },
      {
        "family": "Mii",
        "given": "T."
      },
      {
        "family": "Narita",
        "given": "M."
      },
      {
        "family": "Nesbit",
        "given": "L."
      },
      {
        "family": "Neumueller",
        "given": "W."
      },
      {
        "family": "Nitayama",
        "given": "A."
      },
      {
        "family": "Ohiwa",
        "given": "T."
      },
      {
        "family": "Parke",
        "given": "S."
      },
      {
        "family": "Ryan",
        "given": "J."
      },
      {
        "family": "Sato",
        "given": "T."
      },
      {
        "family": "Takato",
        "given": "H."
      },
      {
        "family": "Yoshikawa",
        "given": "S."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "1995"
    ],
    "genre": [
      "Tech. Papers 1995"
    ],
    "publisher": [
      "IEEE Symp. VLSI Technol"
    ],
    "title": [
      "A fully planarized 0.25-mm CMOS technology for 256Mbit DRAM and beyond, Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Crowder",
        "given": "S."
      },
      {
        "family": "S.",
        "given": "Stiffler"
      },
      {
        "family": "Parries",
        "given": "P."
      },
      {
        "family": "Bronner",
        "given": "G."
      },
      {
        "family": "Nesbit",
        "given": "L."
      },
      {
        "family": "Wille",
        "given": "W."
      },
      {
        "family": "Powell",
        "given": "M."
      },
      {
        "family": "Ray",
        "given": "A."
      },
      {
        "family": "Chen",
        "given": "B."
      },
      {
        "family": "Davari",
        "given": "B."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Electron. Devices Meet"
    ],
    "date": [
      "1997",
      "1997"
    ],
    "genre": [
      "Tech. Dig. Papers"
    ],
    "title": [
      "Trade-offs in the integration of high-performance devices with trench capacitor DRAM",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Crowder",
        "given": "S."
      },
      {
        "family": "Hannon",
        "given": "R."
      },
      {
        "family": "Ho",
        "given": "H."
      },
      {
        "family": "Sinitsky",
        "given": "D."
      },
      {
        "family": "Wu",
        "given": "S."
      },
      {
        "family": "Winstel",
        "given": "K."
      },
      {
        "family": "Khan",
        "given": "B."
      },
      {
        "family": "Stiffler",
        "given": "S.R."
      },
      {
        "family": "Iyer",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Electron. Devices Meet"
    ],
    "date": [
      "1998",
      "1998"
    ],
    "genre": [
      "Tech. Dig. Papers"
    ],
    "title": [
      "Integration of trench DRAM into a high-performance 0.18mm logic technology with copper BEOL",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "1017"
    ]
  },
  {
    "author": [
      {
        "family": "Takato",
        "given": "H."
      },
      {
        "family": "Koike",
        "given": "H."
      },
      {
        "family": "Yoshida",
        "given": "T."
      },
      {
        "family": "Ishiuchi",
        "given": "H."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proc. 1999 Int. Symp"
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "VLSI Technol., Syst., Appl"
    ],
    "title": [
      "Embedded DRAM technology: past, present and future"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Iyer",
        "given": "S.S."
      },
      {
        "family": "Kalter",
        "given": "H.L."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "56,"
    ],
    "title": [
      "Embedded DRAM technology: opportunities and challenges"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Nakagome",
        "given": "Y."
      },
      {
        "family": "Kimura",
        "given": "S."
      },
      {
        "family": "Watanabe",
        "given": "T."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "624,"
    ],
    "title": [
      "Limitations and challenges of multigigabit DRAM chip design"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Yamagata",
        "given": "T."
      },
      {
        "family": "Tomishima",
        "given": "S."
      },
      {
        "family": "Tsukude",
        "given": "M."
      },
      {
        "family": "Hashizume",
        "given": "Y."
      },
      {
        "family": "Arimoto",
        "given": "K."
      }
    ],
    "container-title": [
      "9:55 AM Digital Memories"
    ],
    "date": [
      "1951-11-10",
      "1995"
    ],
    "genre": [
      "Tech. Papers 1995 Int."
    ],
    "pages": [
      "605 24"
    ],
    "publisher": [
      "Solid State Circuits Conf"
    ],
    "title": [
      "Circuit design techniques for low-voltage operating and/or giga-scale DRAMs, Dig"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "T.Y."
      },
      {
        "family": "Chen",
        "given": "J."
      },
      {
        "family": "Ko",
        "given": "P.K."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Dig. Papers Int. Electron. Devices Meet"
    ],
    "date": [
      "1987"
    ],
    "title": [
      "The impact of gate-induced drain leakage current on MOSFET scaling, Tech"
    ],
    "type": "article-journal",
    "volume": [
      "719"
    ]
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "778,"
    ],
    "title": [
      "Trends in megabit DRAM circuit design"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Hidaka",
        "given": "H."
      },
      {
        "family": "Fujishima",
        "given": "K."
      },
      {
        "family": "Matsuda",
        "given": "Y."
      },
      {
        "family": "Asakura",
        "given": "M."
      },
      {
        "family": "Yoshihara",
        "given": "T."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "21,"
    ],
    "title": [
      "Twisted bit-line architectures for multi-megabit DRAMs"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Rupp",
        "given": "T."
      },
      {
        "family": "Chaudary",
        "given": "N."
      },
      {
        "family": "Dev",
        "given": "K."
      },
      {
        "family": "Fukuzaki",
        "given": "Y."
      },
      {
        "family": "Gambino",
        "given": "J."
      },
      {
        "family": "Ho",
        "given": "H."
      },
      {
        "family": "Iba",
        "given": "J."
      },
      {
        "family": "Ito",
        "given": "E."
      },
      {
        "family": "Kiewra",
        "given": "E."
      },
      {
        "family": "Kim",
        "given": "B."
      },
      {
        "family": "Maldei",
        "given": "M."
      },
      {
        "family": "Matsunaga",
        "given": "T."
      },
      {
        "family": "Ning",
        "given": "J."
      },
      {
        "family": "Rengarajan",
        "given": "R."
      },
      {
        "family": "Sudo",
        "given": "A."
      },
      {
        "family": "Takegawa",
        "given": "Y."
      },
      {
        "family": "Tobben",
        "given": "D."
      },
      {
        "family": "Weybright",
        "given": "M."
      },
      {
        "family": "Worth",
        "given": "G."
      },
      {
        "family": "Divakaruni",
        "given": "R."
      },
      {
        "family": "Srinivasan",
        "given": "R."
      },
      {
        "family": "Alsmeier",
        "given": "J."
      },
      {
        "family": "Bronner",
        "given": "G."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Electron. Devices Meet"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "genre": [
      "Tech. Dig. Papers"
    ],
    "title": [
      "Extending trench DRAM technology to 0.15-mm groundrule and beyond",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Mandelman",
        "given": "J.A."
      },
      {
        "family": "Dennard",
        "given": "R.H."
      },
      {
        "family": "Bronner",
        "given": "G.B."
      },
      {
        "family": "DeBrosse",
        "given": "J.K."
      },
      {
        "family": "Divakaruni",
        "given": "R."
      },
      {
        "family": "Li",
        "given": "Y."
      },
      {
        "family": "Radens",
        "given": "C.J."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Challenges and future directions for the scaling of dynamic random-access memory (DRAM"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Owen",
        "given": "W.H."
      },
      {
        "family": "Tchon",
        "given": "W.E."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Proc. 1989 VLSI Computer Peripherals"
    ],
    "date": [
      "1989"
    ],
    "title": [
      "E2PROM product issues and technology trends"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "citation-number": [
      "31."
    ],
    "note": [
      "www.siemens.com (Siemens Corporation)."
    ],
    "type": null
  },
  {
    "citation-number": [
      "32."
    ],
    "note": [
      "www.amd.com (Advanced Micro Devices)."
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Barre",
        "given": "A.G."
      }
    ],
    "citation-number": [
      "33."
    ],
    "date": [
      "1993",
      "1993"
    ],
    "publisher": [
      "Magn. Conf., BZ-06"
    ],
    "title": [
      "Flash memory — an exploding alternative to fixed hard disks, Dig",
      "Int"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Masuoka",
        "given": "F."
      },
      {
        "family": "Endoh",
        "given": "T."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proc. 4th Int. Conf"
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "Solid-State IC Technol"
    ],
    "title": [
      "Flash memories, their status and trends"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aritome",
        "given": "S."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Electron. Devices Meet"
    ],
    "date": [
      "2000",
      "2000"
    ],
    "location": [
      "Dig"
    ],
    "title": [
      "Advanced flash memory technology and trends for file storage application, Tech",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "763"
    ]
  },
  {
    "author": [
      {
        "family": "Wett",
        "given": "T."
      },
      {
        "family": "Levy",
        "given": "S."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proc. 1995 IEEE Nat. Aerosp. Electron"
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Flash-the memory technology of the future that’s here today"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "S."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Electron. Devices Meet"
    ],
    "date": [
      "1998",
      "1998"
    ],
    "genre": [
      "Tech. Dig."
    ],
    "title": [
      "Flash memories: where we were and where we are going",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "971"
    ]
  },
  {
    "author": [
      {
        "family": "Lorenzini",
        "given": "M."
      },
      {
        "family": "Rudan",
        "given": "M.V."
      },
      {
        "family": "Baccarani",
        "given": "G."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "IEEE Trans. Packag. Manuf. Technol., Part A"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "182,"
    ],
    "title": [
      "A dual gate flash EEPROM cell with two-bit storage capacity components"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Kynett",
        "given": "V."
      },
      {
        "family": "Fandrich",
        "given": "M.L."
      },
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Dix",
        "given": "P."
      },
      {
        "family": "Jungroth",
        "given": "O."
      },
      {
        "family": "Kreifels",
        "given": "J.A."
      },
      {
        "family": "Lodenquai",
        "given": "R.A."
      },
      {
        "family": "Vajdic",
        "given": "B."
      },
      {
        "family": "Wells",
        "given": "S."
      },
      {
        "family": "Winston",
        "given": "M.D."
      },
      {
        "family": "Yang",
        "given": "L."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "1259,"
    ],
    "title": [
      "A 90-ns onemillion erase/program cycle 1-mbit flash memory"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Imamiya",
        "given": "K."
      },
      {
        "family": "Sugiura",
        "given": "Y."
      },
      {
        "family": "Nakamura",
        "given": "H."
      },
      {
        "family": "Himeno",
        "given": "T."
      },
      {
        "family": "Takeuchi",
        "given": "K."
      },
      {
        "family": "Ikehashi",
        "given": "T."
      },
      {
        "family": "Kanda",
        "given": "K."
      },
      {
        "family": "Hosono",
        "given": "K."
      },
      {
        "family": "Shirota",
        "given": "R."
      },
      {
        "family": "Aritome",
        "given": "S."
      },
      {
        "family": "Shimizu",
        "given": "K."
      },
      {
        "family": "Hatakeyama",
        "given": "K."
      },
      {
        "family": "Sakui",
        "given": "K."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Solid-State Circuits Conf"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "genre": [
      "Tech. Papers"
    ],
    "title": [
      "A 130 mm2 256-Mb NAND flash with shallow trench isolation technology, Dig",
      "IEEE Int"
    ],
    "type": "article-journal",
    "volume": [
      "112"
    ]
  },
  {
    "citation-number": [
      "41."
    ],
    "note": [
      "www.ramtron.com (Ramtron Corporation)."
    ],
    "type": null
  },
  {
    "citation-number": [
      "42."
    ],
    "note": [
      "www.fujitsu.com (Fujitsu Corporation)."
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Chung",
        "given": "Y."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE Proc. Circuits, Devices Syst"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "136,"
    ],
    "title": [
      "Experimental 128-kbit ferroelectric memory with 1012 endurance and 10-year data retention"
    ],
    "type": "article-journal",
    "volume": [
      "149"
    ]
  },
  {
    "container-title": [
      "9:55 AM"
    ],
    "date": [
      "1951-11-10"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "606"
    ],
    "title": [
      "Digital Integrated Circuits: Analysis and Design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "S.W.",
        "given": "Nam"
      },
      {
        "family": "S.D."
      },
      {
        "family": "Kim",
        "given": "K."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "VLSI Technol"
    ],
    "date": [
      "2002",
      "2002"
    ],
    "genre": [
      "Tech. Papers"
    ],
    "location": [
      "Kim, H.H., Song, Y.J., Lee, S.Y., Joo, H.J., Jang, N.W., Jung, D.J., Park, Y.S., Park, S.O., Lee, K.M., Joo, S.H., Lee"
    ],
    "title": [
      "Novel integration technologies for highly manufacturable 32 Mb FRAM, Dig",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "210"
    ]
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "M.-K."
      },
      {
        "family": "Jeon",
        "given": "B.-G."
      },
      {
        "family": "Jang",
        "given": "N."
      },
      {
        "family": "Min",
        "given": "B.-J."
      },
      {
        "family": "Song",
        "given": "Y.-J."
      },
      {
        "family": "Lee",
        "given": "S.-Y."
      },
      {
        "family": "Kim",
        "given": "H.-H."
      },
      {
        "family": "Jung",
        "given": "D.-J."
      },
      {
        "family": "Joo",
        "given": "H.-J."
      },
      {
        "family": "Kim",
        "given": "K."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "IEEE Int. Solid-State Circuits Conf"
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "Tech. Papers 2002"
    ],
    "title": [
      "A 0.25-mm 3.0 V 1T1C 32 Mb nonvolatile ferroelectric RAM with address transition detector (ATD) and current forcing latch sense amplifier (CFLSA) scheme, Dig"
    ],
    "type": "article-journal",
    "volume": [
      "162"
    ]
  },
  {
    "author": [
      {
        "family": "Jang",
        "given": "N.W."
      },
      {
        "family": "Song",
        "given": "Y.J."
      },
      {
        "family": "Kim",
        "given": "H.H."
      },
      {
        "family": "Jung",
        "given": "D.J."
      },
      {
        "family": "Koo",
        "given": "B.J."
      },
      {
        "family": "Lee",
        "given": "S.Y."
      },
      {
        "family": "Joo",
        "given": "S.H."
      },
      {
        "family": "Lee",
        "given": "K.M."
      },
      {
        "family": "Kim",
        "given": "K."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "VLSI Technol"
    ],
    "date": [
      "2000",
      "2000"
    ],
    "genre": [
      "Tech. Papers"
    ],
    "title": [
      "A novel 1T1C capacitor structure for high density FRAM, Dig",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "K."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "VLSI Technol"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "genre": [
      "Tech. Papers"
    ],
    "location": [
      "Lee, S.Y., Jung, D.J., Song, Y.J., Koo, B.J., Park, S.O., Cho, H.J., Oh, S.J., Hwang, D.S., Lee, S.I., Lee, J.K., Park, Y.S., Jung, I.S"
    ],
    "title": [
      "A FRAM technology using 1T1C and triple metal layers for high performance and high density FRAMs, Dig",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "141"
    ]
  },
  {
    "author": [
      {
        "family": "Miyakawa",
        "given": "T."
      },
      {
        "family": "Tanaka",
        "given": "S."
      },
      {
        "family": "Itoh",
        "given": "Y."
      },
      {
        "family": "Takeuchi",
        "given": "Y."
      },
      {
        "family": "Ogiwara",
        "given": "R."
      },
      {
        "family": "Doumae",
        "given": "S.M."
      },
      {
        "family": "Takenakal",
        "given": "H."
      },
      {
        "family": "Kunishima",
        "given": "I."
      },
      {
        "family": "Shuto",
        "given": "S."
      },
      {
        "family": "Hidaka",
        "given": "O."
      },
      {
        "family": "Ohtsuki",
        "given": "S."
      },
      {
        "family": "Tanaka",
        "given": "S.-I."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Solid-State Circuits Conf"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "genre": [
      "Tech. Papers"
    ],
    "title": [
      "A 0.5-mm 3 V 1T1C 1 Mb FRAM with a variable reference bitline voltage scheme using a fatigue-free reference capacitor, Dig",
      "IEEE Int"
    ],
    "type": "article-journal",
    "volume": [
      "104"
    ]
  },
  {
    "author": [
      {
        "family": "Kachi",
        "given": "T."
      },
      {
        "family": "Shoji",
        "given": "K."
      },
      {
        "family": "Yamashita",
        "given": "H."
      },
      {
        "family": "Kisu",
        "given": "T."
      },
      {
        "family": "Torii",
        "given": "K."
      },
      {
        "family": "Kumihashi",
        "given": "T."
      },
      {
        "family": "Fujisaki",
        "given": "Y."
      },
      {
        "family": "Yokoyama",
        "given": "N."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "VLSI Technol"
    ],
    "date": [
      "1998",
      "1998"
    ],
    "genre": [
      "Tech. Papers"
    ],
    "title": [
      "A scalable single-transistor/single-capacitor memory cell structure characterized by an angled-capacitor layout for megabit FeRAMs, Dig",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "126"
    ]
  },
  {
    "author": [
      {
        "family": "Durlam",
        "given": "M."
      },
      {
        "family": "Naji",
        "given": "P."
      },
      {
        "family": "Omair",
        "given": "A."
      },
      {
        "family": "DeHerrera",
        "given": "M."
      },
      {
        "family": "Calder",
        "given": "J."
      },
      {
        "family": "Slaughter",
        "given": "J.M."
      },
      {
        "family": "Engel",
        "given": "B."
      },
      {
        "family": "Rizzo",
        "given": "N."
      },
      {
        "family": "Grynkewich",
        "given": "G."
      },
      {
        "family": "Butcher",
        "given": "B."
      },
      {
        "family": "Tracy",
        "given": "C."
      },
      {
        "family": "Smith",
        "given": "K."
      },
      {
        "family": "Kyler",
        "given": "K."
      },
      {
        "family": "Ren",
        "given": "J."
      },
      {
        "family": "Molla",
        "given": "J."
      },
      {
        "family": "Feil",
        "given": "B."
      },
      {
        "family": "Williams",
        "given": "R."
      },
      {
        "family": "Tehrani",
        "given": "S."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "VLSI Circuits"
    ],
    "date": [
      "2002",
      "2002"
    ],
    "genre": [
      "Tech. Papers"
    ],
    "title": [
      "A low-power 1-Mbit MRAM based on 1T1MTJ bit cell integrated with copper interconnects, Dig",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "158"
    ]
  },
  {
    "author": [
      {
        "family": "Naji",
        "given": "P.K."
      },
      {
        "family": "Durlam",
        "given": "M."
      },
      {
        "family": "Tehrani",
        "given": "S."
      },
      {
        "family": "Calder",
        "given": "J."
      },
      {
        "family": "DeHerrera",
        "given": "M.F."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "IEEE Int. Solid-State Circuits Conf"
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "Tech. Papers 2001"
    ],
    "title": [
      "A 256-kb 3.0-V 1T1MTJ nonvolatile magnetoresistive RAM, Dig"
    ],
    "type": "article-journal",
    "volume": [
      "122"
    ]
  },
  {
    "author": [
      {
        "family": "Tehrani",
        "given": "S."
      },
      {
        "family": "Durlam",
        "given": "M."
      },
      {
        "family": "DeHerrera",
        "given": "M."
      },
      {
        "family": "Chen",
        "given": "E."
      },
      {
        "family": "Calder",
        "given": "J."
      },
      {
        "family": "Kerszykowski",
        "given": "G."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proc. 7th Biennial IEEE Nonvolatile Memory Technol. Conf"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "High-density pseudo spin valve magnetoresistive RAM"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "53."
    ],
    "note": [
      "www.ovonyx.com (Ovonyx Inc.)."
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Gill",
        "given": "M."
      },
      {
        "family": "Lowrey",
        "given": "T."
      },
      {
        "family": "Park",
        "given": "J."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "IEEE Int. Solid-State Circuits Conf"
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "Tech. Papers 2002"
    ],
    "title": [
      "Ovonic unified memory — a high-performance nonvolatile memory technology for stand-alone memory and embedded applications, Dig"
    ],
    "type": "article-journal",
    "volume": [
      "202"
    ]
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "S."
      },
      {
        "family": "Lowrey",
        "given": "T."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "Dig",
      "Electron. Devices Meet"
    ],
    "date": [
      "2001",
      "2001"
    ],
    "issue": [
      "5.1"
    ],
    "title": [
      "OUM—- a 180-nm nonvolatile memory cell element technology for stand-alone and embedded applications, Tech",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Maimon",
        "given": "J."
      },
      {
        "family": "Spall",
        "given": "E."
      },
      {
        "family": "Quinn",
        "given": "R."
      },
      {
        "family": "Schnur",
        "given": "S."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Proc. 2001 IEEE Aerosp"
    ],
    "date": [
      "2289"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Chalcogenide-based nonvolatile memory technology"
    ],
    "type": "paper-conference"
  },
  {
    "container-title": [
      "9:55 AM"
    ],
    "date": [
      "1951-11-10"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Fukuda",
        "given": "H."
      },
      {
        "family": "Okazaki",
        "given": "S."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "VLSI Technology"
    ],
    "date": [
      "1995",
      "1995"
    ],
    "genre": [
      "Tech. Papers"
    ],
    "title": [
      "Analysis of critical dimension control for optical-, EB-, and x-ray lithography below the 0.2-mm region, Dig",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "77"
    ]
  },
  {
    "author": [
      {
        "family": "Fritze",
        "given": "M."
      },
      {
        "family": "Chen",
        "given": "C.K."
      },
      {
        "family": "Astolfi",
        "given": "D.K."
      },
      {
        "family": "Yost",
        "given": "D.R."
      },
      {
        "family": "Burns",
        "given": "J.A."
      },
      {
        "family": "Chen",
        "given": "C.-L."
      },
      {
        "family": "Gouker",
        "given": "P.M."
      },
      {
        "family": "Suntharalingam",
        "given": "V."
      },
      {
        "family": "Wyatt",
        "given": "P.W."
      },
      {
        "family": "Keast",
        "given": "C.L."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Circuits Devices Mag"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "43,"
    ],
    "title": [
      "Enhanced resolution for future fabrication"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Harriott",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "366,"
    ],
    "title": [
      "Limits of lithography, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Brunner",
        "given": "T."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Electron. Devices Meet"
    ],
    "date": [
      "1997",
      "1997"
    ],
    "genre": [
      "Tech. Dig."
    ],
    "title": [
      "Pushing the limits of lithography for IC production",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Hove",
        "given": "L.",
        "particle": "Van den"
      },
      {
        "family": "Goethals",
        "given": "A.M."
      },
      {
        "family": "Ronse",
        "given": "K."
      },
      {
        "family": "Bavel",
        "given": "M.",
        "particle": "Van"
      },
      {
        "family": "Vandenberghe",
        "given": "G."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Dig",
      "Electron. Devices Meet"
    ],
    "date": [
      "2002",
      "2002"
    ],
    "title": [
      "Lithography for sub-90-nm applications, Tech",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Matsuo",
        "given": "T."
      },
      {
        "family": "Endo",
        "given": "M."
      },
      {
        "family": "Kishimura",
        "given": "S."
      },
      {
        "family": "Misaka",
        "given": "A."
      },
      {
        "family": "Sasago",
        "given": "M."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "Tech. Papers 2002 Symp."
    ],
    "publisher": [
      "VLSI Technol"
    ],
    "title": [
      "Lithography solution for 65-nm node system LSIs, Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Pugh",
        "given": "G."
      },
      {
        "family": "Canning",
        "given": "J."
      },
      {
        "family": "Roman",
        "given": "B."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proc. 1998 IEEE Custom IC Conf"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Impact of high-resolution lithography on IC mask design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zacharias",
        "given": "A."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans. Components, Hybrids, Manuf. Technol"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "118,"
    ],
    "title": [
      "X-ray lithography for integrated circuit development and manufacturing"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Murphy",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proc. 1989 Particle Accelerator Conf"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "757,"
    ],
    "title": [
      "X-ray lithography sources: a review"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Maldonado",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Rec. 1991 IEEE Particle Accelerator Conf"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "Overview of x-ray lithography at IBM using a compact storage ring, Conf"
    ],
    "type": "chapter",
    "volume": [
      "542"
    ]
  },
  {
    "author": [
      {
        "family": "Longo",
        "given": "R."
      },
      {
        "family": "Chaloux",
        "given": "S."
      },
      {
        "family": "Chen",
        "given": "A."
      },
      {
        "family": "Krasnoperova",
        "given": "A."
      },
      {
        "family": "Lee",
        "given": "S."
      },
      {
        "family": "Murphy",
        "given": "G."
      },
      {
        "family": "Thomas",
        "given": "A."
      },
      {
        "family": "Wasik",
        "given": "C."
      },
      {
        "family": "Weybright",
        "given": "M."
      },
      {
        "family": "Bronner",
        "given": "G."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "VLSI Technol"
    ],
    "date": [
      "1998",
      "1998"
    ],
    "genre": [
      "Tech. Papers"
    ],
    "title": [
      "An evaluation of x-ray lithography using a 0.175-mm (0.245-mm2 cell area) 1-Gb DRAM technology, Dig",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "82"
    ]
  },
  {
    "author": [
      {
        "family": "Nakayama",
        "given": "Y."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Papers",
      "Microprocesses NanoTechnol. Conf"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "title": [
      "Recent progress and future developments in EB mask writing for x-ray lithography, Dig",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Uchiyama",
        "given": "S."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proc",
      "Conf. Microelectronic Test Struct"
    ],
    "date": [
      "1998",
      "1998"
    ],
    "title": [
      "Current status and issues of x-ray masks",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "61"
    ]
  },
  {
    "author": [
      {
        "family": "Mizusawa",
        "given": "N."
      },
      {
        "family": "Uda",
        "given": "K."
      },
      {
        "family": "Tanaka",
        "given": "Y."
      },
      {
        "family": "Ohta",
        "given": "H."
      },
      {
        "family": "Watanabe",
        "given": "Y."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Papers",
      "Microprocesses NanoTechnol. Conf"
    ],
    "date": [
      "2000",
      "2000"
    ],
    "title": [
      "Technology and performance of x-ray stepper for volume production, Dig",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "108"
    ]
  },
  {
    "author": [
      {
        "family": "Fukuda",
        "given": "M."
      },
      {
        "family": "Taguchi",
        "given": "T."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Papers",
      "Conf"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "title": [
      "Performance of x-ray stepper for next-generation lithography, Dig",
      "Microprocesses NanoTechnol"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Harriott",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proc. 1999 Particle Accelerator Conf"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "SCALPEL: projection electron beam lithography"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Melngailis",
        "given": "J."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Microelectron. Symp"
    ],
    "date": [
      "1989"
    ],
    "title": [
      "Focused ion beam lithography and implantation, Proc. 8th Univ./ Gov./Ind"
    ],
    "type": "article-journal",
    "volume": [
      "70"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "Y.S."
      },
      {
        "family": "Hong",
        "given": "W."
      },
      {
        "family": "Woo",
        "given": "H.J."
      },
      {
        "family": "Choi",
        "given": "H.W."
      },
      {
        "family": "Kim",
        "given": "K.D."
      },
      {
        "family": "Lee",
        "given": "S."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Papers",
      "Microprocesses Nano-Technol. Conf"
    ],
    "date": [
      "2001",
      "2001"
    ],
    "title": [
      "Ion beam lithography using membrane masks, Dig",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "148"
    ]
  },
  {
    "author": [
      {
        "family": "Buchmann",
        "given": "L.-M."
      },
      {
        "family": "Schnakenberg",
        "given": "U."
      },
      {
        "family": "Torkler",
        "given": "M."
      },
      {
        "family": "Loschner",
        "given": "H."
      },
      {
        "family": "Stengl",
        "given": "G."
      },
      {
        "family": "Traher",
        "given": "C."
      },
      {
        "family": "Fallmann",
        "given": "W."
      },
      {
        "family": "Stangl",
        "given": "G."
      },
      {
        "family": "Cekan",
        "given": "E."
      }
    ],
    "container-title": [
      "Proc. 1992 IEEE Micro Electro Mech"
    ],
    "date": [
      "1951-11-10",
      "1992"
    ],
    "publisher": [
      "Syst"
    ],
    "title": [
      "9:55 AM Design and Layout 633 19",
      "Lithography with high depth of focus by an ion projection system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paek",
        "given": "S.W."
      },
      {
        "family": "Park",
        "given": "S.-H."
      },
      {
        "family": "Lee",
        "given": "H.Y."
      },
      {
        "family": "Chung",
        "given": "H.B."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Int. Microprocesses NanoTechnol. Conf"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Sub-0.1-mm patterning characteristics of inorganic resists by focused-ion-beam lithography, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "129"
    ]
  },
  {
    "author": [
      {
        "family": "Melngailis",
        "given": "J."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proc. 2001 Particle Accelerator Conf., 76"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Ion sources for nanofabrication and high resolution lithography"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "22."
    ],
    "note": [
      "www.shipley.com (Shipley Company)."
    ],
    "type": null
  },
  {
    "citation-number": [
      "23."
    ],
    "note": [
      "www.dupont.com (Dupont Corporation)."
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sarantopoulou",
        "given": "E."
      },
      {
        "family": "Cefalas",
        "given": "A.C."
      },
      {
        "family": "Gogolides",
        "given": "E."
      },
      {
        "family": "Argitis",
        "given": "P."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Conf. Lasers Electro-Opt"
    ],
    "date": [
      "2000",
      "2000"
    ],
    "title": [
      "Photoresist polymeric materials for 157-nm photolithography, Dig",
      "Eur"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Kishimura",
        "given": "S."
      },
      {
        "family": "Endo",
        "given": "M."
      },
      {
        "family": "Sasago",
        "given": "M."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "VLSI Technol"
    ],
    "date": [
      "2001",
      "2001"
    ],
    "genre": [
      "Tech. Papers"
    ],
    "title": [
      "High-performance 157-nm resist based on fluorine-containing polymer, Dig",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Kishimura",
        "given": "S."
      },
      {
        "family": "Sasago",
        "given": "M."
      },
      {
        "family": "Shirai",
        "given": "M."
      },
      {
        "family": "Tsunooka",
        "given": "M."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Int. Microprocesses NanoTechnol. Conf"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Approach of various polymers to 157-nm single-layer resists, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "104"
    ]
  },
  {
    "citation-number": [
      "27."
    ],
    "publisher": [
      "ASML Holding"
    ],
    "type": "book",
    "url": [
      "www.asml.com"
    ]
  },
  {
    "citation-number": [
      "28."
    ],
    "note": [
      "www.canon.com (Canon Incorporated)."
    ],
    "type": null
  },
  {
    "citation-number": [
      "29."
    ],
    "note": [
      "www.nikon.com (Nikon Corporation)."
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Misaka",
        "given": "A."
      },
      {
        "family": "Matsuo",
        "given": "T."
      },
      {
        "family": "Sasago",
        "given": "M."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "VLSI Technol"
    ],
    "date": [
      "2002",
      "2002"
    ],
    "genre": [
      "Tech. Papers"
    ],
    "title": [
      "Super-resolution enhancement method with phase-shifting mask available for random patterns, Dig",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "200"
    ]
  },
  {
    "author": [
      {
        "family": "Stulen",
        "given": "R.H."
      },
      {
        "family": "Sweeney",
        "given": "D.W."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE J. Quantum Electron"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "694,"
    ],
    "title": [
      "Extreme ultraviolet lithography"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Gwyn",
        "given": "C.W."
      },
      {
        "family": "Stulen",
        "given": "R.H."
      },
      {
        "family": "Sweeney",
        "given": "D.W."
      },
      {
        "family": "Attwood",
        "given": "D.T."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "J. Vac. Sci. Technol. B"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "3142,"
    ],
    "title": [
      "Extreme ultraviolet lithography"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Owa",
        "given": "S."
      },
      {
        "family": "Shiraishi",
        "given": "N."
      },
      {
        "family": "Omura",
        "given": "Y."
      },
      {
        "family": "Aoki",
        "given": "T."
      },
      {
        "family": "Matsumoto",
        "given": "Y."
      },
      {
        "family": "Hatasawa",
        "given": "M."
      },
      {
        "family": "Mori",
        "given": "T."
      },
      {
        "family": "Tanaka",
        "given": "I."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proc",
      "Microprocesses NanoTechnol. Conf"
    ],
    "date": [
      "2001",
      "2001"
    ],
    "title": [
      "Development of F2 exposure tools",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "308"
    ]
  },
  {
    "citation-number": [
      "34."
    ],
    "type": null,
    "url": [
      "www.mosis.org (MOSIS)."
    ]
  },
  {
    "author": [
      {
        "family": "Pina",
        "given": "C."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Conf. Microelectron. Syst. Educ"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "title": [
      "Low cost IC prototyping from the MOSIS Service, Proc",
      "IEEE Int"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "citation-number": [
      "36."
    ],
    "note": [
      "“Magic” CAD layout tool)."
    ],
    "type": null,
    "url": [
      "www.research.digital.com/wrl/projects/magic/magic.html"
    ]
  },
  {
    "citation-number": [
      "37."
    ],
    "note": [
      "www.cadence.com (Cadence CAD layout tool)."
    ],
    "type": null
  },
  {
    "citation-number": [
      "38."
    ],
    "note": [
      "www.mentor.com (Mentor Graphics CAD layout tool)."
    ],
    "type": null
  },
  {
    "citation-number": [
      "39."
    ],
    "note": [
      "www.synopsys.com (Synopsys CAD layout tool)."
    ],
    "type": null
  },
  {
    "citation-number": [
      "40."
    ],
    "note": [
      "www.avanticorp.com (Avant! CAD layout tool)."
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Eriksson",
        "given": "H."
      },
      {
        "family": "Larsson–Edefors",
        "given": "P."
      },
      {
        "family": "Henriksson",
        "given": "T."
      },
      {
        "family": "Svensson",
        "given": "C."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Proc. 2003 Asia S. Pac. Design Automation Conf., 507"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Full-custom vs. standard-cell design flow an adder case study"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Koike",
        "given": "K."
      },
      {
        "family": "Kawai",
        "given": "K."
      },
      {
        "family": "Onozawa",
        "given": "A."
      },
      {
        "family": "Takei",
        "given": "Y."
      },
      {
        "family": "Kobayashi",
        "given": "Y."
      },
      {
        "family": "Ichino",
        "given": "H."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "1536,"
    ],
    "title": [
      "High-speed, low-power, bipolar standard cell design methodology for Gbit/s signal processing"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "S."
      },
      {
        "family": "Marek–Sadowska",
        "given": "M."
      },
      {
        "family": "Kuh",
        "given": "E.S."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Proc. 27th ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1990"
    ],
    "title": [
      "Delay and area optimization in standard-cell design"
    ],
    "type": "paper-conference",
    "volume": [
      "349"
    ]
  },
  {
    "container-title": [
      "9:55 AM"
    ],
    "date": [
      "1951-11-10"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "634"
    ],
    "title": [
      "Digital Integrated Circuits: Analysis and Design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ramachandran",
        "given": "K."
      },
      {
        "family": "Cordell",
        "given": "R.R."
      },
      {
        "family": "Daly",
        "given": "D.F."
      },
      {
        "family": "Deutsch",
        "given": "D.N."
      },
      {
        "family": "Kwan",
        "given": "A.F."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "Proc. 1990 IEEE Custom IC Conf., 16.1/1, 1990; Integrated Circuits Conference"
    ],
    "date": [
      "1990"
    ],
    "title": [
      "SYMCELL — a symbolic standard cell design system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vygen",
        "given": "J."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Proc",
      "Automation Test Eur"
    ],
    "date": [
      "1998",
      "1998"
    ],
    "title": [
      "Algorithms for detailed placement of standard cells",
      "Design"
    ],
    "type": "article-journal",
    "volume": [
      "321"
    ]
  },
  {
    "author": [
      {
        "family": "Prasad",
        "given": "R.K."
      },
      {
        "family": "Koren",
        "given": "I."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Proc. 2000 IEEE Int. Symp. Defect Fault Tolerance VLSI Syst"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "The effect of placement on yield for standard cell designs"
    ],
    "type": "paper-conference",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "K."
      },
      {
        "family": "Song",
        "given": "M."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Conf. Electron., Circuits Syst"
    ],
    "date": [
      "2000",
      "2000"
    ],
    "publisher": [
      "ICECS"
    ],
    "title": [
      "Design of novel macro-cells for next generation ASIC cell library, Proc. 7th Int"
    ],
    "type": "article-journal",
    "volume": [
      "320"
    ]
  },
  {
    "author": [
      {
        "family": "Dash",
        "given": "R.K."
      },
      {
        "family": "Pramod",
        "given": "T."
      },
      {
        "family": "Vasudevan",
        "given": "V."
      },
      {
        "family": "Ramakrishna",
        "given": "M."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Proc. 13th Int. Conf"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "VLSI Design"
    ],
    "title": [
      "A transistor level placement tool for custom cell generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shanbhag",
        "given": "A."
      },
      {
        "family": "Danda",
        "given": "S."
      },
      {
        "family": "Sherwani",
        "given": "N."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Proc. 4th Great Lakes Symp. VLSI"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Floorplanning for mixed macro block and standard cell designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Upton",
        "given": "M."
      },
      {
        "family": "Samii",
        "given": "K."
      },
      {
        "family": "Sugiyama",
        "given": "S."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Proc. 27th ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1990"
    ],
    "title": [
      "Integrated placement for mixed macro cell and standard cell designs"
    ],
    "type": "paper-conference",
    "volume": [
      "32"
    ]
  },
  {
    "container-title": [
      "9:55 AM"
    ],
    "date": [
      "1951-11-10"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "G.R."
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Blackwell",
      "Boca Raton, FL"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "References 1",
      "The Electronic Packaging Handbook, CRC Press in cooperation with"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "2."
    ],
    "title": [
      "www.jedec.org (Joint Electron Device Engineering Council, or JEDEC"
    ],
    "type": null
  },
  {
    "citation-number": [
      "3."
    ],
    "publisher": [
      "Institute of Electrical and Electronics Engineers"
    ],
    "type": "book",
    "url": [
      "www.ieee.org"
    ]
  },
  {
    "citation-number": [
      "4."
    ],
    "note": [
      "www.intel.com (Intel Corporation)."
    ],
    "type": null
  },
  {
    "citation-number": [
      "5."
    ],
    "note": [
      "www.altera.com (Altera Corporation)."
    ],
    "type": null
  },
  {
    "container-title": [
      "9:55 AM"
    ],
    "date": [
      "1951-11-10"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "660"
    ],
    "title": [
      "Digital Integrated Circuits: Analysis and Design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Howell",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Int. Reliability Phys. Symp"
    ],
    "date": [
      "1981"
    ],
    "title": [
      "Reliability study of plastic encapsulated copper lead frame epoxy die attach packaging system, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "104"
    ]
  },
  {
    "author": [
      {
        "family": "Levinthal",
        "given": "D.S."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Int"
    ],
    "date": [
      "1979-04"
    ],
    "title": [
      "Semiconductor packaging trends, Semicond"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Peng Yeoh",
        "given": "H.P."
      },
      {
        "family": "Lii",
        "given": "M.-L."
      },
      {
        "family": "Sankman",
        "given": "B."
      },
      {
        "family": "Azimi",
        "given": "H."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Packag. Technol. Conf"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Flip chip pin grid array (FC-PGA) packaging technology, Proc. 3rd Electron"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Miwa",
        "given": "T."
      },
      {
        "family": "Otsuka",
        "given": "K."
      },
      {
        "family": "Shirai",
        "given": "Y."
      },
      {
        "family": "Matsunaga",
        "given": "T."
      },
      {
        "family": "Tsuboi",
        "given": "T."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proc. 41st Electron. Components Technol. Conf"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "High reliability and low cost in plastic PGA package with high performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Knausenberger",
        "given": "W."
      },
      {
        "family": "Teneketges",
        "given": "N."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Trans. Hybrids, Manuf. Technol"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "298,"
    ],
    "title": [
      "High pinout IC packaging and the density advantage of surface mounting components"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Mattei",
        "given": "C."
      },
      {
        "family": "Agrawal",
        "given": "A.P."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proc. 47th Electron. Components Technol. Conf., 1087"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Electrical characterization of BGA packages"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "P."
      },
      {
        "family": "McShane",
        "given": "M."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proc. 1991 Int. Symp"
    ],
    "date": [
      "1991"
    ],
    "publisher": [
      "VLSI Technol., Syst., Appl"
    ],
    "title": [
      "Approaches to high pin count and high power surface mount packages"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Freyman",
        "given": "B."
      },
      {
        "family": "Marrs",
        "given": "R."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proc",
      "Int. Electron. Manuf. Technol. Symp"
    ],
    "date": [
      "1993",
      "1993"
    ],
    "title": [
      "Ball grid array (BGA): the new standard for high I/O surface mount packages",
      "Jpn"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "S.T."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proc. 16TH IEEE/CPMT Int",
      "Electron. Manuf. Technol. Symp"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Ball grid array assembly issues in manufacturing"
    ],
    "type": "article-journal",
    "volume": [
      "347"
    ]
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "P."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1997-08"
    ],
    "pages": [
      "36,"
    ],
    "title": [
      "Chip-scale packaging"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Okuno",
        "given": "A."
      },
      {
        "family": "Fujita",
        "given": "N."
      },
      {
        "family": "Ishikana",
        "given": "Y."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proc. 49th Electron. Components Technol. Conf., 1201"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Low cost and high reliability extremity CSP packaging technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Elenius",
        "given": "P."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Packag. Technol. Conf"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "The ultra CSPTM wafer scale package, Proc. 2nd Electron"
    ],
    "type": "article-journal",
    "volume": [
      "83"
    ]
  },
  {
    "author": [
      {
        "family": "Arnold",
        "given": "R."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "DCA), Proc. 50th Electron. Components Technol. Conf"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Chip scale package versus direct chip attach (CSP vs"
    ],
    "type": "paper-conference",
    "volume": [
      "822"
    ]
  },
  {
    "author": [
      {
        "family": "Bauer",
        "given": "C.E."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proc. 2nd IEMT/IMC Symp"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Micro/chip scale packages and the semiconductor industry road map"
    ],
    "type": "paper-conference",
    "volume": [
      "302"
    ]
  },
  {
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Intel Corporation application note"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Intel flash memory chip scale package user guide"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rochat",
        "given": "G."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proc. 17th IEEE/CPMT Int. Electron. Manuf. Technol. Symp"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "COB and COC for low cost and high density package"
    ],
    "type": "paper-conference",
    "volume": [
      "109"
    ]
  },
  {
    "author": [
      {
        "family": "Ganasan",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proc. 49th Electron. Components Technol. Conf"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Chip on chip (COC) and chip on board (COB) assembly on flex rigid printed circuit assemblies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Santeusanio",
        "given": "D."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Electro"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "pages": [
      "87,"
    ],
    "title": [
      "Bare die tape and reel for high volume manufacturing, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Fillion",
        "given": "R."
      },
      {
        "family": "Burdick",
        "given": "B."
      },
      {
        "family": "Shaddock",
        "given": "D."
      },
      {
        "family": "Piacente",
        "given": "P."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proc. 47th Electron. Components Technol. Conf"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Chip scale packaging using chip-on-flex technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "O’Malley",
        "given": "G."
      },
      {
        "family": "Giesler",
        "given": "J."
      },
      {
        "family": "Machuga",
        "given": "S."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Components Technol. Conf"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "The importance of material selection for flip-chip on-board assemblies, Proc. 44th Electron"
    ],
    "type": "article-journal",
    "volume": [
      "387"
    ]
  },
  {
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Micron Technology, Inc. technical note"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Understanding the quality and reliability requirements for bare die applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Charles",
        "given": "H.K."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proc. 13th IEEE/CHMT Electron. Manuf. Technol. Symp"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "Packaging with multichip modules"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vasquez",
        "given": "B."
      },
      {
        "family": "Tippins",
        "given": "F."
      }
    ],
    "container-title": [
      "Int. Integrated Reliability Workshop Final Rep"
    ],
    "date": [
      "1951-11-10",
      "1993"
    ],
    "title": [
      "9:55 AM Integrated Circuit Packages 661 28",
      "Multichip modules: packaging solutions for size performance integration"
    ],
    "type": "article-journal",
    "volume": [
      "215"
    ]
  },
  {
    "author": [
      {
        "family": "Crowley",
        "given": "R.T."
      },
      {
        "family": "Vardaman",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proc",
      "Conf. Multichip Modules"
    ],
    "date": [
      "1994",
      "1994"
    ],
    "title": [
      "3-D multichip packaging for memory modules",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "474"
    ]
  },
  {
    "author": [
      {
        "family": "Simsek",
        "given": "A."
      },
      {
        "family": "Reichl",
        "given": "H."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE 7th Top. Meet. Electr. Performance Electron. Packag"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Evaluation and optimization of MCM-BGA packages, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "132"
    ]
  },
  {
    "author": [
      {
        "family": "Iqbal",
        "given": "A."
      },
      {
        "family": "Swaminathan",
        "given": "M."
      },
      {
        "family": "Nealon",
        "given": "M."
      },
      {
        "family": "Omer",
        "given": "A."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proc. 1993 IEEE Multi-Chip Module Conf"
    ],
    "date": [
      "1993"
    ],
    "editor": [
      {
        "given": "M.C.M.-D."
      },
      {
        "family": "technologies",
        "given": "M.C.M.-D./C."
      }
    ],
    "title": [
      "Design trade-offs among MCM-C"
    ],
    "type": "paper-conference",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "P."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Conf. Multichip Modules"
    ],
    "date": [
      "1994",
      "1994"
    ],
    "title": [
      "MCM-L product development process for low-cost MCMs, Proc",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "449"
    ]
  },
  {
    "author": [
      {
        "family": "Begay",
        "given": "M.J."
      },
      {
        "family": "Cantwell",
        "given": "R."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proc",
      "Conf. Multichip Modules"
    ],
    "date": [
      "1994",
      "1994"
    ],
    "title": [
      "MCM-L cost model and application case study",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "332"
    ]
  },
  {
    "author": [
      {
        "family": "Cokely",
        "given": "D."
      },
      {
        "family": "Strittmatter",
        "given": "C."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proc",
      "Conf. Multichip Modules"
    ],
    "date": [
      "1994",
      "1994"
    ],
    "title": [
      "Redefining the economics of MCM applications",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "306"
    ]
  },
  {
    "author": [
      {
        "family": "Pecht",
        "given": "M.G."
      },
      {
        "family": "Agarwal",
        "given": "R."
      },
      {
        "family": "McCluskey",
        "given": "P."
      },
      {
        "family": "Dishongh",
        "given": "T."
      },
      {
        "family": "Javadpour",
        "given": "S."
      },
      {
        "family": "Mahajan",
        "given": "R."
      }
    ],
    "citation-number": [
      "35."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Electronic Packaging Materials and Their Properties"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Andrews",
        "given": "J."
      },
      {
        "family": "Mahalingam",
        "given": "L."
      },
      {
        "family": "Berg",
        "given": "H."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IEEE Trans. Components, Hybrids, Manuf. Technol"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "455,"
    ],
    "title": [
      "Thermal characteristics of 16- and 40-pin plastic DIPs"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Mulgaonker",
        "given": "S."
      },
      {
        "family": "Chambers",
        "given": "B."
      },
      {
        "family": "Mahalingam",
        "given": "M."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Thermal Meas. Manage. Symp"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "An assessment of the thermal performance of the PBGA family, 11th IEEE Semicond"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Edwards",
        "given": "D."
      },
      {
        "family": "Hwang",
        "given": "M."
      },
      {
        "family": "Stearns",
        "given": "B."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proc. 10th IEEE/CPMT Semicond",
      "Thermal Meas. Manage. Symp"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Thermal enhancement of IC packages"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Gallo",
        "given": "A.A."
      },
      {
        "family": "Munamarty",
        "given": "R."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "IEEE Trans. Reliability"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "362,"
    ],
    "title": [
      "Popcorning: a failure mechanism in plasticencapsulated microcircuits"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Ahn",
        "given": "S.-H."
      },
      {
        "family": "Kwon",
        "given": "Y.-S."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IEEE Trans. Components, Packag. Manuf. Technol., Part B: Adv. Packag"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "491,"
    ],
    "title": [
      "Popcorn phenomena in a ball grid array package"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Gannamani",
        "given": "R."
      },
      {
        "family": "Pecht",
        "given": "M."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "IEEE Trans. Components, Packag. Manuf. Technol, Part A"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "194,"
    ],
    "title": [
      "An experimental study of popcorning in plastic encapsulated microcircuits"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Alpern",
        "given": "P."
      },
      {
        "family": "Lee",
        "given": "K.C."
      },
      {
        "family": "Dudek",
        "given": "R."
      },
      {
        "family": "Tilgner",
        "given": "R."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE Trans. Components Packag. Technol"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "301,"
    ],
    "title": [
      "A simple model for the mode I popcorn effect for IC packages with copper leadframe"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Alpern",
        "given": "P."
      },
      {
        "family": "Dudek",
        "given": "R."
      },
      {
        "family": "Schmidt",
        "given": "R."
      },
      {
        "family": "Wicher",
        "given": "V."
      },
      {
        "family": "Tilgner",
        "given": "R."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE Trans. Components Packag. Technol"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "56,"
    ],
    "title": [
      "On the mode II popcorn effect in thin packages"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Pecht",
        "given": "M."
      }
    ],
    "citation-number": [
      "44."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Integrated Circuit, Hybrid and Multichip Module Package Design Guidelines: A Focus on Reliability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ghandhi",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "45."
    ],
    "date": [
      "1994"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "VLSI Fabrication Principles"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ghandhi",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "46."
    ],
    "date": [
      "1968"
    ],
    "location": [
      "Malabar, FL"
    ],
    "publisher": [
      "Krieger"
    ],
    "title": [
      "The Theory and Practice of Microelectronics, Robert E"
    ],
    "type": "book"
  },
  {
    "date": [
      "1951-11-10"
    ],
    "note": [
      "Page 663 Monday, November 10, 2003 9:55 AM"
    ],
    "type": null
  },
  {
    "citation-number": [
      "684"
    ],
    "title": [
      "Digital Integrated Circuits: Analysis and Design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kaga",
        "given": "T."
      },
      {
        "literal": "Klemens, F., 389 Kaloyeros, A., 540 Knausenberger, W., 660 Kalter, H.L."
      },
      {
        "family": "Kanda",
        "given": "K."
      },
      {
        "family": "Kanetani",
        "given": "K."
      },
      {
        "given": "Kang"
      },
      {
        "family": "Kobayashi",
        "given": "Y."
      }
    ],
    "container-title": [
      "K.M",
      "P.K",
      "H.K"
    ],
    "issue": [
      ""
    ],
    "note": [
      "419 Kleiman, R., 389 Kagisawa, A., 42, 420 Klein, M.F., 253 Kahng, A.B., 42 Kleinhenz, R., 604 Kahng,",
      "633 Kanuma, A., 254 Koburger, C.W., 604 Kao, J.T., 419 Kofron, P., 540 Kapoor, A.K., 113 Koh, Y.-H., 420 Karlsson, O., 420 Koike, H., 604 Karwoski, S.M., 480 Koike, K., 633 Katsumata, Y., 114 Koo, B.J., 606 Kawaguchi, H., 420 Korea, 3 1951_book.fm Page 685 Monday, November 10, 2003 9:55 AM"
    ],
    "pages": [
      "286",
      "604",
      "605",
      "604"
    ],
    "title": [
      "604 known good die, 652",
      "605 Ko",
      "254 Ko"
    ],
    "type": "article-journal",
    "volume": [
      "D",
      "42",
      "286",
      "42, 389"
    ]
  },
  {
    "author": [
      {
        "family": "Lage",
        "given": "C."
      }
    ],
    "note": [
      "603 Levy, S., 605 Lai, S., 605, 606 Li, G.-P., 114, 253 land, 639, 654 Li, H.W., 42 Landrault, C., 540 Li, P., 540 Lang, C.-I., 540 Li, X., 43 Large-scale integration, 5 Li, Y., 605 Larsson-Edefors, P., 633 lifetime, 51 Lasky, J., 420 lifetime killers, 54 Lasky, J.B., 604 Lii, M.-L., 660 latch-up, 612, 619 Lilienfeld, J.E., 1, 41 lateral pnp transistor, 106 Lim, J., 421 lattice constant, 46, 663 Lin, C.H., 421 Lau, K.T., 421 Lin, M.-R., 389 law of the junction, 68 Lin, M.P., 389 layout and design rules, 610 Lin, P., 660 METAL1, 612 Lin, S., 633 METAL2, 612 Lin-Hendel, C.G., 540 MOSFETs, 614 Liou, F.T., 421 POLY1, 612 lithography, 2, 607 resistors, 617 Liu, F., 421 layout tools, 619 Liu, J., 421 Ldi/dt problem, 530 Liu, S.T., 421"
    ],
    "type": null
  },
  {
    "citation-number": [
      "686"
    ],
    "title": [
      "Digital Integrated Circuits: Analysis and Design"
    ],
    "type": null
  },
  {
    "citation-number": [
      "688"
    ],
    "title": [
      "Digital Integrated Circuits: Analysis and Design"
    ],
    "type": null
  },
  {
    "citation-number": [
      "690"
    ],
    "title": [
      "Digital Integrated Circuits: Analysis and Design"
    ],
    "type": null
  },
  {
    "citation-number": [
      "694"
    ],
    "title": [
      "Digital Integrated Circuits: Analysis and Design"
    ],
    "type": null
  },
  {
    "citation-number": [
      "696"
    ],
    "title": [
      "Digital Integrated Circuits: Analysis and Design"
    ],
    "type": null
  },
  {
    "citation-number": [
      "698"
    ],
    "title": [
      "Digital Integrated Circuits: Analysis and Design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Yamakoshi",
        "given": "K."
      }
    ],
    "pages": [
      "541"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Yamashita",
        "given": "H."
      }
    ],
    "note": [
      "606 Zampardi, P.J., 447 Yamazaki, T., 42, 447 Zeitzoff, P.M., 42 Yang, J.-W., 420 Zeller, C., 604 Yang, L., 254, 605 zener breakdown, 73 Yanyang, X., 480 Zhang, R., 421 Yau, L.D., 286 Ziai, K., 253 Yeh, P., 420 Zicherman, D., 447 Yeh, P.C., 421 zig-zag in-line package, 637 Yeh, W.K., 421 zinc blende structure, 45 Yi, J.H., 389 ZIP, 637 Yieh, E., 540 Zorian, Y., 42 yield, 3, 30, 41 Zwonik, R., 43 1951_book.fm Page 700 Monday, November 10, 2003 9:55 AM"
    ],
    "type": null
  }
]
