{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548233692260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548233692264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 23 09:54:52 2019 " "Processing started: Wed Jan 23 09:54:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548233692264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548233692264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off voziloLabirint -c voziloLabirint " "Command: quartus_map --read_settings_files=on --write_settings_files=off voziloLabirint -c voziloLabirint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548233692265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548233692831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548233692831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx " "Found entity 1: UART_Tx" {  } { { "UART_Tx.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/UART_Tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548233705209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548233705209 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hcsr04.v(24) " "Verilog HDL information at hcsr04.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "hcsr04.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/hcsr04.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1548233705213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hcsr04.v 1 1 " "Found 1 design units, including 1 entities, in source file hcsr04.v" { { "Info" "ISGN_ENTITY_NAME" "1 hcsr04 " "Found entity 1: hcsr04" {  } { { "hcsr04.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/hcsr04.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548233705213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548233705213 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PWM_generator.v(13) " "Verilog HDL information at PWM_generator.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "PWM_generator.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/PWM_generator.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1548233705217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_generator " "Found entity 1: PWM_generator" {  } { { "PWM_generator.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/PWM_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548233705217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548233705217 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "algoritamKretanja.v(99) " "Verilog HDL information at algoritamKretanja.v(99): always construct contains both blocking and non-blocking assignments" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 99 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1548233705221 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "algoritamKretanja.v(124) " "Verilog HDL information at algoritamKretanja.v(124): always construct contains both blocking and non-blocking assignments" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 124 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1548233705221 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "algoritamKretanja.v(305) " "Verilog HDL information at algoritamKretanja.v(305): always construct contains both blocking and non-blocking assignments" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 305 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1548233705221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pravo PRAVO algoritamKretanja.v(29) " "Verilog HDL Declaration information at algoritamKretanja.v(29): object \"pravo\" differs only in case from object \"PRAVO\" in the same scope" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548233705221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "algoritamkretanja.v 1 1 " "Found 1 design units, including 1 entities, in source file algoritamkretanja.v" { { "Info" "ISGN_ENTITY_NAME" "1 algoritamKretanja " "Found entity 1: algoritamKretanja" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548233705221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548233705221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548233705225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548233705225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548233705317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx UART_Tx:UART_Transmitter " "Elaborating entity \"UART_Tx\" for hierarchy \"UART_Tx:UART_Transmitter\"" {  } { { "TOP.v" "UART_Transmitter" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/TOP.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548233705403 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_TX_Active UART_Tx.v(22) " "Verilog HDL or VHDL warning at UART_Tx.v(22): object \"r_TX_Active\" assigned a value but never read" {  } { { "UART_Tx.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/UART_Tx.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548233705431 "|TOP|UART_Tx:UART_Transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 UART_Tx.v(55) " "Verilog HDL assignment warning at UART_Tx.v(55): truncated value with size 32 to match size of target (13)" {  } { { "UART_Tx.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/UART_Tx.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705431 "|TOP|UART_Tx:UART_Transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 UART_Tx.v(73) " "Verilog HDL assignment warning at UART_Tx.v(73): truncated value with size 32 to match size of target (13)" {  } { { "UART_Tx.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/UART_Tx.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705431 "|TOP|UART_Tx:UART_Transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART_Tx.v(83) " "Verilog HDL assignment warning at UART_Tx.v(83): truncated value with size 32 to match size of target (3)" {  } { { "UART_Tx.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/UART_Tx.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705431 "|TOP|UART_Tx:UART_Transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 UART_Tx.v(103) " "Verilog HDL assignment warning at UART_Tx.v(103): truncated value with size 32 to match size of target (13)" {  } { { "UART_Tx.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/UART_Tx.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705431 "|TOP|UART_Tx:UART_Transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "algoritamKretanja algoritamKretanja:AK " "Elaborating entity \"algoritamKretanja\" for hierarchy \"algoritamKretanja:AK\"" {  } { { "TOP.v" "AK" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/TOP.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548233705435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 algoritamKretanja.v(91) " "Verilog HDL assignment warning at algoritamKretanja.v(91): truncated value with size 20 to match size of target (8)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705439 "|TOP|algoritamKretanja:AK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 algoritamKretanja.v(96) " "Verilog HDL assignment warning at algoritamKretanja.v(96): truncated value with size 20 to match size of target (8)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705439 "|TOP|algoritamKretanja:AK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 algoritamKretanja.v(103) " "Verilog HDL assignment warning at algoritamKretanja.v(103): truncated value with size 32 to match size of target (6)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705443 "|TOP|algoritamKretanja:AK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 algoritamKretanja.v(104) " "Verilog HDL assignment warning at algoritamKretanja.v(104): truncated value with size 20 to match size of target (8)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705443 "|TOP|algoritamKretanja:AK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 8 algoritamKretanja.v(108) " "Verilog HDL assignment warning at algoritamKretanja.v(108): truncated value with size 14 to match size of target (8)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705443 "|TOP|algoritamKretanja:AK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 algoritamKretanja.v(117) " "Verilog HDL assignment warning at algoritamKretanja.v(117): truncated value with size 20 to match size of target (8)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705443 "|TOP|algoritamKretanja:AK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 algoritamKretanja.v(129) " "Verilog HDL assignment warning at algoritamKretanja.v(129): truncated value with size 32 to match size of target (27)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705443 "|TOP|algoritamKretanja:AK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 algoritamKretanja.v(149) " "Verilog HDL assignment warning at algoritamKretanja.v(149): truncated value with size 32 to match size of target (27)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705447 "|TOP|algoritamKretanja:AK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 algoritamKretanja.v(280) " "Verilog HDL assignment warning at algoritamKretanja.v(280): truncated value with size 32 to match size of target (1)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705451 "|TOP|algoritamKretanja:AK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 algoritamKretanja.v(178) " "Verilog HDL assignment warning at algoritamKretanja.v(178): truncated value with size 32 to match size of target (27)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705451 "|TOP|algoritamKretanja:AK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 algoritamKretanja.v(202) " "Verilog HDL assignment warning at algoritamKretanja.v(202): truncated value with size 32 to match size of target (27)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705459 "|TOP|algoritamKretanja:AK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 algoritamKretanja.v(219) " "Verilog HDL assignment warning at algoritamKretanja.v(219): truncated value with size 32 to match size of target (27)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705459 "|TOP|algoritamKretanja:AK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 algoritamKretanja.v(236) " "Verilog HDL assignment warning at algoritamKretanja.v(236): truncated value with size 32 to match size of target (27)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705459 "|TOP|algoritamKretanja:AK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 algoritamKretanja.v(254) " "Verilog HDL assignment warning at algoritamKretanja.v(254): truncated value with size 32 to match size of target (27)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705463 "|TOP|algoritamKretanja:AK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 algoritamKretanja.v(310) " "Verilog HDL assignment warning at algoritamKretanja.v(310): truncated value with size 32 to match size of target (17)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705463 "|TOP|algoritamKretanja:AK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 algoritamKretanja.v(336) " "Verilog HDL assignment warning at algoritamKretanja.v(336): truncated value with size 32 to match size of target (22)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705467 "|TOP|algoritamKretanja:AK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 algoritamKretanja.v(351) " "Verilog HDL assignment warning at algoritamKretanja.v(351): truncated value with size 32 to match size of target (27)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705467 "|TOP|algoritamKretanja:AK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 algoritamKretanja.v(354) " "Verilog HDL assignment warning at algoritamKretanja.v(354): truncated value with size 32 to match size of target (22)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705467 "|TOP|algoritamKretanja:AK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 algoritamKretanja.v(378) " "Verilog HDL assignment warning at algoritamKretanja.v(378): truncated value with size 32 to match size of target (27)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705467 "|TOP|algoritamKretanja:AK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 algoritamKretanja.v(381) " "Verilog HDL assignment warning at algoritamKretanja.v(381): truncated value with size 32 to match size of target (22)" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705467 "|TOP|algoritamKretanja:AK"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "algoritamKretanja.v(307) " "Verilog HDL Case Statement information at algoritamKretanja.v(307): all case item expressions in this case statement are onehot" {  } { { "algoritamKretanja.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/algoritamKretanja.v" 307 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1548233705467 "|TOP|algoritamKretanja:AK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hcsr04 hcsr04:UltrasonicR " "Elaborating entity \"hcsr04\" for hierarchy \"hcsr04:UltrasonicR\"" {  } { { "TOP.v" "UltrasonicR" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/TOP.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548233705575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 hcsr04.v(26) " "Verilog HDL assignment warning at hcsr04.v(26): truncated value with size 32 to match size of target (22)" {  } { { "hcsr04.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/hcsr04.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705599 "|TOP|hcsr04:UltrasonicR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 hcsr04.v(33) " "Verilog HDL assignment warning at hcsr04.v(33): truncated value with size 32 to match size of target (20)" {  } { { "hcsr04.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/hcsr04.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705599 "|TOP|hcsr04:UltrasonicR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_generator PWM_generator:PWM " "Elaborating entity \"PWM_generator\" for hierarchy \"PWM_generator:PWM\"" {  } { { "TOP.v" "PWM" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/TOP.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548233705603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 PWM_generator.v(15) " "Verilog HDL assignment warning at PWM_generator.v(15): truncated value with size 32 to match size of target (13)" {  } { { "PWM_generator.v" "" { Text "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/PWM_generator.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548233705615 "|TOP|PWM_generator:PWM"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1548233707155 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1548233707722 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548233708924 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/output_files/voziloLabirint.map.smsg " "Generated suppressed messages file C:/Users/Nermin/Desktop/AutonomnoVoziloLabirint/output_files/voziloLabirint.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548233709036 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1548233709432 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548233709432 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "937 " "Implemented 937 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1548233710018 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1548233710018 ""} { "Info" "ICUT_CUT_TM_LCELLS" "923 " "Implemented 923 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1548233710018 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1548233710018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "621 " "Peak virtual memory: 621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548233710082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 23 09:55:10 2019 " "Processing ended: Wed Jan 23 09:55:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548233710082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548233710082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548233710082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548233710082 ""}
