\begin{table}[]
\caption{Synthesis time and resource usage when synthesizing various expressions for Xilinx UltraScale+ using our \texttt{\lowercaselr} command and using the existing \texttt{synth\_xilinx} command in Yosys.}
\label{tab:yosys-xilinx}
\hl{Replace this figure with more expansive DSP tables}
\setlength{\tabcolsep}{2pt}
\centering
\begin{tabular}{l|ll|llll}
\hline
instruction                      & \multicolumn{2}{l|}{\texttt{\lowercaselr}} & \multicolumn{4}{l}{\texttt{synth\_xilinx}} \\
(all 16 bit)                     & time (s)           & DSP          & time (s)  & DSP  & LUT2  & CARRY4 \\ \hline
$a\times b$                      & 2.49               & 1            & 4.03      & 1    &       &        \\
$((a+b) \times c)+d$             & 2.44               & 1            & 4.18      & 1    & 32    & 8      \\
$(a\times b) + c$                & 3.02               & 1            & 4.02      & 1    & 16    & 4      \\
$(a+b)\times c$                  & 1.75               & 1            & 3.83      & 1    & 16    & 4      \\
$(a+b)^2$                        & 1.84               & 1            & 3.83      & 1    & 16    & 4      \\
$(a-b)^2$                        & 2.29               & 1            & 3.82      & 1    & 16    & 4      \\
$(a-b)^2 - c$                    & 21.7               & 1            & 3.93      & 1    & 32    & 8      \\
$(a+b)^2 +c$                     & 2.17               & 1            & 3.92      & 1    & 32    & 8      \\
$((a+b)\times c) \oplus d$       & 1.87               & 1            & 3.92      & 1    & 32    & 4      \\
$\sim(((a+b)\times c) \oplus d)$ & 2.43               & 1            & 4.01      & 1    & 32    & 4     
\end{tabular}
\end{table}