

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:64:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_FfKvGn
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_7Vhn3A"
Running: cat _ptx_7Vhn3A | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Z7TRDO
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Z7TRDO --output-file  /dev/null 2> _ptx_7Vhn3Ainfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_7Vhn3A _ptx2_Z7TRDO _ptx_7Vhn3Ainfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=46080 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:40:31 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(63,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1248,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1248,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1249,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1250,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1258,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1258,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1258,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1259,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1260,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1260,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1260,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1260,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1261,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1261,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1262,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1262,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1262,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1263,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1263,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1264,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1265,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1268,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1269,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1273,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1273,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1273,0), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1274,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1275,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1276,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1276,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1276,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1276,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1276,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1277,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1277,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1277,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1277,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1277,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1277,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1278,0)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1278,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1278,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1279,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1279,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1279,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1280,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1280,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1289,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1289,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1290,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1291,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1291,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1291,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1291,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1292,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1292,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1292,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1293,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1293,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1294,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1294,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1295,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1295,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1296,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1296,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1298,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1298,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1298,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1298,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1299,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1299,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1300,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1301,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1302,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1302,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1302,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1302,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1303,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1304,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1305,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1306,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1308,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1308,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1308,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1308,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1308,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1308,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1309,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1309,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1310,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1310,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1310,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1310,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1311,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1311,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1311,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1311,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1312,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1312,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1312,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1313,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1313,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1313,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1313,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1314,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1314,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1314,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1315,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1315,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1315,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1316,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1316,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1316,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1317,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1318,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1320,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1321,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1322,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1322,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1322,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1322,0), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1323,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1323,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1324,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1325,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1327,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1327,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1328,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1328,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1329,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1329,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1330,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1331,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1332,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1332,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1333,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1338,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1339,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1342,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1343,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1344,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1344,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1344,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1344,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1345,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1346,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1346,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1346,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1347,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1347,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1348,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1348,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1348,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1349,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1356,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1357,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1358,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1358,0), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1359,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1360,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1361,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(162,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1364,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1364,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1365,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1366,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(160,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 475656 (ipc=317.1) sim_rate=158552 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:40:32 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(146,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1723,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1724,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1732,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1733,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1755,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1756,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1771,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1771,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1772,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1772,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1780,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1781,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1791,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1792,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1792,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1792,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1793,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1798,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1799,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1801,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1802,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1808,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1809,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1809,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1810,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1811,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1812,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1814,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1815,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1818,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1819,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1819,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1820,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1829,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1830,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1833,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1834,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1835,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1836,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1837,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1838,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1848,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1849,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1849,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1850,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1854,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1854,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1854,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1855,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1856,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1856,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1857,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1857,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1857,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1858,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1863,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1864,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1865,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1866,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1866,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1867,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1873,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1875,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1877,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1878,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1878,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1879,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(208,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1881,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1882,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1884,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1884,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1885,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1886,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1887,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1890,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1891,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1897,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1897,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1897,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1898,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1898,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1898,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1910,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1911,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1911,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1912,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1913,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1913,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1913,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1914,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1914,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1915,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1930,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1931,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1936,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1937,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1938,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1938,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1939,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1939,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1941,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1941,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1942,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1943,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1947,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1948,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1953,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1955,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1955,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1956,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1957,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1958,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1959,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1961,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1961,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1962,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1963,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1981,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1983,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1986,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1987,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1988,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1988,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1988,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1989,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1989,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1989,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1989,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1990,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1991,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1992,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(237,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2001,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2002,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(2002,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2009,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2009,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2009,0), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(2010,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(2011,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(2012,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2013,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(2014,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2016,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2021,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2024,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2042,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2043,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2045,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2047,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2065,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2072,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2082,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2088,0), 4 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(245,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2144,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2181,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2182,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2184,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2188,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2189,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2207,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2218,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2221,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2251,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2256,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2275,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2281,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2284,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2288,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2289,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2296,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2297,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2299,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2303,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2306,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2308,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2340,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2348,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2356,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2357,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2363,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2370,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2372,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2375,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2376,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2377,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2379,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2380,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2384,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2393,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2402,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2403,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2410,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2417,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2419,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2422,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2423,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2427,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2429,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2434,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2441,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2442,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2445,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2448,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2459,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2470,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2471,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2476,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2485,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2485,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2488,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2499,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 915737 (ipc=366.3) sim_rate=228934 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:40:33 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2505,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2527,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2580,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5865,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5866
gpu_sim_insn = 917736
gpu_ipc =     156.4501
gpu_tot_sim_cycle = 5866
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     156.4501
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 286
gpu_stall_icnt2sh    = 1153
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6480
L1D_cache:
	L1D_cache_core[0]: Access = 136, Miss = 68, Miss_rate = 0.500, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 100, Miss_rate = 0.510, Pending_hits = 64, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 72, Miss_rate = 0.500, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 72, Miss_rate = 0.500, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 72, Miss_rate = 0.500, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 72, Miss_rate = 0.500, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 68, Miss_rate = 0.500, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 68, Miss_rate = 0.500, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[8]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 68, Miss_rate = 0.500, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 68, Miss_rate = 0.500, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 68, Miss_rate = 0.500, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 0
	L1D_cache_core[13]: Access = 144, Miss = 72, Miss_rate = 0.500, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 1060
	L1D_total_cache_miss_rate = 0.5009
	L1D_total_cache_pending_hits = 1024
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1035
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6480
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7113	W0_Idle:18015	W0_Scoreboard:24591	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8280 {8:1035,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74520 {72:1035,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 401 
averagemflatency = 272 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5865 
mrq_lat_table:396 	42 	47 	46 	12 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	99 	977 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1042 	63 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	387 	498 	150 	15 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1538         0      5847         0         0         0         0         0         0         0       929       897      1787      1763         0         0 
dram[1]:      1174         0         0         0         0         0         0         0         0         0       934       904      1732      1750         0      3916 
dram[2]:         0         0         0      3044         0      1563         0         0         0      4250       935       907      1747      1499         0         0 
dram[3]:         0         0         0      5044         0      4647         0         0         0         0       944       909      1754      1760         0         0 
dram[4]:         0      3844         0         0         0      5441         0         0         0         0      1234      2534      1771      1757      3113         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       913       916      1747      1769      5513         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1050    none         126    none      none      none      none      none      none      none         541       549       596       537    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         545       534       496       577    none         260
dram[2]:     none      none      none         126    none         266    none      none      none         126       532       535       541       492    none      none  
dram[3]:     none      none      none         126    none         126    none      none      none      none         568       571       556       550    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         539       518       547       605       261    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         539       547       545       554       266    none  
maximum mf latency per bank:
dram[0]:        282         0       252         0         0         0         0         0         0         0       303       305       350       308         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       290       283       401         0       266
dram[2]:          0         0         0       252         0       266         0         0         0       252       279       306       321       292         0         0
dram[3]:          0         0         0       252         0       252         0         0         0         0       317       303       309       343         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       296       322       318       396       266         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       322       313       322       322       266         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f6d880edfe0 :  mf: uid= 34437, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5863), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7742 n_nop=7547 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04727
n_activity=961 dram_eff=0.3809
bk0: 8a 7640i bk1: 0a 7737i bk2: 2a 7718i bk3: 0a 7739i bk4: 0a 7740i bk5: 0a 7741i bk6: 0a 7743i bk7: 0a 7744i bk8: 0a 7745i bk9: 0a 7745i bk10: 40a 7623i bk11: 44a 7560i bk12: 44a 7619i bk13: 44a 7536i bk14: 0a 7740i bk15: 0a 7740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.034358
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7742 n_nop=7550 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04805
n_activity=876 dram_eff=0.4247
bk0: 4a 7717i bk1: 0a 7740i bk2: 0a 7741i bk3: 0a 7741i bk4: 0a 7741i bk5: 0a 7741i bk6: 0a 7742i bk7: 0a 7744i bk8: 0a 7745i bk9: 0a 7745i bk10: 40a 7632i bk11: 44a 7568i bk12: 48a 7609i bk13: 44a 7552i bk14: 0a 7739i bk15: 6a 7716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0337122
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7742 n_nop=7556 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.04624
n_activity=931 dram_eff=0.3845
bk0: 0a 7742i bk1: 0a 7743i bk2: 0a 7743i bk3: 2a 7720i bk4: 0a 7741i bk5: 2a 7724i bk6: 0a 7742i bk7: 0a 7744i bk8: 0a 7744i bk9: 2a 7721i bk10: 40a 7614i bk11: 44a 7542i bk12: 44a 7606i bk13: 42a 7612i bk14: 0a 7739i bk15: 0a 7741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.017179
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7742 n_nop=7562 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04495
n_activity=810 dram_eff=0.4296
bk0: 0a 7741i bk1: 0a 7742i bk2: 0a 7743i bk3: 2a 7721i bk4: 0a 7743i bk5: 2a 7720i bk6: 0a 7741i bk7: 0a 7742i bk8: 0a 7743i bk9: 0a 7744i bk10: 40a 7631i bk11: 44a 7589i bk12: 44a 7614i bk13: 40a 7552i bk14: 0a 7740i bk15: 0a 7740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0326789
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7742 n_nop=7539 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.04908
n_activity=1011 dram_eff=0.3759
bk0: 0a 7738i bk1: 2a 7717i bk2: 0a 7740i bk3: 0a 7741i bk4: 0a 7742i bk5: 2a 7721i bk6: 0a 7743i bk7: 0a 7745i bk8: 0a 7747i bk9: 0a 7748i bk10: 48a 7562i bk11: 46a 7533i bk12: 44a 7616i bk13: 40a 7555i bk14: 4a 7717i bk15: 0a 7737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0578662
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7742 n_nop=7563 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04495
n_activity=769 dram_eff=0.4525
bk0: 0a 7738i bk1: 0a 7740i bk2: 0a 7740i bk3: 0a 7741i bk4: 0a 7741i bk5: 0a 7742i bk6: 0a 7743i bk7: 0a 7744i bk8: 0a 7745i bk9: 0a 7745i bk10: 44a 7621i bk11: 44a 7548i bk12: 44a 7620i bk13: 40a 7599i bk14: 2a 7723i bk15: 0a 7738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0267373

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119, Miss = 47, Miss_rate = 0.395, Pending_hits = 48, Reservation_fails = 224
L2_cache_bank[1]: Access = 88, Miss = 44, Miss_rate = 0.500, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[2]: Access = 103, Miss = 46, Miss_rate = 0.447, Pending_hits = 45, Reservation_fails = 111
L2_cache_bank[3]: Access = 91, Miss = 47, Miss_rate = 0.516, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[4]: Access = 84, Miss = 42, Miss_rate = 0.500, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[5]: Access = 88, Miss = 46, Miss_rate = 0.523, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[6]: Access = 87, Miss = 42, Miss_rate = 0.483, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[7]: Access = 88, Miss = 44, Miss_rate = 0.500, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[8]: Access = 100, Miss = 48, Miss_rate = 0.480, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[9]: Access = 87, Miss = 45, Miss_rate = 0.517, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[10]: Access = 89, Miss = 45, Miss_rate = 0.506, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[11]: Access = 84, Miss = 42, Miss_rate = 0.500, Pending_hits = 42, Reservation_fails = 0
L2_total_cache_accesses = 1108
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.4856
L2_total_cache_pending_hits = 521
L2_total_cache_reservation_fails = 335
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=3336
icnt_total_pkts_simt_to_mem=1134
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.3258
	minimum = 6
	maximum = 78
Network latency average = 11.0253
	minimum = 6
	maximum = 58
Slowest packet = 14
Flit latency average = 11.0264
	minimum = 6
	maximum = 56
Slowest flit = 2873
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0139915
	minimum = 0.0114218 (at node 8)
	maximum = 0.0202864 (at node 15)
Accepted packet rate average = 0.0139915
	minimum = 0.0114218 (at node 8)
	maximum = 0.0202864 (at node 15)
Injected flit rate average = 0.0282229
	minimum = 0.0114218 (at node 8)
	maximum = 0.0652915 (at node 15)
Accepted flit rate average= 0.0282229
	minimum = 0.0143198 (at node 19)
	maximum = 0.0467099 (at node 1)
Injected packet length average = 2.01715
Accepted packet length average = 2.01715
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3258 (1 samples)
	minimum = 6 (1 samples)
	maximum = 78 (1 samples)
Network latency average = 11.0253 (1 samples)
	minimum = 6 (1 samples)
	maximum = 58 (1 samples)
Flit latency average = 11.0264 (1 samples)
	minimum = 6 (1 samples)
	maximum = 56 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0139915 (1 samples)
	minimum = 0.0114218 (1 samples)
	maximum = 0.0202864 (1 samples)
Accepted packet rate average = 0.0139915 (1 samples)
	minimum = 0.0114218 (1 samples)
	maximum = 0.0202864 (1 samples)
Injected flit rate average = 0.0282229 (1 samples)
	minimum = 0.0114218 (1 samples)
	maximum = 0.0652915 (1 samples)
Accepted flit rate average = 0.0282229 (1 samples)
	minimum = 0.0143198 (1 samples)
	maximum = 0.0467099 (1 samples)
Injected packet size average = 2.01715 (1 samples)
Accepted packet size average = 2.01715 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1466 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5866)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5866)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5866)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5866)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5866)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5866)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5866)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5866)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5866)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5866)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5866)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5866)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5866)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5866)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5866)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5866)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5866)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5866)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5866)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5866)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5866)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5866)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5866)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5866)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5866)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5866)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5866)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5866)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5866)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5866)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5866)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5866)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5866)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5866)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5866)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5866)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5866)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5866)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5866)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5866)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5866)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5866)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5866)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5866)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5866)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5866)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5866)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5866)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5866)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5866)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5866)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5866)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5866)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5866)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5866)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5866)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5866)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5866)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5866)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5866)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5866)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5866)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5866)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5866)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5866)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5866)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5866)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5866)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5866)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5866)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5866)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5866)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5866)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5866)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5866)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5866)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5866)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5866)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5866)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5866)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5866)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5866)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5866)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5866)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5866)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5866)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5866)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5866)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5866)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5866)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(44,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(15,0,0) tid=(44,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(46,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (371,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (371,5866), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(372,5866)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(372,5866)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (372,5866), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(373,5866)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (375,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (375,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (375,5866), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(376,5866)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(376,5866)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(376,5866)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (378,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5866), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(379,5866)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5866)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (381,5866), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(382,5866)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (390,5866), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(391,5866)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (394,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (394,5866), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(395,5866)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(395,5866)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (397,5866), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(398,5866)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (398,5866), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(399,5866)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (399,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (399,5866), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(400,5866)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(400,5866)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (400,5866), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(401,5866)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (403,5866), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(404,5866)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (406,5866), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(407,5866)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(35,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (410,5866), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(411,5866)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (414,5866), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(415,5866)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (430,5866), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(431,5866)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (432,5866), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(433,5866)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (434,5866), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(435,5866)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (439,5866), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(440,5866)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (440,5866), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(441,5866)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (442,5866), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(443,5866)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (444,5866), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(445,5866)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (445,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (445,5866), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(446,5866)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(446,5866)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (449,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (449,5866), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(450,5866)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(450,5866)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (466,5866), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(467,5866)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (467,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (467,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (467,5866), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (467,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (467,5866), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(468,5866)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(468,5866)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(468,5866)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(469,5866)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(469,5866)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (470,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (470,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (470,5866), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(471,5866)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(471,5866)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(472,5866)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (475,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (475,5866), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(476,5866)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (476,5866), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(477,5866)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(477,5866)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (481,5866), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(482,5866)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (491,5866), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(492,5866)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (492,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (492,5866), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(493,5866)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(494,5866)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (496,5866), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(497,5866)
GPGPU-Sim uArch: cycles simulated: 6366  inst.: 1276553 (ipc=717.6) sim_rate=255310 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:40:34 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (500,5866), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(501,5866)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (505,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (505,5866), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(506,5866)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(507,5866)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (507,5866), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(508,5866)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (510,5866), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(511,5866)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (511,5866), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(512,5866)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (513,5866), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(514,5866)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (522,5866), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(523,5866)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (523,5866), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(524,5866)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(103,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (530,5866), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(531,5866)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (536,5866), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(537,5866)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (542,5866), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(543,5866)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (544,5866), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(545,5866)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (554,5866), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(555,5866)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (555,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (555,5866), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(556,5866)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(556,5866)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (557,5866), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(558,5866)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (565,5866), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(566,5866)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (566,5866), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(567,5866)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (574,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (574,5866), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(575,5866)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(576,5866)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (577,5866), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(578,5866)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (583,5866), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(584,5866)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (586,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (586,5866), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(587,5866)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(588,5866)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (589,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (589,5866), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(590,5866)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (590,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (590,5866), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(591,5866)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(591,5866)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(592,5866)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (593,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (593,5866), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(594,5866)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(595,5866)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (596,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (596,5866), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (596,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (596,5866), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(597,5866)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(597,5866)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (597,5866), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(598,5866)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(598,5866)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(598,5866)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (601,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (601,5866), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(602,5866)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(602,5866)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(91,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (715,5866), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(716,5866)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (730,5866), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(731,5866)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (734,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (734,5866), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(735,5866)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(735,5866)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (739,5866), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(740,5866)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (755,5866), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(756,5866)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (770,5866), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(771,5866)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (775,5866), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(776,5866)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (777,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (777,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (777,5866), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(778,5866)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(778,5866)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(778,5866)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(163,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (780,5866), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(781,5866)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (787,5866), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(788,5866)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (792,5866), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(793,5866)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (798,5866), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(799,5866)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (802,5866), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(803,5866)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (824,5866), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(825,5866)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (825,5866), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(826,5866)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (833,5866), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(834,5866)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (838,5866), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(839,5866)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (839,5866), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(840,5866)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (850,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (850,5866), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(851,5866)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(851,5866)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (855,5866), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(856,5866)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (861,5866), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(862,5866)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (865,5866), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(866,5866)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (866,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (866,5866), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(867,5866)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(867,5866)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (870,5866), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(871,5866)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (872,5866), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(873,5866)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (874,5866), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(875,5866)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (877,5866), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(878,5866)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (883,5866), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(884,5866)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (884,5866), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(885,5866)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (889,5866), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(890,5866)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (890,5866), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(891,5866)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (892,5866), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(893,5866)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (902,5866), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(903,5866)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(206,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (913,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (913,5866), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(914,5866)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(915,5866)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (925,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (925,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (925,5866), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(926,5866)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(926,5866)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(927,5866)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (927,5866), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(928,5866)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (928,5866), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(929,5866)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (931,5866), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(932,5866)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (932,5866), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(933,5866)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (933,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (933,5866), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(934,5866)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(934,5866)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (935,5866), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(936,5866)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (943,5866), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(944,5866)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (951,5866), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(952,5866)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (952,5866), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(953,5866)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (957,5866), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(958,5866)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (960,5866), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(961,5866)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (963,5866), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(964,5866)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (970,5866), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(971,5866)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (973,5866), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(974,5866)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (975,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (975,5866), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(976,5866)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(976,5866)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (976,5866), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(977,5866)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (981,5866), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(982,5866)
GPGPU-Sim uArch: cycles simulated: 6866  inst.: 1644731 (ipc=727.0) sim_rate=274121 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:40:35 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1003,5866), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1004,5866)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1010,5866), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1011,5866)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1013,5866), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1014,5866)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1021,5866), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1022,5866)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1023,5866), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1024,5866)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1029,5866), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1030,5866)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1030,5866), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1031,5866)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(205,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1035,5866), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1036,5866)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1038,5866), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1039,5866)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1041,5866), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1042,5866)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1049,5866), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1050,5866)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1050,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1050,5866), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1051,5866)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1051,5866)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1052,5866), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1053,5866)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1057,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1057,5866), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1058,5866)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1059,5866)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1059,5866), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1060,5866)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1061,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1061,5866), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1061,5866), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1063,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1063,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1065,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1076,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1076,5866), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1076,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1121,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1122,5866), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1130,5866), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1132,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1137,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1147,5866), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1148,5866), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1155,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1158,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1159,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1160,5866), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1161,5866), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(213,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1166,5866), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1168,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1176,5866), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1183,5866), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1186,5866), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1188,5866), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1194,5866), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1196,5866), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1196,5866), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1208,5866), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1208,5866), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1213,5866), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1213,5866), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1215,5866), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1222,5866), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1227,5866), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1230,5866), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1231,5866), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1236,5866), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1237,5866), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1243,5866), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1258,5866), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1263,5866), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1263,5866), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1264,5866), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1264,5866), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1266,5866), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1271,5866), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1278,5866), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1285,5866), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1285,5866), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1287,5866), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1289,5866), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1291,5866), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1298,5866), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1301,5866), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1303,5866), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1306,5866), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1310,5866), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1315,5866), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1315,5866), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1318,5866), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1321,5866), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1322,5866), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1326,5866), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1342,5866), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1346,5866), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1357,5866), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1362,5866), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1362,5866), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1362,5866), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1372,5866), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1382,5866), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1385,5866), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1390,5866), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1396,5866), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1412,5866), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1419,5866), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1422,5866), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1436,5866), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1442,5866), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7366  inst.: 1835096 (ipc=611.6) sim_rate=262156 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:40:36 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2789,5866), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3534,5866), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4373,5866), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4476,5866), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4822,5866), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5394,5866), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5876,5866), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5997,5866), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5998
gpu_sim_insn = 919016
gpu_ipc =     153.2204
gpu_tot_sim_cycle = 11864
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     154.8173
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 286
gpu_stall_icnt2sh    = 1506
gpu_total_sim_rate=262393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 975
	L1I_total_cache_miss_rate = 0.0258
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6480
L1D_cache:
	L1D_cache_core[0]: Access = 348, Miss = 168, Miss_rate = 0.483, Pending_hits = 124, Reservation_fails = 0
	L1D_cache_core[1]: Access = 370, Miss = 187, Miss_rate = 0.505, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[2]: Access = 288, Miss = 144, Miss_rate = 0.500, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[3]: Access = 334, Miss = 166, Miss_rate = 0.497, Pending_hits = 136, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 140, Miss_rate = 0.486, Pending_hits = 140, Reservation_fails = 0
	L1D_cache_core[5]: Access = 272, Miss = 128, Miss_rate = 0.471, Pending_hits = 128, Reservation_fails = 0
	L1D_cache_core[6]: Access = 272, Miss = 136, Miss_rate = 0.500, Pending_hits = 136, Reservation_fails = 0
	L1D_cache_core[7]: Access = 264, Miss = 128, Miss_rate = 0.485, Pending_hits = 128, Reservation_fails = 0
	L1D_cache_core[8]: Access = 318, Miss = 161, Miss_rate = 0.506, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[9]: Access = 326, Miss = 162, Miss_rate = 0.497, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[10]: Access = 280, Miss = 140, Miss_rate = 0.500, Pending_hits = 140, Reservation_fails = 0
	L1D_cache_core[11]: Access = 272, Miss = 132, Miss_rate = 0.485, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[12]: Access = 272, Miss = 136, Miss_rate = 0.500, Pending_hits = 136, Reservation_fails = 0
	L1D_cache_core[13]: Access = 366, Miss = 181, Miss_rate = 0.495, Pending_hits = 136, Reservation_fails = 0
	L1D_cache_core[14]: Access = 326, Miss = 162, Miss_rate = 0.497, Pending_hits = 128, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 2271
	L1D_total_cache_miss_rate = 0.4941
	L1D_total_cache_pending_hits = 2004
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2098
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 173
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36850
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 975
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6480
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 189, 75, 75, 75, 75, 75, 105, 105, 105, 105, 105, 105, 105, 105, 90, 90, 90, 90, 90, 90, 90, 90, 60, 258, 60, 60, 60, 60, 60, 60, 90, 90, 90, 90, 90, 90, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2098
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7987	W0_Idle:44600	W0_Scoreboard:55894	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16784 {8:2098,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 352 {8:44,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 151056 {72:2098,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5984 {136:44,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 401 
averagemflatency = 212 
max_icnt2mem_latency = 50 
max_icnt2sh_latency = 11863 
mrq_lat_table:520 	42 	70 	54 	12 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1251 	1048 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2148 	144 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1043 	882 	173 	15 	0 	0 	0 	2 	9 	44 	131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         4         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1538      3768      5847      4182         0         0         0      4778      2600      3566      2456      3110      1787      1763      1751      3278 
dram[1]:      1174         0         0         0      4194      2719         0      2356       891         0      1382       904      1732      1750      2246      3916 
dram[2]:         0      4802      3963      3044         0      2866         0      5375         0      4250       935       907      1747      2309      1841      3862 
dram[3]:      1301      3204      2304      5044         0      4647      2534      3371      4404      4481       944       909      1754      2298      2375      2387 
dram[4]:      3116      3844         0         0         0      5441      2772         0      4908      2974      1234      2534      1771      1757      3113      2641 
dram[5]:      1219      2376      2226      1418      2707      1462      3610      1416      3782      3507       913       916      1747      1769      5513      2059 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1050       126       159       125    none      none      none         126       175       124       793       803       901       851       259       261
dram[1]:          0    none      none      none         126       126    none         200       266    none         815       857       729       820       266       374
dram[2]:     none         126       125       159    none         175    none         126    none         151       836       872       820       740       407       266
dram[3]:        269       125       124       159    none         196       126       124       125       266       858       917       852       790       259       258
dram[4]:        126       196    none      none      none         160       124    none         176       126      1064       758       783       832       293       307
dram[5]:        269       147       126       269       124       407       125       266       125       125       840       871       836       754       303       259
maximum mf latency per bank:
dram[0]:        282       252       252       251         0         0         0       252       266       252       303       305       350       308       265       266
dram[1]:          0         0         0         0       252       252         0       275       266         0       290       290       283       401       266       266
dram[2]:          0       252       251       252         0       266         0       252         0       275       279       306       321       292       266       266
dram[3]:        269       251       251       252         0       252       252       252       251       266       317       303       309       343       266       266
dram[4]:        253       252         0         0         0       252       252         0       269       252       296       322       318       396       266       266
dram[5]:        269       252       252       269       251       266       251       266       251       251       322       313       322       322       275       266

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15659 n_nop=15410 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02861
n_activity=1523 dram_eff=0.2942
bk0: 8a 15555i bk1: 2a 15630i bk2: 4a 15619i bk3: 2a 15631i bk4: 0a 15656i bk5: 0a 15660i bk6: 0a 15663i bk7: 2a 15641i bk8: 4a 15613i bk9: 4a 15626i bk10: 42a 15505i bk11: 46a 15441i bk12: 46a 15531i bk13: 44a 15452i bk14: 6a 15633i bk15: 4a 15635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0221598
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15659 n_nop=15428 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02733
n_activity=1266 dram_eff=0.3381
bk0: 4a 15635i bk1: 0a 15658i bk2: 0a 15659i bk3: 0a 15660i bk4: 2a 15637i bk5: 2a 15637i bk6: 0a 15661i bk7: 6a 15583i bk8: 2a 15642i bk9: 0a 15659i bk10: 42a 15513i bk11: 44a 15483i bk12: 50a 15520i bk13: 46a 15463i bk14: 2a 15639i bk15: 10a 15624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0197331
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15659 n_nop=15417 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02784
n_activity=1495 dram_eff=0.2916
bk0: 0a 15658i bk1: 2a 15638i bk2: 2a 15638i bk3: 4a 15622i bk4: 0a 15658i bk5: 4a 15608i bk6: 0a 15659i bk7: 2a 15639i bk8: 0a 15660i bk9: 12a 15531i bk10: 40a 15529i bk11: 44a 15459i bk12: 46a 15496i bk13: 46a 15473i bk14: 2a 15637i bk15: 2a 15640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0120059
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15659 n_nop=15410 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02912
n_activity=1500 dram_eff=0.304
bk0: 2a 15642i bk1: 2a 15635i bk2: 4a 15622i bk3: 4a 15621i bk4: 0a 15658i bk5: 2a 15637i bk6: 2a 15636i bk7: 4a 15622i bk8: 2a 15637i bk9: 2a 15643i bk10: 42a 15518i bk11: 44a 15504i bk12: 46a 15530i bk13: 44a 15415i bk14: 8a 15629i bk15: 10a 15626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0182004
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f6d8839b0b0 :  mf: uid= 60445, sid13:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11860), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15659 n_nop=15398 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03053
n_activity=1536 dram_eff=0.3112
bk0: 2a 15632i bk1: 2a 15632i bk2: 0a 15656i bk3: 0a 15657i bk4: 0a 15659i bk5: 4a 15625i bk6: 4a 15622i bk7: 0a 15662i bk8: 4a 15613i bk9: 2a 15640i bk10: 50a 15449i bk11: 48a 15433i bk12: 44a 15533i bk13: 46a 15462i bk14: 16a 15604i bk15: 6a 15631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0310365
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15659 n_nop=15410 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02899
n_activity=1476 dram_eff=0.3076
bk0: 2a 15639i bk1: 6a 15604i bk2: 2a 15636i bk3: 2a 15638i bk4: 4a 15620i bk5: 2a 15642i bk6: 2a 15637i bk7: 2a 15646i bk8: 2a 15640i bk9: 2a 15639i bk10: 46a 15508i bk11: 44a 15462i bk12: 44a 15537i bk13: 42a 15512i bk14: 8a 15579i bk15: 8a 15626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.015646

========= L2 cache stats =========
L2_cache_bank[0]: Access = 226, Miss = 55, Miss_rate = 0.243, Pending_hits = 48, Reservation_fails = 224
L2_cache_bank[1]: Access = 188, Miss = 52, Miss_rate = 0.277, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[2]: Access = 200, Miss = 51, Miss_rate = 0.255, Pending_hits = 45, Reservation_fails = 111
L2_cache_bank[3]: Access = 187, Miss = 54, Miss_rate = 0.289, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[4]: Access = 174, Miss = 45, Miss_rate = 0.259, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[5]: Access = 193, Miss = 58, Miss_rate = 0.301, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[6]: Access = 189, Miss = 53, Miss_rate = 0.280, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[7]: Access = 190, Miss = 56, Miss_rate = 0.295, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[8]: Access = 244, Miss = 60, Miss_rate = 0.246, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[9]: Access = 187, Miss = 54, Miss_rate = 0.289, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[10]: Access = 190, Miss = 55, Miss_rate = 0.289, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[11]: Access = 175, Miss = 54, Miss_rate = 0.309, Pending_hits = 42, Reservation_fails = 0
L2_total_cache_accesses = 2343
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.2761
L2_total_cache_pending_hits = 521
L2_total_cache_reservation_fails = 335
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1000
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=6745
icnt_total_pkts_simt_to_mem=2529
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5947
	minimum = 6
	maximum = 47
Network latency average = 9.57409
	minimum = 6
	maximum = 39
Slowest packet = 2369
Flit latency average = 8.74459
	minimum = 6
	maximum = 39
Slowest flit = 4623
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.015252
	minimum = 0.00933645 (at node 5)
	maximum = 0.024008 (at node 23)
Accepted packet rate average = 0.015252
	minimum = 0.00933645 (at node 5)
	maximum = 0.024008 (at node 23)
Injected flit rate average = 0.0296642
	minimum = 0.00933645 (at node 5)
	maximum = 0.0533511 (at node 23)
Accepted flit rate average= 0.0296642
	minimum = 0.0155052 (at node 19)
	maximum = 0.0460153 (at node 13)
Injected packet length average = 1.94494
Accepted packet length average = 1.94494
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.9603 (2 samples)
	minimum = 6 (2 samples)
	maximum = 62.5 (2 samples)
Network latency average = 10.2997 (2 samples)
	minimum = 6 (2 samples)
	maximum = 48.5 (2 samples)
Flit latency average = 9.88549 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0146217 (2 samples)
	minimum = 0.0103791 (2 samples)
	maximum = 0.0221472 (2 samples)
Accepted packet rate average = 0.0146217 (2 samples)
	minimum = 0.0103791 (2 samples)
	maximum = 0.0221472 (2 samples)
Injected flit rate average = 0.0289436 (2 samples)
	minimum = 0.0103791 (2 samples)
	maximum = 0.0593213 (2 samples)
Accepted flit rate average = 0.0289436 (2 samples)
	minimum = 0.0149125 (2 samples)
	maximum = 0.0463626 (2 samples)
Injected packet size average = 1.97949 (2 samples)
Accepted packet size average = 1.97949 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 262393 (inst/sec)
gpgpu_simulation_rate = 1694 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11864)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11864)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11864)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11864)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11864)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11864)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11864)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11864)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11864)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11864)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11864)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11864)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11864)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11864)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11864)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11864)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11864)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11864)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11864)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11864)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11864)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11864)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11864)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11864)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11864)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11864)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11864)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11864)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11864)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11864)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11864)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11864)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11864)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11864)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11864)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11864)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11864)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11864)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11864)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11864)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11864)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11864)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11864)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11864)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11864)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11864)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11864)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11864)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11864)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11864)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11864)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11864)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11864)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11864)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11864)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11864)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11864)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11864)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11864)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11864)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11864)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11864)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11864)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11864)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11864)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11864)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11864)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11864)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11864)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11864)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11864)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11864)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11864)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11864)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11864)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11864)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11864)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11864)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11864)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11864)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11864)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11864)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11864)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11864)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11864)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11864)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11864)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11864)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11864)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11864)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(78,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(58,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(59,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (371,11864), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(372,11864)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (372,11864), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(373,11864)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (373,11864), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(374,11864)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (375,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (375,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (375,11864), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(376,11864)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(376,11864)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(376,11864)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (378,11864), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(379,11864)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,11864), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,11864)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (390,11864), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(391,11864)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (391,11864), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(392,11864)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (394,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (394,11864), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(395,11864)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(395,11864)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (396,11864), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(397,11864)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (397,11864), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(398,11864)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (403,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (403,11864), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(404,11864)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(404,11864)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (407,11864), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(408,11864)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (419,11864), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(420,11864)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (420,11864), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(421,11864)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (424,11864), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,11864)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(426,11864)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(104,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (429,11864), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(430,11864)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (431,11864), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(432,11864)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (438,11864), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(439,11864)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (440,11864), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(441,11864)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (441,11864), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(442,11864)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (444,11864), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(445,11864)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (449,11864), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(450,11864)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (455,11864), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(456,11864)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (460,11864), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(461,11864)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,11864), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(463,11864)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (464,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (464,11864), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(465,11864)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(466,11864)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (468,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (468,11864), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(469,11864)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (469,11864), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(470,11864)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(470,11864)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (471,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (471,11864), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(472,11864)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(473,11864)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (473,11864), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(474,11864)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (476,11864), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(477,11864)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (479,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (479,11864), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(480,11864)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,11864)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (481,11864), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(482,11864)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (484,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (484,11864), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(485,11864)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(486,11864)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (489,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (489,11864), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(490,11864)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(491,11864)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (498,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (498,11864), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(499,11864)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(500,11864)
GPGPU-Sim uArch: cycles simulated: 12364  inst.: 2193300 (ipc=713.1) sim_rate=274162 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:40:37 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (503,11864), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(504,11864)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (504,11864), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(505,11864)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (524,11864), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(525,11864)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (529,11864), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(530,11864)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (531,11864), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(532,11864)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (534,11864), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(535,11864)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (537,11864), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(538,11864)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (552,11864), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(553,11864)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(113,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (564,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (564,11864), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (564,11864), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(565,11864)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(565,11864)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(566,11864)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (568,11864), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(569,11864)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (569,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (569,11864), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(570,11864)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(570,11864)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (570,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (570,11864), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(571,11864)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (571,11864), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(572,11864)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(572,11864)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (572,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (572,11864), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(573,11864)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(574,11864)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (587,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (587,11864), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(588,11864)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(589,11864)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (591,11864), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(592,11864)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (594,11864), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(595,11864)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (596,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (596,11864), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(597,11864)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(598,11864)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (598,11864), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(599,11864)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (601,11864), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(602,11864)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (606,11864), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(607,11864)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(124,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (682,11864), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(683,11864)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (684,11864), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(685,11864)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (689,11864), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(690,11864)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (695,11864), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(696,11864)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (708,11864), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(709,11864)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (727,11864), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(728,11864)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (732,11864), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(733,11864)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (738,11864), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(739,11864)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (742,11864), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(743,11864)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (744,11864), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(745,11864)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (747,11864), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(748,11864)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (761,11864), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(762,11864)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (777,11864), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(778,11864)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (786,11864), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(787,11864)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (789,11864), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(790,11864)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (797,11864), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(798,11864)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (804,11864), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(805,11864)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (807,11864), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(808,11864)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(179,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (818,11864), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(819,11864)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (820,11864), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(821,11864)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (824,11864), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(825,11864)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (826,11864), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(827,11864)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (828,11864), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(829,11864)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (830,11864), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(831,11864)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (841,11864), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(842,11864)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (844,11864), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(845,11864)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (847,11864), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(848,11864)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (848,11864), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(849,11864)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (850,11864), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(851,11864)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (853,11864), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(854,11864)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (854,11864), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(855,11864)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (861,11864), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(862,11864)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (862,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (862,11864), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(863,11864)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(864,11864)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (875,11864), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(876,11864)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (888,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (888,11864), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(889,11864)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(890,11864)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (893,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (893,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (893,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (893,11864), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(894,11864)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(894,11864)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(894,11864)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (894,11864), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(895,11864)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(895,11864)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (897,11864), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(898,11864)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (906,11864), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(907,11864)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (909,11864), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(910,11864)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (910,11864), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(911,11864)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (925,11864), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(926,11864)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (936,11864), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(937,11864)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (939,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (939,11864), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(940,11864)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(941,11864)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(188,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (944,11864), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(945,11864)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (951,11864), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(952,11864)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (955,11864), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(956,11864)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (959,11864), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(960,11864)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (975,11864), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(976,11864)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (980,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (980,11864), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(981,11864)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(981,11864)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (981,11864), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(982,11864)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (988,11864), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(989,11864)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (990,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (990,11864), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(991,11864)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (991,11864), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(992,11864)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(992,11864)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (995,11864), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(996,11864)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (996,11864), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(997,11864)
GPGPU-Sim uArch: cycles simulated: 12864  inst.: 2552341 (ipc=715.6) sim_rate=283593 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:40:38 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1009,11864), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1010,11864)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1045,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1045,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1045,11864), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1046,11864)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1046,11864)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1046,11864)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1046,11864), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1047,11864)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1052,11864), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1053,11864)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1053,11864), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1054,11864)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1058,11864), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1059,11864)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1060,11864), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1061,11864)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(216,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1075,11864), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1076,11864)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1079,11864), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1080,11864)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1085,11864), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1086,11864)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1092,11864), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1093,11864)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1099,11864), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1100,11864)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1106,11864), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1107,11864)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1121,11864), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1122,11864)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1122,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1122,11864), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1123,11864)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1123,11864)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1123,11864), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1124,11864)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1132,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1132,11864), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1133,11864)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1133,11864)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1145,11864), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1146,11864)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1149,11864), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1150,11864)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1171,11864), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1172,11864)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1177,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1177,11864), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1178,11864)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1180,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1184,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1193,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1194,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1198,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1204,11864), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(252,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1216,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1217,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1219,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1224,11864), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1230,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1230,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1237,11864), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1241,11864), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1242,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1248,11864), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1248,11864), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1249,11864), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1253,11864), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1257,11864), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1257,11864), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1261,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1269,11864), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1298,11864), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1314,11864), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1315,11864), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1316,11864), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1318,11864), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1320,11864), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1325,11864), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1331,11864), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1357,11864), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1358,11864), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1374,11864), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1379,11864), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1381,11864), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1382,11864), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1387,11864), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1390,11864), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1392,11864), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1394,11864), 4 CTAs running
