STATIC int\r\nF_1 (\r\nstruct V_1 * V_2 ,\r\nint V_3 )\r\n{\r\nreturn V_2 -> V_4 -> V_5 [ V_3 != 0 ] ;\r\n}\r\nSTATIC struct V_1 *\r\nF_2 (\r\nstruct V_1 * V_2 )\r\n{\r\nreturn F_3 ( V_2 -> V_4 , V_2 -> V_6 ,\r\nV_2 -> V_7 . V_8 . V_9 , V_2 -> V_7 . V_8 . V_10 ,\r\nV_2 -> V_11 ) ;\r\n}\r\nSTATIC void\r\nF_4 (\r\nstruct V_1 * V_2 ,\r\nunion V_12 * V_13 ,\r\nint V_14 )\r\n{\r\nstruct V_15 * V_9 = V_2 -> V_7 . V_8 . V_9 ;\r\nstruct V_16 * V_17 = F_5 ( V_9 ) ;\r\nV_17 -> V_18 = V_13 -> V_19 ;\r\nF_6 ( & V_17 -> V_20 , V_14 ) ;\r\nF_7 ( V_2 -> V_6 , V_9 , V_21 | V_22 ) ;\r\n}\r\nSTATIC void\r\nF_8 (\r\nstruct V_1 * V_2 ,\r\nunion V_12 * V_13 ,\r\nint V_14 )\r\n{\r\nstruct V_15 * V_9 = V_2 -> V_7 . V_8 . V_9 ;\r\nstruct V_16 * V_17 = F_5 ( V_9 ) ;\r\nV_17 -> V_23 = V_13 -> V_19 ;\r\nF_6 ( & V_17 -> V_24 , V_14 ) ;\r\nF_7 ( V_2 -> V_6 , V_9 ,\r\nV_25 | V_26 ) ;\r\n}\r\nSTATIC int\r\nF_9 (\r\nstruct V_1 * V_2 ,\r\nunion V_12 * V_27 ,\r\nunion V_12 * V_28 ,\r\nint * V_29 )\r\n{\r\nT_1 args ;\r\nint error ;\r\nT_2 V_30 = F_10 ( V_27 -> V_19 ) ;\r\nF_11 ( V_2 , V_31 ) ;\r\nmemset ( & args , 0 , sizeof( args ) ) ;\r\nargs . V_32 = V_2 -> V_6 ;\r\nargs . V_33 = V_2 -> V_4 ;\r\nargs . V_34 = F_12 ( args . V_33 , V_2 -> V_7 . V_8 . V_10 , V_30 ) ;\r\nargs . V_35 = 1 ;\r\nargs . V_36 = 1 ;\r\nargs . V_37 = 1 ;\r\nargs . type = V_38 ;\r\nerror = F_13 ( & args ) ;\r\nif ( error ) {\r\nF_11 ( V_2 , V_39 ) ;\r\nreturn error ;\r\n}\r\nif ( args . V_34 == V_40 ) {\r\nF_11 ( V_2 , V_41 ) ;\r\n* V_29 = 0 ;\r\nreturn 0 ;\r\n}\r\nASSERT ( args . V_42 == 1 ) ;\r\nF_11 ( V_2 , V_41 ) ;\r\nV_28 -> V_19 = F_14 ( F_15 ( args . V_33 , args . V_34 ) ) ;\r\n* V_29 = 1 ;\r\nreturn 0 ;\r\n}\r\nSTATIC int\r\nF_16 (\r\nstruct V_1 * V_2 ,\r\nstruct V_15 * V_43 )\r\n{\r\nT_3 V_34 ;\r\nint error ;\r\nV_34 = F_17 ( V_2 -> V_4 , F_18 ( V_43 ) ) ;\r\nerror = F_19 ( V_2 -> V_6 , V_34 , 1 ) ;\r\nif ( error )\r\nreturn error ;\r\nF_20 ( V_2 -> V_6 , V_43 ) ;\r\nreturn error ;\r\n}\r\nSTATIC int\r\nF_21 (\r\nstruct V_1 * V_2 ,\r\nint V_3 )\r\n{\r\nreturn V_2 -> V_4 -> V_44 [ V_3 != 0 ] ;\r\n}\r\nSTATIC void\r\nF_22 (\r\nunion V_45 * V_46 ,\r\nunion V_47 * V_48 )\r\n{\r\nV_46 -> V_49 . V_50 = V_48 -> V_49 . V_50 ;\r\n}\r\nSTATIC void\r\nF_23 (\r\nunion V_45 * V_46 ,\r\nunion V_47 * V_48 )\r\n{\r\nV_48 -> V_49 . V_50 = V_46 -> V_49 . V_50 ;\r\n}\r\nSTATIC void\r\nF_24 (\r\nstruct V_1 * V_2 ,\r\nunion V_47 * V_48 )\r\n{\r\nV_48 -> V_49 . V_50 = F_14 ( V_2 -> V_51 . V_52 . V_50 ) ;\r\nif ( F_25 ( & V_2 -> V_4 -> V_53 ) ) {\r\nV_48 -> V_49 . V_54 . V_55 . V_56 =\r\nF_26 ( V_2 -> V_51 . V_52 . V_56 ) ;\r\nV_48 -> V_49 . V_54 . V_55 . V_57 = V_2 -> V_51 . V_52 . V_57 ;\r\nV_48 -> V_49 . V_54 . V_55 . V_58 = V_2 -> V_51 . V_52 . V_58 ;\r\n} else {\r\nV_48 -> V_49 . V_54 . V_59 . V_58 =\r\nF_14 ( V_2 -> V_51 . V_52 . V_58 ) ;\r\n}\r\nV_48 -> V_49 . V_60 = F_27 ( V_2 -> V_51 . V_52 . V_60 ) ;\r\n}\r\nSTATIC void\r\nF_28 (\r\nstruct V_1 * V_2 ,\r\nunion V_12 * V_61 )\r\n{\r\nstruct V_16 * V_17 = F_5 ( V_2 -> V_7 . V_8 . V_9 ) ;\r\nASSERT ( V_2 -> V_7 . V_8 . V_10 == F_10 ( V_17 -> V_62 ) ) ;\r\nV_61 -> V_19 = V_17 -> V_18 ;\r\n}\r\nSTATIC void\r\nF_29 (\r\nstruct V_1 * V_2 ,\r\nunion V_12 * V_61 )\r\n{\r\nstruct V_16 * V_17 = F_5 ( V_2 -> V_7 . V_8 . V_9 ) ;\r\nASSERT ( V_2 -> V_7 . V_8 . V_10 == F_10 ( V_17 -> V_62 ) ) ;\r\nV_61 -> V_19 = V_17 -> V_23 ;\r\n}\r\nSTATIC T_4\r\nF_30 (\r\nstruct V_1 * V_2 ,\r\nunion V_45 * V_46 )\r\n{\r\nreturn ( T_4 ) F_10 ( V_46 -> V_49 . V_50 ) -\r\nV_2 -> V_51 . V_52 . V_50 ;\r\n}\r\nstatic int\r\nF_31 (\r\nstruct V_15 * V_43 )\r\n{\r\nstruct V_63 * V_33 = V_43 -> V_64 -> V_65 ;\r\nstruct V_66 * V_67 = F_32 ( V_43 ) ;\r\nstruct V_68 * V_69 = V_43 -> V_70 ;\r\nunsigned int V_3 ;\r\nswitch ( V_67 -> V_71 ) {\r\ncase F_14 ( V_72 ) :\r\ncase F_14 ( V_73 ) :\r\nif ( ! F_33 ( & V_33 -> V_53 ) )\r\nreturn false ;\r\nif ( ! F_34 ( & V_67 -> V_74 . V_19 . V_75 , & V_33 -> V_53 . V_76 ) )\r\nreturn false ;\r\nif ( V_67 -> V_74 . V_19 . V_77 != F_27 ( V_43 -> V_78 ) )\r\nreturn false ;\r\nif ( V_69 &&\r\nF_10 ( V_67 -> V_74 . V_19 . V_79 ) != V_69 -> V_80 )\r\nreturn false ;\r\ncase F_14 ( V_81 ) :\r\ncase F_14 ( V_82 ) :\r\nbreak;\r\ndefault:\r\nreturn 0 ;\r\n}\r\nV_3 = F_35 ( V_67 -> V_83 ) ;\r\nif ( V_3 >= V_33 -> V_84 )\r\nreturn false ;\r\nif ( F_35 ( V_67 -> V_85 ) > V_33 -> V_44 [ V_3 != 0 ] )\r\nreturn false ;\r\nif ( ! V_67 -> V_74 . V_19 . V_86 ||\r\n( F_10 ( V_67 -> V_74 . V_19 . V_86 ) >= V_33 -> V_53 . V_87 &&\r\nV_67 -> V_74 . V_19 . V_86 != F_14 ( V_88 ) ) )\r\nreturn false ;\r\nif ( ! V_67 -> V_74 . V_19 . V_89 ||\r\n( F_10 ( V_67 -> V_74 . V_19 . V_89 ) >= V_33 -> V_53 . V_87 &&\r\nV_67 -> V_74 . V_19 . V_89 != F_14 ( V_88 ) ) )\r\nreturn false ;\r\nreturn true ;\r\n}\r\nstatic void\r\nF_36 (\r\nstruct V_15 * V_43 )\r\n{\r\nif ( ! F_37 ( V_43 ) )\r\nF_38 ( V_43 , - V_90 ) ;\r\nelse if ( ! F_31 ( V_43 ) )\r\nF_38 ( V_43 , - V_91 ) ;\r\nif ( V_43 -> V_92 ) {\r\nF_39 ( V_43 , V_93 ) ;\r\nF_40 ( V_43 ) ;\r\n}\r\n}\r\nstatic void\r\nF_41 (\r\nstruct V_15 * V_43 )\r\n{\r\nif ( ! F_31 ( V_43 ) ) {\r\nF_39 ( V_43 , V_93 ) ;\r\nF_38 ( V_43 , - V_91 ) ;\r\nF_40 ( V_43 ) ;\r\nreturn;\r\n}\r\nF_42 ( V_43 ) ;\r\n}\r\nSTATIC int\r\nF_43 (\r\nstruct V_1 * V_2 ,\r\nunion V_45 * V_94 ,\r\nunion V_45 * V_95 )\r\n{\r\nreturn F_10 ( V_94 -> V_49 . V_50 ) <\r\nF_10 ( V_95 -> V_49 . V_50 ) ;\r\n}\r\nSTATIC int\r\nF_44 (\r\nstruct V_1 * V_2 ,\r\nunion V_47 * V_96 ,\r\nunion V_47 * V_97 )\r\n{\r\nreturn F_10 ( V_96 -> V_49 . V_50 ) + V_98 <=\r\nF_10 ( V_97 -> V_49 . V_50 ) ;\r\n}\r\nstruct V_1 *\r\nF_3 (\r\nstruct V_63 * V_33 ,\r\nstruct V_99 * V_32 ,\r\nstruct V_15 * V_9 ,\r\nT_5 V_10 ,\r\nT_6 V_100 )\r\n{\r\nstruct V_16 * V_17 = F_5 ( V_9 ) ;\r\nstruct V_1 * V_2 ;\r\nV_2 = F_45 ( V_101 , V_102 ) ;\r\nV_2 -> V_6 = V_32 ;\r\nV_2 -> V_4 = V_33 ;\r\nV_2 -> V_11 = V_100 ;\r\nif ( V_100 == V_103 ) {\r\nV_2 -> V_104 = F_10 ( V_17 -> V_20 ) ;\r\nV_2 -> V_105 = & V_106 ;\r\n} else {\r\nV_2 -> V_104 = F_10 ( V_17 -> V_24 ) ;\r\nV_2 -> V_105 = & V_107 ;\r\n}\r\nV_2 -> V_108 = V_33 -> V_53 . V_109 ;\r\nif ( F_33 ( & V_33 -> V_53 ) )\r\nV_2 -> V_110 |= V_111 ;\r\nV_2 -> V_7 . V_8 . V_9 = V_9 ;\r\nV_2 -> V_7 . V_8 . V_10 = V_10 ;\r\nreturn V_2 ;\r\n}\r\nint\r\nF_46 (\r\nstruct V_63 * V_33 ,\r\nint V_112 ,\r\nint V_113 )\r\n{\r\nV_112 -= F_47 ( V_33 ) ;\r\nif ( V_113 )\r\nreturn V_112 / sizeof( V_114 ) ;\r\nreturn V_112 / ( sizeof( V_115 ) + sizeof( V_116 ) ) ;\r\n}\r\nT_7\r\nF_48 (\r\nstruct V_117 * V_48 )\r\n{\r\nT_7 V_118 = 0 ;\r\nT_7 V_119 ;\r\nint V_120 ;\r\nT_8 V_121 ;\r\nV_119 = ( 1 << V_122 ) - 1 ;\r\nV_121 = ~ V_48 -> V_56 & ( ( 1 << V_123 ) - 1 ) ;\r\nV_120 = F_49 ( & V_121 , 1 , 0 ) ;\r\nwhile ( V_120 != - 1 ) {\r\nASSERT ( V_120 < ( sizeof( V_48 -> V_56 ) * V_124 ) ) ;\r\nV_118 |= ( V_119 <<\r\n( V_120 * V_122 ) ) ;\r\nV_120 = F_49 ( & V_121 , 1 , V_120 + 1 ) ;\r\n}\r\nreturn V_118 ;\r\n}\r\nint\r\nF_50 (\r\nstruct V_63 * V_33 ,\r\nstruct V_117 * V_48 )\r\n{\r\nint V_125 = 0 ;\r\nint V_120 = 0 ;\r\nT_7 V_126 ;\r\nint V_127 ;\r\nV_127 = sizeof( V_126 ) / sizeof( unsigned int ) ;\r\nV_126 = F_48 ( V_48 ) ;\r\nV_120 = F_49 ( ( T_8 * ) & V_126 , V_127 , V_120 ) ;\r\nwhile ( V_120 != - 1 ) {\r\nV_125 ++ ;\r\nV_120 = F_49 ( ( T_8 * ) & V_126 , V_127 ,\r\nV_120 + 1 ) ;\r\n}\r\nif ( V_125 != V_48 -> V_57 )\r\nreturn - V_91 ;\r\nreturn 0 ;\r\n}
