Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jun 19 03:53:40 2023
| Host         : HLS03 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_utilization -file hw_bb_locked_utilization_placed.rpt -pb hw_bb_locked_utilization_placed.pb
| Design       : level0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+--------+------------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Prohibited | Available | Util% |
+----------------------------+--------+--------+------------+-----------+-------+
| CLB LUTs                   | 216741 | 112760 |        960 |    870720 | 24.89 |
|   LUT as Logic             | 196551 | 104363 |        960 |    870720 | 22.57 |
|   LUT as Memory            |  20190 |   8397 |        480 |    402720 |  5.01 |
|     LUT as Distributed RAM |   9080 |   4560 |            |           |       |
|     LUT as Shift Register  |  11110 |   3837 |            |           |       |
| CLB Registers              | 273696 | 142875 |          0 |   1743360 | 15.70 |
|   Register as Flip Flop    | 273692 | 142871 |          0 |   1743360 | 15.70 |
|   Register as Latch        |      0 |      0 |          0 |   1743360 |  0.00 |
|   Register as AND/OR       |      4 |      4 |          0 |   1743360 | <0.01 |
| CARRY8                     |   7004 |    946 |        120 |    108840 |  6.44 |
| F7 Muxes                   |   2933 |   1789 |        480 |    435360 |  0.67 |
| F8 Muxes                   |    513 |    464 |        240 |    217680 |  0.24 |
| F9 Muxes                   |      0 |      0 |        120 |    108840 |  0.00 |
+----------------------------+--------+--------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 4      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 386    |          Yes |           - |          Set |
| 3525   |          Yes |           - |        Reset |
| 4169   |          Yes |         Set |            - |
| 265612 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+--------+------------+-----------+-------+
|                  Site Type                 |  Used  |  Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+--------+------------+-----------+-------+
| CLB                                        |  44310 |      0 |        120 |    108840 | 40.71 |
|   CLBL                                     |  23172 |      0 |            |           |       |
|   CLBM                                     |  21138 |      0 |            |           |       |
| LUT as Logic                               | 196551 | 104363 |        960 |    870720 | 22.57 |
|   using O5 output only                     |   3311 |        |            |           |       |
|   using O6 output only                     | 155170 |        |            |           |       |
|   using O5 and O6                          |  38070 |        |            |           |       |
| LUT as Memory                              |  20190 |   8397 |        480 |    402720 |  5.01 |
|   LUT as Distributed RAM                   |   9080 |   4560 |            |           |       |
|     using O5 output only                   |      0 |        |            |           |       |
|     using O6 output only                   |   1726 |        |            |           |       |
|     using O5 and O6                        |   7354 |        |            |           |       |
|   LUT as Shift Register                    |  11110 |   3837 |            |           |       |
|     using O5 output only                   |      0 |        |            |           |       |
|     using O6 output only                   |   8843 |        |            |           |       |
|     using O5 and O6                        |   2267 |        |            |           |       |
| CLB Registers                              | 273696 |      0 |          0 |   1743360 | 15.70 |
|   Register driven from within the CLB      | 131231 |        |            |           |       |
|   Register driven from outside the CLB     | 142465 |        |            |           |       |
|     LUT in front of the register is unused |  91993 |        |            |           |       |
|     LUT in front of the register is used   |  50472 |        |            |           |       |
| Unique Control Sets                        |   7628 |        |        240 |    217680 |  3.50 |
+--------------------------------------------+--------+--------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 503.5 |     0 |          0 |      1344 | 37.46 |
|   RAMB36/FIFO*    |   498 |   177 |          0 |      1344 | 37.05 |
|     RAMB36E2 only |   498 |       |            |           |       |
|   RAMB18          |    11 |     5 |          0 |      2688 |  0.41 |
|     RAMB18E2 only |    11 |       |            |           |       |
| URAM              |     4 |     4 |          0 |       640 |  0.63 |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  551 |     4 |          0 |      5952 |  9.26 |
|   DSP48E2 only |  551 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   10 |    10 |          0 |       416 |  2.40 |
| HPIOB_M          |    4 |     4 |          0 |       192 |  2.08 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    5 |     5 |          0 |       192 |  2.60 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    1 |     1 |          0 |        32 |  3.13 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   39 |    31 |          0 |       672 |  5.80 |
|   BUFGCE             |   14 |     6 |          0 |       192 |  7.29 |
|   BUFGCE_DIV         |    1 |     1 |          0 |        32 |  3.13 |
|   BUFG_GT            |   22 |    22 |          0 |       384 |  5.73 |
|   BUFGCTRL*          |    1 |     1 |          0 |        64 |  1.56 |
| PLL                  |    1 |     1 |          0 |        16 |  6.25 |
| MMCM                 |    3 |     1 |          0 |         8 | 37.50 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| CMACE4               |    0 |     0 |          0 |         5 |  0.00 |
| GTYE4_CHANNEL        |   16 |    16 |          0 |        20 | 80.00 |
| GTYE4_COMMON         |    4 |     4 |          0 |         5 | 80.00 |
| HBM_REF_CLK          |    1 |     1 |          0 |         2 | 50.00 |
| HBM_SNGLBLI_INTF_APB |    1 |     1 |          0 |        32 |  3.13 |
| HBM_SNGLBLI_INTF_AXI |   16 |    16 |          0 |        32 | 50.00 |
| ILKNE4               |    0 |     0 |          0 |         2 |  0.00 |
| OBUFDS_GTE4          |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        10 |  0.00 |
| PCIE40E4             |    0 |     0 |          0 |         1 |  0.00 |
| PCIE4CE4             |    1 |     1 |          0 |         4 | 25.00 |
| SYSMONE4             |    0 |     0 |          0 |         2 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     1 |          0 |         8 | 12.50 |
| DNA_PORTE2  |    0 |     0 |          0 |         2 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         2 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         2 |  0.00 |
| ICAPE3      |    1 |     1 |          0 |         4 | 25.00 |
| MASTER_JTAG |    0 |     0 |          0 |         2 |  0.00 |
| STARTUPE3   |    1 |     1 |          0 |         2 | 50.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------------------+--------+---------------------+
|       Ref Name       |  Used  | Functional Category |
+----------------------+--------+---------------------+
| FDRE                 | 265612 |            Register |
| LUT3                 |  73035 |                 CLB |
| LUT6                 |  67433 |                 CLB |
| LUT4                 |  33957 |                 CLB |
| LUT5                 |  33786 |                 CLB |
| LUT2                 |  21505 |                 CLB |
| RAMD32               |  10342 |                 CLB |
| SRL16E               |   9833 |                 CLB |
| CARRY8               |   7004 |                 CLB |
| LUT1                 |   4905 |                 CLB |
| RAMS32               |   4572 |                 CLB |
| FDSE                 |   4169 |            Register |
| SRLC32E              |   3530 |                 CLB |
| FDCE                 |   3525 |            Register |
| MUXF7                |   2933 |                 CLB |
| RAMD64E              |   1480 |                 CLB |
| DSP48E2              |    551 |          Arithmetic |
| MUXF8                |    513 |                 CLB |
| RAMB36E2             |    498 |            BLOCKRAM |
| FDPE                 |    386 |            Register |
| RAMS64E              |     40 |                 CLB |
| BUFG_GT              |     22 |               Clock |
| BUFG_GT_SYNC         |     17 |               Clock |
| HBM_SNGLBLI_INTF_AXI |     16 |            Advanced |
| GTYE4_CHANNEL        |     16 |            Advanced |
| SRLC16E              |     14 |                 CLB |
| BUFGCE               |     14 |               Clock |
| RAMB18E2             |     11 |            BLOCKRAM |
| IBUFCTRL             |      6 |              Others |
| INBUF                |      5 |                 I/O |
| URAM288              |      4 |            BLOCKRAM |
| GTYE4_COMMON         |      4 |            Advanced |
| AND2B1L              |      4 |              Others |
| OBUF                 |      3 |                 I/O |
| MMCME4_ADV           |      3 |               Clock |
| STARTUPE3            |      1 |       Configuration |
| PLLE4_ADV            |      1 |               Clock |
| PCIE4CE4             |      1 |            Advanced |
| ICAPE3               |      1 |       Configuration |
| IBUFDS_GTE4          |      1 |                 I/O |
| HBM_SNGLBLI_INTF_APB |      1 |            Advanced |
| HBM_REF_CLK          |      1 |            Advanced |
| DIFFINBUF            |      1 |                 I/O |
| BUFGCTRL             |      1 |               Clock |
| BUFGCE_DIV           |      1 |               Clock |
| BSCANE2              |      1 |       Configuration |
+----------------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------------------+------+
|                  Ref Name                  | Used |
+--------------------------------------------+------+
| xsdbm                                      |    1 |
| ulp_xbar_1                                 |    1 |
| ulp_xbar_0                                 |    1 |
| ulp_ulp_ucs_0                              |    1 |
| ulp_ulp_cmp_0                              |    1 |
| ulp_s00_regslice_11                        |    1 |
| ulp_s00_regslice_10                        |    1 |
| ulp_regslice_control_userpf_1              |    1 |
| ulp_regslice_control_userpf_0              |    1 |
| ulp_proc_sys_reset_kernel_slr0_0           |    1 |
| ulp_proc_sys_reset_ctrl_slr1_0             |    1 |
| ulp_proc_sys_reset_ctrl_slr0_0             |    1 |
| ulp_m01_regslice_0                         |    1 |
| ulp_m00_regslice_0                         |    1 |
| ulp_ii_level0_wire_0                       |    1 |
| ulp_hmss_0_0                               |    1 |
| ulp_axi_vip_data_0                         |    1 |
| ulp_axi_vip_ctrl_userpf_1                  |    1 |
| ulp_axi_vip_ctrl_userpf_0                  |    1 |
| ulp_axi_regslice_0                         |    1 |
| ulp_axi_gpio_null_1                        |    1 |
| ulp_axi_gpio_null_0                        |    1 |
| ulp_auto_cc_2                              |    1 |
| ulp_auto_cc_1                              |    1 |
| ulp_auto_cc_0                              |    1 |
| ulp_Top_Kernel_1_0                         |    1 |
| ulp                                        |    1 |
| level0_ii_level0_pipe_0                    |    1 |
| blp_wrapper                                |    1 |
| bd_85ad_vip_S03_0                          |    1 |
| bd_85ad_vip_S02_0                          |    1 |
| bd_85ad_vip_S01_0                          |    1 |
| bd_85ad_vip_S00_0                          |    1 |
| bd_85ad_slice3_2_0                         |    1 |
| bd_85ad_slice2_1_0                         |    1 |
| bd_85ad_slice1_0_0                         |    1 |
| bd_85ad_slice0_3_0                         |    1 |
| bd_85ad_interconnect3_2_0                  |    1 |
| bd_85ad_interconnect2_1_0                  |    1 |
| bd_85ad_interconnect1_0_0                  |    1 |
| bd_85ad_interconnect0_3_0                  |    1 |
| bd_85ad_init_reduce_0                      |    1 |
| bd_85ad_hbm_reset_sync_SLR0_0              |    1 |
| bd_85ad_hbm_inst_0                         |    1 |
| bd_85ad_axi_apb_bridge_inst_0              |    1 |
| bd_7cf0_bsip_0                             |    1 |
| bd_7cf0_bs_switch_1_0                      |    1 |
| bd_7cf0_axi_jtag_0                         |    1 |
| bd_58f6_xsdbm_0                            |    1 |
| bd_58f6_lut_buffer_0                       |    1 |
| bd_22c0_xbar_1                             |    1 |
| bd_22c0_xbar_0                             |    1 |
| bd_22c0_psreset_kernel_01_0                |    1 |
| bd_22c0_psreset_kernel_00_0                |    1 |
| bd_22c0_psreset_hbm_0                      |    1 |
| bd_22c0_psreset_aclk_freerun_0             |    1 |
| bd_22c0_gpio_ucs_control_status_0          |    1 |
| bd_22c0_gpio_gapping_demand_0              |    1 |
| bd_22c0_gapping_demand_update_0            |    1 |
| bd_22c0_gapping_demand_toggle_0            |    1 |
| bd_22c0_frequency_counter_aclk_kernel_01_0 |    1 |
| bd_22c0_frequency_counter_aclk_kernel_00_0 |    1 |
| bd_22c0_frequency_counter_aclk_hbm_0       |    1 |
| bd_22c0_frequency_counter_aclk_0           |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_1_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_1_0       |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_1_0  |    1 |
| bd_22c0_fanout_aresetn_hbm_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_1_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_1_0       |    1 |
| bd_22c0_clock_throttling_avg_0             |    1 |
| bd_22c0_clock_throttling_aclk_kernel_01_0  |    1 |
| bd_22c0_clock_throttling_aclk_kernel_00_0  |    1 |
| bd_22c0_clock_shutdown_latch_0             |    1 |
| bd_22c0_clkwiz_hbm_0                       |    1 |
| bd_22c0_clkwiz_aclk_kernel_01_0            |    1 |
| bd_22c0_clkwiz_aclk_kernel_00_0            |    1 |
| bd_22c0_clk_hbm_adapt_0                    |    1 |
| bd_22c0_build_info_0                       |    1 |
| bd_22c0_auto_cc_0                          |    1 |
| bd_22c0_aclk_kernel_01_cont_adapt_0        |    1 |
| bd_22c0_aclk_kernel_01_adapt_0             |    1 |
| bd_22c0_aclk_kernel_00_cont_adapt_0        |    1 |
| bd_22c0_aclk_kernel_00_adapt_0             |    1 |
| bd_097b_user_debug_hub_0                   |    1 |
| bd_097b_user_debug_bridge_0                |    1 |
| bd_097b_build_info_0                       |    1 |
+--------------------------------------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR1 <-> SLR0                    | 3467 |       |     23040 | 15.05 |
|   SLR0 -> SLR1                   | 1763 |       |           |  7.65 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   | 1704 |       |           |  7.40 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  | 3467 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+
| FROM \ TO | SLR1 | SLR0 |
+-----------+------+------+
| SLR1      |    0 | 1704 |
| SLR0      | 1763 |    0 |
+-----------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+--------+-------+--------+--------+
|          Site Type         |  SLR0  |  SLR1 | SLR0 % | SLR1 % |
+----------------------------+--------+-------+--------+--------+
| CLB                        |  33807 | 10503 |  61.51 |  19.45 |
|   CLBL                     |  17547 |  5625 |  59.93 |  19.21 |
|   CLBM                     |  16260 |  4878 |  63.32 |  19.73 |
| CLB LUTs                   | 159727 | 57014 |  36.33 |  13.20 |
|   LUT as Logic             | 143435 | 53116 |  32.62 |  12.30 |
|     using O5 output only   |   2856 |   455 |   0.65 |   0.11 |
|     using O6 output only   | 113470 | 41700 |  25.81 |   9.65 |
|     using O5 and O6        |  27109 | 10961 |   6.17 |   2.54 |
|   LUT as Memory            |  16292 |  3898 |   7.93 |   1.97 |
|     LUT as Distributed RAM |   6406 |  2674 |   3.12 |   1.35 |
|       using O5 output only |      0 |     0 |   0.00 |   0.00 |
|       using O6 output only |   1356 |   370 |   0.66 |   0.19 |
|       using O5 and O6      |   5050 |  2304 |   2.46 |   1.17 |
|     LUT as Shift Register  |   9886 |  1224 |   4.81 |   0.62 |
|       using O5 output only |      0 |     0 |   0.00 |   0.00 |
|       using O6 output only |   7619 |  1224 |   3.71 |   0.62 |
|       using O5 and O6      |   2267 |     0 |   1.10 |   0.00 |
| CLB Registers              | 221490 | 52206 |  25.19 |   6.04 |
| CARRY8                     |   6538 |   466 |  11.90 |   0.86 |
| F7 Muxes                   |   1871 |  1062 |   0.85 |   0.49 |
| F8 Muxes                   |    212 |   301 |   0.19 |   0.28 |
| F9 Muxes                   |      0 |     0 |   0.00 |   0.00 |
| Block RAM Tile             |  427.5 |    76 |  63.62 |  11.31 |
|   RAMB36/FIFO              |    422 |    76 |  62.80 |  11.31 |
|     RAMB36E2 only          |    422 |    76 |  62.80 |  11.31 |
|   RAMB18                   |     11 |     0 |   0.82 |   0.00 |
| URAM                       |      4 |     0 |   1.25 |   0.00 |
| DSPs                       |    551 |     0 |  19.13 |   0.00 |
| Unique Control Sets        |   5605 |  2041 |   5.10 |   1.89 |
+----------------------------+--------+-------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR1      |         7 |    3.37 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         3 |    1.44 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        10 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


