# ğŸ“˜ AAPCS (ARM Architecture Procedure Call Standard)

AAPCS defines the **procedure call standard** used in the ABI (Application Binary Interface) for ARM architecture.  
It ensures that functions written in C, assembly, or different modules can **interoperate seamlessly**.

It specifies the rules followed when:
- A function **calls** another function  
- A function **is called**  
- Data is passed (arguments + return values)  
- Registers and stack must be **preserved**  

---

## ğŸ¯ Key Responsibilities Defined by AAPCS

### 1ï¸âƒ£ Caller Responsibilities
- Must prepare the program state so that the callee can begin executing properly.
- Caller must **save any registers** it needs later *if the callee is allowed to overwrite them*.

### 2ï¸âƒ£ Callee Responsibilities
- Must preserve certain registers and restore them before exiting.
- Must return results in the correct registers defined by the AAPCS.

### 3ï¸âƒ£ Rights of the Callee
- Can modify *only a specific set of registers* without saving them.
- Must respect callee-saved register rules.

### 4ï¸âƒ£ Compiler Compliance
- The C compiler follows AAPCS while generating function call/return instructions.
- Ensures consistent calling convention across all modules.

---

# ğŸ§® Register Usage in AAPCS

### âœ”ï¸ **Caller-Saved (Volatile) Registers**  
Registers the *caller must save* if it wants to preserve their values:

| Register | Purpose |
|---------|---------|
| **R0â€“R3** | Used to pass function arguments |
| **R0â€“R1** | Used by callee to return values |
| **R0â€“R3, R12, LR** | Scratch registers (caller must save) |

- Caller uses **R0â€“R3** for arguments  
- If more than 4 arguments â†’ **remaining arguments go on the stack**

### âœ”ï¸ **Callee-Saved (Non-Volatile) Registers**
Registers the **callee must preserve**:

| Register |
|----------|
| **R4â€“R11** |

- Callee must save R4â€“R11 on its own stack frame (if it modifies them)
- Must restore them before returning

---

# ğŸ“¥ Stack Activities During Interrupts

Interrupts behave differently from normal function calls.

### ğŸŒ©ï¸ 1ï¸âƒ£ Interrupts have no caller  
- They are invoked **by hardware**, not by a function call  
- So **AAPCS rules do NOT apply** to interrupts

### ğŸ§· 2ï¸âƒ£ Automatic Stacking by Hardware  
When an interrupt occurs, the Cortex-M hardware **automatically pushes**:

- R0  
- R1  
- R2  
- R3  
- R12  
- LR  
- PC  
- xPSR  

These registers are saved **without software involvement**.

### ğŸ”„ 3ï¸âƒ£ Restoring at Exception Exit  
Before returning from the interrupt handler, hardware automatically **restores** all stacked registers so the program continues exactly where it left off.

---

# ğŸ“ Summary

- AAPCS ensures consistent calling conventions for function calls.  
- Caller uses R0â€“R3 for arguments; callee must preserve R4â€“R11.  
- Interrupts **do not use** AAPCS because they are triggered by hardware.  
- Cortex-M hardware automatically saves/restores context during exceptions.

---

