#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov 13 13:52:04 2020
# Process ID: 5996
# Current directory: E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14668 E:\Project\Personal\PoseEstimation\ZYNQPlatform\ZYNQ-Stereo-System\OV5640_SDCard\OV5640_display.xpr
# Log file: E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/vivado.log
# Journal file: E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.srcs/sources_1/bd/system/system.bd}
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { v_vid_in_axi4s_0_video_out } ]
disconnect_bd_intf_net [get_bd_intf_net v_vid_in_axi4s_0_video_out] [get_bd_intf_pins system_ila_0/SLOT_0_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axi_interconnect_1_M00_AXI } ]
disconnect_bd_intf_net [get_bd_intf_net axi_interconnect_1_M00_AXI] [get_bd_intf_pins system_ila_0/SLOT_0_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axi_vdma_0_M_AXIS_MM2S } ]
disconnect_bd_intf_net [get_bd_intf_net axi_vdma_0_M_AXIS_MM2S] [get_bd_intf_pins system_ila_0/SLOT_0_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { v_axi4s_vid_out_0_vid_data } ]
disconnect_bd_net [get_bd_net v_axi4s_vid_out_0_vid_data] [get_bd_pins system_ila_1/probe0]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_1]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { OV5640_Sensor_0_rgb_o } ]
disconnect_bd_net [get_bd_net OV5640_Sensor_0_rgb_o] [get_bd_pins system_ila_1/probe0]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_1
endgroup
set_property location {3 1237 -452} [get_bd_cells axi_vdma_1]
set_property location {2 756 -271} [get_bd_cells axis_subset_converter_0]
set_property location {2.5 953 -328} [get_bd_cells axis_subset_converter_0]
set_property location {3 960 -467} [get_bd_cells axis_subset_converter_0]
set_property location {3 920 -707} [get_bd_cells xlconstant_0]
set_property location {3 963 -650} [get_bd_cells xlconstant_0]
set_property location {3 939 -596} [get_bd_cells xlconstant_0]
set_property location {3 970 -751} [get_bd_cells xlconstant_0]
set_property location {3 960 -766} [get_bd_cells xlconstant_0]
set_property location {3 962 -218} [get_bd_cells clk_wiz_0]
set_property location {4 1368 -188} [get_bd_cells v_tc_0]
set_property location {2 617 -232} [get_bd_cells util_vector_logic_1]
set_property location {2 587 -839} [get_bd_cells axi_interconnect_0]
startgroup
set_property -dict [list CONFIG.c_s2mm_genlock_mode {0} CONFIG.c_mm2s_max_burst_length {128} CONFIG.c_include_s2mm {0} CONFIG.c_include_mm2s_dre {1}] [get_bd_cells axi_vdma_0]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_intf_nets axi_vdma_0_M_AXI_S2MM] [get_bd_intf_nets v_vid_in_axi4s_0_video_out]
endgroup
set_property -dict [list CONFIG.c_include_s2mm_dre {1} CONFIG.c_mm2s_genlock_mode {0} CONFIG.c_s2mm_genlock_mode {0} CONFIG.c_s2mm_linebuffer_depth {4096} CONFIG.c_include_mm2s {0} CONFIG.c_s2mm_max_burst_length {128}] [get_bd_cells axi_vdma_1]
set_property location {4 1380 -481} [get_bd_cells axi_vdma_1]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_1/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S01_AXI]
set_property location {-9 -472} [get_bd_ports cmos_xclk_o_0]
set_property location {-8 -564} [get_bd_ports cmos_href_i_0]
set_property location {-14 -565} [get_bd_ports cmos_href_i_0]
set_property location {-15 -567} [get_bd_ports cmos_href_i_0]
set_property location {-12 -548} [get_bd_ports cmos_pclk_i_0]
set_property location {-14 -524} [get_bd_ports cmos_data_i_0]
set_property location {-16 -530} [get_bd_ports cmos_data_i_0]
set_property location {-13 -513} [get_bd_ports cmos_xclk_o_0]
set_property location {3 941 -532} [get_bd_cells axis_subset_converter_0]
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins axis_subset_converter_0/S_AXIS]
connect_bd_net [get_bd_pins axis_subset_converter_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
set_property -dict [list CONFIG.CONST_WIDTH {1} CONFIG.CONST_VAL {1}] [get_bd_cells xlconstant_0]
set_property location {2 596 -309} [get_bd_cells xlconstant_0]
set_property location {3 863 -371} [get_bd_cells xlconstant_0]
set_property location {2 614 -306} [get_bd_cells util_vector_logic_1]
set_property location {2 588 -273} [get_bd_cells util_vector_logic_1]
set_property location {2 597 -336} [get_bd_cells xlconstant_0]
set_property location {3 952 -336} [get_bd_cells clk_wiz_0]
set_property location {3 953 -250} [get_bd_cells clk_wiz_0]
set_property location {3 946 -230} [get_bd_cells clk_wiz_0]
set_property location {3 959 -339} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins axis_subset_converter_0/aresetn]
set_property location {2 601 -150} [get_bd_cells util_vector_logic_0]
set_property location {3 926 -206} [get_bd_cells util_vector_logic_1]
set_property location {3 951 -114} [get_bd_cells util_vector_logic_0]
set_property location {3 961 -386} [get_bd_cells clk_wiz_0]
set_property location {3 961 -261} [get_bd_cells util_vector_logic_1]
set_property location {3 954 -163} [get_bd_cells util_vector_logic_0]
set_property location {3 950 -132} [get_bd_cells util_vector_logic_0]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins axi_vdma_1/S_AXIS_S2MM]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_vdma_1/S_AXI_LITE]
connect_bd_net [get_bd_pins axi_vdma_1/axi_resetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_vdma_1/s_axis_s2mm_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_vdma_1/m_axi_s2mm_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_vdma_1/s_axi_lite_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {5 1788 -513} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets axi_vdma_0_mm2s_introut]
connect_bd_net [get_bd_pins axi_vdma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_vdma_1/s2mm_introut] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/M02_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/M02_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
set_property location {5 1761 -714} [get_bd_cells axi_interconnect_1]
set_property location {5 1760 -699} [get_bd_cells axi_interconnect_1]
set_property location {4 1383 -297} [get_bd_cells v_tc_0]
set_property location {4 1374 -674} [get_bd_cells axi_vdma_0]
set_property location {4 1384 -842} [get_bd_cells proc_sys_reset_0]
set_property location {4 1377 -877} [get_bd_cells proc_sys_reset_0]
set_property location {4 1367 -849} [get_bd_cells proc_sys_reset_0]
set_property location {3 955 -506} [get_bd_cells axis_subset_converter_0]
set_property location {3 953 -494} [get_bd_cells axis_subset_converter_0]
set_property location {3 954 -500} [get_bd_cells axis_subset_converter_0]
set_property location {3 974 -651} [get_bd_cells clk_wiz_0]
set_property location {3 967 -386} [get_bd_cells util_vector_logic_1]
set_property location {3 952 -293} [get_bd_cells util_vector_logic_0]
set_property location {3 986 -897} [get_bd_cells axi_interconnect_0]
set_property location {3 967 -872} [get_bd_cells axi_interconnect_0]
set_property location {2 608 -778} [get_bd_cells xlconstant_0]
set_property location {2 624 -341} [get_bd_cells xlconstant_0]
set_property location {2 588 -261} [get_bd_cells xlconstant_0]
set_property location {2 602 -474} [get_bd_cells v_vid_in_axi4s_0]
set_property location {2 593 -478} [get_bd_cells v_vid_in_axi4s_0]
set_property location {2 596 -478} [get_bd_cells v_vid_in_axi4s_0]
set_property location {2 595 -481} [get_bd_cells v_vid_in_axi4s_0]
set_property location {2 597 -494} [get_bd_cells v_vid_in_axi4s_0]
set_property location {2 593 -291} [get_bd_cells xlconstant_0]
set_property location {2 587 -459} [get_bd_cells v_vid_in_axi4s_0]
set_property location {2 595 -476} [get_bd_cells v_vid_in_axi4s_0]
set_property location {2 591 -474} [get_bd_cells v_vid_in_axi4s_0]
set_property location {2 596 -482} [get_bd_cells v_vid_in_axi4s_0]
set_property location {2 596 -480} [get_bd_cells v_vid_in_axi4s_0]
set_property location {2 599 -486} [get_bd_cells v_vid_in_axi4s_0]
set_property location {6 2231 -432} [get_bd_cells processing_system7_0]
set_property location {6 2239 -642} [get_bd_cells processing_system7_0]
set_property location {6 2258 -674} [get_bd_cells processing_system7_0]
set_property location {6 2249 -689} [get_bd_cells processing_system7_0]
set_property location {6 2247 -667} [get_bd_cells processing_system7_0]
set_property location {6 2248 -681} [get_bd_cells processing_system7_0]
set_property location {6 2259 -359} [get_bd_cells HDMI_TX_0]
set_property location {6 2260 -288} [get_bd_cells HDMI_TX_0]
set_property location {6 2264 -374} [get_bd_cells HDMI_TX_0]
set_property location {6 2264 -385} [get_bd_cells HDMI_TX_0]
set_property location {6 2264 -419} [get_bd_cells HDMI_TX_0]
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
set_property location {1 225 -580} [get_bd_cells OV5640_Sensor_0]
save_bd_design
generate_target all [get_files E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
assign_bd_address
validate_bd_design
save_bd_design
reset_target all [get_files  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
make_wrapper -files [get_files E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.srcs/sources_1/bd/system/system.bd] -top
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {OV5640_Sensor_0_rgb_o }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {v_vid_in_axi4s_0_video_out}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axis_subset_converter_0_M_AXIS}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_interconnect_0_M01_AXI}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_vdma_1_M_AXI_S2MM}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_interconnect_0_M00_AXI}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_vdma_0_M_AXI_MM2S}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_vdma_0_M_AXIS_MM2S}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {v_axi4s_vid_out_0_vid_data }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_interconnect_1_M00_AXI}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {xlconcat_0_dout }]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_interconnect_1_M00_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_interconnect_0_M00_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_vdma_0_M_AXI_MM2S] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_vdma_1_M_AXI_S2MM] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets v_vid_in_axi4s_0_video_out] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axis_subset_converter_0_M_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_interconnect_0_M01_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_nets OV5640_Sensor_0_rgb_o] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets v_axi4s_vid_out_0_vid_data] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets xlconcat_0_dout] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
set_property location {7 2670 -1137} [get_bd_cells system_ila_3]
set_property location {7 2668 -1261} [get_bd_cells system_ila_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins system_ila_1/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins system_ila_2/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins system_ila_3/clk]
endgroup
save_bd_design
reset_target all [get_files  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
make_wrapper -files [get_files E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.srcs/sources_1/bd/system/system.bd] -top
generate_target all [get_files  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.srcs/sources_1/bd/system/system.bd] -directory E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.ip_user_files -ipstatic_source_dir E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.cache/compile_simlib/modelsim} {questa=E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.cache/compile_simlib/questa} {riviera=E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.cache/compile_simlib/riviera} {activehdl=E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
synth_design -rtl -name rtl_1
set_property SLEW FAST [get_ports [list cmos_xclk_o_0]]
set_property target_constrs_file E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.srcs/constrs_1/new/system_pin.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.runs/impl_1/system_wrapper.sysdef E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.sdk/system_wrapper.hdf

launch_sdk -workspace E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.sdk -hwspec E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-System/OV5640_SDCard/OV5640_display.sdk/system_wrapper.hdf
